
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00001ee0  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  08002014  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000588  200000e4  080020f8  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  2000066c  08002680  000100e4  2**0
                  ALLOC
  6 .comment      00000020  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010104  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fa8  00000000  00000000  00010135  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000ac33  00000000  00000000  000110dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000277d  00000000  00000000  0001bd10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003452  00000000  00000000  0001e48d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002074  00000000  00000000  000218e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003cef  00000000  00000000  00023954  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060f6  00000000  00000000  00027643  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f60  00000000  00000000  0002d739  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	080011f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, ip}
 8000008:	08000675 	stmdaeq	r0, {r0, r2, r4, r5, r6, r9, sl}
 800000c:	08000677 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r9, sl}
 8000010:	08000679 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, sl}
 8000014:	0800067b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r9, sl}
 8000018:	0800067d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, sl}
	...
 800002c:	08000681 	stmdaeq	r0, {r0, r7, r9, sl}
 8000030:	0800067f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000683 	stmdaeq	r0, {r0, r1, r7, r9, sl}
 800003c:	08000685 	stmdaeq	r0, {r0, r2, r7, r9, sl}
 8000040:	08000699 	stmdaeq	r0, {r0, r3, r4, r7, r9, sl}
 8000044:	0800069b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r9, sl}
 8000048:	0800069d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, sl}
 800004c:	0800069f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r9, sl}
 8000050:	080006a1 	stmdaeq	r0, {r0, r5, r7, r9, sl}
 8000054:	080006a3 	stmdaeq	r0, {r0, r1, r5, r7, r9, sl}
 8000058:	080006a5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sl}
 800005c:	080006a7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r9, sl}
 8000060:	080006a9 	stmdaeq	r0, {r0, r3, r5, r7, r9, sl}
 8000064:	080006ab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r9, sl}
 8000068:	080006ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl}
	...
 8000088:	080006af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r9, sl}
 800008c:	080006b1 	stmdaeq	r0, {r0, r4, r5, r7, r9, sl}
 8000090:	080006b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r9, sl}
 8000094:	080006b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r9, sl}
 8000098:	080006b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r9, sl}
 800009c:	080006bb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r9, sl}
 80000a0:	080006bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, sl}
 80000a4:	080006bf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl}
 80000a8:	080006c1 	stmdaeq	r0, {r0, r6, r7, r9, sl}
 80000ac:	080006c3 	stmdaeq	r0, {r0, r1, r6, r7, r9, sl}
 80000b0:	080006c5 	stmdaeq	r0, {r0, r2, r6, r7, r9, sl}
 80000b4:	080006d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r9, sl}
 80000b8:	080006db 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r9, sl}
 80000bc:	080006dd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, sl}
 80000c0:	080006df 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl}
 80000c4:	080006e1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl}
 80000c8:	080006e3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r9, sl}
 80000cc:	080006e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl}
 80000d0:	080006e7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r9, sl}
 80000d4:	080006e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, sl}
 80000d8:	080006ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, sl}
 80000dc:	08000729 	stmdaeq	r0, {r0, r3, r5, r8, r9, sl}
 80000e0:	0800072b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, sl}
 80000e4:	0800072d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, sl}
 80000e8:	0800072f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, r9, sl}
 80000ec:	08000731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl}
 80000f0:	08000733 	stmdaeq	r0, {r0, r1, r4, r5, r8, r9, sl}
 80000f4:	08000735 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, sl}
 80000f8:	08000737 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, sl}
 80000fc:	08000739 	stmdaeq	r0, {r0, r3, r4, r5, r8, r9, sl}
 8000100:	0800073b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, r9, sl}
 8000104:	0800073d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, sl}
 8000108:	0800073f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl}
 800010c:	08000741 	stmdaeq	r0, {r0, r6, r8, r9, sl}
 8000110:	08000743 	stmdaeq	r0, {r0, r1, r6, r8, r9, sl}
 8000114:	08000745 	stmdaeq	r0, {r0, r2, r6, r8, r9, sl}
 8000118:	08000747 	stmdaeq	r0, {r0, r1, r2, r6, r8, r9, sl}
 800011c:	08000749 	stmdaeq	r0, {r0, r3, r6, r8, r9, sl}
 8000120:	0800074b 	stmdaeq	r0, {r0, r1, r3, r6, r8, r9, sl}
 8000124:	0800074d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, sl}
 8000128:	0800074f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, sl}
 800012c:	08000751 	stmdaeq	r0, {r0, r4, r6, r8, r9, sl}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <ClearTimeOutBuffer>:
    Jump_To_Application();
    return 0;
}
void ClearTimeOutBuffer(void){

    gu32TimingCounter1ms =0;
 8000134:	4b01      	ldr	r3, [pc, #4]	; (800013c <ClearTimeOutBuffer+0x8>)
 8000136:	2200      	movs	r2, #0
 8000138:	601a      	str	r2, [r3, #0]
 800013a:	4770      	bx	lr
 800013c:	200000e4 	andcs	r0, r0, r4, ror #1

08000140 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
    // Check timeout
    // Return: 0 is false, 1 is true(timeout occurred)

    if( gu32TimingCounter1ms > 16){
 8000140:	4b03      	ldr	r3, [pc, #12]	; (8000150 <CheckTimeOut+0x10>)
 8000142:	6818      	ldr	r0, [r3, #0]
        return 1;

    }else
        return 0;
}
 8000144:	2810      	cmp	r0, #16
 8000146:	bf94      	ite	ls
 8000148:	2000      	movls	r0, #0
 800014a:	2001      	movhi	r0, #1
 800014c:	4770      	bx	lr
 800014e:	bf00      	nop
 8000150:	200000e4 	andcs	r0, r0, r4, ror #1

08000154 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
    gu32TimingCounter1ms++;
 8000154:	4b02      	ldr	r3, [pc, #8]	; (8000160 <Interrupt1ms+0xc>)
 8000156:	681a      	ldr	r2, [r3, #0]
 8000158:	3201      	adds	r2, #1
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	4770      	bx	lr
 800015e:	bf00      	nop
 8000160:	200000e4 	andcs	r0, r0, r4, ror #1

08000164 <Timer_Configuration>:

}

void Timer_Configuration(void)
{
 8000164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

    /* TIM2 configuration */
    TIM_TimeBaseStructure.TIM_Period = 79;
 8000166:	234f      	movs	r3, #79	; 0x4f
 8000168:	f8ad 3008 	strh.w	r3, [sp, #8]
    TIM_TimeBaseStructure.TIM_Prescaler = 0;
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

    TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800016c:	a901      	add	r1, sp, #4
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

    /* TIM2 configuration */
    TIM_TimeBaseStructure.TIM_Period = 79;
    //TIM_TimeBaseStructure.TIM_Period = 7;
    TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800016e:	2300      	movs	r3, #0
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

    TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000170:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

    /* TIM2 configuration */
    TIM_TimeBaseStructure.TIM_Period = 79;
    //TIM_TimeBaseStructure.TIM_Period = 7;
    TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8000174:	f8ad 3004 	strh.w	r3, [sp, #4]
    TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000178:	f8ad 300a 	strh.w	r3, [sp, #10]
    TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800017c:	f8ad 3006 	strh.w	r3, [sp, #6]
    TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 8000180:	f88d 300c 	strb.w	r3, [sp, #12]

    TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000184:	f000 ffce 	bl	8001124 <TIM_TimeBaseInit>

    /* Immediate load of TIM2 Precaler value */
    //       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
    //       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
    TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 8000188:	2201      	movs	r2, #1
 800018a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800018e:	f240 3183 	movw	r1, #899	; 0x383
 8000192:	f000 fffa 	bl	800118a <TIM_PrescalerConfig>
    //TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

    TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 8000196:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800019a:	2101      	movs	r1, #1
 800019c:	f000 fff8 	bl	8001190 <TIM_ClearFlag>

    /* TIM2 IT enable */
    //       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
    //TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
    TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80001a0:	2101      	movs	r1, #1
 80001a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a6:	460a      	mov	r2, r1
 80001a8:	f000 ffe6 	bl	8001178 <TIM_ITConfig>

    /* TIM2 enable counter */
    //TIM_Cmd(TIM2, ENABLE);


}
 80001ac:	b005      	add	sp, #20
 80001ae:	f85d fb04 	ldr.w	pc, [sp], #4

080001b2 <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80001b2:	b510      	push	{r4, lr}
 80001b4:	1e44      	subs	r4, r0, #1
    int i;
    for(i=0; str[i] ; i++)
 80001b6:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80001ba:	b110      	cbz	r0, 80001c2 <USB_TxDString+0x10>
    {
        USB_TxDByte(str[i]);
 80001bc:	f000 fd42 	bl	8000c44 <USB_TxDByte>
 80001c0:	e7f9      	b.n	80001b6 <USB_TxDString+0x4>
    }
}
 80001c2:	bd10      	pop	{r4, pc}

080001c4 <Delay>:
 * Input          : nTime: specifies the delay time length, in milliseconds.
 * Output         : None
 * Return         : None
 *******************************************************************************/
void Delay(u32 nTime)
{
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4604      	mov	r4, r0
    /* Enable the SysTick Counter */
    SysTick_CounterCmd(SysTick_Counter_Enable);
 80001c8:	2001      	movs	r0, #1
 80001ca:	f000 ffef 	bl	80011ac <SysTick_CounterCmd>

    TimingDelay = nTime;
 80001ce:	4b07      	ldr	r3, [pc, #28]	; (80001ec <Delay+0x28>)
 80001d0:	601c      	str	r4, [r3, #0]

    while(TimingDelay != 0);
 80001d2:	681c      	ldr	r4, [r3, #0]
 80001d4:	2c00      	cmp	r4, #0
 80001d6:	d1fc      	bne.n	80001d2 <Delay+0xe>

    /* Disable SysTick Counter */
    SysTick_CounterCmd(SysTick_Counter_Disable);
 80001d8:	f06f 0001 	mvn.w	r0, #1
 80001dc:	f000 ffe6 	bl	80011ac <SysTick_CounterCmd>
    /* Clear SysTick Counter */
    SysTick_CounterCmd(SysTick_Counter_Clear);
 80001e0:	4620      	mov	r0, r4
}
 80001e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    while(TimingDelay != 0);

    /* Disable SysTick Counter */
    SysTick_CounterCmd(SysTick_Counter_Disable);
    /* Clear SysTick Counter */
    SysTick_CounterCmd(SysTick_Counter_Clear);
 80001e6:	f000 bfe1 	b.w	80011ac <SysTick_CounterCmd>
 80001ea:	bf00      	nop
 80001ec:	20000184 	andcs	r0, r0, r4, lsl #3

080001f0 <StringCompare>:
    }
    return 0;
}

u16 StringCompare(char *bpA, char *bpB)
{
 80001f0:	b510      	push	{r4, lr}
 80001f2:	3901      	subs	r1, #1
    u16 wCount;
    wCount = 0;
    while(bpA[wCount] == bpB[wCount])
 80001f4:	2300      	movs	r3, #0
 80001f6:	5cc2      	ldrb	r2, [r0, r3]
 80001f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80001fc:	3301      	adds	r3, #1
 80001fe:	4294      	cmp	r4, r2
 8000200:	d10a      	bne.n	8000218 <StringCompare+0x28>
    {
        wCount++;
        if ( wCount >= IDE_COMMAND_LENGTH)
 8000202:	2b05      	cmp	r3, #5
{
    u16 wCount;
    wCount = 0;
    while(bpA[wCount] == bpB[wCount])
    {
        wCount++;
 8000204:	b29a      	uxth	r2, r3
        if ( wCount >= IDE_COMMAND_LENGTH)
 8000206:	d009      	beq.n	800021c <StringCompare+0x2c>
            return wCount;
        if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000208:	5cc4      	ldrb	r4, [r0, r3]
 800020a:	2c00      	cmp	r4, #0
 800020c:	d1f3      	bne.n	80001f6 <StringCompare+0x6>
 800020e:	784c      	ldrb	r4, [r1, #1]
 8000210:	2c00      	cmp	r4, #0
 8000212:	d1f0      	bne.n	80001f6 <StringCompare+0x6>
{
    u16 wCount;
    wCount = 0;
    while(bpA[wCount] == bpB[wCount])
    {
        wCount++;
 8000214:	4610      	mov	r0, r2
        if ( wCount >= IDE_COMMAND_LENGTH)
            return wCount;
        if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
    }
    return 0;
}
 8000216:	bd10      	pop	{r4, pc}
        wCount++;
        if ( wCount >= IDE_COMMAND_LENGTH)
            return wCount;
        if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
    }
    return 0;
 8000218:	2000      	movs	r0, #0
 800021a:	bd10      	pop	{r4, pc}
 800021c:	4618      	mov	r0, r3
 800021e:	bd10      	pop	{r4, pc}

08000220 <StringCopy>:
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
 8000220:	b510      	push	{r4, lr}
 8000222:	2300      	movs	r3, #0
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000224:	5ccc      	ldrb	r4, [r1, r3]
 8000226:	b29a      	uxth	r2, r3
 8000228:	54c4      	strb	r4, [r0, r3]
        if(bpSrc[bCount] == '\0') break;
 800022a:	5ccc      	ldrb	r4, [r1, r3]
 800022c:	b11c      	cbz	r4, 8000236 <StringCopy+0x16>
 800022e:	3301      	adds	r3, #1
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000230:	2b05      	cmp	r3, #5
 8000232:	d1f7      	bne.n	8000224 <StringCopy+0x4>
 8000234:	461a      	mov	r2, r3
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 8000236:	4610      	mov	r0, r2
 8000238:	bd10      	pop	{r4, pc}
	...

0800023c <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 5
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800023c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    u8 bRxData=0;
    u8 usbRxCount = 0;
    //PrintProtectStatus();
    GPIO_SetBits(PORT_LED, PIN_LED);		// LED On modified @new CM-900 with jason 2012-07-24

    USART_BUFFER_CLEAR;
 8000240:	4e67      	ldr	r6, [pc, #412]	; (80003e0 <SerialMonitor+0x1a4>)
 8000242:	4f68      	ldr	r7, [pc, #416]	; (80003e4 <SerialMonitor+0x1a8>)
 8000244:	f04f 0800 	mov.w	r8, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 5
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000248:	b089      	sub	sp, #36	; 0x24
    u16 bTerminate;//,bRxData;
    char bpCommand[COMMAND_LENGTH];
    u8 bRxData=0;
    u8 usbRxCount = 0;
    //PrintProtectStatus();
    GPIO_SetBits(PORT_LED, PIN_LED);		// LED On modified @new CM-900 with jason 2012-07-24
 800024a:	4867      	ldr	r0, [pc, #412]	; (80003e8 <SerialMonitor+0x1ac>)
 800024c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000250:	f000 fe1a 	bl	8000e88 <GPIO_SetBits>

    USART_BUFFER_CLEAR;
 8000254:	f8a6 8000 	strh.w	r8, [r6]
 8000258:	f8a7 8000 	strh.w	r8, [r7]
          }else{
          TxDString("\r\n -");
          }*/

        //GetCommandFromHost(gbpRxBuffer);
        while(!RXD_BUFFER_READY)
 800025c:	8832      	ldrh	r2, [r6, #0]
 800025e:	883b      	ldrh	r3, [r7, #0]
 8000260:	b292      	uxth	r2, r2
 8000262:	b29b      	uxth	r3, r3
 8000264:	429a      	cmp	r2, r3
 8000266:	d0f9      	beq.n	800025c <SerialMonitor+0x20>
           }*/
#ifdef DEBUG_ENABLE_BY_USART2
        TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
        TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
        StringCopy(bpCommand,USB_Rx_Buffer);
 8000268:	a804      	add	r0, sp, #16
 800026a:	4960      	ldr	r1, [pc, #384]	; (80003ec <SerialMonitor+0x1b0>)
 800026c:	f7ff ffd8 	bl	8000220 <StringCopy>
        gbCount = USB_Rx_Cnt;
 8000270:	4b5f      	ldr	r3, [pc, #380]	; (80003f0 <SerialMonitor+0x1b4>)
 8000272:	4c60      	ldr	r4, [pc, #384]	; (80003f4 <SerialMonitor+0x1b8>)
 8000274:	881a      	ldrh	r2, [r3, #0]
 8000276:	469a      	mov	sl, r3
 8000278:	7122      	strb	r2, [r4, #4]
#endif

        //bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
        //bParaNum =1;
        //if(bParaNum != 0)
        if(bpCommand[0] == 'A' && bpCommand[2] == '&')
 800027a:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800027e:	46a3      	mov	fp, r4
 8000280:	2a41      	cmp	r2, #65	; 0x41
 8000282:	f040 80a5 	bne.w	80003d0 <SerialMonitor+0x194>
 8000286:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800028a:	2b26      	cmp	r3, #38	; 0x26
 800028c:	f040 80a0 	bne.w	80003d0 <SerialMonitor+0x194>
        {
            //if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;

            if( StringCompare(bpCommand,"AT&LD") )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 8000290:	a804      	add	r0, sp, #16
 8000292:	4959      	ldr	r1, [pc, #356]	; (80003f8 <SerialMonitor+0x1bc>)
 8000294:	f7ff ffac 	bl	80001f0 <StringCompare>
 8000298:	2800      	cmp	r0, #0
 800029a:	d076      	beq.n	800038a <SerialMonitor+0x14e>
            {
                //TxDString("download\r\n");
                u32 EraseCounter = 0x00;
                vu32 NbrOfPage = 0x00;
 800029c:	2500      	movs	r5, #0
                volatile TestStatus MemoryProgramStatus;

                vu32 tStartAddr;
                bRxData=0;

                FLASHStatus = FLASH_COMPLETE;
 800029e:	2304      	movs	r3, #4

            if( StringCompare(bpCommand,"AT&LD") )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
            {
                //TxDString("download\r\n");
                u32 EraseCounter = 0x00;
                vu32 NbrOfPage = 0x00;
 80002a0:	9502      	str	r5, [sp, #8]
                volatile TestStatus MemoryProgramStatus;

                vu32 tStartAddr;
                bRxData=0;

                FLASHStatus = FLASH_COMPLETE;
 80002a2:	f88d 3006 	strb.w	r3, [sp, #6]
                MemoryProgramStatus = PASSED;
 80002a6:	2301      	movs	r3, #1
 80002a8:	f88d 3007 	strb.w	r3, [sp, #7]



                gwAddressPointer = FLASH_START_ADDRESS;
 80002ac:	4b53      	ldr	r3, [pc, #332]	; (80003fc <SerialMonitor+0x1c0>)
                gwRxTotalCount = gwCalculatedCheckSum = 0;


                /* Unlock the Flash Program Erase controller */
                FLASH_Unlock();
                gbIsFlashLock = FALSE;
 80002ae:	f8df 916c 	ldr.w	r9, [pc, #364]	; 800041c <SerialMonitor+0x1e0>
                FLASHStatus = FLASH_COMPLETE;
                MemoryProgramStatus = PASSED;



                gwAddressPointer = FLASH_START_ADDRESS;
 80002b2:	60a3      	str	r3, [r4, #8]
                gwEndAddressPointer = FLASH_START_ADDRESS + (115*1024);
 80002b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80002b8:	60e3      	str	r3, [r4, #12]
                                        TxDString("\r\n Out of Range!\r\n");
                                        }
                                        continue;
                                        }// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

                tStartAddr = gwAddressPointer;
 80002ba:	68a3      	ldr	r3, [r4, #8]
 80002bc:	9303      	str	r3, [sp, #12]
                /*Init global variable related to flash download*/
                gwRxTotalCount = gwCalculatedCheckSum = 0;
 80002be:	6125      	str	r5, [r4, #16]
 80002c0:	6165      	str	r5, [r4, #20]


                /* Unlock the Flash Program Erase controller */
                FLASH_Unlock();
 80002c2:	f000 fced 	bl	8000ca0 <FLASH_Unlock>
                gbIsFlashLock = FALSE;

                /* Define the number of page to be erased */
                NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80002c6:	68e2      	ldr	r2, [r4, #12]
 80002c8:	68a3      	ldr	r3, [r4, #8]
                /*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
                  NbrOfPage++;*/

                /* Clear All pending flags */
                FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80002ca:	2035      	movs	r0, #53	; 0x35
                /* Unlock the Flash Program Erase controller */
                FLASH_Unlock();
                gbIsFlashLock = FALSE;

                /* Define the number of page to be erased */
                NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	0a9b      	lsrs	r3, r3, #10
                gwRxTotalCount = gwCalculatedCheckSum = 0;


                /* Unlock the Flash Program Erase controller */
                FLASH_Unlock();
                gbIsFlashLock = FALSE;
 80002d0:	f889 5000 	strb.w	r5, [r9]

                /* Define the number of page to be erased */
                NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80002d4:	9302      	str	r3, [sp, #8]
                /*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
                  NbrOfPage++;*/

                /* Clear All pending flags */
                FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80002d6:	f000 fcf7 	bl	8000cc8 <FLASH_ClearFlag>

                // 2012-05-15 jason added from CM-530 Bootloader 1.01
                //TxDString("\r\nErasing....     ");

                /* Erase the FLASH pages */
                for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80002da:	9b02      	ldr	r3, [sp, #8]
 80002dc:	429d      	cmp	r5, r3
 80002de:	d20d      	bcs.n	80002fc <SerialMonitor+0xc0>
 80002e0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80002e4:	2b04      	cmp	r3, #4
 80002e6:	d109      	bne.n	80002fc <SerialMonitor+0xc0>
                {

                    //u16 percent;

                    FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80002e8:	f8db 0008 	ldr.w	r0, [fp, #8]
 80002ec:	eb00 2085 	add.w	r0, r0, r5, lsl #10
 80002f0:	f000 fd20 	bl	8000d34 <FLASH_ErasePage>

                // 2012-05-15 jason added from CM-530 Bootloader 1.01
                //TxDString("\r\nErasing....     ");

                /* Erase the FLASH pages */
                for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80002f4:	3501      	adds	r5, #1
                {

                    //u16 percent;

                    FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80002f6:	f88d 0006 	strb.w	r0, [sp, #6]
 80002fa:	e7ee      	b.n	80002da <SerialMonitor+0x9e>
                //USB_TxD_Dec_U8(100);
                //USB_TxDString("\%");
                //TxDString("complete!\r\n");


                if( FLASHStatus != FLASH_COMPLETE )
 80002fc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8000300:	2b04      	cmp	r3, #4
 8000302:	d002      	beq.n	800030a <SerialMonitor+0xce>
                {
                    FLASH_Lock();
 8000304:	f000 fcd8 	bl	8000cb8 <FLASH_Lock>
                    continue;
 8000308:	e7a8      	b.n	800025c <SerialMonitor+0x20>
                }
                //USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
                USB_TxDString("Ready..\n");
 800030a:	483d      	ldr	r0, [pc, #244]	; (8000400 <SerialMonitor+0x1c4>)
 800030c:	f7ff ff51 	bl	80001b2 <USB_TxDString>
                gbFlashDownloadStart = TRUE;
 8000310:	2101      	movs	r1, #1
                TIM_Cmd(TIM2, ENABLE);
 8000312:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
                    FLASH_Lock();
                    continue;
                }
                //USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
                USB_TxDString("Ready..\n");
                gbFlashDownloadStart = TRUE;
 8000316:	7621      	strb	r1, [r4, #24]
                TIM_Cmd(TIM2, ENABLE);
 8000318:	f000 ff22 	bl	8001160 <TIM_Cmd>
                Delay(100); // some delay is needed because PC have some time to prepare data.
 800031c:	2064      	movs	r0, #100	; 0x64
 800031e:	f7ff ff51 	bl	80001c4 <Delay>

                while(1){
                    //wait until flash-download is finished
                    //flash-download code is located EP3_OUT_Callback() in usb_endp.c
                    //getting checksum data from Host PC(IDE)
                    if(USB_Rx_Cnt != 0x0)
 8000322:	f8ba 3000 	ldrh.w	r3, [sl]
 8000326:	b29b      	uxth	r3, r3
 8000328:	b123      	cbz	r3, 8000334 <SerialMonitor+0xf8>
                        usbRxCount = USB_Rx_Cnt;
 800032a:	4b31      	ldr	r3, [pc, #196]	; (80003f0 <SerialMonitor+0x1b4>)
 800032c:	f8b3 8000 	ldrh.w	r8, [r3]
 8000330:	fa5f f888 	uxtb.w	r8, r8
                    if(CheckTimeOut()){
 8000334:	f7ff ff04 	bl	8000140 <CheckTimeOut>
 8000338:	2800      	cmp	r0, #0
 800033a:	d0f2      	beq.n	8000322 <SerialMonitor+0xe6>
                        gbFlashDownloadStart = FALSE;
 800033c:	2500      	movs	r5, #0
                        ClearTimeOutBuffer();
                        TIM_Cmd(TIM2, DISABLE);
 800033e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000342:	4629      	mov	r1, r5
                    //flash-download code is located EP3_OUT_Callback() in usb_endp.c
                    //getting checksum data from Host PC(IDE)
                    if(USB_Rx_Cnt != 0x0)
                        usbRxCount = USB_Rx_Cnt;
                    if(CheckTimeOut()){
                        gbFlashDownloadStart = FALSE;
 8000344:	7625      	strb	r5, [r4, #24]
    Jump_To_Application();
    return 0;
}
void ClearTimeOutBuffer(void){

    gu32TimingCounter1ms =0;
 8000346:	6025      	str	r5, [r4, #0]
                    if(USB_Rx_Cnt != 0x0)
                        usbRxCount = USB_Rx_Cnt;
                    if(CheckTimeOut()){
                        gbFlashDownloadStart = FALSE;
                        ClearTimeOutBuffer();
                        TIM_Cmd(TIM2, DISABLE);
 8000348:	f000 ff0a 	bl	8001160 <TIM_Cmd>
                }
#ifdef DEBUG_ENABLE_BY_USART2
                TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
                TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
                gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800034c:	4b27      	ldr	r3, [pc, #156]	; (80003ec <SerialMonitor+0x1b0>)
                    if(CheckTimeOut()){
                        gbFlashDownloadStart = FALSE;
                        ClearTimeOutBuffer();
                        TIM_Cmd(TIM2, DISABLE);
                        //TxDString("\r\n Flash writing finished\r\n");
                        USART_BUFFER_CLEAR
 800034e:	8035      	strh	r5, [r6, #0]
                }
#ifdef DEBUG_ENABLE_BY_USART2
                TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
                TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
                gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000350:	4443      	add	r3, r8
 8000352:	f813 3c01 	ldrb.w	r3, [r3, #-1]
                    if(CheckTimeOut()){
                        gbFlashDownloadStart = FALSE;
                        ClearTimeOutBuffer();
                        TIM_Cmd(TIM2, DISABLE);
                        //TxDString("\r\n Flash writing finished\r\n");
                        USART_BUFFER_CLEAR
 8000356:	803d      	strh	r5, [r7, #0]
                }
#ifdef DEBUG_ENABLE_BY_USART2
                TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
                TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
                gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000358:	61e3      	str	r3, [r4, #28]
                gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800035a:	6922      	ldr	r2, [r4, #16]
 800035c:	69e3      	ldr	r3, [r4, #28]
 800035e:	1ad3      	subs	r3, r2, r3
 8000360:	6123      	str	r3, [r4, #16]
                /*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
                  gwReceivedCheckSumFromHost = RxDBufferFromHost();
                  TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
                  */
                /* Lock again the Flash Program Erase controller */
                FLASH_Lock();
 8000362:	f000 fca9 	bl	8000cb8 <FLASH_Lock>
                gbIsFlashLock = TRUE;
 8000366:	2301      	movs	r3, #1
                //	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
                //	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
                if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 8000368:	6922      	ldr	r2, [r4, #16]
                  gwReceivedCheckSumFromHost = RxDBufferFromHost();
                  TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
                  */
                /* Lock again the Flash Program Erase controller */
                FLASH_Lock();
                gbIsFlashLock = TRUE;
 800036a:	f889 3000 	strb.w	r3, [r9]
                //	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
                //	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
                if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800036e:	69e3      	ldr	r3, [r4, #28]
 8000370:	b2d2      	uxtb	r2, r2
 8000372:	429a      	cmp	r2, r3
 8000374:	d003      	beq.n	800037e <SerialMonitor+0x142>
 8000376:	4b1f      	ldr	r3, [pc, #124]	; (80003f4 <SerialMonitor+0x1b8>)
 8000378:	69db      	ldr	r3, [r3, #28]
 800037a:	2b2a      	cmp	r3, #42	; 0x2a
 800037c:	d101      	bne.n	8000382 <SerialMonitor+0x146>
                    USB_TxDString("Success..\n");
 800037e:	4821      	ldr	r0, [pc, #132]	; (8000404 <SerialMonitor+0x1c8>)
 8000380:	e000      	b.n	8000384 <SerialMonitor+0x148>
                }
                else
                    USB_TxDString("Fail..\n");
 8000382:	4821      	ldr	r0, [pc, #132]	; (8000408 <SerialMonitor+0x1cc>)
 8000384:	f7ff ff15 	bl	80001b2 <USB_TxDString>
 8000388:	e015      	b.n	80003b6 <SerialMonitor+0x17a>
                //WDTCR = 0x08;
                //Delay(100);
            }
            else if(StringCompare(bpCommand,"AT&RST"))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 800038a:	a804      	add	r0, sp, #16
 800038c:	491f      	ldr	r1, [pc, #124]	; (800040c <SerialMonitor+0x1d0>)
 800038e:	f7ff ff2f 	bl	80001f0 <StringCompare>
 8000392:	b160      	cbz	r0, 80003ae <SerialMonitor+0x172>
            {
                USB_TxDString("Running..\n");
 8000394:	481e      	ldr	r0, [pc, #120]	; (8000410 <SerialMonitor+0x1d4>)
 8000396:	f7ff ff0c 	bl	80001b2 <USB_TxDString>
                /*if(bParaNum == 2){
                  JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
                  }
                  else*/
                {
                    JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 800039a:	4b1e      	ldr	r3, [pc, #120]	; (8000414 <SerialMonitor+0x1d8>)
                }
                //NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

                Jump_To_Application = (pFunction) JumpAddress;
 800039c:	681d      	ldr	r5, [r3, #0]
                        USB_TxDString("\r\n Go: ");
                        USB_TxDHex32(JumpAddress);
                        USB_TxDString("\r\n");
                        }*/

                UsbVcpDisconnect();
 800039e:	f000 fc31 	bl	8000c04 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
                TxDString("USB Power Off!\r\n");
#endif
                Delay(500);
 80003a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a6:	f7ff ff0d 	bl	80001c4 <Delay>

                Jump_To_Application();
 80003aa:	47a8      	blx	r5
 80003ac:	e003      	b.n	80003b6 <SerialMonitor+0x17a>
            } else{
                USART_BUFFER_CLEAR;
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <SerialMonitor+0x1a4>)
 80003b0:	8018      	strh	r0, [r3, #0]
 80003b2:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <SerialMonitor+0x1a8>)
 80003b4:	8018      	strh	r0, [r3, #0]
                TxDString("No IDE Command!\r\n");
            }
            gbCount = 0;
 80003b6:	2300      	movs	r3, #0
 80003b8:	7123      	strb	r3, [r4, #4]
            bpCommand[0]='\0';bpCommand[1]='\0';bpCommand[2]='\0';bpCommand[3]='\0';bpCommand[4]='\0';
 80003ba:	f88d 3010 	strb.w	r3, [sp, #16]
 80003be:	f88d 3011 	strb.w	r3, [sp, #17]
 80003c2:	f88d 3012 	strb.w	r3, [sp, #18]
 80003c6:	f88d 3013 	strb.w	r3, [sp, #19]
 80003ca:	f88d 3014 	strb.w	r3, [sp, #20]
 80003ce:	e002      	b.n	80003d6 <SerialMonitor+0x19a>

        } else {
            USART_BUFFER_CLEAR;
 80003d0:	2300      	movs	r3, #0
 80003d2:	8033      	strh	r3, [r6, #0]
 80003d4:	803b      	strh	r3, [r7, #0]
        }
        gwpUSARTBuffer[0]='\0';
 80003d6:	4b10      	ldr	r3, [pc, #64]	; (8000418 <SerialMonitor+0x1dc>)
 80003d8:	2200      	movs	r2, #0
 80003da:	701a      	strb	r2, [r3, #0]
 80003dc:	e73e      	b.n	800025c <SerialMonitor+0x20>
 80003de:	bf00      	nop
 80003e0:	200001dc 	ldrdcs	r0, [r0], -ip
 80003e4:	20000188 	andcs	r0, r0, r8, lsl #3
 80003e8:	40010800 	andmi	r0, r1, r0, lsl #16
 80003ec:	200005f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80003f0:	2000015c 	andcs	r0, r0, ip, asr r1
 80003f4:	200000e4 	andcs	r0, r0, r4, ror #1
 80003f8:	08001f9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, r9, sl, fp, ip}
 80003fc:	08003000 	stmdaeq	r0, {ip, sp}
 8000400:	08001fa3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip}
 8000404:	08001fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip}
 8000408:	08001fb7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip}
 800040c:	08001fbf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip}
 8000410:	08001fc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, fp, ip}
 8000414:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000418:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 800041c:	20000000 	andcs	r0, r0, r0

08000420 <RCC_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void RCC_Configuration(void)
{
 8000420:	b510      	push	{r4, lr}
    /* RCC system reset(for debug purpose) */
    RCC_DeInit();
 8000422:	f000 fdb3 	bl	8000f8c <RCC_DeInit>

    /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 8000426:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800042a:	f000 fdcd 	bl	8000fc8 <RCC_HSEConfig>

    /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800042e:	f000 fe59 	bl	80010e4 <RCC_WaitForHSEStartUp>
 8000432:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <RCC_Configuration+0x84>)

    if(HSEStartUpStatus == SUCCESS)
 8000434:	2801      	cmp	r0, #1

    /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

    /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000436:	4604      	mov	r4, r0
 8000438:	7018      	strb	r0, [r3, #0]

    if(HSEStartUpStatus == SUCCESS)
 800043a:	d00a      	beq.n	8000452 <RCC_Configuration+0x32>
    }
    /* Enable peripheral clocks --------------------------------------------------*/
    //RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

    /* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
    RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 800043c:	f244 001d 	movw	r0, #16413	; 0x401d
 8000440:	2101      	movs	r1, #1
 8000442:	f000 fe23 	bl	800108c <RCC_APB2PeriphClockCmd>
            // RCC_APB1Periph_USART2 |
            RCC_APB1Periph_PWR ,
            ENABLE);

    //PWR_BackupAccessCmd(ENABLE);
}
 8000446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#endif
            RCC_APB2Periph_AFIO,
            ENABLE);

    //add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
    RCC_APB1PeriphClockCmd(
 800044a:	4817      	ldr	r0, [pc, #92]	; (80004a8 <RCC_Configuration+0x88>)
 800044c:	2101      	movs	r1, #1
 800044e:	f000 be29 	b.w	80010a4 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

    if(HSEStartUpStatus == SUCCESS)
    {
        /* Enable Prefetch Buffer */
        FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000452:	2010      	movs	r0, #16
 8000454:	f000 fc18 	bl	8000c88 <FLASH_PrefetchBufferCmd>

        /* Flash 2 wait state */
        FLASH_SetLatency(FLASH_Latency_2);
 8000458:	2002      	movs	r0, #2
 800045a:	f000 fc09 	bl	8000c70 <FLASH_SetLatency>

        /* HCLK = SYSCLK */
        RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 800045e:	2000      	movs	r0, #0
 8000460:	f000 fdf0 	bl	8001044 <RCC_HCLKConfig>

        /* PCLK2 = HCLK */
        RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000464:	2000      	movs	r0, #0
 8000466:	f000 fe01 	bl	800106c <RCC_PCLK2Config>

        /* PCLK1 = HCLK/2 */
        RCC_PCLK1Config(RCC_HCLK_Div2);
 800046a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800046e:	f000 fdf3 	bl	8001058 <RCC_PCLK1Config>

        /* PLLCLK = 8MHz * 9 = 72 MHz */
        RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000472:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000476:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800047a:	f000 fdc1 	bl	8001000 <RCC_PLLConfig>

        /* Enable PLL */ 
        RCC_PLLCmd(ENABLE);
 800047e:	4620      	mov	r0, r4
 8000480:	f000 fdc8 	bl	8001014 <RCC_PLLCmd>

        /* Wait till PLL is ready */
        while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000484:	2039      	movs	r0, #57	; 0x39
 8000486:	f000 fe19 	bl	80010bc <RCC_GetFlagStatus>
 800048a:	2800      	cmp	r0, #0
 800048c:	d0fa      	beq.n	8000484 <RCC_Configuration+0x64>
        {
        }
        /* Select PLL as system clock source */
        RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800048e:	2002      	movs	r0, #2
 8000490:	f000 fdc6 	bl	8001020 <RCC_SYSCLKConfig>
        /* Select USBCLK source */
        RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000494:	2000      	movs	r0, #0
 8000496:	f000 fdf3 	bl	8001080 <RCC_USBCLKConfig>
        /* Wait till PLL is used as system clock source */
        while(RCC_GetSYSCLKSource() != 0x08)
 800049a:	f000 fdcb 	bl	8001034 <RCC_GetSYSCLKSource>
 800049e:	2808      	cmp	r0, #8
 80004a0:	d1fb      	bne.n	800049a <RCC_Configuration+0x7a>
 80004a2:	e7cb      	b.n	800043c <RCC_Configuration+0x1c>
 80004a4:	20000180 	andcs	r0, r0, r0, lsl #3
 80004a8:	10800001 	addne	r0, r0, r1

080004ac <GPIO_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void GPIO_Configuration(void)
{
 80004ac:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;//긴급 복구 모드
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004b0:	4c25      	ldr	r4, [pc, #148]	; (8000548 <GPIO_Configuration+0x9c>)
{
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;//긴급 복구 모드
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80004b2:	2604      	movs	r6, #4
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004b4:	eb0d 0106 	add.w	r1, sp, r6
 *******************************************************************************/
void GPIO_Configuration(void)
{
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;//긴급 복구 모드
 80004b8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004bc:	2703      	movs	r7, #3
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004be:	4620      	mov	r0, r4
 *******************************************************************************/
void GPIO_Configuration(void)
{
    GPIO_InitTypeDef GPIO_InitStructure;

    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_14;//긴급 복구 모드
 80004c0:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004c4:	f88d 7006 	strb.w	r7, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80004c8:	f88d 6007 	strb.w	r6, [sp, #7]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 80004cc:	f000 fc88 	bl	8000de0 <GPIO_Init>
    GPIO_SetBits(GPIOA, GPIO_Pin_14);//USB Pull-up must be disabled(go to High) during system power on
 80004d0:	4620      	mov	r0, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	f000 fcd8 	bl	8000e88 <GPIO_SetBits>
    GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
    /* Configure LED (PB.2) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
 80004d8:	f44f 5500 	mov.w	r5, #8192	; 0x2000
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80004dc:	eb0d 0106 	add.w	r1, sp, r6
 80004e0:	4620      	mov	r0, r4
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
    /* Configure LED (PB.2) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80004e2:	f88d 7006 	strb.w	r7, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80004e6:	f88d 6007 	strb.w	r6, [sp, #7]
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
    
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80004ea:	f04f 0810 	mov.w	r8, #16
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
    
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80004ee:	2601      	movs	r6, #1
    GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
    GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
    /* Configure LED (PB.2) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
 80004f0:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80004f4:	f000 fc74 	bl	8000de0 <GPIO_Init>
    
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80004f8:	4620      	mov	r0, r4
 80004fa:	a901      	add	r1, sp, #4
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
    
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80004fc:	f88d 8007 	strb.w	r8, [sp, #7]
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
    
    GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000500:	f8ad 5004 	strh.w	r5, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000504:	f88d 6006 	strb.w	r6, [sp, #6]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);
 8000508:	f000 fc6a 	bl	8000de0 <GPIO_Init>

    /* Configure USB Disconnect pin (PA.8) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800050c:	f88d 8007 	strb.w	r8, [sp, #7]
    GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000510:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8000550 <GPIO_Configuration+0xa4>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);

    /* Configure USB Disconnect pin (PA.8) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000514:	2302      	movs	r3, #2
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);

    /* Configure USB Disconnect pin (PA.8) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000516:	f44f 7700 	mov.w	r7, #512	; 0x200
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800051a:	4640      	mov	r0, r8
 800051c:	a901      	add	r1, sp, #4
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);

    /* Configure USB Disconnect pin (PA.8) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800051e:	f88d 3006 	strb.w	r3, [sp, #6]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(PORT_LED, &GPIO_InitStructure);

    /* Configure USB Disconnect pin (PA.8) as output push-pull */
    GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000522:	f8ad 7004 	strh.w	r7, [sp, #4]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
    GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000526:	f000 fc5b 	bl	8000de0 <GPIO_Init>

    GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 800052a:	4640      	mov	r0, r8
 800052c:	4639      	mov	r1, r7
 800052e:	f000 fcab 	bl	8000e88 <GPIO_SetBits>
    GPIO_ResetBits(PORT_LED, PIN_LED);		// LED Off
 8000532:	4620      	mov	r0, r4
 8000534:	4629      	mov	r1, r5
 8000536:	f000 fca9 	bl	8000e8c <GPIO_ResetBits>

    /* Configure USART3 Remap enable */
    //GPIO_PinRemapConfig( GPIO_Remap_USART3, ENABLE);
    GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE); // if you want to use JTAG SWJ(PA14,15...) as GPIO, activate this code
 800053a:	4804      	ldr	r0, [pc, #16]	; (800054c <GPIO_Configuration+0xa0>)
 800053c:	4631      	mov	r1, r6
 800053e:	f000 fca7 	bl	8000e90 <GPIO_PinRemapConfig>
}
 8000542:	b002      	add	sp, #8
 8000544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000548:	40010800 	andmi	r0, r1, r0, lsl #16
 800054c:	00300400 	eorseq	r0, r0, r0, lsl #8
 8000550:	40010c00 	andmi	r0, r1, r0, lsl #24

08000554 <NVIC_Configuration>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
void NVIC_Configuration(void)
{
 8000554:	b537      	push	{r0, r1, r2, r4, r5, lr}
    /*
     * Set the Vector Table base location at 0x08000000 in Boot-loader case
     * Set the Vector Table base location at 0x08003000 in Application case
     */
    //	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 8000556:	2100      	movs	r1, #0
 8000558:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800055c:	f000 fd0c 	bl	8000f78 <NVIC_SetVectorTable>
#endif


    /* Configure the NVIC Preemption Priority Bits */  
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000560:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000564:	f000 fcbe 	bl	8000ee4 <NVIC_PriorityGroupConfig>

    /* Enable the USB RX0 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000568:	2401      	movs	r4, #1
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


    /* Enable the USB RX0 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800056a:	2500      	movs	r5, #0
    /* Configure the NVIC Preemption Priority Bits */  
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


    /* Enable the USB RX0 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 800056c:	2314      	movs	r3, #20
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 800056e:	a801      	add	r0, sp, #4
    /* Configure the NVIC Preemption Priority Bits */  
    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


    /* Enable the USB RX0 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 8000570:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000574:	f88d 5005 	strb.w	r5, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000578:	f88d 5006 	strb.w	r5, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800057c:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 8000580:	f000 fcba 	bl	8000ef8 <NVIC_Init>

    /* Enable the USART2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 8000584:	2326      	movs	r3, #38	; 0x26
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 8000586:	a801      	add	r0, sp, #4
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);

    /* Enable the USART2 Interrupt */
    NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 8000588:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800058c:	f88d 5005 	strb.w	r5, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000590:	f88d 4006 	strb.w	r4, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000594:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 8000598:	f000 fcae 	bl	8000ef8 <NVIC_Init>

    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800059c:	231c      	movs	r3, #28
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
 800059e:	a801      	add	r0, sp, #4
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);

    NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80005a0:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80005a4:	f88d 4005 	strb.w	r4, [sp, #5]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80005a8:	f88d 5006 	strb.w	r5, [sp, #6]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80005ac:	f88d 4007 	strb.w	r4, [sp, #7]
    NVIC_Init(&NVIC_InitStructure);
 80005b0:	f000 fca2 	bl	8000ef8 <NVIC_Init>

}
 80005b4:	b003      	add	sp, #12
 80005b6:	bd30      	pop	{r4, r5, pc}

080005b8 <main>:
 * Input          : None
 * Output         : None
 * Return         : None
 *******************************************************************************/
int main(void)
{
 80005b8:	b510      	push	{r4, lr}
    /* System Clocks Configuration */
    RCC_Configuration();
 80005ba:	f7ff ff31 	bl	8000420 <RCC_Configuration>

    /* Configure the GPIO ports */
    GPIO_Configuration();
 80005be:	f7ff ff75 	bl	80004ac <GPIO_Configuration>

    /* NVIC configuration */
    NVIC_Configuration();
 80005c2:	f7ff ffc7 	bl	8000554 <NVIC_Configuration>

    Timer_Configuration();
 80005c6:	f7ff fdcd 	bl	8000164 <Timer_Configuration>

    /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
    SysTick_SetReload(9000);
 80005ca:	f242 3028 	movw	r0, #9000	; 0x2328
 80005ce:	f000 fde7 	bl	80011a0 <SysTick_SetReload>

    /* Enable SysTick interrupt */
    SysTick_ITConfig(ENABLE);
 80005d2:	2001      	movs	r0, #1
 80005d4:	f000 fdfe 	bl	80011d4 <SysTick_ITConfig>

    IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 80005d8:	f245 5055 	movw	r0, #21845	; 0x5555
 80005dc:	f000 fbee 	bl	8000dbc <IWDG_WriteAccessCmd>
    IWDG_SetPrescaler(IWDG_Prescaler_4);
 80005e0:	2000      	movs	r0, #0
 80005e2:	f000 fbf1 	bl	8000dc8 <IWDG_SetPrescaler>
    IWDG_SetReload(10);
 80005e6:	200a      	movs	r0, #10
 80005e8:	f000 fbf4 	bl	8000dd4 <IWDG_SetReload>
    //USART_Configuration(57600);
    //USART_BUFFER_CLEAR;
    //Delay(70);

    /* USB Init */
    USB_Init();
 80005ec:	f000 fe2a 	bl	8001244 <USB_Init>
 80005f0:	2403      	movs	r4, #3

    /* Startup blinking */
    int k;
    for (k=0; k<3; k++) {
        GPIO_SetBits(PORT_LED, PIN_LED);
 80005f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005f6:	481c      	ldr	r0, [pc, #112]	; (8000668 <main+0xb0>)
 80005f8:	f000 fc46 	bl	8000e88 <GPIO_SetBits>
        Delay(100);
 80005fc:	2064      	movs	r0, #100	; 0x64
 80005fe:	f7ff fde1 	bl	80001c4 <Delay>
        GPIO_ResetBits(PORT_LED, PIN_LED);
 8000602:	4819      	ldr	r0, [pc, #100]	; (8000668 <main+0xb0>)
 8000604:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000608:	f000 fc40 	bl	8000e8c <GPIO_ResetBits>
        Delay(100);
 800060c:	2064      	movs	r0, #100	; 0x64
 800060e:	f7ff fdd9 	bl	80001c4 <Delay>
    /* USB Init */
    USB_Init();

    /* Startup blinking */
    int k;
    for (k=0; k<3; k++) {
 8000612:	3c01      	subs	r4, #1
 8000614:	d1ed      	bne.n	80005f2 <main+0x3a>
        Delay(100);
        GPIO_ResetBits(PORT_LED, PIN_LED);
        Delay(100);
    }

    if(GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_14) == Bit_SET ) {
 8000616:	4814      	ldr	r0, [pc, #80]	; (8000668 <main+0xb0>)
 8000618:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800061c:	f000 fc2e 	bl	8000e7c <GPIO_ReadInputDataBit>
 8000620:	2801      	cmp	r0, #1
 8000622:	d104      	bne.n	800062e <main+0x76>
        GPIO_SetBits(PORT_LED, PIN_LED);		// LED On modified @new CM-900 with jason 2012-07-24
 8000624:	4810      	ldr	r0, [pc, #64]	; (8000668 <main+0xb0>)
 8000626:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062a:	f000 fc2d 	bl	8000e88 <GPIO_SetBits>
    }


    //TxDString("CM-900 SYSTEM INIT!\r\n");

    if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_14) == Bit_SET)
 800062e:	207d      	movs	r0, #125	; 0x7d
 8000630:	f000 fd44 	bl	80010bc <RCC_GetFlagStatus>
 8000634:	4604      	mov	r4, r0
 8000636:	b110      	cbz	r0, 800063e <main+0x86>
    {
        RCC_ClearFlag();
 8000638:	f000 fd6c 	bl	8001114 <RCC_ClearFlag>
        while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 800063c:	e00d      	b.n	800065a <main+0xa2>
    }


    //TxDString("CM-900 SYSTEM INIT!\r\n");

    if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_14) == Bit_SET)
 800063e:	480a      	ldr	r0, [pc, #40]	; (8000668 <main+0xb0>)
 8000640:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000644:	f000 fc1a 	bl	8000e7c <GPIO_ReadInputDataBit>
 8000648:	2801      	cmp	r0, #1
 800064a:	d0f5      	beq.n	8000638 <main+0x80>
        //TxDString("START USB MONITOR\r\n");
        SerialMonitor();
    }

    //TxDString("Jump to application\r\n");
    UsbVcpDisconnect();
 800064c:	f000 fada 	bl	8000c04 <UsbVcpDisconnect>

    /* Else case, execute user application that downloaded previously*/
    pFunction Jump_To_Application;
    u32 JumpAddress;

    JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000650:	4b06      	ldr	r3, [pc, #24]	; (800066c <main+0xb4>)
    TxDString("\r\n Go: 0x");
    TxDHex32(JumpAddress);
    TxDString("\r\n");
#endif
    Jump_To_Application = (pFunction) JumpAddress;
    Jump_To_Application();
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	4798      	blx	r3
    return 0;
}
 8000656:	4620      	mov	r0, r4
 8000658:	bd10      	pop	{r4, pc}
    //TxDString("CM-900 SYSTEM INIT!\r\n");

    if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_14) == Bit_SET)
    {
        RCC_ClearFlag();
        while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <main+0xb8>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b05      	cmp	r3, #5
 8000660:	d1fb      	bne.n	800065a <main+0xa2>

        //TxDString("CM-900 USB CDC CONFIGURED\r\n");
        //TxDString("START USB MONITOR\r\n");
        SerialMonitor();
 8000662:	f7ff fdeb 	bl	800023c <SerialMonitor>
 8000666:	bf00      	nop
 8000668:	40010800 	andmi	r0, r1, r0, lsl #16
 800066c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000670:	20000170 	andcs	r0, r0, r0, ror r1

08000674 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000674:	4770      	bx	lr

08000676 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000676:	4770      	bx	lr

08000678 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000678:	4770      	bx	lr

0800067a <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800067a:	4770      	bx	lr

0800067c <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 800067c:	4770      	bx	lr

0800067e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 800067e:	4770      	bx	lr

08000680 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000680:	4770      	bx	lr

08000682 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000682:	4770      	bx	lr

08000684 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000684:	4b03      	ldr	r3, [pc, #12]	; (8000694 <SysTickHandler+0x10>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	b112      	cbz	r2, 8000690 <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	3a01      	subs	r2, #1
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	20000184 	andcs	r0, r0, r4, lsl #3

08000698 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000698:	4770      	bx	lr

0800069a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800069a:	4770      	bx	lr

0800069c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 800069c:	4770      	bx	lr

0800069e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 800069e:	4770      	bx	lr

080006a0 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 80006a0:	4770      	bx	lr

080006a2 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 80006a2:	4770      	bx	lr

080006a4 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 80006a4:	4770      	bx	lr

080006a6 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 80006a6:	4770      	bx	lr

080006a8 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 80006a8:	4770      	bx	lr

080006aa <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 80006aa:	4770      	bx	lr

080006ac <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 80006ac:	4770      	bx	lr

080006ae <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 80006ae:	4770      	bx	lr

080006b0 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 80006b0:	4770      	bx	lr

080006b2 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 80006b2:	f000 b8fd 	b.w	80008b0 <__USBCDC_ISR>

080006b6 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 80006b6:	4770      	bx	lr

080006b8 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 80006b8:	4770      	bx	lr

080006ba <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 80006ba:	4770      	bx	lr

080006bc <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 80006bc:	4770      	bx	lr

080006be <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 80006be:	4770      	bx	lr

080006c0 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 80006c0:	4770      	bx	lr

080006c2 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 80006c2:	4770      	bx	lr

080006c4 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 80006c4:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80006c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006ca:	2101      	movs	r1, #1
 80006cc:	f000 fd64 	bl	8001198 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 80006d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 80006d4:	f7ff bd3e 	b.w	8000154 <Interrupt1ms>

080006d8 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 80006d8:	4770      	bx	lr

080006da <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 80006da:	4770      	bx	lr

080006dc <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 80006dc:	4770      	bx	lr

080006de <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 80006de:	4770      	bx	lr

080006e0 <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 80006e0:	4770      	bx	lr

080006e2 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 80006e2:	4770      	bx	lr

080006e4 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 80006e4:	4770      	bx	lr

080006e6 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 80006e6:	4770      	bx	lr

080006e8 <USART1_IRQHandler>:
* Return         : None
*******************************************************************************/
extern volatile u8 gwpUSARTBuffer[USART_BUFFER_SIZE+1];
extern volatile u16 gwUSARTWritePtr;
void USART1_IRQHandler(void)
{
 80006e8:	4770      	bx	lr
	...

080006ec <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 80006ec:	4a0a      	ldr	r2, [pc, #40]	; (8000718 <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 80006ee:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 80006f0:	8813      	ldrh	r3, [r2, #0]
 80006f2:	4c0a      	ldr	r4, [pc, #40]	; (800071c <USART2_IRQHandler+0x30>)
 80006f4:	b29b      	uxth	r3, r3
 80006f6:	1c59      	adds	r1, r3, #1
 80006f8:	b289      	uxth	r1, r1
 80006fa:	4620      	mov	r0, r4
 80006fc:	f3c3 0509 	ubfx	r5, r3, #0, #10
 8000700:	8011      	strh	r1, [r2, #0]
 8000702:	f000 fd73 	bl	80011ec <USART_ReceiveData>
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <USART2_IRQHandler+0x34>)
 8000708:	b2c0      	uxtb	r0, r0
 800070a:	5558      	strb	r0, [r3, r5]
	sr = USART2->SR;
 800070c:	8822      	ldrh	r2, [r4, #0]
 800070e:	4b05      	ldr	r3, [pc, #20]	; (8000724 <USART2_IRQHandler+0x38>)
 8000710:	b292      	uxth	r2, r2
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	bd38      	pop	{r3, r4, r5, pc}
 8000716:	bf00      	nop
 8000718:	20000188 	andcs	r0, r0, r8, lsl #3
 800071c:	40004400 	andmi	r4, r0, r0, lsl #8
 8000720:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000724:	20000158 	andcs	r0, r0, r8, asr r1

08000728 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000728:	4770      	bx	lr

0800072a <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 800072a:	4770      	bx	lr

0800072c <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 800072c:	4770      	bx	lr

0800072e <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 800072e:	4770      	bx	lr

08000730 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000730:	4770      	bx	lr

08000732 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000732:	4770      	bx	lr

08000734 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000734:	4770      	bx	lr

08000736 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000736:	4770      	bx	lr

08000738 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000738:	4770      	bx	lr

0800073a <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 800073a:	4770      	bx	lr

0800073c <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 800073c:	4770      	bx	lr

0800073e <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 800073e:	4770      	bx	lr

08000740 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000740:	4770      	bx	lr

08000742 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000742:	4770      	bx	lr

08000744 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000744:	4770      	bx	lr

08000746 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000746:	4770      	bx	lr

08000748 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000748:	4770      	bx	lr

0800074a <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 800074a:	4770      	bx	lr

0800074c <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 800074c:	4770      	bx	lr

0800074e <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 800074e:	4770      	bx	lr

08000750 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000750:	4770      	bx	lr

08000752 <EP1_IN_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{
 8000752:	4770      	bx	lr

08000754 <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000758:	4b36      	ldr	r3, [pc, #216]	; (8000834 <WriteFlash64+0xe0>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 800075a:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 800075c:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 800075e:	4604      	mov	r4, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000760:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000762:	4688      	mov	r8, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000764:	d062      	beq.n	800082c <WriteFlash64+0xd8>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000766:	f001 0603 	and.w	r6, r1, #3
 800076a:	f1c6 0604 	rsb	r6, r6, #4
 800076e:	b2f6      	uxtb	r6, r6

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000770:	2500      	movs	r5, #0
 8000772:	4545      	cmp	r5, r8
 8000774:	d24a      	bcs.n	800080c <WriteFlash64+0xb8>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000776:	f105 0a02 	add.w	sl, r5, #2
 800077a:	f814 300a 	ldrb.w	r3, [r4, sl]
 800077e:	f105 0b03 	add.w	fp, r5, #3
 8000782:	f814 100b 	ldrb.w	r1, [r4, fp]
 8000786:	f105 0901 	add.w	r9, r5, #1
 800078a:	041b      	lsls	r3, r3, #16
 800078c:	eb03 6301 	add.w	r3, r3, r1, lsl #24
 8000790:	f814 1009 	ldrb.w	r1, [r4, r9]
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000794:	4f28      	ldr	r7, [pc, #160]	; (8000838 <WriteFlash64+0xe4>)
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000796:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 800079a:	5d61      	ldrb	r1, [r4, r5]
 800079c:	1962      	adds	r2, r4, r5
 800079e:	440b      	add	r3, r1
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 80007a0:	6838      	ldr	r0, [r7, #0]
 80007a2:	4619      	mov	r1, r3
 80007a4:	9201      	str	r2, [sp, #4]
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	f000 fae4 	bl	8000d74 <FLASH_ProgramWord>
 80007ac:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 80007b0:	6839      	ldr	r1, [r7, #0]
 80007b2:	9b00      	ldr	r3, [sp, #0]
 80007b4:	6809      	ldr	r1, [r1, #0]
 80007b6:	9a01      	ldr	r2, [sp, #4]
 80007b8:	4299      	cmp	r1, r3
 80007ba:	d001      	beq.n	80007c0 <WriteFlash64+0x6c>
		{
			USB_TxDString("\r\n Download Failed!");
 80007bc:	481f      	ldr	r0, [pc, #124]	; (800083c <WriteFlash64+0xe8>)
 80007be:	e004      	b.n	80007ca <WriteFlash64+0x76>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 80007c0:	6839      	ldr	r1, [r7, #0]
 80007c2:	4b1f      	ldr	r3, [pc, #124]	; (8000840 <WriteFlash64+0xec>)
 80007c4:	4299      	cmp	r1, r3
 80007c6:	d903      	bls.n	80007d0 <WriteFlash64+0x7c>
		{
			USB_TxDString("\r\n Download Overflow!");
 80007c8:	481e      	ldr	r0, [pc, #120]	; (8000844 <WriteFlash64+0xf0>)
 80007ca:	f7ff fcf2 	bl	80001b2 <USB_TxDString>
			break;
 80007ce:	e01d      	b.n	800080c <WriteFlash64+0xb8>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 80007d0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 80007d4:	2b04      	cmp	r3, #4
 80007d6:	d001      	beq.n	80007dc <WriteFlash64+0x88>
		{
			USB_TxDString("\r\n flash writing error!");
 80007d8:	481b      	ldr	r0, [pc, #108]	; (8000848 <WriteFlash64+0xf4>)
 80007da:	e7f6      	b.n	80007ca <WriteFlash64+0x76>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 80007dc:	683b      	ldr	r3, [r7, #0]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 80007de:	3504      	adds	r5, #4
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 80007e0:	3304      	adds	r3, #4
 80007e2:	603b      	str	r3, [r7, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 80007e4:	f814 000a 	ldrb.w	r0, [r4, sl]
 80007e8:	f814 700b 	ldrb.w	r7, [r4, fp]
 80007ec:	4b17      	ldr	r3, [pc, #92]	; (800084c <WriteFlash64+0xf8>)
 80007ee:	4407      	add	r7, r0
 80007f0:	f814 0009 	ldrb.w	r0, [r4, r9]
 80007f4:	6819      	ldr	r1, [r3, #0]
 80007f6:	4407      	add	r7, r0
 80007f8:	7810      	ldrb	r0, [r2, #0]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 80007fa:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 80007fc:	183a      	adds	r2, r7, r0
 80007fe:	440a      	add	r2, r1
 8000800:	601a      	str	r2, [r3, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000802:	4b13      	ldr	r3, [pc, #76]	; (8000850 <WriteFlash64+0xfc>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	3204      	adds	r2, #4
 8000808:	601a      	str	r2, [r3, #0]
 800080a:	e7b2      	b.n	8000772 <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 800080c:	2e04      	cmp	r6, #4
 800080e:	d00d      	beq.n	800082c <WriteFlash64+0xd8>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000810:	4b0f      	ldr	r3, [pc, #60]	; (8000850 <WriteFlash64+0xfc>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	1b92      	subs	r2, r2, r6
 8000816:	601a      	str	r2, [r3, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <WriteFlash64+0xf8>)
 800081a:	1baa      	subs	r2, r5, r6
 800081c:	6819      	ldr	r1, [r3, #0]
 800081e:	5ca2      	ldrb	r2, [r4, r2]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000820:	3e01      	subs	r6, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000822:	1a8a      	subs	r2, r1, r2
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000824:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000828:	601a      	str	r2, [r3, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 800082a:	d1f5      	bne.n	8000818 <WriteFlash64+0xc4>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 800082c:	2000      	movs	r0, #0
 800082e:	b005      	add	sp, #20
 8000830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000834:	20000000 	andcs	r0, r0, r0
 8000838:	200000ec 	andcs	r0, r0, ip, ror #1
 800083c:	08001fd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, sl, fp, ip}
 8000840:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000844:	08001fe5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip}
 8000848:	08001ffb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800084c:	200000f4 	strdcs	r0, [r0], -r4
 8000850:	200000f8 	strdcs	r0, [r0], -r8

08000854 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000854:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000856:	2003      	movs	r0, #3
 8000858:	4910      	ldr	r1, [pc, #64]	; (800089c <EP3_OUT_Callback+0x48>)
 800085a:	f001 fa89 	bl	8001d70 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 800085e:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000860:	4d10      	ldr	r5, [pc, #64]	; (80008a4 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000862:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000864:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000866:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000868:	8028      	strh	r0, [r5, #0]
 800086a:	4c0c      	ldr	r4, [pc, #48]	; (800089c <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 800086c:	d106      	bne.n	800087c <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 800086e:	f7ff fc61 	bl	8000134 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000872:	8829      	ldrh	r1, [r5, #0]
 8000874:	4620      	mov	r0, r4
 8000876:	b289      	uxth	r1, r1
 8000878:	f7ff ff6c 	bl	8000754 <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 800087c:	4a0a      	ldr	r2, [pc, #40]	; (80008a8 <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 800087e:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000880:	8813      	ldrh	r3, [r2, #0]
 8000882:	b29b      	uxth	r3, r3
 8000884:	1c59      	adds	r1, r3, #1
 8000886:	b289      	uxth	r1, r1
 8000888:	8011      	strh	r1, [r2, #0]
 800088a:	7821      	ldrb	r1, [r4, #0]
 800088c:	4a07      	ldr	r2, [pc, #28]	; (80008ac <EP3_OUT_Callback+0x58>)
 800088e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000892:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000894:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000898:	f001 b993 	b.w	8001bc2 <SetEPRxValid>
 800089c:	200005f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80008a0:	200000fc 	strdcs	r0, [r0], -ip
 80008a4:	2000015c 	andcs	r0, r0, ip, asr r1
 80008a8:	20000188 	andcs	r0, r0, r8, lsl #3
 80008ac:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>

080008b0 <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 80008b0:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 80008b2:	4c16      	ldr	r4, [pc, #88]	; (800090c <__USBCDC_ISR+0x5c>)
 80008b4:	4d16      	ldr	r5, [pc, #88]	; (8000910 <__USBCDC_ISR+0x60>)
 80008b6:	6823      	ldr	r3, [r4, #0]
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	802b      	strh	r3, [r5, #0]


  if (wIstr & ISTR_SOF )
 80008bc:	882b      	ldrh	r3, [r5, #0]
 80008be:	0598      	lsls	r0, r3, #22
 80008c0:	d507      	bpl.n	80008d2 <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 80008c2:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 80008c6:	6023      	str	r3, [r4, #0]
    bIntPackSOF++;
 80008c8:	4b12      	ldr	r3, [pc, #72]	; (8000914 <__USBCDC_ISR+0x64>)
 80008ca:	781a      	ldrb	r2, [r3, #0]
 80008cc:	3201      	adds	r2, #1
 80008ce:	b2d2      	uxtb	r2, r2
 80008d0:	701a      	strb	r2, [r3, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 80008d2:	882b      	ldrh	r3, [r5, #0]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	da01      	bge.n	80008de <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 80008da:	f001 fa5b 	bl	8001d94 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 80008de:	882b      	ldrh	r3, [r5, #0]
 80008e0:	0559      	lsls	r1, r3, #21
 80008e2:	d505      	bpl.n	80008f0 <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 80008e4:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80008e8:	6023      	str	r3, [r4, #0]
    Device_Property.Reset();
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <__USBCDC_ISR+0x68>)
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 80008f0:	882b      	ldrh	r3, [r5, #0]
 80008f2:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 80008f4:	bf44      	itt	mi
 80008f6:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 80008fa:	6023      	strmi	r3, [r4, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 80008fc:	882b      	ldrh	r3, [r5, #0]
 80008fe:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000900:	bf44      	itt	mi
 8000902:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000906:	6023      	strmi	r3, [r4, #0]
 8000908:	bd38      	pop	{r3, r4, r5, pc}
 800090a:	bf00      	nop
 800090c:	40005c44 	andmi	r5, r0, r4, asr #24
 8000910:	20000630 	andcs	r0, r0, r0, lsr r6
 8000914:	20000164 	andcs	r0, r0, r4, ror #2
 8000918:	2000005c 	andcs	r0, r0, ip, asr r0

0800091c <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 800091c:	4b03      	ldr	r3, [pc, #12]	; (800092c <Virtual_Com_Port_SetConfiguration+0x10>)
 800091e:	7a9b      	ldrb	r3, [r3, #10]
 8000920:	b113      	cbz	r3, 8000928 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000922:	4b03      	ldr	r3, [pc, #12]	; (8000930 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000924:	2205      	movs	r2, #5
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	20000640 	andcs	r0, r0, r0, asr #12
 8000930:	20000170 	andcs	r0, r0, r0, ror r1

08000934 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000934:	4b01      	ldr	r3, [pc, #4]	; (800093c <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000936:	2204      	movs	r2, #4
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	4770      	bx	lr
 800093c:	20000170 	andcs	r0, r0, r0, ror r1

08000940 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000940:	4b03      	ldr	r3, [pc, #12]	; (8000950 <Virtual_Com_Port_Status_In+0x10>)
 8000942:	781a      	ldrb	r2, [r3, #0]
 8000944:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000946:	bf04      	itt	eq
 8000948:	2200      	moveq	r2, #0
 800094a:	701a      	strbeq	r2, [r3, #0]
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	20000168 	andcs	r0, r0, r8, ror #2

08000954 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000954:	4770      	bx	lr
	...

08000958 <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000958:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 800095a:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 800095c:	d108      	bne.n	8000970 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 800095e:	4b11      	ldr	r3, [pc, #68]	; (80009a4 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000968:	2b21      	cmp	r3, #33	; 0x21
 800096a:	d010      	beq.n	800098e <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 800096c:	2002      	movs	r0, #2
 800096e:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000970:	2820      	cmp	r0, #32
 8000972:	d1fb      	bne.n	800096c <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000974:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000976:	4a0c      	ldr	r2, [pc, #48]	; (80009a8 <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 800097c:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 800097e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
{
//#ifdef DEBUG_ENABLE_BY_USART2
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;
 8000982:	2b21      	cmp	r3, #33	; 0x21
 8000984:	4b09      	ldr	r3, [pc, #36]	; (80009ac <Virtual_Com_Port_Data_Setup+0x54>)
 8000986:	bf18      	it	ne
 8000988:	2300      	movne	r3, #0
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 800098a:	b90b      	cbnz	r3, 8000990 <Virtual_Com_Port_Data_Setup+0x38>
 800098c:	e7ee      	b.n	800096c <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 800098e:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000990:	4a04      	ldr	r2, [pc, #16]	; (80009a4 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000992:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000994:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000996:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000998:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 800099a:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 800099c:	4798      	blx	r3
  return USB_SUCCESS;
 800099e:	4620      	mov	r0, r4
}
 80009a0:	bd10      	pop	{r4, pc}
 80009a2:	bf00      	nop
 80009a4:	20000660 	andcs	r0, r0, r0, ror #12
 80009a8:	20000168 	andcs	r0, r0, r8, ror #2
 80009ac:	08000a01 	stmdaeq	r0, {r0, r9, fp}
 80009b0:	080009e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, fp}

080009b4 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 80009b4:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <Virtual_Com_Port_NoData_Setup+0x20>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80009be:	2b21      	cmp	r3, #33	; 0x21
 80009c0:	d106      	bne.n	80009d0 <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 80009c2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80009c6:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 80009c8:	bf0c      	ite	eq
 80009ca:	2000      	moveq	r0, #0
 80009cc:	2002      	movne	r0, #2
 80009ce:	4770      	bx	lr
 80009d0:	2002      	movs	r0, #2
}
 80009d2:	4770      	bx	lr
 80009d4:	20000660 	andcs	r0, r0, r0, ror #12

080009d8 <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 80009d8:	b921      	cbnz	r1, 80009e4 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
 80009da:	2802      	cmp	r0, #2
 80009dc:	bf34      	ite	cc
 80009de:	2000      	movcc	r0, #0
 80009e0:	2002      	movcs	r0, #2
 80009e2:	4770      	bx	lr
 80009e4:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 80009e6:	4770      	bx	lr

080009e8 <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 80009e8:	b920      	cbnz	r0, 80009f4 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 80009ea:	4b03      	ldr	r3, [pc, #12]	; (80009f8 <Virtual_Com_Port_GetLineCoding+0x10>)
 80009ec:	2208      	movs	r2, #8
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	821a      	strh	r2, [r3, #16]
    return NULL;
 80009f2:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 80009f4:	4801      	ldr	r0, [pc, #4]	; (80009fc <Virtual_Com_Port_GetLineCoding+0x14>)
}
 80009f6:	4770      	bx	lr
 80009f8:	20000660 	andcs	r0, r0, r0, ror #12
 80009fc:	20000054 	andcs	r0, r0, r4, asr r0

08000a00 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000a00:	4b07      	ldr	r3, [pc, #28]	; (8000a20 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8000a08:	d102      	bne.n	8000a10 <Virtual_Com_Port_SetLineCoding+0x10>
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000a0a:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000a0c:	2264      	movs	r2, #100	; 0x64
 8000a0e:	605a      	str	r2, [r3, #4]
	}
  if (Length == 0)
 8000a10:	b920      	cbnz	r0, 8000a1c <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000a12:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <Virtual_Com_Port_SetLineCoding+0x28>)
 8000a14:	2208      	movs	r2, #8
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000a1a:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000a1c:	4800      	ldr	r0, [pc, #0]	; (8000a20 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000a1e:	4770      	bx	lr
 8000a20:	20000054 	andcs	r0, r0, r4, asr r0
 8000a24:	20000168 	andcs	r0, r0, r8, ror #2
 8000a28:	20000660 	andcs	r0, r0, r0, ror #12

08000a2c <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000a2c:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000a2e:	f000 f8eb 	bl	8000c08 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000a32:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <Virtual_Com_Port_init+0x1c>)
 8000a34:	2400      	movs	r4, #0
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000a3a:	f000 f8a7 	bl	8000b8c <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000a3e:	f001 f987 	bl	8001d50 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000a42:	4b02      	ldr	r3, [pc, #8]	; (8000a4c <Virtual_Com_Port_init+0x20>)
 8000a44:	601c      	str	r4, [r3, #0]
 8000a46:	bd10      	pop	{r4, pc}
 8000a48:	20000660 	andcs	r0, r0, r0, ror #12
 8000a4c:	20000170 	andcs	r0, r0, r0, ror r1

08000a50 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000a50:	4b33      	ldr	r3, [pc, #204]	; (8000b20 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000a52:	4a34      	ldr	r2, [pc, #208]	; (8000b24 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000a54:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000a56:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000a58:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000a5a:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000a5c:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000a5e:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000a60:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000a62:	4620      	mov	r0, r4
 8000a64:	f001 f852 	bl	8001b0c <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000a68:	4620      	mov	r0, r4
 8000a6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6e:	f001 f855 	bl	8001b1c <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000a72:	4620      	mov	r0, r4
 8000a74:	2110      	movs	r1, #16
 8000a76:	f001 f85f 	bl	8001b38 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000a7a:	4620      	mov	r0, r4
 8000a7c:	2140      	movs	r1, #64	; 0x40
 8000a7e:	f001 f8f7 	bl	8001c70 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	4620      	mov	r0, r4
 8000a86:	f001 f8e3 	bl	8001c50 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000a8a:	4620      	mov	r0, r4
 8000a8c:	f001 f8ac 	bl	8001be8 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000a90:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <Virtual_Com_Port_Reset+0xd8>)
 8000a92:	4620      	mov	r0, r4
 8000a94:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000a98:	f001 f924 	bl	8001ce4 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000a9c:	4620      	mov	r0, r4
 8000a9e:	f001 f890 	bl	8001bc2 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000aa2:	2001      	movs	r0, #1
 8000aa4:	4621      	mov	r1, r4
 8000aa6:	f001 f839 	bl	8001b1c <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000aaa:	2001      	movs	r0, #1
 8000aac:	21c0      	movs	r1, #192	; 0xc0
 8000aae:	f001 f8cf 	bl	8001c50 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	2120      	movs	r1, #32
 8000ab6:	f001 f83f 	bl	8001b38 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000aba:	2001      	movs	r0, #1
 8000abc:	4621      	mov	r1, r4
 8000abe:	f001 f854 	bl	8001b6a <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000ac2:	2002      	movs	r0, #2
 8000ac4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000ac8:	f001 f828 	bl	8001b1c <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000acc:	2002      	movs	r0, #2
 8000ace:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ad2:	f001 f8bd 	bl	8001c50 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000ad6:	2002      	movs	r0, #2
 8000ad8:	4621      	mov	r1, r4
 8000ada:	f001 f846 	bl	8001b6a <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000ade:	2002      	movs	r0, #2
 8000ae0:	2120      	movs	r1, #32
 8000ae2:	f001 f829 	bl	8001b38 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000ae6:	2003      	movs	r0, #3
 8000ae8:	4621      	mov	r1, r4
 8000aea:	f001 f817 	bl	8001b1c <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000aee:	2003      	movs	r0, #3
 8000af0:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000af4:	f001 f8bc 	bl	8001c70 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000af8:	2003      	movs	r0, #3
 8000afa:	2140      	movs	r1, #64	; 0x40
 8000afc:	f001 f8f2 	bl	8001ce4 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000b00:	2003      	movs	r0, #3
 8000b02:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000b06:	f001 f830 	bl	8001b6a <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000b0a:	2003      	movs	r0, #3
 8000b0c:	4621      	mov	r1, r4
 8000b0e:	f001 f813 	bl	8001b38 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000b12:	4620      	mov	r0, r4
 8000b14:	f000 ff80 	bl	8001a18 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000b18:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <Virtual_Com_Port_Reset+0xdc>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
 8000b1e:	bd10      	pop	{r4, pc}
 8000b20:	20000660 	andcs	r0, r0, r0, ror #12
 8000b24:	08001f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip}
 8000b28:	20000054 	andcs	r0, r0, r4, asr r0
 8000b2c:	20000170 	andcs	r0, r0, r0, ror r1

08000b30 <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000b30:	4901      	ldr	r1, [pc, #4]	; (8000b38 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000b32:	f000 bd67 	b.w	8001604 <Standard_GetDescriptorData>
 8000b36:	bf00      	nop
 8000b38:	2000008c 	andcs	r0, r0, ip, lsl #1

08000b3c <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8000b3c:	4901      	ldr	r1, [pc, #4]	; (8000b44 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8000b3e:	f000 bd61 	b.w	8001604 <Standard_GetDescriptorData>
 8000b42:	bf00      	nop
 8000b44:	20000094 	mulcs	r0, r4, r0

08000b48 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	d804      	bhi.n	8000b5c <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8000b52:	4904      	ldr	r1, [pc, #16]	; (8000b64 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8000b54:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8000b58:	f000 bd54 	b.w	8001604 <Standard_GetDescriptorData>
  }
}
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	4770      	bx	lr
 8000b60:	20000660 	andcs	r0, r0, r0, ror #12
 8000b64:	2000009c 	mulcs	r0, ip, r0

08000b68 <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8000b68:	3101      	adds	r1, #1
 8000b6a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8000b6e:	4291      	cmp	r1, r2
 8000b70:	d00b      	beq.n	8000b8a <IntToUnicode+0x22>
  {
    if( ((value >> 28)) < 0xA )
 8000b72:	0f03      	lsrs	r3, r0, #28
 8000b74:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8000b76:	bf94      	ite	ls
 8000b78:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 8000b7a:	3337      	addhi	r3, #55	; 0x37
 8000b7c:	f801 3c01 	strb.w	r3, [r1, #-1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8000b80:	2300      	movs	r3, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 8000b82:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 8000b84:	f801 3b02 	strb.w	r3, [r1], #2
 8000b88:	e7f1      	b.n	8000b6e <IntToUnicode+0x6>
  }
}
 8000b8a:	4770      	bx	lr

08000b8c <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8000b8c:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8000b8e:	4809      	ldr	r0, [pc, #36]	; (8000bb4 <PowerOn+0x28>)
 8000b90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b94:	f000 f978 	bl	8000e88 <GPIO_SetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8000b98:	4b07      	ldr	r3, [pc, #28]	; (8000bb8 <PowerOn+0x2c>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8000b9e:	4a07      	ldr	r2, [pc, #28]	; (8000bbc <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8000ba0:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8000ba2:	4907      	ldr	r1, [pc, #28]	; (8000bc0 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8000ba4:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8000ba6:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8000ba8:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8000bac:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 8000bae:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 8000bb0:	bd08      	pop	{r3, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000bb8:	40005c40 	andmi	r5, r0, r0, asr #24
 8000bbc:	40005c44 	andmi	r5, r0, r4, asr #24
 8000bc0:	20000664 	andcs	r0, r0, r4, ror #12

08000bc4 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 8000bc4:	b120      	cbz	r0, 8000bd0 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8000bc6:	4805      	ldr	r0, [pc, #20]	; (8000bdc <USB_Cable_Config+0x18>)
 8000bc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bcc:	f000 b95c 	b.w	8000e88 <GPIO_SetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <USB_Cable_Config+0x18>)
 8000bd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd6:	f000 b959 	b.w	8000e8c <GPIO_ResetBits>
 8000bda:	bf00      	nop
 8000bdc:	40010c00 	andmi	r0, r1, r0, lsl #24

08000be0 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 8000be0:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 8000be2:	4d06      	ldr	r5, [pc, #24]	; (8000bfc <PowerOff+0x1c>)
 8000be4:	2301      	movs	r3, #1
 8000be6:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 8000be8:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <PowerOff+0x20>)
 8000bea:	2400      	movs	r4, #0
 8000bec:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8000bee:	4620      	mov	r0, r4
 8000bf0:	f7ff ffe8 	bl	8000bc4 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8000bf8:	4620      	mov	r0, r4
 8000bfa:	bd38      	pop	{r3, r4, r5, pc}
 8000bfc:	40005c40 	andmi	r5, r0, r0, asr #24
 8000c00:	40005c44 	andmi	r5, r0, r4, asr #24

08000c04 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 8000c04:	f7ff bfec 	b.w	8000be0 <PowerOff>

08000c08 <Get_SerialNum>:
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 8000c08:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <Get_SerialNum+0x2c>)
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <Get_SerialNum+0x30>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 8000c0c:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 8000c0e:	681b      	ldr	r3, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 8000c10:	3204      	adds	r2, #4
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 8000c12:	f852 4c04 	ldr.w	r4, [r2, #-4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 8000c16:	6812      	ldr	r2, [r2, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 8000c18:	18d0      	adds	r0, r2, r3
 8000c1a:	d00a      	beq.n	8000c32 <Get_SerialNum+0x2a>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8000c1c:	4907      	ldr	r1, [pc, #28]	; (8000c3c <Get_SerialNum+0x34>)
 8000c1e:	2208      	movs	r2, #8
 8000c20:	f7ff ffa2 	bl	8000b68 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8000c24:	4620      	mov	r0, r4
 8000c26:	4906      	ldr	r1, [pc, #24]	; (8000c40 <Get_SerialNum+0x38>)
 8000c28:	2204      	movs	r2, #4
  }

}
 8000c2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8000c2e:	f7ff bf9b 	b.w	8000b68 <IntToUnicode>
 8000c32:	bd10      	pop	{r4, pc}
 8000c34:	1ffff7ec 	svcne	0x00fff7ec
 8000c38:	1ffff7e8 	svcne	0x00fff7e8
 8000c3c:	20000003 	andcs	r0, r0, r3
 8000c40:	20000013 	andcs	r0, r0, r3, lsl r0

08000c44 <USB_TxDByte>:
}
#endif


extern void USB_TxDByte(u8 dat)
{
 8000c44:	b513      	push	{r0, r1, r4, lr}
 8000c46:	ac02      	add	r4, sp, #8
 8000c48:	f804 0d01 	strb.w	r0, [r4, #-1]!
	//TxDByte(dat);
	Delay(1); //some delay is needed when data send to USB Host by sm6787@robotis.com
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	f7ff fab9 	bl	80001c4 <Delay>
	UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 8000c52:	2201      	movs	r2, #1
 8000c54:	4620      	mov	r0, r4
 8000c56:	21c0      	movs	r1, #192	; 0xc0
 8000c58:	f000 ff2d 	bl	8001ab6 <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	4601      	mov	r1, r0
 8000c60:	f001 f832 	bl	8001cc8 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8000c64:	2001      	movs	r0, #1
 8000c66:	f000 ff99 	bl	8001b9c <SetEPTxValid>
}
 8000c6a:	b002      	add	sp, #8
 8000c6c:	bd10      	pop	{r4, pc}
	...

08000c70 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8000c70:	4b04      	ldr	r3, [pc, #16]	; (8000c84 <FLASH_SetLatency+0x14>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000c78:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	4310      	orrs	r0, r2
 8000c7e:	6018      	str	r0, [r3, #0]
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40022000 	andmi	r2, r2, r0

08000c88 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8000c88:	4b04      	ldr	r3, [pc, #16]	; (8000c9c <FLASH_PrefetchBufferCmd+0x14>)
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	f022 0210 	bic.w	r2, r2, #16
 8000c90:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	4310      	orrs	r0, r2
 8000c96:	6018      	str	r0, [r3, #0]
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	40022000 	andmi	r2, r2, r0

08000ca0 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8000ca0:	4b03      	ldr	r3, [pc, #12]	; (8000cb0 <FLASH_Unlock+0x10>)
 8000ca2:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <FLASH_Unlock+0x14>)
 8000ca4:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8000ca6:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	40022000 	andmi	r2, r2, r0
 8000cb4:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08000cb8 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8000cb8:	4b02      	ldr	r3, [pc, #8]	; (8000cc4 <FLASH_Lock+0xc>)
 8000cba:	691a      	ldr	r2, [r3, #16]
 8000cbc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000cc0:	611a      	str	r2, [r3, #16]
 8000cc2:	4770      	bx	lr
 8000cc4:	40022000 	andmi	r2, r2, r0

08000cc8 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8000cc8:	4b01      	ldr	r3, [pc, #4]	; (8000cd0 <FLASH_ClearFlag+0x8>)
 8000cca:	60d8      	str	r0, [r3, #12]
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40022000 	andmi	r2, r2, r0

08000cd4 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8000cd4:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <FLASH_GetStatus+0x24>)
 8000cd6:	68da      	ldr	r2, [r3, #12]
 8000cd8:	07d1      	lsls	r1, r2, #31
 8000cda:	d409      	bmi.n	8000cf0 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8000cdc:	68da      	ldr	r2, [r3, #12]
 8000cde:	0752      	lsls	r2, r2, #29
 8000ce0:	d408      	bmi.n	8000cf4 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 8000ce8:	bf0c      	ite	eq
 8000cea:	2004      	moveq	r0, #4
 8000cec:	2003      	movne	r0, #3
 8000cee:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8000cf4:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 8000cf6:	4770      	bx	lr
 8000cf8:	40022000 	andmi	r2, r2, r0

08000cfc <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8000cfc:	b513      	push	{r0, r1, r4, lr}
 8000cfe:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8000d00:	f7ff ffe8 	bl	8000cd4 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8000d04:	2801      	cmp	r0, #1
 8000d06:	d10f      	bne.n	8000d28 <FLASH_WaitForLastOperation+0x2c>
 8000d08:	b164      	cbz	r4, 8000d24 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8000d0e:	23ff      	movs	r3, #255	; 0xff
 8000d10:	9301      	str	r3, [sp, #4]
 8000d12:	9b01      	ldr	r3, [sp, #4]
 8000d14:	b113      	cbz	r3, 8000d1c <FLASH_WaitForLastOperation+0x20>
 8000d16:	9b01      	ldr	r3, [sp, #4]
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	e7f9      	b.n	8000d10 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8000d1c:	f7ff ffda 	bl	8000cd4 <FLASH_GetStatus>
    Timeout--;
 8000d20:	3c01      	subs	r4, #1
 8000d22:	e7ef      	b.n	8000d04 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8000d24:	2005      	movs	r0, #5
 8000d26:	e002      	b.n	8000d2e <FLASH_WaitForLastOperation+0x32>
 8000d28:	2c00      	cmp	r4, #0
 8000d2a:	bf08      	it	eq
 8000d2c:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8000d2e:	b002      	add	sp, #8
 8000d30:	bd10      	pop	{r4, pc}
	...

08000d34 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8000d34:	b538      	push	{r3, r4, r5, lr}
 8000d36:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8000d38:	f640 70ff 	movw	r0, #4095	; 0xfff
 8000d3c:	f7ff ffde 	bl	8000cfc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000d40:	2804      	cmp	r0, #4
 8000d42:	d114      	bne.n	8000d6e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8000d44:	4c0a      	ldr	r4, [pc, #40]	; (8000d70 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000d46:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8000d4a:	6923      	ldr	r3, [r4, #16]
 8000d4c:	f043 0302 	orr.w	r3, r3, #2
 8000d50:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8000d52:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8000d54:	6923      	ldr	r3, [r4, #16]
 8000d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d5a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8000d5c:	f7ff ffce 	bl	8000cfc <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8000d60:	2801      	cmp	r0, #1
 8000d62:	d004      	beq.n	8000d6e <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8000d64:	6922      	ldr	r2, [r4, #16]
 8000d66:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8000d6e:	bd38      	pop	{r3, r4, r5, pc}
 8000d70:	40022000 	andmi	r2, r2, r0

08000d74 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8000d74:	b570      	push	{r4, r5, r6, lr}
 8000d76:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000d78:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8000d7a:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000d7c:	f7ff ffbe 	bl	8000cfc <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8000d80:	2804      	cmp	r0, #4
 8000d82:	d117      	bne.n	8000db4 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8000d84:	4c0c      	ldr	r4, [pc, #48]	; (8000db8 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000d86:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8000d88:	6923      	ldr	r3, [r4, #16]
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8000d90:	b2b3      	uxth	r3, r6
 8000d92:	802b      	strh	r3, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000d94:	f7ff ffb2 	bl	8000cfc <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8000d98:	2804      	cmp	r0, #4
 8000d9a:	d104      	bne.n	8000da6 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8000d9c:	0c36      	lsrs	r6, r6, #16
 8000d9e:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8000da0:	200f      	movs	r0, #15
 8000da2:	f7ff ffab 	bl	8000cfc <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8000da6:	2801      	cmp	r0, #1
 8000da8:	d004      	beq.n	8000db4 <FLASH_ProgramWord+0x40>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8000daa:	6922      	ldr	r2, [r4, #16]
 8000dac:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8000db0:	4013      	ands	r3, r2
 8000db2:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8000db4:	bd70      	pop	{r4, r5, r6, pc}
 8000db6:	bf00      	nop
 8000db8:	40022000 	andmi	r2, r2, r0

08000dbc <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 8000dbc:	4b01      	ldr	r3, [pc, #4]	; (8000dc4 <IWDG_WriteAccessCmd+0x8>)
 8000dbe:	6018      	str	r0, [r3, #0]
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	40003000 	andmi	r3, r0, r0

08000dc8 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 8000dc8:	4b01      	ldr	r3, [pc, #4]	; (8000dd0 <IWDG_SetPrescaler+0x8>)
 8000dca:	6058      	str	r0, [r3, #4]
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	40003000 	andmi	r3, r0, r0

08000dd4 <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 8000dd4:	4b01      	ldr	r3, [pc, #4]	; (8000ddc <IWDG_SetReload+0x8>)
 8000dd6:	6098      	str	r0, [r3, #8]
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	40003000 	andmi	r3, r0, r0

08000de0 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8000de0:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000de2:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8000de4:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8000de6:	bf48      	it	mi
 8000de8:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8000dea:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8000dec:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8000df0:	bf48      	it	mi
 8000df2:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8000df4:	f011 0fff 	tst.w	r1, #255	; 0xff
 8000df8:	d01d      	beq.n	8000e36 <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8000dfa:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000dfc:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 8000dfe:	2701      	movs	r7, #1
 8000e00:	4097      	lsls	r7, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000e02:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 8000e06:	42be      	cmp	r6, r7
 8000e08:	d111      	bne.n	8000e2e <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8000e0a:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8000e0c:	f04f 0c0f 	mov.w	ip, #15
 8000e10:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e14:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8000e18:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e1c:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e1e:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e22:	d101      	bne.n	8000e28 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8000e24:	6146      	str	r6, [r0, #20]
 8000e26:	e002      	b.n	8000e2e <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000e28:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8000e2a:	bf08      	it	eq
 8000e2c:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e2e:	3201      	adds	r2, #1
 8000e30:	2a08      	cmp	r2, #8
 8000e32:	d1e4      	bne.n	8000dfe <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000e34:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000e36:	29ff      	cmp	r1, #255	; 0xff
 8000e38:	d91f      	bls.n	8000e7a <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8000e3a:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f102 0608 	add.w	r6, r2, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8000e42:	2701      	movs	r7, #1
 8000e44:	40b7      	lsls	r7, r6
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000e46:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 8000e4a:	42be      	cmp	r6, r7
 8000e4c:	d111      	bne.n	8000e72 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8000e4e:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8000e50:	f04f 0c0f 	mov.w	ip, #15
 8000e54:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e58:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8000e5c:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e60:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000e62:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000e66:	d101      	bne.n	8000e6c <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8000e68:	6146      	str	r6, [r0, #20]
 8000e6a:	e002      	b.n	8000e72 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000e6c:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8000e6e:	bf08      	it	eq
 8000e70:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000e72:	3201      	adds	r2, #1
 8000e74:	2a08      	cmp	r2, #8
 8000e76:	d1e2      	bne.n	8000e3e <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000e78:	6044      	str	r4, [r0, #4]
 8000e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000e7c <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8000e7c:	6883      	ldr	r3, [r0, #8]
 8000e7e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8000e80:	bf0c      	ite	eq
 8000e82:	2000      	moveq	r0, #0
 8000e84:	2001      	movne	r0, #1
 8000e86:	4770      	bx	lr

08000e88 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000e88:	6101      	str	r1, [r0, #16]
 8000e8a:	4770      	bx	lr

08000e8c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000e8c:	6141      	str	r1, [r0, #20]
 8000e8e:	4770      	bx	lr

08000e90 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8000e90:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8000e92:	4a13      	ldr	r2, [pc, #76]	; (8000ee0 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8000e94:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8000e98:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8000e9c:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8000e9e:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8000ea0:	d106      	bne.n	8000eb0 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8000ea2:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8000ea4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8000ea8:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8000eac:	6055      	str	r5, [r2, #4]
 8000eae:	e00f      	b.n	8000ed0 <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8000eb0:	02c2      	lsls	r2, r0, #11
 8000eb2:	d505      	bpl.n	8000ec0 <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8000eb4:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8000eb8:	2503      	movs	r5, #3
 8000eba:	fa05 f202 	lsl.w	r2, r5, r2
 8000ebe:	e003      	b.n	8000ec8 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000ec0:	0d42      	lsrs	r2, r0, #21
 8000ec2:	0112      	lsls	r2, r2, #4
 8000ec4:	fa04 f202 	lsl.w	r2, r4, r2
 8000ec8:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8000ecc:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8000ed0:	b119      	cbz	r1, 8000eda <GPIO_PinRemapConfig+0x4a>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8000ed2:	0d40      	lsrs	r0, r0, #21
 8000ed4:	0100      	lsls	r0, r0, #4
 8000ed6:	4084      	lsls	r4, r0
 8000ed8:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 8000eda:	4a01      	ldr	r2, [pc, #4]	; (8000ee0 <GPIO_PinRemapConfig+0x50>)
 8000edc:	6053      	str	r3, [r2, #4]
 8000ede:	bd30      	pop	{r4, r5, pc}
 8000ee0:	40010000 	andmi	r0, r1, r0

08000ee4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000ee4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000ee8:	4b02      	ldr	r3, [pc, #8]	; (8000ef4 <NVIC_PriorityGroupConfig+0x10>)
 8000eea:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8000eee:	60d8      	str	r0, [r3, #12]
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	and	lr, r0, r0, lsl #26

08000ef8 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000ef8:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000efa:	b530      	push	{r4, r5, lr}
 8000efc:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000efe:	b35a      	cbz	r2, 8000f58 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8000f00:	4a1b      	ldr	r2, [pc, #108]	; (8000f70 <NVIC_Init+0x78>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000f02:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8000f04:	68d2      	ldr	r2, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000f06:	7885      	ldrb	r5, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8000f08:	43d2      	mvns	r2, r2
 8000f0a:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8000f0e:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000f12:	fa04 f101 	lsl.w	r1, r4, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8000f16:	240f      	movs	r4, #15
 8000f18:	40d4      	lsrs	r4, r2
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000f1a:	402c      	ands	r4, r5
 8000f1c:	430c      	orrs	r4, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8000f1e:	f003 0103 	and.w	r1, r3, #3
 8000f22:	00c9      	lsls	r1, r1, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8000f24:	0124      	lsls	r4, r4, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8000f26:	22ff      	movs	r2, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8000f28:	408c      	lsls	r4, r1
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8000f2a:	408a      	lsls	r2, r1
 8000f2c:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8000f30:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000f34:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8000f38:	f8d3 5300 	ldr.w	r5, [r3, #768]	; 0x300
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8000f3c:	ea25 0102 	bic.w	r1, r5, r2
    tmppriority &= tmpmask;  
 8000f40:	4022      	ands	r2, r4
    tmpreg |= tmppriority;
 8000f42:	430a      	orrs	r2, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8000f44:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8000f48:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8000f4a:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8000f4c:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8000f4e:	f003 031f 	and.w	r3, r3, #31
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	e006      	b.n	8000f66 <NVIC_Init+0x6e>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8000f58:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f003 031f 	and.w	r3, r3, #31
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8000f64:	3120      	adds	r1, #32
 8000f66:	4a03      	ldr	r2, [pc, #12]	; (8000f74 <NVIC_Init+0x7c>)
 8000f68:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000f6c:	bd30      	pop	{r4, r5, pc}
 8000f6e:	bf00      	nop
 8000f70:	e000ed00 	and	lr, r0, r0, lsl #26
 8000f74:	e000e100 	and	lr, r0, r0, lsl #2

08000f78 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8000f78:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000f7c:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8000f80:	4b01      	ldr	r3, [pc, #4]	; (8000f88 <NVIC_SetVectorTable+0x10>)
 8000f82:	4308      	orrs	r0, r1
 8000f84:	6098      	str	r0, [r3, #8]
 8000f86:	4770      	bx	lr
 8000f88:	e000ed00 	and	lr, r0, r0, lsl #26

08000f8c <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <RCC_DeInit+0x34>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	f042 0201 	orr.w	r2, r2, #1
 8000f94:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8000f96:	6859      	ldr	r1, [r3, #4]
 8000f98:	4a0a      	ldr	r2, [pc, #40]	; (8000fc4 <RCC_DeInit+0x38>)
 8000f9a:	400a      	ands	r2, r1
 8000f9c:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000fa4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000fa8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000fb0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000fb8:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	4770      	bx	lr
 8000fc0:	40021000 	andmi	r1, r2, r0
 8000fc4:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

08000fc8 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8000fca:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000fd4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000fdc:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8000fde:	d003      	beq.n	8000fe8 <RCC_HSEConfig+0x20>
 8000fe0:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8000fe4:	d004      	beq.n	8000ff0 <RCC_HSEConfig+0x28>
 8000fe6:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fee:	e002      	b.n	8000ff6 <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	andmi	r1, r2, r0

08001000 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8001000:	4b03      	ldr	r3, [pc, #12]	; (8001010 <RCC_PLLConfig+0x10>)
 8001002:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8001004:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8001008:	4311      	orrs	r1, r2
 800100a:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800100c:	6058      	str	r0, [r3, #4]
 800100e:	4770      	bx	lr
 8001010:	40021000 	andmi	r1, r2, r0

08001014 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001014:	4b01      	ldr	r3, [pc, #4]	; (800101c <RCC_PLLCmd+0x8>)
 8001016:	6018      	str	r0, [r3, #0]
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	42420060 	submi	r0, r2, #96	; 0x60

08001020 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <RCC_SYSCLKConfig+0x10>)
 8001022:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001024:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001028:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800102a:	6058      	str	r0, [r3, #4]
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	40021000 	andmi	r1, r2, r0

08001034 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001034:	4b02      	ldr	r3, [pc, #8]	; (8001040 <RCC_GetSYSCLKSource+0xc>)
 8001036:	6858      	ldr	r0, [r3, #4]
}
 8001038:	f000 000c 	and.w	r0, r0, #12
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	40021000 	andmi	r1, r2, r0

08001044 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <RCC_HCLKConfig+0x10>)
 8001046:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001048:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800104c:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800104e:	6058      	str	r0, [r3, #4]
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	40021000 	andmi	r1, r2, r0

08001058 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <RCC_PCLK1Config+0x10>)
 800105a:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800105c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001060:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001062:	6058      	str	r0, [r3, #4]
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	40021000 	andmi	r1, r2, r0

0800106c <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <RCC_PCLK2Config+0x10>)
 800106e:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001070:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001074:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001078:	6058      	str	r0, [r3, #4]
 800107a:	4770      	bx	lr
 800107c:	40021000 	andmi	r1, r2, r0

08001080 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8001080:	4b01      	ldr	r3, [pc, #4]	; (8001088 <RCC_USBCLKConfig+0x8>)
 8001082:	6018      	str	r0, [r3, #0]
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	424200d8 	submi	r0, r2, #216	; 0xd8

0800108c <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800108e:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001090:	b109      	cbz	r1, 8001096 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001092:	4310      	orrs	r0, r2
 8001094:	e001      	b.n	800109a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001096:	ea22 0000 	bic.w	r0, r2, r0
 800109a:	6198      	str	r0, [r3, #24]
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40021000 	andmi	r1, r2, r0

080010a4 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80010a4:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80010a6:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010a8:	b109      	cbz	r1, 80010ae <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80010aa:	4310      	orrs	r0, r2
 80010ac:	e001      	b.n	80010b2 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80010ae:	ea22 0000 	bic.w	r0, r2, r0
 80010b2:	61d8      	str	r0, [r3, #28]
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	40021000 	andmi	r1, r2, r0

080010bc <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80010bc:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80010be:	2b01      	cmp	r3, #1
 80010c0:	4a07      	ldr	r2, [pc, #28]	; (80010e0 <RCC_GetFlagStatus+0x24>)
 80010c2:	d101      	bne.n	80010c8 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80010c4:	6813      	ldr	r3, [r2, #0]
 80010c6:	e003      	b.n	80010d0 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80010c8:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80010ca:	bf0c      	ite	eq
 80010cc:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80010ce:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80010d0:	f000 001f 	and.w	r0, r0, #31
 80010d4:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80010d8:	f000 0001 	and.w	r0, r0, #1
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40021000 	andmi	r1, r2, r0

080010e4 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80010e4:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80010ea:	2031      	movs	r0, #49	; 0x31
 80010ec:	f7ff ffe6 	bl	80010bc <RCC_GetFlagStatus>
    StartUpCounter++;  
 80010f0:	9b01      	ldr	r3, [sp, #4]
 80010f2:	3301      	adds	r3, #1
 80010f4:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80010f6:	b918      	cbnz	r0, 8001100 <RCC_WaitForHSEStartUp+0x1c>
 80010f8:	9b01      	ldr	r3, [sp, #4]
 80010fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80010fe:	d1f4      	bne.n	80010ea <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8001100:	2031      	movs	r0, #49	; 0x31
 8001102:	f7ff ffdb 	bl	80010bc <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8001106:	3000      	adds	r0, #0
 8001108:	bf18      	it	ne
 800110a:	2001      	movne	r0, #1
 800110c:	b003      	add	sp, #12
 800110e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08001114 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8001114:	4b02      	ldr	r3, [pc, #8]	; (8001120 <RCC_ClearFlag+0xc>)
 8001116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001118:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800111c:	625a      	str	r2, [r3, #36]	; 0x24
 800111e:	4770      	bx	lr
 8001120:	40021000 	andmi	r1, r2, r0

08001124 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001124:	8803      	ldrh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8001126:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8001128:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 800112c:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 800112e:	8803      	ldrh	r3, [r0, #0]
 8001130:	b29b      	uxth	r3, r3
 8001132:	4313      	orrs	r3, r2
 8001134:	884a      	ldrh	r2, [r1, #2]
 8001136:	4313      	orrs	r3, r2
 8001138:	b29b      	uxth	r3, r3
 800113a:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800113c:	888b      	ldrh	r3, [r1, #4]
 800113e:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001140:	880b      	ldrh	r3, [r1, #0]
 8001142:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8001144:	2301      	movs	r3, #1
 8001146:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <TIM_TimeBaseInit+0x38>)
 800114a:	4298      	cmp	r0, r3
 800114c:	d003      	beq.n	8001156 <TIM_TimeBaseInit+0x32>
 800114e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001152:	4298      	cmp	r0, r3
 8001154:	d101      	bne.n	800115a <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001156:	7a0b      	ldrb	r3, [r1, #8]
 8001158:	8603      	strh	r3, [r0, #48]	; 0x30
 800115a:	4770      	bx	lr
 800115c:	40012c00 	andmi	r2, r1, r0, lsl #24

08001160 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001160:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001162:	b119      	cbz	r1, 800116c <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001164:	b29b      	uxth	r3, r3
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	e003      	b.n	8001174 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 800116c:	f023 0301 	bic.w	r3, r3, #1
 8001170:	059b      	lsls	r3, r3, #22
 8001172:	0d9b      	lsrs	r3, r3, #22
 8001174:	8003      	strh	r3, [r0, #0]
 8001176:	4770      	bx	lr

08001178 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001178:	8983      	ldrh	r3, [r0, #12]
 800117a:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800117c:	b10a      	cbz	r2, 8001182 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800117e:	4319      	orrs	r1, r3
 8001180:	e001      	b.n	8001186 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8001182:	ea23 0101 	bic.w	r1, r3, r1
 8001186:	8181      	strh	r1, [r0, #12]
 8001188:	4770      	bx	lr

0800118a <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 800118a:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800118c:	8282      	strh	r2, [r0, #20]
 800118e:	4770      	bx	lr

08001190 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8001190:	43c9      	mvns	r1, r1
 8001192:	b289      	uxth	r1, r1
 8001194:	8201      	strh	r1, [r0, #16]
 8001196:	4770      	bx	lr

08001198 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001198:	43c9      	mvns	r1, r1
 800119a:	b289      	uxth	r1, r1
 800119c:	8201      	strh	r1, [r0, #16]
 800119e:	4770      	bx	lr

080011a0 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80011a0:	4b01      	ldr	r3, [pc, #4]	; (80011a8 <SysTick_SetReload+0x8>)
 80011a2:	6058      	str	r0, [r3, #4]
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000e010 	and	lr, r0, r0, lsl r0

080011ac <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80011ac:	2801      	cmp	r0, #1
 80011ae:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <SysTick_CounterCmd+0x24>)
 80011b0:	d103      	bne.n	80011ba <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	f042 0201 	orr.w	r2, r2, #1
 80011b8:	e004      	b.n	80011c4 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80011ba:	3002      	adds	r0, #2
 80011bc:	d104      	bne.n	80011c8 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	f022 0201 	bic.w	r2, r2, #1
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000e010 	and	lr, r0, r0, lsl r0

080011d4 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80011d6:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011d8:	b110      	cbz	r0, 80011e0 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 80011da:	f042 0202 	orr.w	r2, r2, #2
 80011de:	e001      	b.n	80011e4 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 80011e0:	f022 0202 	bic.w	r2, r2, #2
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	4770      	bx	lr
 80011e8:	e000e010 	and	lr, r0, r0, lsl r0

080011ec <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80011ec:	8880      	ldrh	r0, [r0, #4]
}
 80011ee:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80011f2:	4770      	bx	lr

080011f4 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 80011f4:	4668      	mov	r0, sp
 80011f6:	f020 0107 	bic.w	r1, r0, #7
 80011fa:	468d      	mov	sp, r1
 80011fc:	b501      	push	{r0, lr}

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 80011fe:	2300      	movs	r3, #0
 8001200:	4a0b      	ldr	r2, [pc, #44]	; (8001230 <Reset_Handler+0x3c>)
 8001202:	490c      	ldr	r1, [pc, #48]	; (8001234 <Reset_Handler+0x40>)
 8001204:	1898      	adds	r0, r3, r2
 8001206:	4288      	cmp	r0, r1
 8001208:	d204      	bcs.n	8001214 <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 800120a:	490b      	ldr	r1, [pc, #44]	; (8001238 <Reset_Handler+0x44>)
 800120c:	5859      	ldr	r1, [r3, r1]
 800120e:	5099      	str	r1, [r3, r2]
 8001210:	3304      	adds	r3, #4
 8001212:	e7f5      	b.n	8001200 <Reset_Handler+0xc>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8001214:	4b09      	ldr	r3, [pc, #36]	; (800123c <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8001216:	4a0a      	ldr	r2, [pc, #40]	; (8001240 <Reset_Handler+0x4c>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d203      	bcs.n	8001224 <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 800121c:	2200      	movs	r2, #0
 800121e:	f843 2b04 	str.w	r2, [r3], #4
 8001222:	e7f8      	b.n	8001216 <Reset_Handler+0x22>
    }

    //
    // Call the application's entry point.
    //
    main();
 8001224:	f7ff f9c8 	bl	80005b8 <main>
}
 8001228:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 800122c:	4685      	mov	sp, r0
 800122e:	4770      	bx	lr
 8001230:	20000000 	andcs	r0, r0, r0
 8001234:	200000e4 	andcs	r0, r0, r4, ror #1
 8001238:	08002014 	stmdaeq	r0, {r2, r4, sp}
 800123c:	200000e4 	andcs	r0, r0, r4, ror #1
 8001240:	2000066c 	andcs	r0, r0, ip, ror #12

08001244 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 8001244:	b508      	push	{r3, lr}
  pInformation = &Device_Info;
 8001246:	4a07      	ldr	r2, [pc, #28]	; (8001264 <USB_Init+0x20>)
 8001248:	4b07      	ldr	r3, [pc, #28]	; (8001268 <USB_Init+0x24>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 800124a:	4908      	ldr	r1, [pc, #32]	; (800126c <USB_Init+0x28>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 800124c:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 800124e:	2202      	movs	r2, #2
 8001250:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 8001252:	4b07      	ldr	r3, [pc, #28]	; (8001270 <USB_Init+0x2c>)
 8001254:	4a07      	ldr	r2, [pc, #28]	; (8001274 <USB_Init+0x30>)
 8001256:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 8001258:	4a07      	ldr	r2, [pc, #28]	; (8001278 <USB_Init+0x34>)
  /* Initialize devices one by one */
  pProperty->Init();
 800125a:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 800125c:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 800125e:	4798      	blx	r3
 8001260:	bd08      	pop	{r3, pc}
 8001262:	bf00      	nop
 8001264:	20000660 	andcs	r0, r0, r0, ror #12
 8001268:	20000640 	andcs	r0, r0, r0, asr #12
 800126c:	200000bc 	strhcs	r0, [r0], -ip
 8001270:	2000005c 	andcs	r0, r0, ip, asr r0
 8001274:	20000638 	andcs	r0, r0, r8, lsr r6
 8001278:	2000065c 	andcs	r0, r0, ip, asr r6

0800127c <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 800127c:	b510      	push	{r4, lr}
 800127e:	4c06      	ldr	r4, [pc, #24]	; (8001298 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 8001280:	b918      	cbnz	r0, 800128a <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	2201      	movs	r2, #1
 8001286:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001288:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 800128a:	4b04      	ldr	r3, [pc, #16]	; (800129c <Standard_GetConfiguration+0x20>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001292:	6820      	ldr	r0, [r4, #0]
 8001294:	300a      	adds	r0, #10
}
 8001296:	bd10      	pop	{r4, pc}
 8001298:	20000660 	andcs	r0, r0, r0, ror #12
 800129c:	2000065c 	andcs	r0, r0, ip, asr r6

080012a0 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 80012a0:	b510      	push	{r4, lr}
 80012a2:	4c06      	ldr	r4, [pc, #24]	; (80012bc <Standard_GetInterface+0x1c>)
  if (Length == 0)
 80012a4:	b918      	cbnz	r0, 80012ae <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	2201      	movs	r2, #1
 80012aa:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 80012ac:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 80012ae:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <Standard_GetInterface+0x20>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 80012b6:	6820      	ldr	r0, [r4, #0]
 80012b8:	300c      	adds	r0, #12
}
 80012ba:	bd10      	pop	{r4, pc}
 80012bc:	20000660 	andcs	r0, r0, r0, ror #12
 80012c0:	2000065c 	andcs	r0, r0, ip, asr r6

080012c4 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 80012c4:	b510      	push	{r4, lr}
 80012c6:	4b20      	ldr	r3, [pc, #128]	; (8001348 <Standard_GetStatus+0x84>)
  if (Length == 0)
 80012c8:	b918      	cbnz	r0, 80012d2 <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2202      	movs	r2, #2
 80012ce:	821a      	strh	r2, [r3, #16]
    return 0;
 80012d0:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 80012d2:	4a1e      	ldr	r2, [pc, #120]	; (800134c <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80012d4:	6819      	ldr	r1, [r3, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 80012d6:	2000      	movs	r0, #0
 80012d8:	8010      	strh	r0, [r2, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80012da:	780c      	ldrb	r4, [r1, #0]
 80012dc:	4613      	mov	r3, r2
 80012de:	f014 047f 	ands.w	r4, r4, #127	; 0x7f
 80012e2:	d10d      	bne.n	8001300 <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 80012e4:	7a4a      	ldrb	r2, [r1, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 80012e6:	0691      	lsls	r1, r2, #26
    {
      SetBit(StatusInfo0, 1);
 80012e8:	bf44      	itt	mi
 80012ea:	2102      	movmi	r1, #2
 80012ec:	7019      	strbmi	r1, [r3, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 80012ee:	f012 0f40 	tst.w	r2, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 80012f2:	781a      	ldrb	r2, [r3, #0]
 80012f4:	bf14      	ite	ne
 80012f6:	f042 0201 	orrne.w	r2, r2, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 80012fa:	f022 0201 	biceq.w	r2, r2, #1
 80012fe:	e014      	b.n	800132a <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001300:	2c01      	cmp	r4, #1
 8001302:	d01f      	beq.n	8001344 <Standard_GetStatus+0x80>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001304:	2c02      	cmp	r4, #2
 8001306:	d11e      	bne.n	8001346 <Standard_GetStatus+0x82>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001308:	7949      	ldrb	r1, [r1, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 800130a:	f001 020f 	and.w	r2, r1, #15
 800130e:	0092      	lsls	r2, r2, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001310:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001314:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001318:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 800131c:	6812      	ldr	r2, [r2, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 800131e:	d006      	beq.n	800132e <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001320:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001324:	2a10      	cmp	r2, #16
 8001326:	d107      	bne.n	8001338 <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]
 800132c:	e004      	b.n	8001338 <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 800132e:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8001332:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001336:	e7f6      	b.n	8001326 <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001338:	4b05      	ldr	r3, [pc, #20]	; (8001350 <Standard_GetStatus+0x8c>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	691b      	ldr	r3, [r3, #16]
 800133e:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001340:	4802      	ldr	r0, [pc, #8]	; (800134c <Standard_GetStatus+0x88>)
 8001342:	bd10      	pop	{r4, pc}
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    return (u8 *)&StatusInfo;
 8001344:	4610      	mov	r0, r2
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001346:	bd10      	pop	{r4, pc}
 8001348:	20000660 	andcs	r0, r0, r0, ror #12
 800134c:	20000666 	andcs	r0, r0, r6, ror #12
 8001350:	2000065c 	andcs	r0, r0, ip, asr r6

08001354 <DataStageIn>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001354:	4a23      	ldr	r2, [pc, #140]	; (80013e4 <DataStageIn+0x90>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001356:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 800135a:	6814      	ldr	r4, [r2, #0]
 800135c:	4690      	mov	r8, r2
  u32 save_wLength = pEPinfo->Usb_wLength;
 800135e:	8a23      	ldrh	r3, [r4, #16]
  u32 ControlState = pInformation->ControlState;
 8001360:	7a26      	ldrb	r6, [r4, #8]
 8001362:	4f21      	ldr	r7, [pc, #132]	; (80013e8 <DataStageIn+0x94>)

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001364:	b9a3      	cbnz	r3, 8001390 <DataStageIn+0x3c>
 8001366:	2e04      	cmp	r6, #4
 8001368:	d112      	bne.n	8001390 <DataStageIn+0x3c>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 800136a:	4920      	ldr	r1, [pc, #128]	; (80013ec <DataStageIn+0x98>)
 800136c:	780a      	ldrb	r2, [r1, #0]
 800136e:	2a01      	cmp	r2, #1
 8001370:	d10a      	bne.n	8001388 <DataStageIn+0x34>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001372:	4a1f      	ldr	r2, [pc, #124]	; (80013f0 <DataStageIn+0x9c>)
 8001374:	6810      	ldr	r0, [r2, #0]
 8001376:	4a1f      	ldr	r2, [pc, #124]	; (80013f4 <DataStageIn+0xa0>)
 8001378:	b280      	uxth	r0, r0
 800137a:	4402      	add	r2, r0
 800137c:	0052      	lsls	r2, r2, #1
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	2230      	movs	r2, #48	; 0x30
 8001382:	803a      	strh	r2, [r7, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001384:	700b      	strb	r3, [r1, #0]
 8001386:	e027      	b.n	80013d8 <DataStageIn+0x84>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001388:	2310      	movs	r3, #16
 800138a:	803b      	strh	r3, [r7, #0]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 800138c:	2607      	movs	r6, #7
 800138e:	e023      	b.n	80013d8 <DataStageIn+0x84>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001390:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001392:	42ab      	cmp	r3, r5
 8001394:	bf8c      	ite	hi
 8001396:	2602      	movhi	r6, #2
 8001398:	2604      	movls	r6, #4
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 800139a:	429d      	cmp	r5, r3
 800139c:	bf28      	it	cs
 800139e:	461d      	movcs	r5, r3
 80013a0:	4628      	mov	r0, r5
 80013a2:	69a3      	ldr	r3, [r4, #24]
 80013a4:	4798      	blx	r3
 80013a6:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f000 fc71 	bl	8001c90 <GetEPTxAddr>
 80013ae:	462a      	mov	r2, r5
 80013b0:	4601      	mov	r1, r0
 80013b2:	4648      	mov	r0, r9
 80013b4:	f000 fb7f 	bl	8001ab6 <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 80013b8:	4629      	mov	r1, r5
 80013ba:	2000      	movs	r0, #0
 80013bc:	f000 fc84 	bl	8001cc8 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 80013c0:	8a23      	ldrh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 80013c2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 80013c6:	1b5b      	subs	r3, r3, r5
 80013c8:	8223      	strh	r3, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 80013ca:	8a63      	ldrh	r3, [r4, #18]
 80013cc:	441d      	add	r5, r3
  vSetEPTxStatus(EP_TX_VALID);
 80013ce:	2330      	movs	r3, #48	; 0x30
 80013d0:	803b      	strh	r3, [r7, #0]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <DataStageIn+0xa4>)
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 80013d4:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 80013d6:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 80013d8:	f8d8 3000 	ldr.w	r3, [r8]
 80013dc:	721e      	strb	r6, [r3, #8]
 80013de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80013e2:	bf00      	nop
 80013e4:	20000660 	andcs	r0, r0, r0, ror #12
 80013e8:	2000066a 	andcs	r0, r0, sl, ror #12
 80013ec:	2000017c 	andcs	r0, r0, ip, ror r1
 80013f0:	40005c50 	andmi	r5, r0, r0, asr ip
 80013f4:	20003002 	andcs	r3, r0, r2
 80013f8:	20000668 	andcs	r0, r0, r8, ror #12

080013fc <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 80013fc:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 80013fe:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001400:	490a      	ldr	r1, [pc, #40]	; (800142c <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	7849      	ldrb	r1, [r1, #1]
 8001406:	78da      	ldrb	r2, [r3, #3]
 8001408:	4291      	cmp	r1, r2
 800140a:	d30a      	bcc.n	8001422 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 800140c:	7899      	ldrb	r1, [r3, #2]
 800140e:	b941      	cbnz	r1, 8001422 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001410:	889c      	ldrh	r4, [r3, #4]
 8001412:	b934      	cbnz	r4, 8001422 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001414:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <Standard_SetConfiguration+0x34>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4798      	blx	r3
    return USB_SUCCESS;
 800141e:	4620      	mov	r0, r4
 8001420:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001422:	2002      	movs	r0, #2
  }
}
 8001424:	bd10      	pop	{r4, pc}
 8001426:	bf00      	nop
 8001428:	20000660 	andcs	r0, r0, r0, ror #12
 800142c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001430:	2000065c 	andcs	r0, r0, ip, asr r6

08001434 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001434:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001436:	4a0e      	ldr	r2, [pc, #56]	; (8001470 <Standard_SetInterface+0x3c>)
 8001438:	4c0e      	ldr	r4, [pc, #56]	; (8001474 <Standard_SetInterface+0x40>)
 800143a:	6812      	ldr	r2, [r2, #0]
 800143c:	6823      	ldr	r3, [r4, #0]
 800143e:	6992      	ldr	r2, [r2, #24]
 8001440:	7958      	ldrb	r0, [r3, #5]
 8001442:	78d9      	ldrb	r1, [r3, #3]
 8001444:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001446:	6823      	ldr	r3, [r4, #0]
 8001448:	7a9a      	ldrb	r2, [r3, #10]
 800144a:	b17a      	cbz	r2, 800146c <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 800144c:	b970      	cbnz	r0, 800146c <Standard_SetInterface+0x38>
 800144e:	791a      	ldrb	r2, [r3, #4]
 8001450:	b962      	cbnz	r2, 800146c <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001452:	789d      	ldrb	r5, [r3, #2]
 8001454:	b955      	cbnz	r5, 800146c <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001456:	4b08      	ldr	r3, [pc, #32]	; (8001478 <Standard_SetInterface+0x44>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 800145e:	6823      	ldr	r3, [r4, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
      return USB_SUCCESS;
 8001460:	4628      	mov	r0, r5
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001462:	795a      	ldrb	r2, [r3, #5]
 8001464:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001466:	78da      	ldrb	r2, [r3, #3]
 8001468:	731a      	strb	r2, [r3, #12]
      return USB_SUCCESS;
 800146a:	bd38      	pop	{r3, r4, r5, pc}
    }

  }

  return USB_UNSUPPORT;
 800146c:	2002      	movs	r0, #2
}
 800146e:	bd38      	pop	{r3, r4, r5, pc}
 8001470:	20000638 	andcs	r0, r0, r8, lsr r6
 8001474:	20000660 	andcs	r0, r0, r0, ror #12
 8001478:	2000065c 	andcs	r0, r0, ip, asr r6

0800147c <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 800147c:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 800147e:	4b31      	ldr	r3, [pc, #196]	; (8001544 <Standard_ClearFeature+0xc8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001484:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001488:	d104      	bne.n	8001494 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 800148a:	7a5a      	ldrb	r2, [r3, #9]
 800148c:	f022 0220 	bic.w	r2, r2, #32
 8001490:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001492:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001494:	2802      	cmp	r0, #2
 8001496:	d153      	bne.n	8001540 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001498:	885a      	ldrh	r2, [r3, #2]
 800149a:	2a00      	cmp	r2, #0
 800149c:	d151      	bne.n	8001542 <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 800149e:	791a      	ldrb	r2, [r3, #4]
 80014a0:	2a00      	cmp	r2, #0
 80014a2:	d14e      	bne.n	8001542 <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 80014a4:	795a      	ldrb	r2, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80014a6:	4d28      	ldr	r5, [pc, #160]	; (8001548 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 80014a8:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 80014ac:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80014ae:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
 80014b2:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
 80014b6:	6809      	ldr	r1, [r1, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80014b8:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 80014ba:	f012 0f80 	tst.w	r2, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80014be:	bf14      	ite	ne
 80014c0:	f001 0130 	andne.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 80014c4:	f401 5140 	andeq.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80014c8:	42a8      	cmp	r0, r5
 80014ca:	d239      	bcs.n	8001540 <Standard_ClearFeature+0xc4>
 80014cc:	2900      	cmp	r1, #0
 80014ce:	d037      	beq.n	8001540 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 80014d0:	7a9b      	ldrb	r3, [r3, #10]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d034      	beq.n	8001540 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80014d6:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80014da:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80014de:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80014e0:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80014e2:	d50c      	bpl.n	80014fe <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80014e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80014e8:	2b10      	cmp	r3, #16
 80014ea:	d123      	bne.n	8001534 <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 80014ec:	b2c4      	uxtb	r4, r0
 80014ee:	4620      	mov	r0, r4
 80014f0:	f000 fb9c 	bl	8001c2c <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 80014f4:	4620      	mov	r0, r4
 80014f6:	2130      	movs	r1, #48	; 0x30
 80014f8:	f000 fb1e 	bl	8001b38 <SetEPTxStatus>
 80014fc:	e01a      	b.n	8001534 <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 80014fe:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001506:	d115      	bne.n	8001534 <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001508:	b928      	cbnz	r0, 8001516 <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 800150a:	4b10      	ldr	r3, [pc, #64]	; (800154c <Standard_ClearFeature+0xd0>)
 800150c:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001510:	f000 fbe8 	bl	8001ce4 <SetEPRxCount>
 8001514:	e001      	b.n	800151a <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001516:	f000 fb77 	bl	8001c08 <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 800151a:	6823      	ldr	r3, [r4, #0]
 800151c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001520:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001524:	b29b      	uxth	r3, r3
 8001526:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800152a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800152e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001532:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <Standard_ClearFeature+0xd4>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	4798      	blx	r3
    return USB_SUCCESS;
 800153c:	2000      	movs	r0, #0
 800153e:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001540:	2002      	movs	r0, #2
}
 8001542:	bd38      	pop	{r3, r4, r5, pc}
 8001544:	20000660 	andcs	r0, r0, r0, ror #12
 8001548:	200000e0 	andcs	r0, r0, r0, ror #1
 800154c:	2000005c 	andcs	r0, r0, ip, asr r0
 8001550:	2000065c 	andcs	r0, r0, ip, asr r6

08001554 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001554:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001556:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001558:	4d1f      	ldr	r5, [pc, #124]	; (80015d8 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 800155a:	6819      	ldr	r1, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 800155c:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 800155e:	794a      	ldrb	r2, [r1, #5]
  rEP = wIndex0 & ~0x80;
 8001560:	f022 0480 	bic.w	r4, r2, #128	; 0x80
 8001564:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001566:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 800156a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800156e:	6800      	ldr	r0, [r0, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001570:	f012 0f80 	tst.w	r2, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001574:	bf14      	ite	ne
 8001576:	f000 0030 	andne.w	r0, r0, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 800157a:	f400 5040 	andeq.w	r0, r0, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 800157e:	42ac      	cmp	r4, r5
 8001580:	d226      	bcs.n	80015d0 <Standard_SetEndPointFeature+0x7c>
      || pInformation->USBwValue != 0 || Status == 0
 8001582:	884c      	ldrh	r4, [r1, #2]
 8001584:	bb24      	cbnz	r4, 80015d0 <Standard_SetEndPointFeature+0x7c>
 8001586:	b318      	cbz	r0, 80015d0 <Standard_SetEndPointFeature+0x7c>
      || pInformation->Current_Configuration == 0)
 8001588:	7a89      	ldrb	r1, [r1, #10]
 800158a:	b309      	cbz	r1, 80015d0 <Standard_SetEndPointFeature+0x7c>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800158c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001590:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001594:	f012 0f80 	tst.w	r2, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001598:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 800159a:	d007      	beq.n	80015ac <Standard_SetEndPointFeature+0x58>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 800159c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80015a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015a4:	b292      	uxth	r2, r2
 80015a6:	f082 0210 	eor.w	r2, r2, #16
 80015aa:	e006      	b.n	80015ba <Standard_SetEndPointFeature+0x66>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80015ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80015b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80015b4:	b292      	uxth	r2, r2
 80015b6:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 80015ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015c2:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <Standard_SetEndPointFeature+0x88>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	4798      	blx	r3
  return USB_SUCCESS;
 80015cc:	2000      	movs	r0, #0
 80015ce:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 80015d0:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 80015d2:	bd38      	pop	{r3, r4, r5, pc}
 80015d4:	20000660 	andcs	r0, r0, r0, ror #12
 80015d8:	200000e0 	andcs	r0, r0, r0, ror #1
 80015dc:	2000065c 	andcs	r0, r0, ip, asr r6

080015e0 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80015e0:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80015e2:	4b06      	ldr	r3, [pc, #24]	; (80015fc <Standard_SetDeviceFeature+0x1c>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	7a5a      	ldrb	r2, [r3, #9]
 80015e8:	f042 0220 	orr.w	r2, r2, #32
 80015ec:	725a      	strb	r2, [r3, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80015ee:	4b04      	ldr	r3, [pc, #16]	; (8001600 <Standard_SetDeviceFeature+0x20>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	4798      	blx	r3
  return USB_SUCCESS;
}
 80015f6:	2000      	movs	r0, #0
 80015f8:	bd08      	pop	{r3, pc}
 80015fa:	bf00      	nop
 80015fc:	20000660 	andcs	r0, r0, r0, ror #12
 8001600:	2000065c 	andcs	r0, r0, ip, asr r6

08001604 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001604:	4b05      	ldr	r3, [pc, #20]	; (800161c <Standard_GetDescriptorData+0x18>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 800160a:	b918      	cbnz	r0, 8001614 <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 800160c:	8889      	ldrh	r1, [r1, #4]
 800160e:	1acb      	subs	r3, r1, r3
 8001610:	8213      	strh	r3, [r2, #16]
    return 0;
 8001612:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 8001614:	6808      	ldr	r0, [r1, #0]
 8001616:	4418      	add	r0, r3
}
 8001618:	4770      	bx	lr
 800161a:	bf00      	nop
 800161c:	20000660 	andcs	r0, r0, r0, ror #12

08001620 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001620:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <Post0_Process+0x30>)
 8001624:	2000      	movs	r0, #0
 8001626:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 800162a:	f000 fb5b 	bl	8001ce4 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 800162e:	4b09      	ldr	r3, [pc, #36]	; (8001654 <Post0_Process+0x34>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	7a18      	ldrb	r0, [r3, #8]
 8001634:	2808      	cmp	r0, #8
 8001636:	d106      	bne.n	8001646 <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <Post0_Process+0x38>)
 800163a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800163e:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <Post0_Process+0x3c>)
 8001642:	2210      	movs	r2, #16
 8001644:	801a      	strh	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001646:	f1b0 0309 	subs.w	r3, r0, #9
 800164a:	4258      	negs	r0, r3
 800164c:	4158      	adcs	r0, r3
 800164e:	bd08      	pop	{r3, pc}
 8001650:	2000005c 	andcs	r0, r0, ip, asr r0
 8001654:	20000660 	andcs	r0, r0, r0, ror #12
 8001658:	20000668 	andcs	r0, r0, r8, ror #12
 800165c:	2000066a 	andcs	r0, r0, sl, ror #12

08001660 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001662:	4f91      	ldr	r7, [pc, #580]	; (80018a8 <Setup0_Process+0x248>)
 8001664:	4b91      	ldr	r3, [pc, #580]	; (80018ac <Setup0_Process+0x24c>)
 8001666:	683a      	ldr	r2, [r7, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001668:	4d91      	ldr	r5, [pc, #580]	; (80018b0 <Setup0_Process+0x250>)
 800166a:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800166c:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 800166e:	682e      	ldr	r6, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001674:	7a33      	ldrb	r3, [r6, #8]
 8001676:	2b09      	cmp	r3, #9
 8001678:	d015      	beq.n	80016a6 <Setup0_Process+0x46>
 800167a:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800167c:	0064      	lsls	r4, r4, #1
 800167e:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001682:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001686:	7823      	ldrb	r3, [r4, #0]
 8001688:	7033      	strb	r3, [r6, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 800168a:	7863      	ldrb	r3, [r4, #1]
 800168c:	7073      	strb	r3, [r6, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 800168e:	88a0      	ldrh	r0, [r4, #4]
 8001690:	f000 fb58 	bl	8001d44 <ByteSwap>
 8001694:	8070      	strh	r0, [r6, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001696:	8920      	ldrh	r0, [r4, #8]
 8001698:	682e      	ldr	r6, [r5, #0]
 800169a:	f000 fb53 	bl	8001d44 <ByteSwap>
 800169e:	80b0      	strh	r0, [r6, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 80016a0:	89a2      	ldrh	r2, [r4, #12]
 80016a2:	682b      	ldr	r3, [r5, #0]
 80016a4:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 80016a6:	682b      	ldr	r3, [r5, #0]
 80016a8:	2201      	movs	r2, #1
 80016aa:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 80016ac:	88da      	ldrh	r2, [r3, #6]
 80016ae:	785c      	ldrb	r4, [r3, #1]
 80016b0:	2a00      	cmp	r2, #0
 80016b2:	d161      	bne.n	8001778 <Setup0_Process+0x118>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80016b4:	781a      	ldrb	r2, [r3, #0]
 80016b6:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 80016ba:	d13a      	bne.n	8001732 <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 80016bc:	2c09      	cmp	r4, #9
 80016be:	d102      	bne.n	80016c6 <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 80016c0:	f7ff fe9c 	bl	80013fc <Standard_SetConfiguration>
 80016c4:	e044      	b.n	8001750 <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 80016c6:	2c05      	cmp	r4, #5
 80016c8:	d10f      	bne.n	80016ea <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 80016ca:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80016ce:	2a00      	cmp	r2, #0
 80016d0:	da01      	bge.n	80016d6 <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 80016d2:	2308      	movs	r3, #8
 80016d4:	e04d      	b.n	8001772 <Setup0_Process+0x112>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 80016d6:	789a      	ldrb	r2, [r3, #2]
 80016d8:	2a00      	cmp	r2, #0
 80016da:	d1fa      	bne.n	80016d2 <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 80016dc:	889a      	ldrh	r2, [r3, #4]
 80016de:	2a00      	cmp	r2, #0
 80016e0:	d1f7      	bne.n	80016d2 <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 80016e2:	7a9b      	ldrb	r3, [r3, #10]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d037      	beq.n	8001758 <Setup0_Process+0xf8>
 80016e8:	e7f3      	b.n	80016d2 <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 80016ea:	2c03      	cmp	r4, #3
 80016ec:	d113      	bne.n	8001716 <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 80016ee:	78da      	ldrb	r2, [r3, #3]
 80016f0:	2a01      	cmp	r2, #1
 80016f2:	d007      	beq.n	8001704 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 80016f4:	4b6f      	ldr	r3, [pc, #444]	; (80018b4 <Setup0_Process+0x254>)
 80016f6:	4620      	mov	r0, r4
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80016fe:	2803      	cmp	r0, #3
 8001700:	d128      	bne.n	8001754 <Setup0_Process+0xf4>
 8001702:	e035      	b.n	8001770 <Setup0_Process+0x110>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001704:	889a      	ldrh	r2, [r3, #4]
 8001706:	2a00      	cmp	r2, #0
 8001708:	d1f4      	bne.n	80016f4 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 800170a:	7a5b      	ldrb	r3, [r3, #9]
 800170c:	0698      	lsls	r0, r3, #26
 800170e:	d5f1      	bpl.n	80016f4 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001710:	f7ff ff66 	bl	80015e0 <Standard_SetDeviceFeature>
 8001714:	e01c      	b.n	8001750 <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001716:	2c01      	cmp	r4, #1
 8001718:	d1ec      	bne.n	80016f4 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 800171a:	78da      	ldrb	r2, [r3, #3]
 800171c:	2a01      	cmp	r2, #1
 800171e:	d1e9      	bne.n	80016f4 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001720:	889a      	ldrh	r2, [r3, #4]
 8001722:	2a00      	cmp	r2, #0
 8001724:	d1e6      	bne.n	80016f4 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001726:	7a5b      	ldrb	r3, [r3, #9]
 8001728:	0699      	lsls	r1, r3, #26
 800172a:	d5e3      	bpl.n	80016f4 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 800172c:	f7ff fea6 	bl	800147c <Standard_ClearFeature>
 8001730:	e00e      	b.n	8001750 <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001732:	2a01      	cmp	r2, #1
 8001734:	d104      	bne.n	8001740 <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001736:	2c0b      	cmp	r4, #11
 8001738:	d1dc      	bne.n	80016f4 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 800173a:	f7ff fe7b 	bl	8001434 <Standard_SetInterface>
 800173e:	e007      	b.n	8001750 <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001740:	2a02      	cmp	r2, #2
 8001742:	d1d7      	bne.n	80016f4 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001744:	2c01      	cmp	r4, #1
 8001746:	d0f1      	beq.n	800172c <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001748:	2c03      	cmp	r4, #3
 800174a:	d1d3      	bne.n	80016f4 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 800174c:	f7ff ff02 	bl	8001554 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001750:	b110      	cbz	r0, 8001758 <Setup0_Process+0xf8>
 8001752:	e7cf      	b.n	80016f4 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001754:	2800      	cmp	r0, #0
 8001756:	d1bc      	bne.n	80016d2 <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	4b57      	ldr	r3, [pc, #348]	; (80018b8 <Setup0_Process+0x258>)
 800175c:	b292      	uxth	r2, r2
 800175e:	4413      	add	r3, r2
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	4b55      	ldr	r3, [pc, #340]	; (80018bc <Setup0_Process+0x25c>)
 8001768:	2230      	movs	r2, #48	; 0x30
 800176a:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 800176c:	2306      	movs	r3, #6
 800176e:	e000      	b.n	8001772 <Setup0_Process+0x112>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001770:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001772:	682a      	ldr	r2, [r5, #0]
 8001774:	7213      	strb	r3, [r2, #8]
 8001776:	e0d0      	b.n	800191a <Setup0_Process+0x2ba>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001778:	2c06      	cmp	r4, #6
 800177a:	d113      	bne.n	80017a4 <Setup0_Process+0x144>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800177c:	781a      	ldrb	r2, [r3, #0]
 800177e:	0652      	lsls	r2, r2, #25
 8001780:	d178      	bne.n	8001874 <Setup0_Process+0x214>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001782:	789a      	ldrb	r2, [r3, #2]
 8001784:	4b4b      	ldr	r3, [pc, #300]	; (80018b4 <Setup0_Process+0x254>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001786:	2a01      	cmp	r2, #1
 8001788:	d102      	bne.n	8001790 <Setup0_Process+0x130>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	e068      	b.n	8001862 <Setup0_Process+0x202>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001790:	2a02      	cmp	r2, #2
 8001792:	d102      	bne.n	800179a <Setup0_Process+0x13a>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	e063      	b.n	8001862 <Setup0_Process+0x202>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 800179a:	2a03      	cmp	r2, #3
 800179c:	d16a      	bne.n	8001874 <Setup0_Process+0x214>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a2:	e05e      	b.n	8001862 <Setup0_Process+0x202>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 80017a4:	2c00      	cmp	r4, #0
 80017a6:	d13d      	bne.n	8001824 <Setup0_Process+0x1c4>
 80017a8:	8859      	ldrh	r1, [r3, #2]
 80017aa:	2900      	cmp	r1, #0
 80017ac:	d162      	bne.n	8001874 <Setup0_Process+0x214>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80017b4:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80017b8:	d15c      	bne.n	8001874 <Setup0_Process+0x214>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 80017c0:	d104      	bne.n	80017cc <Setup0_Process+0x16c>
        && (pInformation->USBwIndex == 0))
 80017c2:	889b      	ldrh	r3, [r3, #4]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	f000 80ac 	beq.w	8001922 <Setup0_Process+0x2c2>
 80017ca:	e053      	b.n	8001874 <Setup0_Process+0x214>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80017cc:	2a01      	cmp	r2, #1
 80017ce:	d10d      	bne.n	80017ec <Setup0_Process+0x18c>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 80017d0:	4a38      	ldr	r2, [pc, #224]	; (80018b4 <Setup0_Process+0x254>)
 80017d2:	7958      	ldrb	r0, [r3, #5]
 80017d4:	6812      	ldr	r2, [r2, #0]
 80017d6:	6992      	ldr	r2, [r2, #24]
 80017d8:	4790      	blx	r2
 80017da:	2800      	cmp	r0, #0
 80017dc:	d14a      	bne.n	8001874 <Setup0_Process+0x214>
          && (pInformation->Current_Configuration != 0))
 80017de:	4b34      	ldr	r3, [pc, #208]	; (80018b0 <Setup0_Process+0x250>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	7a9b      	ldrb	r3, [r3, #10]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f040 809c 	bne.w	8001922 <Setup0_Process+0x2c2>
 80017ea:	e043      	b.n	8001874 <Setup0_Process+0x214>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80017ec:	2a02      	cmp	r2, #2
 80017ee:	d141      	bne.n	8001874 <Setup0_Process+0x214>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 80017f0:	795b      	ldrb	r3, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 80017f2:	4833      	ldr	r0, [pc, #204]	; (80018c0 <Setup0_Process+0x260>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 80017f4:	f003 010f 	and.w	r1, r3, #15
 80017f8:	008a      	lsls	r2, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 80017fa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80017fe:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001802:	6812      	ldr	r2, [r2, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001804:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001806:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800180a:	bf14      	ite	ne
 800180c:	f002 0230 	andne.w	r2, r2, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001810:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001814:	4281      	cmp	r1, r0
 8001816:	d22d      	bcs.n	8001874 <Setup0_Process+0x214>
 8001818:	f013 0f70 	tst.w	r3, #112	; 0x70
 800181c:	d12a      	bne.n	8001874 <Setup0_Process+0x214>
          && (Status != 0))
 800181e:	2a00      	cmp	r2, #0
 8001820:	d17f      	bne.n	8001922 <Setup0_Process+0x2c2>
 8001822:	e027      	b.n	8001874 <Setup0_Process+0x214>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001824:	2c08      	cmp	r4, #8
 8001826:	d103      	bne.n	8001830 <Setup0_Process+0x1d0>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	065b      	lsls	r3, r3, #25
 800182c:	d07b      	beq.n	8001926 <Setup0_Process+0x2c6>
 800182e:	e021      	b.n	8001874 <Setup0_Process+0x214>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001830:	2c0a      	cmp	r4, #10
 8001832:	d11f      	bne.n	8001874 <Setup0_Process+0x214>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001834:	781a      	ldrb	r2, [r3, #0]
 8001836:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800183a:	2a01      	cmp	r2, #1
 800183c:	d11a      	bne.n	8001874 <Setup0_Process+0x214>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 800183e:	7a9a      	ldrb	r2, [r3, #10]
 8001840:	b1c2      	cbz	r2, 8001874 <Setup0_Process+0x214>
 8001842:	8859      	ldrh	r1, [r3, #2]
 8001844:	b9b1      	cbnz	r1, 8001874 <Setup0_Process+0x214>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800184c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001850:	d110      	bne.n	8001874 <Setup0_Process+0x214>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8001852:	4a18      	ldr	r2, [pc, #96]	; (80018b4 <Setup0_Process+0x254>)
 8001854:	7958      	ldrb	r0, [r3, #5]
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	6992      	ldr	r2, [r2, #24]
 800185a:	4790      	blx	r2
 800185c:	2800      	cmp	r0, #0
 800185e:	d064      	beq.n	800192a <Setup0_Process+0x2ca>
 8001860:	e008      	b.n	8001874 <Setup0_Process+0x214>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8001862:	b13b      	cbz	r3, 8001874 <Setup0_Process+0x214>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001864:	682a      	ldr	r2, [r5, #0]
 8001866:	2400      	movs	r4, #0
 8001868:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800186a:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 800186c:	4620      	mov	r0, r4
 800186e:	4798      	blx	r3
    Result = USB_SUCCESS;
 8001870:	4620      	mov	r0, r4
 8001872:	e00a      	b.n	800188a <Setup0_Process+0x22a>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <Setup0_Process+0x254>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	682b      	ldr	r3, [r5, #0]
 800187a:	6912      	ldr	r2, [r2, #16]
 800187c:	7858      	ldrb	r0, [r3, #1]
 800187e:	4790      	blx	r2
    if (Result == USB_NOT_READY)
 8001880:	2803      	cmp	r0, #3
 8001882:	d102      	bne.n	800188a <Setup0_Process+0x22a>
    {
      pInformation->ControlState = PAUSE;
 8001884:	4b0a      	ldr	r3, [pc, #40]	; (80018b0 <Setup0_Process+0x250>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	e005      	b.n	8001896 <Setup0_Process+0x236>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800188a:	682b      	ldr	r3, [r5, #0]
 800188c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001890:	8a1a      	ldrh	r2, [r3, #16]
 8001892:	428a      	cmp	r2, r1
 8001894:	d101      	bne.n	800189a <Setup0_Process+0x23a>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8001896:	2209      	movs	r2, #9
 8001898:	e003      	b.n	80018a2 <Setup0_Process+0x242>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 800189a:	2802      	cmp	r0, #2
 800189c:	d000      	beq.n	80018a0 <Setup0_Process+0x240>
 800189e:	b98a      	cbnz	r2, 80018c4 <Setup0_Process+0x264>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 80018a0:	2208      	movs	r2, #8
 80018a2:	721a      	strb	r2, [r3, #8]
 80018a4:	e039      	b.n	800191a <Setup0_Process+0x2ba>
 80018a6:	bf00      	nop
 80018a8:	40005c50 	andmi	r5, r0, r0, asr ip
 80018ac:	20003004 	andcs	r3, r0, r4
 80018b0:	20000660 	andcs	r0, r0, r0, ror #12
 80018b4:	20000638 	andcs	r0, r0, r8, lsr r6
 80018b8:	20003002 	andcs	r3, r0, r2
 80018bc:	2000066a 	andcs	r0, r0, sl, ror #12
 80018c0:	200000e0 	andcs	r0, r0, r0, ror #1
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 80018c4:	f993 1000 	ldrsb.w	r1, [r3]
 80018c8:	2900      	cmp	r1, #0
 80018ca:	da20      	bge.n	800190e <Setup0_Process+0x2ae>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 80018cc:	88d9      	ldrh	r1, [r3, #6]
 80018ce:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 80018d0:	9801      	ldr	r0, [sp, #4]
 80018d2:	4282      	cmp	r2, r0
 80018d4:	4816      	ldr	r0, [pc, #88]	; (8001930 <Setup0_Process+0x2d0>)
 80018d6:	d902      	bls.n	80018de <Setup0_Process+0x27e>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 80018d8:	9a01      	ldr	r2, [sp, #4]
 80018da:	821a      	strh	r2, [r3, #16]
 80018dc:	e010      	b.n	8001900 <Setup0_Process+0x2a0>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 80018de:	428a      	cmp	r2, r1
 80018e0:	d20e      	bcs.n	8001900 <Setup0_Process+0x2a0>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 80018e2:	6801      	ldr	r1, [r0, #0]
 80018e4:	f891 102c 	ldrb.w	r1, [r1, #44]	; 0x2c
 80018e8:	428a      	cmp	r2, r1
 80018ea:	d201      	bcs.n	80018f0 <Setup0_Process+0x290>
      {
        Data_Mul_MaxPacketSize = FALSE;
 80018ec:	2100      	movs	r1, #0
 80018ee:	e005      	b.n	80018fc <Setup0_Process+0x29c>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 80018f0:	fb92 f4f1 	sdiv	r4, r2, r1
 80018f4:	fb01 2214 	mls	r2, r1, r4, r2
 80018f8:	b912      	cbnz	r2, 8001900 <Setup0_Process+0x2a0>
      {
        Data_Mul_MaxPacketSize = TRUE;
 80018fa:	2101      	movs	r1, #1
 80018fc:	4a0d      	ldr	r2, [pc, #52]	; (8001934 <Setup0_Process+0x2d4>)
 80018fe:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8001900:	6802      	ldr	r2, [r0, #0]
 8001902:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8001906:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8001908:	f7ff fd24 	bl	8001354 <DataStageIn>
 800190c:	e005      	b.n	800191a <Setup0_Process+0x2ba>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800190e:	2203      	movs	r2, #3
 8001910:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <Setup0_Process+0x2d8>)
 8001914:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001918:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 800191a:	f7ff fe81 	bl	8001620 <Post0_Process>
}
 800191e:	b003      	add	sp, #12
 8001920:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 8001922:	4b06      	ldr	r3, [pc, #24]	; (800193c <Setup0_Process+0x2dc>)
 8001924:	e79e      	b.n	8001864 <Setup0_Process+0x204>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <Setup0_Process+0x2e0>)
 8001928:	e79c      	b.n	8001864 <Setup0_Process+0x204>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 800192a:	4b06      	ldr	r3, [pc, #24]	; (8001944 <Setup0_Process+0x2e4>)
 800192c:	e79a      	b.n	8001864 <Setup0_Process+0x204>
 800192e:	bf00      	nop
 8001930:	20000638 	andcs	r0, r0, r8, lsr r6
 8001934:	2000017c 	andcs	r0, r0, ip, ror r1
 8001938:	20000668 	andcs	r0, r0, r8, ror #12
 800193c:	080012c5 	stmdaeq	r0, {r0, r2, r6, r7, r9, ip}
 8001940:	0800127d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r9, ip}
 8001944:	080012a1 	stmdaeq	r0, {r0, r5, r7, r9, ip}

08001948 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 8001948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 800194a:	4d2d      	ldr	r5, [pc, #180]	; (8001a00 <Out0_Process+0xb8>)
 800194c:	682c      	ldr	r4, [r5, #0]
 800194e:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001950:	2b02      	cmp	r3, #2
 8001952:	d04d      	beq.n	80019f0 <Out0_Process+0xa8>
 8001954:	2b04      	cmp	r3, #4
 8001956:	d04b      	beq.n	80019f0 <Out0_Process+0xa8>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8001958:	2b03      	cmp	r3, #3
 800195a:	d001      	beq.n	8001960 <Out0_Process+0x18>
 800195c:	2b05      	cmp	r3, #5
 800195e:	d141      	bne.n	80019e4 <Out0_Process+0x9c>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8001960:	69a3      	ldr	r3, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8001962:	8a22      	ldrh	r2, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8001964:	b1ab      	cbz	r3, 8001992 <Out0_Process+0x4a>
 8001966:	b1a2      	cbz	r2, 8001992 <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8001968:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 800196a:	4296      	cmp	r6, r2
 800196c:	bf28      	it	cs
 800196e:	4616      	movcs	r6, r2
 8001970:	4630      	mov	r0, r6
 8001972:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 8001974:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001976:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8001978:	1b9b      	subs	r3, r3, r6
 800197a:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 800197c:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 800197e:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8001980:	4433      	add	r3, r6
 8001982:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8001984:	f000 f992 	bl	8001cac <GetEPRxAddr>
 8001988:	4632      	mov	r2, r6
 800198a:	4601      	mov	r1, r0
 800198c:	4638      	mov	r0, r7
 800198e:	f000 f8aa 	bl	8001ae6 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 8001992:	8a23      	ldrh	r3, [r4, #16]
 8001994:	b153      	cbz	r3, 80019ac <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001996:	4b1b      	ldr	r3, [pc, #108]	; (8001a04 <Out0_Process+0xbc>)
    SetEPTxCount(ENDP0, 0);
 8001998:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800199a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 800199e:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 80019a0:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 80019a2:	f000 f991 	bl	8001cc8 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 80019a6:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <Out0_Process+0xc0>)
 80019a8:	2230      	movs	r2, #48	; 0x30
 80019aa:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 80019ac:	8a23      	ldrh	r3, [r4, #16]
 80019ae:	8aa2      	ldrh	r2, [r4, #20]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d802      	bhi.n	80019ba <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 80019b4:	682b      	ldr	r3, [r5, #0]
 80019b6:	2203      	movs	r2, #3
 80019b8:	e002      	b.n	80019c0 <Out0_Process+0x78>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 80019ba:	b11b      	cbz	r3, 80019c4 <Out0_Process+0x7c>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 80019bc:	682b      	ldr	r3, [r5, #0]
 80019be:	2205      	movs	r2, #5
 80019c0:	721a      	strb	r2, [r3, #8]
 80019c2:	e00c      	b.n	80019de <Out0_Process+0x96>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 80019c4:	682a      	ldr	r2, [r5, #0]
 80019c6:	2106      	movs	r1, #6
 80019c8:	7211      	strb	r1, [r2, #8]
      USB_StatusIn();
 80019ca:	4a10      	ldr	r2, [pc, #64]	; (8001a0c <Out0_Process+0xc4>)
 80019cc:	6811      	ldr	r1, [r2, #0]
 80019ce:	4a10      	ldr	r2, [pc, #64]	; (8001a10 <Out0_Process+0xc8>)
 80019d0:	b289      	uxth	r1, r1
 80019d2:	440a      	add	r2, r1
 80019d4:	0052      	lsls	r2, r2, #1
 80019d6:	6013      	str	r3, [r2, #0]
 80019d8:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <Out0_Process+0xc0>)
 80019da:	2230      	movs	r2, #48	; 0x30
 80019dc:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 80019de:	682b      	ldr	r3, [r5, #0]
 80019e0:	7a1b      	ldrb	r3, [r3, #8]
 80019e2:	e006      	b.n	80019f2 <Out0_Process+0xaa>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 80019e4:	2b07      	cmp	r3, #7
 80019e6:	d103      	bne.n	80019f0 <Out0_Process+0xa8>
  {
    (*pProperty->Process_Status_OUT)();
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <Out0_Process+0xcc>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 80019f0:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 80019f2:	682a      	ldr	r2, [r5, #0]
 80019f4:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 80019f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 80019fa:	f7ff be11 	b.w	8001620 <Post0_Process>
 80019fe:	bf00      	nop
 8001a00:	20000660 	andcs	r0, r0, r0, ror #12
 8001a04:	20000668 	andcs	r0, r0, r8, ror #12
 8001a08:	2000066a 	andcs	r0, r0, sl, ror #12
 8001a0c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001a10:	20003002 	andcs	r3, r0, r2
 8001a14:	20000638 	andcs	r0, r0, r8, lsr r6

08001a18 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 8001a18:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <SetDeviceAddress+0x38>)
 8001a1c:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	42ab      	cmp	r3, r5
 8001a22:	d210      	bcs.n	8001a46 <SetDeviceAddress+0x2e>
 8001a24:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 8001a28:	f502 52b8 	add.w	r2, r2, #5888	; 0x1700
 8001a2c:	0094      	lsls	r4, r2, #2
  {
    _SetEPAddress((u8)i, (u8)i);
 8001a2e:	6826      	ldr	r6, [r4, #0]
 8001a30:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8001a34:	f640 720f 	movw	r2, #3855	; 0xf0f
 8001a38:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8001a3c:	4032      	ands	r2, r6
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	6022      	str	r2, [r4, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001a42:	3301      	adds	r3, #1
 8001a44:	e7ec      	b.n	8001a20 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 8001a46:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <SetDeviceAddress+0x3c>)
 8001a48:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8001a4c:	6018      	str	r0, [r3, #0]
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
 8001a50:	200000e0 	andcs	r0, r0, r0, ror #1
 8001a54:	40005c4c 	andmi	r5, r0, ip, asr #24

08001a58 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 8001a58:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 8001a5a:	4c13      	ldr	r4, [pc, #76]	; (8001aa8 <In0_Process+0x50>)
 8001a5c:	6823      	ldr	r3, [r4, #0]
 8001a5e:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001a60:	2a02      	cmp	r2, #2
 8001a62:	d001      	beq.n	8001a68 <In0_Process+0x10>
 8001a64:	2a04      	cmp	r2, #4
 8001a66:	d104      	bne.n	8001a72 <In0_Process+0x1a>
  {
    DataStageIn();
 8001a68:	f7ff fc74 	bl	8001354 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8001a6c:	6823      	ldr	r3, [r4, #0]
 8001a6e:	7a1b      	ldrb	r3, [r3, #8]
 8001a70:	e013      	b.n	8001a9a <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 8001a72:	2a06      	cmp	r2, #6
 8001a74:	d110      	bne.n	8001a98 <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8001a76:	785a      	ldrb	r2, [r3, #1]
 8001a78:	2a05      	cmp	r2, #5
 8001a7a:	d109      	bne.n	8001a90 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8001a7c:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8001a7e:	0652      	lsls	r2, r2, #25
 8001a80:	d106      	bne.n	8001a90 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8001a82:	78d8      	ldrb	r0, [r3, #3]
 8001a84:	f7ff ffc8 	bl	8001a18 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8001a88:	4b08      	ldr	r3, [pc, #32]	; (8001aac <In0_Process+0x54>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	6a1b      	ldr	r3, [r3, #32]
 8001a8e:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8001a90:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <In0_Process+0x58>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 8001a98:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 8001a9a:	6822      	ldr	r2, [r4, #0]
 8001a9c:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8001a9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001aa2:	f7ff bdbd 	b.w	8001620 <Post0_Process>
 8001aa6:	bf00      	nop
 8001aa8:	20000660 	andcs	r0, r0, r0, ror #12
 8001aac:	2000065c 	andcs	r0, r0, ip, asr r6
 8001ab0:	20000638 	andcs	r0, r0, r8, lsr r6

08001ab4 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8001ab4:	4770      	bx	lr

08001ab6 <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8001ab6:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8001ab8:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8001abc:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8001abe:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8001ac2:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8001ac4:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	f100 0002 	add.w	r0, r0, #2
 8001ace:	d009      	beq.n	8001ae4 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8001ad0:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8001ad4:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8001ad8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8001adc:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	e7f1      	b.n	8001ac8 <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8001ae4:	bd30      	pop	{r4, r5, pc}

08001ae6 <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 8001ae6:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8001ae8:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8001aec:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8001aee:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8001af2:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8001af4:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 8001af6:	2300      	movs	r3, #0
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d005      	beq.n	8001b08 <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 8001afc:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8001b00:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 8001b04:	3301      	adds	r3, #1
 8001b06:	e7f7      	b.n	8001af8 <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 8001b08:	bd10      	pop	{r4, pc}
	...

08001b0c <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8001b0c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001b10:	4a01      	ldr	r2, [pc, #4]	; (8001b18 <SetBTABLE+0xc>)
 8001b12:	4003      	ands	r3, r0
 8001b14:	6013      	str	r3, [r2, #0]
 8001b16:	4770      	bx	lr
 8001b18:	40005c50 	andmi	r5, r0, r0, asr ip

08001b1c <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8001b1c:	0080      	lsls	r0, r0, #2
 8001b1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001b22:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001b26:	6803      	ldr	r3, [r0, #0]
 8001b28:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b30:	4319      	orrs	r1, r3
 8001b32:	b28b      	uxth	r3, r1
 8001b34:	6003      	str	r3, [r0, #0]
 8001b36:	4770      	bx	lr

08001b38 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8001b38:	0080      	lsls	r0, r0, #2
 8001b3a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001b3e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001b42:	6803      	ldr	r3, [r0, #0]
 8001b44:	06ca      	lsls	r2, r1, #27
 8001b46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b4e:	b29b      	uxth	r3, r3
 8001b50:	bf48      	it	mi
 8001b52:	f083 0310 	eormi.w	r3, r3, #16
 8001b56:	068a      	lsls	r2, r1, #26
 8001b58:	bf48      	it	mi
 8001b5a:	f083 0320 	eormi.w	r3, r3, #32
 8001b5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b66:	6003      	str	r3, [r0, #0]
 8001b68:	4770      	bx	lr

08001b6a <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8001b6a:	0080      	lsls	r0, r0, #2
 8001b6c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001b70:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001b74:	6803      	ldr	r3, [r0, #0]
 8001b76:	04ca      	lsls	r2, r1, #19
 8001b78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	bf48      	it	mi
 8001b84:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8001b88:	048a      	lsls	r2, r1, #18
 8001b8a:	bf48      	it	mi
 8001b8c:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8001b90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b98:	6003      	str	r3, [r0, #0]
 8001b9a:	4770      	bx	lr

08001b9c <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8001b9c:	0080      	lsls	r0, r0, #2
 8001b9e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001ba2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001ba6:	6803      	ldr	r3, [r0, #0]
 8001ba8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001bac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001bb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001bba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bbe:	6003      	str	r3, [r0, #0]
 8001bc0:	4770      	bx	lr

08001bc2 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8001bc2:	0080      	lsls	r0, r0, #2
 8001bc4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001bc8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001bcc:	6803      	ldr	r3, [r0, #0]
 8001bce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be4:	6003      	str	r3, [r0, #0]
 8001be6:	4770      	bx	lr

08001be8 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8001be8:	0080      	lsls	r0, r0, #2
 8001bea:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001bee:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001bf2:	6803      	ldr	r3, [r0, #0]
 8001bf4:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001bf8:	051b      	lsls	r3, r3, #20
 8001bfa:	0d1b      	lsrs	r3, r3, #20
 8001bfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c04:	6003      	str	r3, [r0, #0]
 8001c06:	4770      	bx	lr

08001c08 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8001c08:	0080      	lsls	r0, r0, #2
 8001c0a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001c0e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001c12:	6803      	ldr	r3, [r0, #0]
 8001c14:	045b      	lsls	r3, r3, #17
 8001c16:	d508      	bpl.n	8001c2a <ClearDTOG_RX+0x22>
 8001c18:	6802      	ldr	r2, [r0, #0]
 8001c1a:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001c1e:	4013      	ands	r3, r2
 8001c20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c28:	6003      	str	r3, [r0, #0]
 8001c2a:	4770      	bx	lr

08001c2c <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 8001c2c:	0080      	lsls	r0, r0, #2
 8001c2e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001c32:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001c36:	6803      	ldr	r3, [r0, #0]
 8001c38:	065b      	lsls	r3, r3, #25
 8001c3a:	d508      	bpl.n	8001c4e <ClearDTOG_TX+0x22>
 8001c3c:	6802      	ldr	r2, [r0, #0]
 8001c3e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001c42:	4013      	ands	r3, r2
 8001c44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c48:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001c4c:	6003      	str	r3, [r0, #0]
 8001c4e:	4770      	bx	lr

08001c50 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 8001c50:	4b06      	ldr	r3, [pc, #24]	; (8001c6c <SetEPTxAddr+0x1c>)
 8001c52:	0849      	lsrs	r1, r1, #1
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	0049      	lsls	r1, r1, #1
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001c5e:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8001c62:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8001c66:	0040      	lsls	r0, r0, #1
 8001c68:	6001      	str	r1, [r0, #0]
 8001c6a:	4770      	bx	lr
 8001c6c:	40005c50 	andmi	r5, r0, r0, asr ip

08001c70 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8001c70:	4b05      	ldr	r3, [pc, #20]	; (8001c88 <SetEPRxAddr+0x18>)
 8001c72:	0849      	lsrs	r1, r1, #1
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	0049      	lsls	r1, r1, #1
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001c7e:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <SetEPRxAddr+0x1c>)
 8001c80:	4403      	add	r3, r0
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	6019      	str	r1, [r3, #0]
 8001c86:	4770      	bx	lr
 8001c88:	40005c50 	andmi	r5, r0, r0, asr ip
 8001c8c:	20003004 	andcs	r3, r0, r4

08001c90 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <GetEPTxAddr+0x18>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001c9a:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8001c9e:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8001ca2:	0040      	lsls	r0, r0, #1
}
 8001ca4:	8800      	ldrh	r0, [r0, #0]
 8001ca6:	4770      	bx	lr
 8001ca8:	40005c50 	andmi	r5, r0, r0, asr ip

08001cac <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8001cac:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <GetEPRxAddr+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001cb6:	4b03      	ldr	r3, [pc, #12]	; (8001cc4 <GetEPRxAddr+0x18>)
 8001cb8:	4403      	add	r3, r0
 8001cba:	005b      	lsls	r3, r3, #1
}
 8001cbc:	8818      	ldrh	r0, [r3, #0]
 8001cbe:	4770      	bx	lr
 8001cc0:	40005c50 	andmi	r5, r0, r0, asr ip
 8001cc4:	20003004 	andcs	r3, r0, r4

08001cc8 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <SetEPTxCount+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001cd2:	4b03      	ldr	r3, [pc, #12]	; (8001ce0 <SetEPTxCount+0x18>)
 8001cd4:	4403      	add	r3, r0
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	6019      	str	r1, [r3, #0]
 8001cda:	4770      	bx	lr
 8001cdc:	40005c50 	andmi	r5, r0, r0, asr ip
 8001ce0:	20003002 	andcs	r3, r0, r2

08001ce4 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <SetEPRxCount+0x38>)
 8001ce6:	293e      	cmp	r1, #62	; 0x3e
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001cf0:	4b0b      	ldr	r3, [pc, #44]	; (8001d20 <SetEPRxCount+0x3c>)
 8001cf2:	4403      	add	r3, r0
 8001cf4:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8001cf8:	d909      	bls.n	8001d0e <SetEPRxCount+0x2a>
 8001cfa:	094b      	lsrs	r3, r1, #5
 8001cfc:	06c8      	lsls	r0, r1, #27
 8001cfe:	bf04      	itt	eq
 8001d00:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8001d04:	b29b      	uxtheq	r3, r3
 8001d06:	029b      	lsls	r3, r3, #10
 8001d08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d0c:	e004      	b.n	8001d18 <SetEPRxCount+0x34>
 8001d0e:	084b      	lsrs	r3, r1, #1
 8001d10:	07c9      	lsls	r1, r1, #31
 8001d12:	bf48      	it	mi
 8001d14:	3301      	addmi	r3, #1
 8001d16:	029b      	lsls	r3, r3, #10
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	4770      	bx	lr
 8001d1c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001d20:	20003006 	andcs	r3, r0, r6

08001d24 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <GetEPRxCount+0x18>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8001d2e:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <GetEPRxCount+0x1c>)
 8001d30:	4403      	add	r3, r0
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	6818      	ldr	r0, [r3, #0]
}
 8001d36:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8001d3a:	4770      	bx	lr
 8001d3c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001d40:	20003006 	andcs	r3, r0, r6

08001d44 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 8001d44:	b2c3      	uxtb	r3, r0
 8001d46:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8001d48:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001d4c:	4770      	bx	lr
	...

08001d50 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8001d50:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <USB_SIL_Init+0x14>)
 8001d52:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 8001d54:	4a04      	ldr	r2, [pc, #16]	; (8001d68 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8001d56:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 8001d58:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 8001d5c:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8001d5e:	4a03      	ldr	r2, [pc, #12]	; (8001d6c <USB_SIL_Init+0x1c>)
 8001d60:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 8001d62:	4770      	bx	lr
 8001d64:	40005c44 	andmi	r5, r0, r4, asr #24
 8001d68:	20000664 	andcs	r0, r0, r4, ror #12
 8001d6c:	40005c40 	andmi	r5, r0, r0, asr #24

08001d70 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8001d70:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8001d72:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8001d76:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8001d78:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8001d7a:	f7ff ffd3 	bl	8001d24 <GetEPRxCount>
 8001d7e:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8001d80:	4628      	mov	r0, r5
 8001d82:	f7ff ff93 	bl	8001cac <GetEPRxAddr>
 8001d86:	4622      	mov	r2, r4
 8001d88:	4601      	mov	r1, r0
 8001d8a:	4630      	mov	r0, r6
 8001d8c:	f7ff feab 	bl	8001ae6 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8001d90:	4620      	mov	r0, r4
 8001d92:	bd70      	pop	{r4, r5, r6, pc}

08001d94 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8001d94:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001d9c:	4b50      	ldr	r3, [pc, #320]	; (8001ee0 <CTR_LP+0x14c>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	4b50      	ldr	r3, [pc, #320]	; (8001ee4 <CTR_LP+0x150>)
 8001da2:	b291      	uxth	r1, r2
 8001da4:	0412      	lsls	r2, r2, #16
 8001da6:	8019      	strh	r1, [r3, #0]
 8001da8:	f140 8097 	bpl.w	8001eda <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 8001dac:	881a      	ldrh	r2, [r3, #0]
 8001dae:	4c4e      	ldr	r4, [pc, #312]	; (8001ee8 <CTR_LP+0x154>)
 8001db0:	f002 020f 	and.w	r2, r2, #15
 8001db4:	7022      	strb	r2, [r4, #0]
    if (EPindex == 0)
 8001db6:	2a00      	cmp	r2, #0
 8001db8:	d161      	bne.n	8001e7e <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8001dba:	4c4c      	ldr	r4, [pc, #304]	; (8001eec <CTR_LP+0x158>)
 8001dbc:	4e4c      	ldr	r6, [pc, #304]	; (8001ef0 <CTR_LP+0x15c>)
 8001dbe:	6822      	ldr	r2, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8001dc0:	4d4c      	ldr	r5, [pc, #304]	; (8001ef4 <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8001dc2:	b292      	uxth	r2, r2
 8001dc4:	8032      	strh	r2, [r6, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8001dc6:	8832      	ldrh	r2, [r6, #0]
 8001dc8:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001dcc:	802a      	strh	r2, [r5, #0]
	    SaveRState &=  EPRX_STAT;	
 8001dce:	8832      	ldrh	r2, [r6, #0]
 8001dd0:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8001dd4:	8032      	strh	r2, [r6, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8001dd6:	6821      	ldr	r1, [r4, #0]
 8001dd8:	f64b 72bf 	movw	r2, #49087	; 0xbfbf
 8001ddc:	400a      	ands	r2, r1
 8001dde:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8001de2:	f082 0220 	eor.w	r2, r2, #32
 8001de6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001dea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001dee:	6022      	str	r2, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8001df0:	881b      	ldrh	r3, [r3, #0]
 8001df2:	06d8      	lsls	r0, r3, #27
 8001df4:	d407      	bmi.n	8001e06 <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 8001df6:	6822      	ldr	r2, [r4, #0]
 8001df8:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	6023      	str	r3, [r4, #0]
        In0_Process();
 8001e00:	f7ff fe2a 	bl	8001a58 <In0_Process>
 8001e04:	e01b      	b.n	8001e3e <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8001e06:	6823      	ldr	r3, [r4, #0]
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 8001e0e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001e12:	0519      	lsls	r1, r3, #20
 8001e14:	d507      	bpl.n	8001e26 <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8001e16:	6822      	ldr	r2, [r4, #0]
 8001e18:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8001e20:	f7ff fc1e 	bl	8001660 <Setup0_Process>
 8001e24:	e00b      	b.n	8001e3e <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8001e26:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	dab5      	bge.n	8001d9c <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 8001e30:	6822      	ldr	r2, [r4, #0]
 8001e32:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e36:	4013      	ands	r3, r2
 8001e38:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8001e3a:	f7ff fd85 	bl	8001948 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 8001e3e:	6822      	ldr	r2, [r4, #0]
 8001e40:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8001e44:	4013      	ands	r3, r2
 8001e46:	8832      	ldrh	r2, [r6, #0]
 8001e48:	04d2      	lsls	r2, r2, #19
 8001e4a:	8832      	ldrh	r2, [r6, #0]
 8001e4c:	bf48      	it	mi
 8001e4e:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8001e52:	0496      	lsls	r6, r2, #18
 8001e54:	882a      	ldrh	r2, [r5, #0]
 8001e56:	bf48      	it	mi
 8001e58:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8001e5c:	06d4      	lsls	r4, r2, #27
 8001e5e:	882a      	ldrh	r2, [r5, #0]
 8001e60:	bf48      	it	mi
 8001e62:	f083 0310 	eormi.w	r3, r3, #16
 8001e66:	0690      	lsls	r0, r2, #26
 8001e68:	bf48      	it	mi
 8001e6a:	f083 0320 	eormi.w	r3, r3, #32
 8001e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e76:	4a1d      	ldr	r2, [pc, #116]	; (8001eec <CTR_LP+0x158>)
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	6013      	str	r3, [r2, #0]
          return;
 8001e7c:	e02d      	b.n	8001eda <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8001e7e:	0093      	lsls	r3, r2, #2
 8001e80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e84:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001e88:	6819      	ldr	r1, [r3, #0]
 8001e8a:	b289      	uxth	r1, r1
 8001e8c:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8001e90:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8001e94:	b209      	sxth	r1, r1
 8001e96:	2900      	cmp	r1, #0
 8001e98:	da09      	bge.n	8001eae <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	f640 718f 	movw	r1, #3983	; 0xf8f
 8001ea0:	4001      	ands	r1, r0
 8001ea2:	6019      	str	r1, [r3, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8001ea4:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <CTR_LP+0x164>)
 8001ea6:	3a01      	subs	r2, #1
 8001ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eac:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8001eae:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001eb2:	0619      	lsls	r1, r3, #24
 8001eb4:	f57f af72 	bpl.w	8001d9c <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001eb8:	7821      	ldrb	r1, [r4, #0]
 8001eba:	f648 720f 	movw	r2, #36623	; 0x8f0f
 8001ebe:	008b      	lsls	r3, r1, #2
 8001ec0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ec4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001ec8:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001eca:	3901      	subs	r1, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001ecc:	4002      	ands	r2, r0
 8001ece:	601a      	str	r2, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001ed0:	4b0a      	ldr	r3, [pc, #40]	; (8001efc <CTR_LP+0x168>)
 8001ed2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001ed6:	4798      	blx	r3
 8001ed8:	e760      	b.n	8001d9c <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8001eda:	b002      	add	sp, #8
 8001edc:	bd70      	pop	{r4, r5, r6, pc}
 8001ede:	bf00      	nop
 8001ee0:	40005c44 	andmi	r5, r0, r4, asr #24
 8001ee4:	20000630 	andcs	r0, r0, r0, lsr r6
 8001ee8:	2000063c 	andcs	r0, r0, ip, lsr r6
 8001eec:	40005c00 	andmi	r5, r0, r0, lsl #24
 8001ef0:	20000668 	andcs	r0, r0, r8, ror #12
 8001ef4:	2000066a 	andcs	r0, r0, sl, ror #12
 8001ef8:	2000001c 	andcs	r0, r0, ip, lsl r0
 8001efc:	20000038 	andcs	r0, r0, r8, lsr r0

08001f00 <Virtual_Com_Port_StringProduct>:
 8001f00:	00520332 	subseq	r0, r2, r2, lsr r3
 8001f04:	0042004f 	subeq	r0, r2, pc, asr #32
 8001f08:	0054004f 	subseq	r0, r4, pc, asr #32
 8001f0c:	00530049 	subseq	r0, r3, r9, asr #32
 8001f10:	00560020 	subseq	r0, r6, r0, lsr #32
 8001f14:	00720069 	rsbseq	r0, r2, r9, rrx
 8001f18:	00750074 	rsbseq	r0, r5, r4, ror r0
 8001f1c:	006c0061 	rsbeq	r0, ip, r1, rrx
 8001f20:	00430020 	subeq	r0, r3, r0, lsr #32
 8001f24:	004d004f 	subeq	r0, sp, pc, asr #32
 8001f28:	00500020 	subseq	r0, r0, r0, lsr #32
 8001f2c:	0072006f 	rsbseq	r0, r2, pc, rrx
 8001f30:	03120074 	tsteq	r2, #116	; 0x74

08001f32 <Virtual_Com_Port_StringVendor>:
 8001f32:	00430312 	subeq	r0, r3, r2, lsl r3
 8001f36:	002d004d 	eoreq	r0, sp, sp, asr #32
 8001f3a:	00300039 	eorseq	r0, r0, r9, lsr r0
 8001f3e:	00200030 	eoreq	r0, r0, r0, lsr r0
 8001f42:	03040020 	movweq	r0, #16416	; 0x4020

08001f44 <Virtual_Com_Port_StringLangID>:
 8001f44:	04090304 	streq	r0, [r9], #-772	; 0x304

08001f48 <Virtual_Com_Port_ConfigDescriptor>:
 8001f48:	00430209 	subeq	r0, r3, r9, lsl #4
 8001f4c:	80000102 	andhi	r0, r0, r2, lsl #2
 8001f50:	00040900 	andeq	r0, r4, r0, lsl #18
 8001f54:	02020100 	andeq	r0, r2, #0, 2
 8001f58:	24050001 	strcs	r0, [r5], #-1
 8001f5c:	05011000 	streq	r1, [r1, #-0]
 8001f60:	01000124 	tsteq	r0, r4, lsr #2
 8001f64:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 8001f68:	00062405 	andeq	r2, r6, r5, lsl #8
 8001f6c:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8001f70:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8001f74:	00010409 	andeq	r0, r1, r9, lsl #8
 8001f78:	00000a02 	andeq	r0, r0, r2, lsl #20
 8001f7c:	03050700 	movweq	r0, #22272	; 0x5700
 8001f80:	00004002 	andeq	r4, r0, r2
 8001f84:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 8001f88:	12000040 	andne	r0, r0, #64	; 0x40

08001f8b <Virtual_Com_Port_DeviceDescriptor>:
 8001f8b:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8001f8f:	40000002 	andmi	r0, r0, r2
 8001f93:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 8001f97:	02010200 	andeq	r0, r1, #0, 4
 8001f9b:	54410100 	strbpl	r0, [r1], #-256	; 0x100
 8001f9f:	00444c26 	subeq	r4, r4, r6, lsr #24
 8001fa3:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
 8001fa7:	0a2e2e79 	beq	8b8d993 <_etext+0xb8b97f>
 8001fab:	63755300 	cmnvs	r5, #0, 6
 8001faf:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
 8001fb3:	000a2e2e 	andeq	r2, sl, lr, lsr #28
 8001fb7:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
 8001fbb:	000a2e2e 	andeq	r2, sl, lr, lsr #28
 8001fbf:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 8001fc3:	52005453 	andpl	r5, r0, #1392508928	; 0x53000000
 8001fc7:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 8001fcb:	2e2e676e 	cdpcs	7, 2, cr6, cr14, cr14, {3}
 8001fcf:	0a0d000a 	beq	8341fff <_etext+0x33ffeb>
 8001fd3:	776f4420 	strbvc	r4, [pc, -r0, lsr #8]!
 8001fd7:	616f6c6e 	cmnvs	pc, lr, ror #24
 8001fdb:	61462064 	cmpvs	r6, r4, rrx
 8001fdf:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
 8001fe3:	0a0d0021 	beq	834206f <_etext+0x34005b>
 8001fe7:	776f4420 	strbvc	r4, [pc, -r0, lsr #8]!
 8001feb:	616f6c6e 	cmnvs	pc, lr, ror #24
 8001fef:	764f2064 	strbvc	r2, [pc], -r4, rrx
 8001ff3:	6c667265 	sfmvs	f7, 2, [r6], #-404	; 0xfffffe6c
 8001ff7:	0021776f 	eoreq	r7, r1, pc, ror #14
 8001ffb:	66200a0d 	strtvs	r0, [r0], -sp, lsl #20
 8001fff:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
 8002003:	69727720 	ldmdbvs	r2!, {r5, r8, r9, sl, ip, sp, lr}^
 8002007:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
 800200b:	72726520 	rsbsvc	r6, r2, #32, 10	; 0x8000000
 800200f:	0021726f 	eoreq	r7, r1, pc, ror #4
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000020:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000024:	08000855 	stmdaeq	r0, {r0, r2, r4, r6, fp}
20000028:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
2000002c:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000030:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000034:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}

20000038 <pEpInt_IN>:
20000038:	08000753 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, sl}
2000003c:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000040:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000044:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000048:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
2000004c:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
20000050:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000a2d 	stmdaeq	r0, {r0, r2, r3, r5, r9, fp}
20000060:	08000a51 	stmdaeq	r0, {r0, r4, r6, r9, fp}
20000064:	08000941 	stmdaeq	r0, {r0, r6, r8, fp}
20000068:	08000955 	stmdaeq	r0, {r0, r2, r4, r6, r8, fp}
2000006c:	08000959 	stmdaeq	r0, {r0, r3, r4, r6, r8, fp}
20000070:	080009b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, fp}
20000074:	080009d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, fp}
20000078:	08000b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp}
2000007c:	08000b3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, fp}
20000080:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08001f8b 	stmdaeq	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	08001f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	08001f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, ip}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	08001f32 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, fp, ip}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	08001f00 	stmdaeq	r0, {r8, r9, sl, fp, ip}
200000b0:	00000032 	andeq	r0, r0, r2, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000c0:	0800091d 	stmdaeq	r0, {r0, r2, r3, r4, r8, fp}
200000c4:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000c8:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000cc:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000d0:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000d4:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000d8:	08001ab5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, fp, ip}
200000dc:	08000935 	stmdaeq	r0, {r0, r2, r4, r5, r8, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gbCount>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gwAddressPointer>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwEndAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwCalculatedCheckSum>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwRxTotalCount>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gbFlashDownloadStart>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gwReceivedCheckSumFromHost>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <bpBackupBuffer.6045>:
	...

20000154 <gwWriteProtectedPages>:
20000154:	00000000 	andeq	r0, r0, r0

20000158 <sr.5702>:
20000158:	00000000 	andeq	r0, r0, r0

2000015c <USB_Rx_Cnt>:
2000015c:	00000000 	andeq	r0, r0, r0

20000160 <FrameCount.5890>:
20000160:	00000000 	andeq	r0, r0, r0

20000164 <bIntPackSOF>:
20000164:	00000000 	andeq	r0, r0, r0

20000168 <Request>:
20000168:	00000000 	andeq	r0, r0, r0

2000016c <comstatetemp>:
2000016c:	00000000 	andeq	r0, r0, r0

20000170 <bDeviceState>:
20000170:	00000000 	andeq	r0, r0, r0

20000174 <USB_Tx_State>:
20000174:	00000000 	andeq	r0, r0, r0

20000178 <USART_Rx_length>:
20000178:	00000000 	andeq	r0, r0, r0

2000017c <Data_Mul_MaxPacketSize>:
2000017c:	00000000 	andeq	r0, r0, r0

20000180 <HSEStartUpStatus>:
20000180:	00000000 	andeq	r0, r0, r0

20000184 <TimingDelay>:
20000184:	00000000 	andeq	r0, r0, r0

20000188 <gwUSARTWritePtr>:
	...

2000018a <gbpRxBuffer>:
	...

200001dc <gwUSARTReadPtr>:
200001dc:	00000000 	andeq	r0, r0, r0

200001e0 <USART_InitStructure>:
	...

200001f0 <gwpUSARTBuffer>:
	...

200005f0 <USB_Rx_Buffer>:
	...

20000630 <wIstr>:
20000630:	00000000 	andeq	r0, r0, r0

20000634 <SaveState>:
20000634:	00000000 	andeq	r0, r0, r0

20000638 <pProperty>:
20000638:	00000000 	andeq	r0, r0, r0

2000063c <EPindex>:
2000063c:	00000000 	andeq	r0, r0, r0

20000640 <Device_Info>:
	...

2000065c <pUser_Standard_Requests>:
2000065c:	00000000 	andeq	r0, r0, r0

20000660 <pInformation>:
20000660:	00000000 	andeq	r0, r0, r0

20000664 <wInterrupt_Mask>:
	...

20000666 <StatusInfo>:
	...

20000668 <SaveRState>:
	...

2000066a <SaveTState>:
	...

Disassembly of section ._usrstack:

2000066c <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
   4:	2e342820 	cdpcs	8, 3, cr2, cr4, cr0, {1}
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
   8:	2d332e38 	ldccs	14, cr2, [r3, #-224]!	; 0xffffff20
   c:	62753831 	rsbsvs	r3, r5, #3211264	; 0x310000
  10:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xe75
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
  14:	32312b32 	eorscc	r2, r1, #51200	; 0xc800
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  if(bDeviceState == CONFIGURED)
  {
    if (FrameCount++ == VCOMPORT_IN_FRAME_INTERVAL)
    {
      /* Reset the frame counter */
      FrameCount = 0;
  1c:	00332e38 	eorseq	r2, r3, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
   4:	61656100 	cmnvs	r5, r0, lsl #2
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	000000e4 	andeq	r0, r0, r4, ror #1
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
   4:	00000002 	andeq	r0, r0, r2
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
  14:	0000000c 	andeq	r0, r0, ip
  18:	08000140 	stmdaeq	r0, {r6, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  20:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  28:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	00000002 	andeq	r0, r0, r2
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000002 	andeq	r0, r0, r2
  SCB->SHPR[tmp1] |= tmppriority;
  40:	00000000 	andeq	r0, r0, r0
  44:	00000002 	andeq	r0, r0, r2
  48:	00000000 	andeq	r0, r0, r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  4c:	00000002 	andeq	r0, r0, r2

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000000 	andeq	r0, r0, r0
  54:	00000002 	andeq	r0, r0, r2
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000002 	andeq	r0, r0, r2
  60:	00000000 	andeq	r0, r0, r0
  64:	0000004a 	andeq	r0, r0, sl, asr #32
  68:	080001b2 	stmdaeq	r0, {r1, r4, r5, r7, r8}
  6c:	00000012 	andeq	r0, r0, r2, lsl r0
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
  70:	00000000 	andeq	r0, r0, r0
  74:	00000030 	andeq	r0, r0, r0, lsr r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
                }
                break;
        }
    }
    return 0;
}
  84:	00000014 	andeq	r0, r0, r4, lsl r0
  88:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
      FLASH->CR &= CR_OPTPG_Reset;
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	080001f0 	stmdaeq	r0, {r4, r5, r6, r7, r8}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	08000220 	stmdaeq	r0, {r5, r9}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  a4:	0000001a 	andeq	r0, r0, sl, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	0800023c 	stmdaeq	r0, {r2, r3, r4, r5, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	00000000 	andeq	r0, r0, r0
      break; 
      
    default:
      break;
  }
}
  b4:	0000008c 	andeq	r0, r0, ip, lsl #1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	00000000 	andeq	r0, r0, r0
  bc:	0000004c 	andeq	r0, r0, ip, asr #32
  c0:	08000420 	stmdaeq	r0, {r5, sl}
  c4:	0000008c 	andeq	r0, r0, ip, lsl #1
  c8:	080004ac 	stmdaeq	r0, {r2, r3, r5, r7, sl}
  cc:	000000a8 	andeq	r0, r0, r8, lsr #1
  d0:	08000554 	stmdaeq	r0, {r2, r4, r6, r8, sl}
  d4:	00000064 	andeq	r0, r0, r4, rrx
  d8:	080005b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl}
  dc:	000000bc 	strheq	r0, [r0], -ip
	...
  e8:	0000023c 	andeq	r0, r0, ip, lsr r2
  ec:	18de0002 	ldmne	lr, {r1}^
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
  fc:	00000002 	andeq	r0, r0, r2
 100:	08000676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl}
 10c:	00000002 	andeq	r0, r0, r2
 110:	0800067a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl}
 114:	00000002 	andeq	r0, r0, r2
 118:	0800067c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl}
 11c:	00000002 	andeq	r0, r0, r2
 120:	0800067e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000680 	stmdaeq	r0, {r7, r9, sl}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000682 	stmdaeq	r0, {r1, r7, r9, sl}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
 13c:	00000014 	andeq	r0, r0, r4, lsl r0
 140:	08000698 	stmdaeq	r0, {r3, r4, r7, r9, sl}
 144:	00000002 	andeq	r0, r0, r2
 148:	0800069a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl}
 14c:	00000002 	andeq	r0, r0, r2
 150:	0800069c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl}
 154:	00000002 	andeq	r0, r0, r2
 158:	0800069e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl}
 15c:	00000002 	andeq	r0, r0, r2
 160:	080006a0 	stmdaeq	r0, {r5, r7, r9, sl}
 164:	00000002 	andeq	r0, r0, r2
 168:	080006a2 	stmdaeq	r0, {r1, r5, r7, r9, sl}
 16c:	00000002 	andeq	r0, r0, r2
 170:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
 174:	00000002 	andeq	r0, r0, r2
 178:	080006a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl}
 17c:	00000002 	andeq	r0, r0, r2
 180:	080006a8 	stmdaeq	r0, {r3, r5, r7, r9, sl}
 184:	00000002 	andeq	r0, r0, r2
 188:	080006aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl}
 18c:	00000002 	andeq	r0, r0, r2
 190:	080006ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl}
 194:	00000002 	andeq	r0, r0, r2
 198:	00000000 	andeq	r0, r0, r0
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	080006ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl}
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	080006b0 	stmdaeq	r0, {r4, r5, r7, r9, sl}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	080006b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl}
 1e4:	00000004 	andeq	r0, r0, r4
 1e8:	080006b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl}
 1ec:	00000002 	andeq	r0, r0, r2
 1f0:	080006b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	080006ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	080006bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl}
 204:	00000002 	andeq	r0, r0, r2
 208:	080006be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl}
 20c:	00000002 	andeq	r0, r0, r2
 210:	080006c0 	stmdaeq	r0, {r6, r7, r9, sl}
 214:	00000002 	andeq	r0, r0, r2
 218:	080006c2 	stmdaeq	r0, {r1, r6, r7, r9, sl}
 21c:	00000002 	andeq	r0, r0, r2
 220:	080006c4 	stmdaeq	r0, {r2, r6, r7, r9, sl}
 224:	00000014 	andeq	r0, r0, r4, lsl r0
 228:	080006d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl}
 22c:	00000002 	andeq	r0, r0, r2
 230:	080006da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl}
 234:	00000002 	andeq	r0, r0, r2
 238:	080006dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl}
 23c:	00000002 	andeq	r0, r0, r2
 240:	080006de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl}
 244:	00000002 	andeq	r0, r0, r2
 248:	080006e0 	stmdaeq	r0, {r5, r6, r7, r9, sl}
 24c:	00000002 	andeq	r0, r0, r2
 250:	080006e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl}
 254:	00000002 	andeq	r0, r0, r2
 258:	080006e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl}
 25c:	00000002 	andeq	r0, r0, r2
 260:	080006e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl}
 264:	00000002 	andeq	r0, r0, r2
 268:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
 26c:	00000002 	andeq	r0, r0, r2
 270:	080006ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl}
 274:	0000003c 	andeq	r0, r0, ip, lsr r0
 278:	08000728 	stmdaeq	r0, {r3, r5, r8, r9, sl}
 27c:	00000002 	andeq	r0, r0, r2
 280:	0800072a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl}
 284:	00000002 	andeq	r0, r0, r2
 288:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
 28c:	00000002 	andeq	r0, r0, r2
 290:	0800072e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000730 	stmdaeq	r0, {r4, r5, r8, r9, sl}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	0800073a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	0800073c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	0800073e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000740 	stmdaeq	r0, {r6, r8, r9, sl}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000742 	stmdaeq	r0, {r1, r6, r8, r9, sl}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000744 	stmdaeq	r0, {r2, r6, r8, r9, sl}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000748 	stmdaeq	r0, {r3, r6, r8, r9, sl}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	0800074a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl}
 304:	00000002 	andeq	r0, r0, r2
 308:	0800074c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl}
 30c:	00000002 	andeq	r0, r0, r2
 310:	0800074e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000750 	stmdaeq	r0, {r4, r6, r8, r9, sl}
 31c:	00000002 	andeq	r0, r0, r2
	...
 328:	00000014 	andeq	r0, r0, r4, lsl r0
 32c:	22050002 	andcs	r0, r5, #2
 330:	00040000 	andeq	r0, r4, r0
	...
 340:	00000034 	andeq	r0, r0, r4, lsr r0
 344:	232d0002 	teqcs	sp, #2
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	08000752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl}
 354:	00000002 	andeq	r0, r0, r2
 358:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
 35c:	00000100 	andeq	r0, r0, r0, lsl #2
 360:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	00000000 	andeq	r0, r0, r0
 36c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 378:	0000001c 	andeq	r0, r0, ip, lsl r0
 37c:	269a0002 	ldrcs	r0, [sl], r2
 380:	00040000 	andeq	r0, r4, r0
 384:	00000000 	andeq	r0, r0, r0
 388:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
 38c:	0000006c 	andeq	r0, r0, ip, rrx
	...
 398:	00000084 	andeq	r0, r0, r4, lsl #1
 39c:	28c00002 	stmiacs	r0, {r1}^
 3a0:	00040000 	andeq	r0, r4, r0
 3a4:	00000000 	andeq	r0, r0, r0
 3a8:	0800091c 	stmdaeq	r0, {r2, r3, r4, r8, fp}
 3ac:	00000018 	andeq	r0, r0, r8, lsl r0
 3b0:	08000934 	stmdaeq	r0, {r2, r4, r5, r8, fp}
 3b4:	0000000c 	andeq	r0, r0, ip
 3b8:	08000940 	stmdaeq	r0, {r6, r8, fp}
 3bc:	00000014 	andeq	r0, r0, r4, lsl r0
 3c0:	08000954 	stmdaeq	r0, {r2, r4, r6, r8, fp}
 3c4:	00000002 	andeq	r0, r0, r2
 3c8:	08000958 	stmdaeq	r0, {r3, r4, r6, r8, fp}
 3cc:	0000005c 	andeq	r0, r0, ip, asr r0
 3d0:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
 3d4:	00000024 	andeq	r0, r0, r4, lsr #32
 3d8:	080009d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp}
 3dc:	00000010 	andeq	r0, r0, r0, lsl r0
 3e0:	080009e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp}
 3e4:	00000018 	andeq	r0, r0, r8, lsl r0
 3e8:	08000a00 	stmdaeq	r0, {r9, fp}
 3ec:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f0:	08000a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp}
 3f4:	00000024 	andeq	r0, r0, r4, lsr #32
 3f8:	08000a50 	stmdaeq	r0, {r4, r6, r9, fp}
 3fc:	000000e0 	andeq	r0, r0, r0, ror #1
 400:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 404:	0000000c 	andeq	r0, r0, ip
 408:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 414:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 420:	00000054 	andeq	r0, r0, r4, asr r0
 424:	34150002 	ldrcc	r0, [r5], #-2
 428:	00040000 	andeq	r0, r4, r0
 42c:	00000000 	andeq	r0, r0, r0
 430:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 434:	00000024 	andeq	r0, r0, r4, lsr #32
 438:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 43c:	00000038 	andeq	r0, r0, r8, lsr r0
 440:	00000000 	andeq	r0, r0, r0
 444:	00000004 	andeq	r0, r0, r4
 448:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 44c:	0000001c 	andeq	r0, r0, ip, lsl r0
 450:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 454:	00000024 	andeq	r0, r0, r4, lsr #32
 458:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 45c:	00000004 	andeq	r0, r0, r4
 460:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 464:	0000003c 	andeq	r0, r0, ip, lsr r0
 468:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 46c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 478:	000000cc 	andeq	r0, r0, ip, asr #1
 47c:	39050002 	stmdbcc	r5, {r1}
 480:	00040000 	andeq	r0, r4, r0
 484:	00000000 	andeq	r0, r0, r0
 488:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 48c:	00000018 	andeq	r0, r0, r8, lsl r0
 490:	00000000 	andeq	r0, r0, r0
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
 4ac:	00000010 	andeq	r0, r0, r0, lsl r0
 4b0:	00000000 	andeq	r0, r0, r0
 4b4:	0000000c 	andeq	r0, r0, ip
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	00000010 	andeq	r0, r0, r0, lsl r0
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000018 	andeq	r0, r0, r8, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000020 	andeq	r0, r0, r0, lsr #32
 4e0:	08000cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp}
 4e4:	0000000c 	andeq	r0, r0, ip
 4e8:	08000cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp}
 4ec:	00000028 	andeq	r0, r0, r8, lsr #32
 4f0:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
 4f4:	00000036 	andeq	r0, r0, r6, lsr r0
 4f8:	08000d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp}
 4fc:	00000040 	andeq	r0, r0, r0, asr #32
 500:	00000000 	andeq	r0, r0, r0
 504:	0000003c 	andeq	r0, r0, ip, lsr r0
 508:	00000000 	andeq	r0, r0, r0
 50c:	00000070 	andeq	r0, r0, r0, ror r0
 510:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 514:	00000048 	andeq	r0, r0, r8, asr #32
 518:	00000000 	andeq	r0, r0, r0
 51c:	00000038 	andeq	r0, r0, r8, lsr r0
 520:	00000000 	andeq	r0, r0, r0
 524:	00000044 	andeq	r0, r0, r4, asr #32
 528:	00000000 	andeq	r0, r0, r0
 52c:	0000009c 	muleq	r0, ip, r0
 530:	00000000 	andeq	r0, r0, r0
 534:	0000008c 	andeq	r0, r0, ip, lsl #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 548:	00000044 	andeq	r0, r0, r4, asr #32
 54c:	41c00002 	bicmi	r0, r0, r2
 550:	00040000 	andeq	r0, r4, r0
 554:	00000000 	andeq	r0, r0, r0
 558:	08000dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp}
 55c:	0000000c 	andeq	r0, r0, ip
 560:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 564:	0000000c 	andeq	r0, r0, ip
 568:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	00000000 	andeq	r0, r0, r0
 574:	00000010 	andeq	r0, r0, r0, lsl r0
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 590:	0000009c 	muleq	r0, ip, r0
 594:	436d0002 	cmnmi	sp, #2
 598:	00040000 	andeq	r0, r4, r0
	...
 5a4:	000000a4 	andeq	r0, r0, r4, lsr #1
 5a8:	00000000 	andeq	r0, r0, r0
 5ac:	00000016 	andeq	r0, r0, r6, lsl r0
 5b0:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 5b4:	0000009c 	muleq	r0, ip, r0
 5b8:	00000000 	andeq	r0, r0, r0
 5bc:	00000010 	andeq	r0, r0, r0, lsl r0
 5c0:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 5c4:	0000000c 	andeq	r0, r0, ip
 5c8:	00000000 	andeq	r0, r0, r0
 5cc:	00000006 	andeq	r0, r0, r6
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	0000000c 	andeq	r0, r0, ip
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	00000006 	andeq	r0, r0, r6
 5e0:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
 5e4:	00000004 	andeq	r0, r0, r4
 5e8:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	00000000 	andeq	r0, r0, r0
 5f4:	0000000a 	andeq	r0, r0, sl
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	00000004 	andeq	r0, r0, r4
 600:	00000000 	andeq	r0, r0, r0
 604:	00000010 	andeq	r0, r0, r0, lsl r0
 608:	00000000 	andeq	r0, r0, r0
 60c:	0000001c 	andeq	r0, r0, ip, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000000c 	andeq	r0, r0, ip
 618:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 61c:	00000054 	andeq	r0, r0, r4, asr r0
 620:	00000000 	andeq	r0, r0, r0
 624:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 630:	00000104 	andeq	r0, r0, r4, lsl #2
 634:	4ab40002 	bmi	fed00644 <SCS_BASE+0x1ecf2644>
 638:	00040000 	andeq	r0, r4, r0
	...
 644:	00000034 	andeq	r0, r0, r4, lsr r0
 648:	00000000 	andeq	r0, r0, r0
 64c:	00000030 	andeq	r0, r0, r0, lsr r0
 650:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 654:	00000014 	andeq	r0, r0, r4, lsl r0
 658:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
 65c:	00000080 	andeq	r0, r0, r0, lsl #1
 660:	00000000 	andeq	r0, r0, r0
 664:	0000000c 	andeq	r0, r0, ip
 668:	00000000 	andeq	r0, r0, r0
 66c:	00000004 	andeq	r0, r0, r4
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000006 	andeq	r0, r0, r6
 690:	00000000 	andeq	r0, r0, r0
 694:	00000004 	andeq	r0, r0, r4
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000010 	andeq	r0, r0, r0, lsl r0
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000024 	andeq	r0, r0, r4, lsr #32
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	0000000c 	andeq	r0, r0, ip
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000010 	andeq	r0, r0, r0, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000024 	andeq	r0, r0, r4, lsr #32
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	0000000c 	andeq	r0, r0, ip
 6d0:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
 6d4:	00000014 	andeq	r0, r0, r4, lsl r0
 6d8:	00000000 	andeq	r0, r0, r0
 6dc:	00000018 	andeq	r0, r0, r8, lsl r0
 6e0:	00000000 	andeq	r0, r0, r0
 6e4:	00000010 	andeq	r0, r0, r0, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000018 	andeq	r0, r0, r8, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000020 	andeq	r0, r0, r0, lsr #32
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	0000004c 	andeq	r0, r0, ip, asr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000001c 	andeq	r0, r0, ip, lsl r0
 708:	00000000 	andeq	r0, r0, r0
 70c:	00000018 	andeq	r0, r0, r8, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	0000001c 	andeq	r0, r0, ip, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	0000001c 	andeq	r0, r0, ip, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	00000030 	andeq	r0, r0, r0, lsr r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 738:	00000114 	andeq	r0, r0, r4, lsl r1
 73c:	542f0002 	strtpl	r0, [pc], #-2	; 744 <__Stack_Size+0x344>
 740:	00040000 	andeq	r0, r4, r0
 744:	00000000 	andeq	r0, r0, r0
 748:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
 74c:	0000003c 	andeq	r0, r0, ip, lsr r0
 750:	08000fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp}
 754:	00000038 	andeq	r0, r0, r8, lsr r0
 758:	00000000 	andeq	r0, r0, r0
 75c:	00000014 	andeq	r0, r0, r4, lsl r0
 760:	00000000 	andeq	r0, r0, r0
 764:	0000000c 	andeq	r0, r0, ip
 768:	08001000 	stmdaeq	r0, {ip}
 76c:	00000014 	andeq	r0, r0, r4, lsl r0
 770:	08001014 	stmdaeq	r0, {r2, r4, ip}
 774:	0000000c 	andeq	r0, r0, ip
 778:	08001020 	stmdaeq	r0, {r5, ip}
 77c:	00000014 	andeq	r0, r0, r4, lsl r0
 780:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 784:	00000010 	andeq	r0, r0, r0, lsl r0
 788:	08001044 	stmdaeq	r0, {r2, r6, ip}
 78c:	00000014 	andeq	r0, r0, r4, lsl r0
 790:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	00000000 	andeq	r0, r0, r0
 7a4:	00000018 	andeq	r0, r0, r8, lsl r0
 7a8:	08001080 	stmdaeq	r0, {r7, ip}
 7ac:	0000000c 	andeq	r0, r0, ip
 7b0:	00000000 	andeq	r0, r0, r0
 7b4:	00000014 	andeq	r0, r0, r4, lsl r0
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000020 	andeq	r0, r0, r0, lsr #32
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	0000000c 	andeq	r0, r0, ip
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	00000010 	andeq	r0, r0, r0, lsl r0
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	0000000c 	andeq	r0, r0, ip
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	00000084 	andeq	r0, r0, r4, lsl #1
 7e0:	00000000 	andeq	r0, r0, r0
 7e4:	00000018 	andeq	r0, r0, r8, lsl r0
 7e8:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	00000000 	andeq	r0, r0, r0
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	00000000 	andeq	r0, r0, r0
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	00000000 	andeq	r0, r0, r0
 80c:	0000000c 	andeq	r0, r0, ip
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
 824:	00000028 	andeq	r0, r0, r8, lsr #32
 828:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 82c:	0000002e 	andeq	r0, r0, lr, lsr #32
 830:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
 834:	00000010 	andeq	r0, r0, r0, lsl r0
 838:	00000000 	andeq	r0, r0, r0
 83c:	00000014 	andeq	r0, r0, r4, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	0000000c 	andeq	r0, r0, ip
	...
 850:	000002dc 	ldrdeq	r0, [r0], -ip
 854:	5ca00002 	stcpl	0, cr0, [r0], #8
 858:	00040000 	andeq	r0, r4, r0
	...
 864:	00000032 	andeq	r0, r0, r2, lsr r0
 868:	00000000 	andeq	r0, r0, r0
 86c:	0000003a 	andeq	r0, r0, sl, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	000000c8 	andeq	r0, r0, r8, asr #1
 878:	08001124 	stmdaeq	r0, {r2, r5, r8, ip}
 87c:	0000003c 	andeq	r0, r0, ip, lsr r0
 880:	00000000 	andeq	r0, r0, r0
 884:	00000074 	andeq	r0, r0, r4, ror r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000088 	andeq	r0, r0, r8, lsl #1
 890:	00000000 	andeq	r0, r0, r0
 894:	00000084 	andeq	r0, r0, r4, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000068 	andeq	r0, r0, r8, rrx
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000022 	andeq	r0, r0, r2, lsr #32
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000012 	andeq	r0, r0, r2, lsl r0
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000014 	andeq	r0, r0, r4, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000010 	andeq	r0, r0, r0, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000012 	andeq	r0, r0, r2, lsl r0
 8c8:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 8cc:	00000018 	andeq	r0, r0, r8, lsl r0
 8d0:	00000000 	andeq	r0, r0, r0
 8d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 8d8:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 8dc:	00000012 	andeq	r0, r0, r2, lsl r0
 8e0:	00000000 	andeq	r0, r0, r0
 8e4:	00000004 	andeq	r0, r0, r4
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000008 	andeq	r0, r0, r8
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000012 	andeq	r0, r0, r2, lsl r0
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	0000000e 	andeq	r0, r0, lr
 900:	00000000 	andeq	r0, r0, r0
 904:	0000001a 	andeq	r0, r0, sl, lsl r0
 908:	00000000 	andeq	r0, r0, r0
 90c:	00000034 	andeq	r0, r0, r4, lsr r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000014 	andeq	r0, r0, r4, lsl r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	0000001a 	andeq	r0, r0, sl, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	00000014 	andeq	r0, r0, r4, lsl r0
 928:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
 92c:	00000006 	andeq	r0, r0, r6
 930:	00000000 	andeq	r0, r0, r0
 934:	00000010 	andeq	r0, r0, r0, lsl r0
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	0000003c 	andeq	r0, r0, ip, lsr r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	00000010 	andeq	r0, r0, r0, lsl r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000014 	andeq	r0, r0, r4, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000010 	andeq	r0, r0, r0, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000014 	andeq	r0, r0, r4, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000018 	andeq	r0, r0, r8, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000010 	andeq	r0, r0, r0, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000014 	andeq	r0, r0, r4, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000010 	andeq	r0, r0, r0, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000014 	andeq	r0, r0, r4, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000010 	andeq	r0, r0, r0, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000014 	andeq	r0, r0, r4, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000010 	andeq	r0, r0, r0, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000014 	andeq	r0, r0, r4, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000010 	andeq	r0, r0, r0, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000014 	andeq	r0, r0, r4, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	0000001c 	andeq	r0, r0, ip, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	00000044 	andeq	r0, r0, r4, asr #32
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000018 	andeq	r0, r0, r8, lsl r0
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000016 	andeq	r0, r0, r6, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000004 	andeq	r0, r0, r4
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000006 	andeq	r0, r0, r6
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000016 	andeq	r0, r0, r6, lsl r0
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000006e 	andeq	r0, r0, lr, rrx
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	00000016 	andeq	r0, r0, r6, lsl r0
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	000000b4 	strheq	r0, [r0], -r4
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	00000010 	andeq	r0, r0, r0, lsl r0
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000006 	andeq	r0, r0, r6
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000008 	andeq	r0, r0, r8
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000006 	andeq	r0, r0, r6
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	0000000c 	andeq	r0, r0, ip
 b10:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 b14:	00000008 	andeq	r0, r0, r8
 b18:	00000000 	andeq	r0, r0, r0
 b1c:	00000016 	andeq	r0, r0, r6, lsl r0
 b20:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 b24:	00000008 	andeq	r0, r0, r8
	...
 b30:	00000044 	andeq	r0, r0, r4, asr #32
 b34:	7be80002 	blvc	ffa00b44 <SCS_BASE+0x1f9f2b44>
 b38:	00040000 	andeq	r0, r4, r0
	...
 b44:	00000018 	andeq	r0, r0, r8, lsl r0
 b48:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 b4c:	0000000c 	andeq	r0, r0, ip
 b50:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 b54:	00000028 	andeq	r0, r0, r8, lsr #32
 b58:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 b5c:	00000018 	andeq	r0, r0, r8, lsl r0
 b60:	00000000 	andeq	r0, r0, r0
 b64:	0000000c 	andeq	r0, r0, ip
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b78:	000000ec 	andeq	r0, r0, ip, ror #1
 b7c:	7df30002 	ldclvc	0, cr0, [r3, #8]!
 b80:	00040000 	andeq	r0, r4, r0
	...
 b8c:	00000094 	muleq	r0, r4, r0
 b90:	00000000 	andeq	r0, r0, r0
 b94:	00000088 	andeq	r0, r0, r8, lsl #1
 b98:	00000000 	andeq	r0, r0, r0
 b9c:	00000016 	andeq	r0, r0, r6, lsl r0
 ba0:	00000000 	andeq	r0, r0, r0
 ba4:	00000020 	andeq	r0, r0, r0, lsr #32
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	0000000c 	andeq	r0, r0, ip
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	00000018 	andeq	r0, r0, r8, lsl r0
 bb8:	00000000 	andeq	r0, r0, r0
 bbc:	00000030 	andeq	r0, r0, r0, lsr r0
 bc0:	00000000 	andeq	r0, r0, r0
 bc4:	00000012 	andeq	r0, r0, r2, lsl r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000016 	andeq	r0, r0, r6, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000018 	andeq	r0, r0, r8, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000016 	andeq	r0, r0, r6, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000018 	andeq	r0, r0, r8, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000008 	andeq	r0, r0, r8
 bf8:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	00000000 	andeq	r0, r0, r0
 c04:	0000000c 	andeq	r0, r0, ip
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	00000012 	andeq	r0, r0, r2, lsl r0
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000018 	andeq	r0, r0, r8, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000016 	andeq	r0, r0, r6, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000018 	andeq	r0, r0, r8, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	0000000c 	andeq	r0, r0, ip
 c48:	00000000 	andeq	r0, r0, r0
 c4c:	00000008 	andeq	r0, r0, r8
 c50:	00000000 	andeq	r0, r0, r0
 c54:	00000040 	andeq	r0, r0, r0, asr #32
 c58:	00000000 	andeq	r0, r0, r0
 c5c:	0000000e 	andeq	r0, r0, lr
	...
 c68:	0000001c 	andeq	r0, r0, ip, lsl r0
 c6c:	881d0002 	ldmdahi	sp, {r1}
 c70:	00040000 	andeq	r0, r4, r0
 c74:	00000000 	andeq	r0, r0, r0
 c78:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 c7c:	00000050 	andeq	r0, r0, r0, asr r0
	...
 c88:	0000001c 	andeq	r0, r0, ip, lsl r0
 c8c:	890d0002 	stmdbhi	sp, {r1}
 c90:	00040000 	andeq	r0, r4, r0
 c94:	00000000 	andeq	r0, r0, r0
 c98:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
 c9c:	00000038 	andeq	r0, r0, r8, lsr r0
	...
 ca8:	00000094 	muleq	r0, r4, r0
 cac:	8d070002 	stchi	0, cr0, [r7, #-8]
 cb0:	00040000 	andeq	r0, r4, r0
 cb4:	00000000 	andeq	r0, r0, r0
 cb8:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
 cbc:	00000024 	andeq	r0, r0, r4, lsr #32
 cc0:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 cc4:	00000024 	andeq	r0, r0, r4, lsr #32
 cc8:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
 ccc:	00000090 	muleq	r0, r0, r0
 cd0:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 cd4:	000000a8 	andeq	r0, r0, r8, lsr #1
 cd8:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
 cdc:	00000038 	andeq	r0, r0, r8, lsr r0
 ce0:	08001434 	stmdaeq	r0, {r2, r4, r5, sl, ip}
 ce4:	00000048 	andeq	r0, r0, r8, asr #32
 ce8:	0800147c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip}
 cec:	000000d8 	ldrdeq	r0, [r0], -r8
 cf0:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
 cf4:	0000008c 	andeq	r0, r0, ip, lsl #1
 cf8:	080015e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip}
 cfc:	00000024 	andeq	r0, r0, r4, lsr #32
 d00:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 d04:	0000001c 	andeq	r0, r0, ip, lsl r0
 d08:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
 d0c:	00000040 	andeq	r0, r0, r0, asr #32
 d10:	08001660 	stmdaeq	r0, {r5, r6, r9, sl, ip}
 d14:	000002e8 	andeq	r0, r0, r8, ror #5
 d18:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 d1c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 d20:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 d24:	00000040 	andeq	r0, r0, r0, asr #32
 d28:	08001a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip}
 d2c:	0000005c 	andeq	r0, r0, ip, asr r0
 d30:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
 d34:	00000002 	andeq	r0, r0, r2
	...
 d40:	00000024 	andeq	r0, r0, r4, lsr #32
 d44:	9b1b0002 	blls	6c0d54 <__Stack_Size+0x6c0954>
 d48:	00040000 	andeq	r0, r4, r0
 d4c:	00000000 	andeq	r0, r0, r0
 d50:	08001ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip}
 d54:	00000030 	andeq	r0, r0, r0, lsr r0
 d58:	08001ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip}
 d5c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d68:	000001ec 	andeq	r0, r0, ip, ror #3
 d6c:	9c960002 	ldcls	0, cr0, [r6], {2}
 d70:	00040000 	andeq	r0, r4, r0
	...
 d7c:	0000000c 	andeq	r0, r0, ip
 d80:	00000000 	andeq	r0, r0, r0
 d84:	0000000c 	andeq	r0, r0, ip
 d88:	00000000 	andeq	r0, r0, r0
 d8c:	0000000c 	andeq	r0, r0, ip
 d90:	00000000 	andeq	r0, r0, r0
 d94:	0000000c 	andeq	r0, r0, ip
 d98:	00000000 	andeq	r0, r0, r0
 d9c:	0000000c 	andeq	r0, r0, ip
 da0:	00000000 	andeq	r0, r0, r0
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
 db4:	00000010 	andeq	r0, r0, r0, lsl r0
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000e 	andeq	r0, r0, lr
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	00000010 	andeq	r0, r0, r0, lsl r0
 dd0:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
 dd4:	0000001c 	andeq	r0, r0, ip, lsl r0
 dd8:	00000000 	andeq	r0, r0, r0
 ddc:	00000012 	andeq	r0, r0, r2, lsl r0
 de0:	08001b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip}
 de4:	00000032 	andeq	r0, r0, r2, lsr r0
 de8:	08001b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, ip}
 dec:	00000032 	andeq	r0, r0, r2, lsr r0
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000024 	andeq	r0, r0, r4, lsr #32
 df8:	00000000 	andeq	r0, r0, r0
 dfc:	00000012 	andeq	r0, r0, r2, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 e0c:	00000026 	andeq	r0, r0, r6, lsr #32
 e10:	08001bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp, ip}
 e14:	00000026 	andeq	r0, r0, r6, lsr #32
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000020 	andeq	r0, r0, r0, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000020 	andeq	r0, r0, r0, lsr #32
 e28:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
 e2c:	00000020 	andeq	r0, r0, r0, lsr #32
 e30:	00000000 	andeq	r0, r0, r0
 e34:	00000020 	andeq	r0, r0, r0, lsr #32
 e38:	00000000 	andeq	r0, r0, r0
 e3c:	00000020 	andeq	r0, r0, r0, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e50:	00000000 	andeq	r0, r0, r0
 e54:	0000001a 	andeq	r0, r0, sl, lsl r0
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000018 	andeq	r0, r0, r8, lsl r0
 e60:	00000000 	andeq	r0, r0, r0
 e64:	0000001c 	andeq	r0, r0, ip, lsl r0
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	00000020 	andeq	r0, r0, r0, lsr #32
 e78:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 e7c:	00000024 	andeq	r0, r0, r4, lsr #32
 e80:	08001c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip}
 e84:	00000024 	andeq	r0, r0, r4, lsr #32
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	00000022 	andeq	r0, r0, r2, lsr #32
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000012 	andeq	r0, r0, r2, lsl r0
 e98:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
 ea4:	00000020 	andeq	r0, r0, r0, lsr #32
 ea8:	08001c90 	stmdaeq	r0, {r4, r7, sl, fp, ip}
 eac:	0000001c 	andeq	r0, r0, ip, lsl r0
 eb0:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
 eb4:	0000001c 	andeq	r0, r0, ip, lsl r0
 eb8:	08001cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip}
 ebc:	0000001c 	andeq	r0, r0, ip, lsl r0
 ec0:	00000000 	andeq	r0, r0, r0
 ec4:	00000026 	andeq	r0, r0, r6, lsr #32
 ec8:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 ecc:	00000040 	andeq	r0, r0, r0, asr #32
 ed0:	00000000 	andeq	r0, r0, r0
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	00000000 	andeq	r0, r0, r0
 ee4:	00000038 	andeq	r0, r0, r8, lsr r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000020 	andeq	r0, r0, r0, lsr #32
 ef0:	00000000 	andeq	r0, r0, r0
 ef4:	00000020 	andeq	r0, r0, r0, lsr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	0000001c 	andeq	r0, r0, ip, lsl r0
 f00:	00000000 	andeq	r0, r0, r0
 f04:	0000001c 	andeq	r0, r0, ip, lsl r0
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	000000a8 	andeq	r0, r0, r8, lsr #1
 f10:	00000000 	andeq	r0, r0, r0
 f14:	0000005c 	andeq	r0, r0, ip, asr r0
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	0000005c 	andeq	r0, r0, ip, asr r0
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	00000044 	andeq	r0, r0, r4, asr #32
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	00000042 	andeq	r0, r0, r2, asr #32
 f40:	00000000 	andeq	r0, r0, r0
 f44:	00000006 	andeq	r0, r0, r6
 f48:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
 f4c:	0000000a 	andeq	r0, r0, sl
	...
 f58:	00000024 	andeq	r0, r0, r4, lsr #32
 f5c:	a92d0002 	stmfdge	sp!, {r1}
 f60:	00040000 	andeq	r0, r4, r0
 f64:	00000000 	andeq	r0, r0, r0
 f68:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 f6c:	00000020 	andeq	r0, r0, r0, lsr #32
 f70:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 f74:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	aa920002 	bge	fe480f94 <SCS_BASE+0x1e472f94>
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 f94:	0000016c 	andeq	r0, r0, ip, ror #2
 f98:	00000000 	andeq	r0, r0, r0
 f9c:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000018da 	ldrdeq	r1, [r0], -sl
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
       4:	00000004 	andeq	r0, r0, r4
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000002ec 	andeq	r0, r0, ip, ror #5
      10:	00005801 	andeq	r5, r0, r1, lsl #16
      14:	00053100 	andeq	r3, r5, r0, lsl #2
	...
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      28:	000008c2 	andeq	r0, r0, r2, asr #17
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	c1050402 	tstgt	r5, r2, lsl #8
      30:	02000007 	andeq	r0, r0, #7
      34:	07930502 	ldreq	r0, [r3, r2, lsl #10]
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	01020000 	mrseq	r0, (UNDEF: 2)
      3c:	00093e06 	andeq	r3, r9, r6, lsl #28
  SCB->SHPR[tmp1] |= tmppriority;
      40:	33750300 	cmncc	r5, #0, 6
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	bd070402 	cfstrslt	mvf0, [r7, #-8]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000008 	movweq	r0, #8
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16
      5c:	02020000 	andeq	r0, r2, #0
      60:	000b2507 	andeq	r2, fp, r7, lsl #10
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	093c0801 	ldmdbeq	ip!, {r0, fp}
      74:	d2040000 	andle	r0, r4, #0
      78:	02000003 	andeq	r0, r0, #3
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	fa070000 	blx	1c00a4 <__Stack_Size+0x1bfca4>
      a0:	00000007 	andeq	r0, r0, r7
      a4:	00021407 	andeq	r1, r2, r7, lsl #8
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	000005a9 	andeq	r0, r0, r9, lsr #11
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	94070000 	strls	r0, [r7], #-0
      c0:	00000000 	andeq	r0, r0, r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	00000722 	andeq	r0, r0, r2, lsr #14
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	ab070000 	blge	1c00e4 <__Stack_Size+0x1bfce4>
      e0:	00000004 	andeq	r0, r0, r4
      e4:	00089a07 	andeq	r9, r8, r7, lsl #20
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	000000ae 	andeq	r0, r0, lr, lsr #1
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	a2070000 	andge	r0, r7, #0
     100:	00000013 	andeq	r0, r0, r3, lsl r0
     104:	00130c07 	andseq	r0, r3, r7, lsl #24
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	000000e3 	andeq	r0, r0, r3, ror #1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	0008b407 	andeq	fp, r8, r7, lsl #8
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	5f0b0c00 	svcpl	0x000b0c00
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000be90b 	andeq	lr, fp, fp, lsl #18
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	550c0018 	strpl	r0, [ip, #-24]
     184:	03000008 	movweq	r0, #8
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	00074d0b 	andeq	r4, r7, fp, lsl #26
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	570b0400 	strpl	r0, [fp, -r0, lsl #8]
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	0000052c 	andeq	r0, r0, ip, lsr #10
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007610b 	andeq	r6, r7, fp, lsl #2
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	03f00b0a 	mvnseq	r0, #10240	; 0x2800
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	6b0b0c00 	blvs	2c31f8 <__Stack_Size+0x2c2df8>
     1f4:	03000007 	movweq	r0, #7
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	00000775 	andeq	r0, r0, r5, ror r7
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	077f0b14 			; <UNDEFINED> instruction: 0x077f0b14
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	720b1600 	andvc	r1, fp, #0, 12
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	00000789 	andeq	r0, r0, r9, lsl #15
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0002780b 	andeq	r7, r2, fp, lsl #16
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0b980b1c 	bleq	fe602ed0 <SCS_BASE+0x1e5f4ed0>
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	930b1e00 	movwls	r1, #48640	; 0xbe00
     268:	03000004 	movweq	r0, #4
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	0000079d 	muleq	r0, sp, r7
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	07a70b24 	streq	r0, [r7, r4, lsr #22]!
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	000009c2 	andeq	r0, r0, r2, asr #19
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	09cd0b2c 	stmibeq	sp, {r2, r3, r5, r8, r9, fp}^
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	000009d8 	ldrdeq	r0, [r0], -r8
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	00025e0b 	andeq	r5, r2, fp, lsl #28
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	09e30b34 	stmibeq	r3!, {r2, r4, r5, r8, r9, fp}^
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	630b3600 	movwvs	r3, #46592	; 0xb600
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	000009ee 	andeq	r0, r0, lr, ror #19
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002680b 	andeq	r6, r2, fp, lsl #16
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	09f90b3c 	ldmibeq	r9!, {r2, r3, r4, r5, r8, r9, fp}^
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	6d0b3e00 	stcvs	14, cr3, [fp, #-0]
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000a04 	andeq	r0, r0, r4, lsl #20
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002390b 	andeq	r3, r2, fp, lsl #18
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0a0f0b44 	beq	3c3074 <__Stack_Size+0x3c2c74>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000a1a 	andeq	r0, r0, sl, lsl sl
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	0007ca0b 	andeq	ip, r7, fp, lsl #20
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0a250b4c 	beq	9430c8 <__Stack_Size+0x942cc8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	000001e2 	andeq	r0, r0, r2, ror #3
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	00074d0b 	andeq	r4, r7, fp, lsl #26
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07570b04 	ldrbeq	r0, [r7, -r4, lsl #22]
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	00000761 	andeq	r0, r0, r1, ror #14
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	076b0b0c 	strbeq	r0, [fp, -ip, lsl #22]!
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	00000775 	andeq	r0, r0, r5, ror r7
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	077f0b14 			; <UNDEFINED> instruction: 0x077f0b14
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	c70b1600 	strgt	r1, [fp, -r0, lsl #12]
     450:	03000001 	movweq	r0, #1
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	00000789 	andeq	r0, r0, r9, lsl #15
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04170c00 	ldreq	r0, [r7], #-3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	03e50700 	mvneq	r0, #0, 14
     480:	07010000 	streq	r0, [r1, -r0]
     484:	000007cf 	andeq	r0, r0, pc, asr #15
     488:	00be0702 	adcseq	r0, lr, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	00000462 	andeq	r0, r0, r2, ror #8
     494:	03870704 	orreq	r0, r7, #4, 14	; 0x100000
     498:	00050000 	andeq	r0, r5, r0
     49c:	0006ec04 	andeq	lr, r6, r4, lsl #24
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	0000027e 	andeq	r0, r0, lr, ror r2
     4b4:	01a70701 			; <UNDEFINED> instruction: 0x01a70701
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	0000094f 	andeq	r0, r0, pc, asr #18
     4c0:	2d040003 	stccs	0, cr0, [r4, #-12]
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	073f0700 	ldreq	r0, [pc, -r0, lsl #14]!
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000b82 	andeq	r0, r0, r2, lsl #23
     4e0:	03470704 	movteq	r0, #30468	; 0x7704
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	00000379 	andeq	r0, r0, r9, ror r3
     4ec:	a20700c8 	andge	r0, r7, #200	; 0xc8
     4f0:	14000003 	strne	r0, [r0], #-3
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	8a071000 	bhi	1c4500 <__Stack_Size+0x1c4100>
     4fc:	1c000006 	stcne	0, cr0, [r0], {6}
     500:	0007b107 	andeq	fp, r7, r7, lsl #2
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	0000086a 	andeq	r0, r0, sl, ror #16
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	780e0000 	stmdavc	lr, {}	; <UNPREDICTABLE>
     51c:	05000000 	streq	r0, [r0, #-0]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	140e0000 	strne	r0, [lr], #-0
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	640e0200 	strvs	r0, [lr], #-512	; 0x200
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	0000092b 	andeq	r0, r0, fp, lsr #18
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	01060000 	mrseq	r0, (UNDEF: 6)
     54c:	055f4705 	ldrbeq	r4, [pc, #-1797]	; fffffe4f <SCS_BASE+0x1fff1e4f>
     550:	90070000 	andls	r0, r7, r0
     554:	00000000 	andeq	r0, r0, r0
     558:	00086207 	andeq	r6, r8, r7, lsl #4
     55c:	0d000100 	stfeqs	f0, [r0, #-0]
     560:	981a0604 	ldmdals	sl, {r2, r9, sl}
     564:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     568:	00000655 	andeq	r0, r0, r5, asr r6
     56c:	00651c06 	rsbeq	r1, r5, r6, lsl #24
     570:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     574:	00000b56 	andeq	r0, r0, r6, asr fp
     578:	00651d06 	rsbeq	r1, r5, r6, lsl #26
     57c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
     580:	00000a55 	andeq	r0, r0, r5, asr sl
     584:	00651e06 	rsbeq	r1, r5, r6, lsl #28
     588:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     58c:	000008a1 	andeq	r0, r0, r1, lsr #17
     590:	00eb1f06 	rsceq	r1, fp, r6, lsl #30
     594:	00030000 	andeq	r0, r3, r0
     598:	00024304 	andeq	r4, r2, r4, lsl #6
     59c:	5f200600 	svcpl	0x00200600
     5a0:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     5a4:	e81b070a 	ldmda	fp, {r1, r3, r8, r9, sl}
     5a8:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     5ac:	000003d7 	ldrdeq	r0, [r0], -r7
     5b0:	00531d07 	subseq	r1, r3, r7, lsl #26
     5b4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     5b8:	00000502 	andeq	r0, r0, r2, lsl #10
     5bc:	00531e07 	subseq	r1, r3, r7, lsl #28
     5c0:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
     5c4:	00000665 	andeq	r0, r0, r5, ror #12
     5c8:	00531f07 	subseq	r1, r3, r7, lsl #30
     5cc:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     5d0:	00000219 	andeq	r0, r0, r9, lsl r2
     5d4:	00532007 	subseq	r2, r3, r7
     5d8:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     5dc:	0000042f 	andeq	r0, r0, pc, lsr #8
     5e0:	00652107 	rsbeq	r2, r5, r7, lsl #2
     5e4:	00080000 	andeq	r0, r8, r0
     5e8:	000ace04 	andeq	ip, sl, r4, lsl #28
     5ec:	a3220700 	teqge	r2, #0, 14
     5f0:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     5f4:	441a0810 	ldrmi	r0, [sl], #-2064	; 0x810
     5f8:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
     5fc:	00000205 	andeq	r0, r0, r5, lsl #4
     600:	00411c08 	subeq	r1, r1, r8, lsl #24
     604:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     608:	00000109 	andeq	r0, r0, r9, lsl #2
     60c:	00531d08 	subseq	r1, r3, r8, lsl #26
     610:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
     614:	0000013d 	andeq	r0, r0, sp, lsr r1
     618:	00531e08 	subseq	r1, r3, r8, lsl #28
     61c:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     620:	00000a70 	andeq	r0, r0, r0, ror sl
     624:	00531f08 	subseq	r1, r3, r8, lsl #30
     628:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
     62c:	00000521 	andeq	r0, r0, r1, lsr #10
     630:	00532008 	subseq	r2, r3, r8
     634:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
     638:	00000566 	andeq	r0, r0, r6, ror #10
     63c:	00532108 	subseq	r2, r3, r8, lsl #2
     640:	000c0000 	andeq	r0, ip, r0
     644:	000a4304 	andeq	r4, sl, r4, lsl #6
     648:	f3220800 	vsub.i32	d0, d2, d0
     64c:	0f000005 	svceq	0x00000005
     650:	064f0410 			; <UNDEFINED> instruction: 0x064f0410
     654:	74110000 	ldrvc	r0, [r1], #-0
     658:	01000009 	tsteq	r0, r9
     65c:	0687300a 	streq	r3, [r7], sl
     660:	b6070000 	strlt	r0, [r7], -r0
     664:	00000009 	andeq	r0, r0, r9
     668:	000b3807 	andeq	r3, fp, r7, lsl #16
     66c:	96070100 	strls	r0, [r7], -r0, lsl #2
     670:	02000005 	andeq	r0, r0, #5
     674:	000b7807 	andeq	r7, fp, r7, lsl #16
     678:	25070300 	strcs	r0, [r7, #-768]	; 0x300
     67c:	04000004 	streq	r0, [r0], #-4
     680:	00092007 	andeq	r2, r9, r7
     684:	06000500 	streq	r0, [r0], -r0, lsl #10
     688:	9c150101 	ldflss	f0, [r5], {1}
     68c:	07000006 	streq	r0, [r0, -r6]
     690:	000000a7 	andeq	r0, r0, r7, lsr #1
     694:	07de0700 	ldrbeq	r0, [lr, r0, lsl #14]
     698:	00010000 	andeq	r0, r1, r0
     69c:	00019c04 	andeq	r9, r1, r4, lsl #24
     6a0:	87150100 	ldrhi	r0, [r5, -r0, lsl #2]
     6a4:	04000006 	streq	r0, [r0], #-6
     6a8:	00000ac4 	andeq	r0, r0, r4, asr #21
     6ac:	06501701 	ldrbeq	r1, [r0], -r1, lsl #14
     6b0:	f9120000 			; <UNDEFINED> instruction: 0xf9120000
     6b4:	01000003 	tsteq	r0, r3
     6b8:	d801015f 	stmdale	r1, {r0, r1, r2, r3, r4, r6, r8}
     6bc:	13000006 	movwne	r0, #6
     6c0:	00000254 	andeq	r0, r0, r4, asr r2
     6c4:	53015f01 	movwpl	r5, #7937	; 0x1f01
     6c8:	14000000 	strne	r0, [r0], #-0
     6cc:	0000094a 	andeq	r0, r0, sl, asr #18
     6d0:	53016201 	movwpl	r6, #4609	; 0x1201
     6d4:	00000000 	andeq	r0, r0, r0
     6d8:	0001fc12 	andeq	pc, r1, r2, lsl ip	; <UNPREDICTABLE>
     6dc:	016d0100 	cmneq	sp, r0, lsl #2
     6e0:	0006f201 	andeq	pc, r6, r1, lsl #4
     6e4:	02b41300 	adcseq	r1, r4, #0, 6
     6e8:	6d010000 	stcvs	0, cr0, [r1, #-0]
     6ec:	00005301 	andeq	r5, r0, r1, lsl #6
     6f0:	c8150000 	ldmdagt	r5, {}	; <UNPREDICTABLE>
     6f4:	01000006 	tsteq	r0, r6
     6f8:	001201dc 			; <UNDEFINED> instruction: 0x001201dc
     6fc:	01000009 	tsteq	r0, r9
     700:	1e010155 	mcrne	1, 0, r0, cr1, cr5, {2}
     704:	16000007 	strne	r0, [r0], -r7
     708:	00727473 	rsbseq	r7, r2, r3, ror r4
     70c:	1e015501 	cfsh32ne	mvfx5, mvfx1, #1
     710:	17000007 	strne	r0, [r0, -r7]
     714:	58010069 	stmdapl	r1, {r0, r3, r5, r6}
     718:	00072b01 	andeq	r2, r7, r1, lsl #22
     71c:	04100000 	ldreq	r0, [r0], #-0
     720:	00000724 	andeq	r0, r0, r4, lsr #14
     724:	45080102 	strmi	r0, [r8, #-258]	; 0x102
     728:	18000009 	stmdane	r0, {r0, r3}
     72c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     730:	b1120074 	tstlt	r2, r4, ror r0
     734:	0100000a 	tsteq	r0, sl
     738:	4c010141 	stfmis	f0, [r1], {65}	; 0x41
     73c:	16000007 	strne	r0, [r0], -r7
     740:	00746164 	rsbseq	r6, r4, r4, ror #2
     744:	65014101 	strvs	r4, [r1, #-257]	; 0x101
     748:	00000000 	andeq	r0, r0, r0
     74c:	0006f219 	andeq	pc, r6, r9, lsl r2	; <UNPREDICTABLE>
     750:	00013400 	andeq	r3, r1, r0, lsl #8
     754:	00000c08 	andeq	r0, r0, r8, lsl #24
     758:	1a9c0100 	bne	fe700b60 <SCS_BASE+0x1e6f2b60>
     75c:	000007ed 	andeq	r0, r0, sp, ror #15
     760:	0065e001 	rsbeq	lr, r5, r1
     764:	01400000 	mrseq	r0, (UNDEF: 64)
     768:	00140800 	andseq	r0, r4, r0, lsl #16
     76c:	9c010000 	stcls	0, cr0, [r1], {-0}
     770:	0006241b 	andeq	r2, r6, fp, lsl r4
     774:	54ed0100 	strbtpl	r0, [sp], #256	; 0x100
     778:	10080001 	andne	r0, r8, r1
     77c:	01000000 	mrseq	r0, (UNDEF: 0)
     780:	069a1c9c 			; <UNDEFINED> instruction: 0x069a1c9c
     784:	f3010000 	vhadd.u8	d0, d1, d0
     788:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
     78c:	0000004e 	andeq	r0, r0, lr, asr #32
     790:	08169c01 	ldmdaeq	r6, {r0, sl, fp, ip, pc}
     794:	0a1d0000 	beq	74079c <__Stack_Size+0x74039c>
     798:	01000009 	tsteq	r0, r9
     79c:	0005e8f5 	strdeq	lr, [r5], -r5
     7a0:	6c910200 	lfmvs	f0, 4, [r1], {0}
     7a4:	0001881e 	andeq	r8, r1, lr, lsl r8
     7a8:	00155908 	andseq	r5, r5, r8, lsl #18
     7ac:	0007bf00 	andeq	fp, r7, r0, lsl #30
     7b0:	51011f00 	tstpl	r1, r0, lsl #30
     7b4:	1f047d02 	svcne	0x00047d02
     7b8:	40035001 	andmi	r5, r3, r1
     7bc:	1e00244a 	cdpne	4, 0, cr2, cr0, cr10, {2}
     7c0:	08000196 	stmdaeq	r0, {r1, r2, r4, r7, r8}
     7c4:	0000157c 	andeq	r1, r0, ip, ror r5
     7c8:	000007e0 	andeq	r0, r0, r0, ror #15
     7cc:	0152011f 	cmpeq	r2, pc, lsl r1
     7d0:	51011f31 	tstpl	r1, r1, lsr pc
     7d4:	03830a03 	orreq	r0, r3, #12288	; 0x3000
     7d8:	0350011f 	cmpeq	r0, #-1073741817	; 0xc0000007
     7dc:	00244a40 	eoreq	r4, r4, r0, asr #20
     7e0:	0001a01e 	andeq	sl, r1, lr, lsl r0
     7e4:	00159808 	andseq	r9, r5, r8, lsl #16
     7e8:	0007fa00 	andeq	pc, r7, r0, lsl #20
     7ec:	51011f00 	tstpl	r1, r0, lsl #30
     7f0:	011f3101 	tsteq	pc, r1, lsl #2
     7f4:	4a400350 	bmi	100153c <__Stack_Size+0x100113c>
     7f8:	ac200024 	stcge	0, cr0, [r0], #-144	; 0xffffff70
     7fc:	af080001 	svcge	0x00080001
     800:	1f000015 	svcne	0x00000015
     804:	31015201 	tstcc	r1, r1, lsl #4
     808:	0151011f 	cmpeq	r1, pc, lsl r1
     80c:	50011f31 	andpl	r1, r1, r1, lsr pc
     810:	244a4003 	strbcs	r4, [sl], #-3
     814:	32210000 	eorcc	r0, r1, #0
     818:	00000007 	andeq	r0, r0, r7
     81c:	02000000 	andeq	r0, r0, #0
     820:	01000000 	mrseq	r0, (UNDEF: 0)
     824:	0008319c 	muleq	r8, ip, r1
     828:	073f2200 	ldreq	r2, [pc, -r0, lsl #4]!
     82c:	50010000 	andpl	r0, r1, r0
     830:	00852300 	addeq	r2, r5, r0, lsl #6
     834:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
     838:	00000001 	andeq	r0, r0, r1
     83c:	00000200 	andeq	r0, r0, r0, lsl #4
     840:	629c0100 	addsvs	r0, ip, #0, 2
     844:	24000008 	strcs	r0, [r0], #-8
     848:	00000640 	andeq	r0, r0, r0, asr #12
     84c:	65014801 	strvs	r4, [r1, #-2049]	; 0x801
     850:	01000000 	mrseq	r0, (UNDEF: 0)
     854:	094a1450 	stmdbeq	sl, {r4, r6, sl, ip}^
     858:	4b010000 	blmi	40860 <__Stack_Size+0x40460>
     85c:	00006501 	andeq	r6, r0, r1, lsl #10
     860:	fa210000 	blx	840868 <__Stack_Size+0x840468>
     864:	00000006 	andeq	r0, r0, r6
     868:	02000000 	andeq	r0, r0, #0
     86c:	01000000 	mrseq	r0, (UNDEF: 0)
     870:	0008829c 	muleq	r8, ip, r2
     874:	07072200 	streq	r2, [r7, -r0, lsl #4]
     878:	50010000 	andpl	r0, r1, r0
     87c:	00071325 	andeq	r1, r7, r5, lsr #6
     880:	b2210000 	eorlt	r0, r1, #0
     884:	00000006 	andeq	r0, r0, r6
     888:	02000000 	andeq	r0, r0, #0
     88c:	01000000 	mrseq	r0, (UNDEF: 0)
     890:	0008a29c 	muleq	r8, ip, r2
     894:	06bf2200 	ldrteq	r2, [pc], r0, lsl #4
     898:	50010000 	andpl	r0, r1, r0
     89c:	0006cb25 	andeq	ip, r6, r5, lsr #22
     8a0:	d8210000 	stmdale	r1!, {}	; <UNPREDICTABLE>
     8a4:	00000006 	andeq	r0, r0, r6
     8a8:	02000000 	andeq	r0, r0, #0
     8ac:	01000000 	mrseq	r0, (UNDEF: 0)
     8b0:	0008bd9c 	muleq	r8, ip, sp
     8b4:	06e52200 	strbteq	r2, [r5], r0, lsl #4
     8b8:	50010000 	andpl	r0, r1, r0
     8bc:	03992300 	orrseq	r2, r9, #0, 6
     8c0:	73010000 	movwvc	r0, #4096	; 0x1000
     8c4:	00000001 	andeq	r0, r0, r1
     8c8:	00000200 	andeq	r0, r0, r0, lsl #4
     8cc:	e29c0100 	adds	r0, ip, #0, 2
     8d0:	24000008 	strcs	r0, [r0], #-8
     8d4:	000000ce 	andeq	r0, r0, lr, asr #1
     8d8:	41017301 	tstmi	r1, r1, lsl #6
     8dc:	01000000 	mrseq	r0, (UNDEF: 0)
     8e0:	81230050 	qsubhi	r0, r0, r3
     8e4:	01000000 	mrseq	r0, (UNDEF: 0)
     8e8:	0000017a 	andeq	r0, r0, sl, ror r1
     8ec:	004a0000 	subeq	r0, sl, r0
     8f0:	9c010000 	stcls	0, cr0, [r1], {-0}
     8f4:	00000955 	andeq	r0, r0, r5, asr r9
     8f8:	00064026 	andeq	r4, r6, r6, lsr #32
     8fc:	017a0100 	cmneq	sl, r0, lsl #2
     900:	00000065 	andeq	r0, r0, r5, rrx
     904:	00000000 	andeq	r0, r0, r0
     908:	00094a27 	andeq	r4, r9, r7, lsr #20
     90c:	017c0100 	cmneq	ip, r0, lsl #2
     910:	00000065 	andeq	r0, r0, r5, rrx
     914:	0000006d 	andeq	r0, r0, sp, rrx
     918:	0000001e 	andeq	r0, r0, lr, lsl r0
     91c:	0015cb00 	andseq	ip, r5, r0, lsl #22
     920:	00093700 	andeq	r3, r9, r0, lsl #14
     924:	50011f00 	andpl	r1, r1, r0, lsl #30
     928:	f700760d 			; <UNDEFINED> instruction: 0xf700760d
     92c:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     930:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     934:	1e003023 	cdpne	0, 0, cr3, cr0, cr3, {1}
     938:	00000000 	andeq	r0, r0, r0
     93c:	000015cb 	andeq	r1, r0, fp, asr #11
     940:	0000094b 	andeq	r0, r0, fp, asr #18
     944:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     948:	28003074 	stmdacs	r0, {r2, r4, r5, r6, ip, sp}
     94c:	00000000 	andeq	r0, r0, r0
     950:	000015cb 	andeq	r1, r0, fp, asr #11
     954:	08fc2300 	ldmeq	ip!, {r8, r9, sp}^
     958:	87010000 	strhi	r0, [r1, -r0]
     95c:	0001b201 	andeq	fp, r1, r1, lsl #4
     960:	00001208 	andeq	r1, r0, r8, lsl #4
     964:	939c0100 	orrsls	r0, ip, #0, 2
     968:	29000009 	stmdbcs	r0, {r0, r3}
     96c:	00727473 	rsbseq	r7, r2, r3, ror r4
     970:	1e018701 	cdpne	7, 0, cr8, cr1, cr1, {0}
     974:	b6000007 	strlt	r0, [r0], -r7
     978:	2a000000 	bcs	980 <__Stack_Size+0x580>
     97c:	89010069 	stmdbhi	r1, {r0, r3, r5, r6}
     980:	00072b01 	andeq	r2, r7, r1, lsl #22
     984:	0000d700 	andeq	sp, r0, r0, lsl #14
     988:	01c02b00 	biceq	r2, r0, r0, lsl #22
     98c:	15cb0800 	strbne	r0, [fp, #2048]	; 0x800
     990:	23000000 	movwcs	r0, #0
     994:	000003f5 	strdeq	r0, [r0], -r5
     998:	00019001 	andeq	r9, r1, r1
     99c:	30000000 	andcc	r0, r0, r0
     9a0:	01000000 	mrseq	r0, (UNDEF: 0)
     9a4:	0009dc9c 	muleq	r9, ip, ip
     9a8:	02542600 	subseq	r2, r4, #0, 12
     9ac:	90010000 	andls	r0, r1, r0
     9b0:	00005301 	andeq	r5, r0, r1, lsl #6
     9b4:	00013300 	andeq	r3, r1, r0, lsl #6
     9b8:	094a2700 	stmdbeq	sl, {r8, r9, sl, sp}^
     9bc:	92010000 	andls	r0, r1, #0
     9c0:	00005301 	andeq	r5, r0, r1, lsl #6
     9c4:	00015400 	andeq	r5, r1, r0, lsl #8
     9c8:	00002b00 	andeq	r2, r0, r0, lsl #22
     9cc:	15cb0000 	strbne	r0, [fp]
     9d0:	00280000 	eoreq	r0, r8, r0
     9d4:	cb000000 	blgt	9dc <__Stack_Size+0x5dc>
     9d8:	00000015 	andeq	r0, r0, r5, lsl r0
     9dc:	0001f823 	andeq	pc, r1, r3, lsr #16
     9e0:	019d0100 	orrseq	r0, sp, r0, lsl #2
     9e4:	00000000 	andeq	r0, r0, r0
     9e8:	00000014 	andeq	r0, r0, r4, lsl r0
     9ec:	0a229c01 	beq	8a79f8 <__Stack_Size+0x8a75f8>
     9f0:	b4260000 	strtlt	r0, [r6], #-0
     9f4:	01000002 	tsteq	r0, r2
     9f8:	0053019d 			; <UNDEFINED> instruction: 0x0053019d
     9fc:	01720000 	cmneq	r2, r0
     a00:	001e0000 	andseq	r0, lr, r0
     a04:	93000000 	movwls	r0, #0
     a08:	18000009 	stmdane	r0, {r0, r3}
     a0c:	1f00000a 	svcne	0x0000000a
     a10:	74045001 	strvc	r5, [r4], #-1
     a14:	00253800 	eoreq	r3, r5, r0, lsl #16
     a18:	00000028 	andeq	r0, r0, r8, lsr #32
     a1c:	00099300 	andeq	r9, r9, r0, lsl #6
     a20:	95230000 	strls	r0, [r3, #-0]!
     a24:	01000003 	tsteq	r0, r3
     a28:	000001a3 	andeq	r0, r0, r3, lsr #3
     a2c:	00140000 	andseq	r0, r4, r0
     a30:	9c010000 	stcls	0, cr0, [r1], {-0}
     a34:	00000a70 	andeq	r0, r0, r0, ror sl
     a38:	0000ce26 	andeq	ip, r0, r6, lsr #28
     a3c:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
     a40:	00000041 	andeq	r0, r0, r1, asr #32
     a44:	00000193 	muleq	r0, r3, r1
     a48:	0000001e 	andeq	r0, r0, lr, lsl r0
     a4c:	0009dc00 	andeq	sp, r9, r0, lsl #24
     a50:	000a5e00 	andeq	r5, sl, r0, lsl #28
     a54:	50011f00 	andpl	r1, r1, r0, lsl #30
     a58:	40007404 	andmi	r7, r0, r4, lsl #8
     a5c:	002c0025 	eoreq	r0, ip, r5, lsr #32
     a60:	dc000000 	stcle	0, cr0, [r0], {-0}
     a64:	1f000009 	svcne	0x00000009
     a68:	f3035001 	vhadd.u8	d5, d3, d1
     a6c:	00005001 	andeq	r5, r0, r1
     a70:	0006122d 	andeq	r1, r6, sp, lsr #4
     a74:	01aa0100 			; <UNDEFINED> instruction: 0x01aa0100
     a78:	00000065 	andeq	r0, r0, r5, rrx
     a7c:	00000000 	andeq	r0, r0, r0
     a80:	00000020 	andeq	r0, r0, r0, lsr #32
     a84:	96239c01 	strtls	r9, [r3], -r1, lsl #24
     a88:	01000001 	tsteq	r0, r1
     a8c:	01c401b6 	strheq	r0, [r4, #22]
     a90:	002c0800 	eoreq	r0, ip, r0, lsl #16
     a94:	9c010000 	stcls	0, cr0, [r1], {-0}
     a98:	00000add 	ldrdeq	r0, [r0], -sp
     a9c:	000bb626 	andeq	fp, fp, r6, lsr #12
     aa0:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
     aa4:	00000041 	andeq	r0, r0, r1, asr #32
     aa8:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
     aac:	0001ce1e 	andeq	ip, r1, lr, lsl lr
     ab0:	0015dc08 	andseq	sp, r5, r8, lsl #24
     ab4:	000abf00 	andeq	fp, sl, r0, lsl #30
     ab8:	50011f00 	andpl	r1, r1, r0, lsl #30
     abc:	1e003101 	adfnes	f3, f0, f1
     ac0:	080001e0 	stmdaeq	r0, {r5, r6, r7, r8}
     ac4:	000015dc 	ldrdeq	r1, [r0], -ip
     ac8:	00000ad3 	ldrdeq	r0, [r0], -r3
     acc:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     ad0:	2800fe09 	stmdacs	r0, {r0, r3, r9, sl, fp, ip, sp, lr, pc}
     ad4:	080001ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8}
     ad8:	000015dc 	ldrdeq	r1, [r0], -ip
     adc:	04852e00 	streq	r2, [r5], #3584	; 0xe00
     ae0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     ae4:	00005303 	andeq	r5, r0, r3, lsl #6
     ae8:	0001f000 	andeq	pc, r1, r0
     aec:	00003008 	andeq	r3, r0, r8
     af0:	289c0100 	ldmcs	ip, {r8}
     af4:	2900000b 	stmdbcs	r0, {r0, r1, r3}
     af8:	00417062 	subeq	r7, r1, r2, rrx
     afc:	1e032e01 	cdpne	14, 0, cr2, cr3, cr1, {0}
     b00:	fa000007 	blx	b24 <__Stack_Size+0x724>
     b04:	29000001 	stmdbcs	r0, {r0}
     b08:	00427062 	subeq	r7, r2, r2, rrx
     b0c:	1e032e01 	cdpne	14, 0, cr2, cr3, cr1, {0}
     b10:	4d000007 	stcmi	0, cr0, [r0, #-28]	; 0xffffffe4
     b14:	27000002 	strcs	r0, [r0, -r2]
     b18:	00000011 	andeq	r0, r0, r1, lsl r0
     b1c:	53033001 	movwpl	r3, #12289	; 0x3001
     b20:	7b000000 	blvc	b28 <__Stack_Size+0x728>
     b24:	00000002 	andeq	r0, r0, r2
     b28:	000bde2e 	andeq	sp, fp, lr, lsr #28
     b2c:	033c0100 	teqeq	ip, #0, 2
     b30:	00000053 	andeq	r0, r0, r3, asr r0
     b34:	08000220 	stmdaeq	r0, {r5, r9}
     b38:	0000001a 	andeq	r0, r0, sl, lsl r0
     b3c:	0b719c01 	bleq	1c67b48 <__Stack_Size+0x1c67748>
     b40:	fc260000 	stc2	0, cr0, [r6], #-0
     b44:	01000004 	tsteq	r0, r4
     b48:	071e033c 			; <UNDEFINED> instruction: 0x071e033c
     b4c:	02ca0000 	sbceq	r0, sl, #0
     b50:	1f240000 	svcne	0x00240000
     b54:	0100000b 	tsteq	r0, fp
     b58:	071e033c 			; <UNDEFINED> instruction: 0x071e033c
     b5c:	51010000 	mrspl	r0, (UNDEF: 1)
     b60:	0007e627 	andeq	lr, r7, r7, lsr #12
     b64:	033e0100 	teqeq	lr, #0, 2
     b68:	00000053 	andeq	r0, r0, r3, asr r0
     b6c:	000002eb 	andeq	r0, r0, fp, ror #5
     b70:	08ee2300 	stmiaeq	lr!, {r8, r9, sp}^
     b74:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
     b78:	00023c01 	andeq	r3, r2, r1, lsl #24
     b7c:	0001e408 	andeq	lr, r1, r8, lsl #8
     b80:	aa9c0100 	bge	fe700f88 <SCS_BASE+0x1e6f2f88>
     b84:	2f00000d 	svccs	0x0000000d
     b88:	00000aa2 	andeq	r0, r0, r2, lsr #21
     b8c:	5301cb01 	movwpl	ip, #6913	; 0x1b01
     b90:	00000000 	andeq	r0, r0, r0
     b94:	00006e30 	andeq	r6, r0, r0, lsr lr
     b98:	01cc0100 	biceq	r0, ip, r0, lsl #2
     b9c:	00000daa 	andeq	r0, r0, sl, lsr #27
     ba0:	2f489102 	svccs	0x00489102
     ba4:	000003c0 	andeq	r0, r0, r0, asr #7
     ba8:	6501cd01 	strvs	ip, [r1, #-3329]	; 0xd01
     bac:	00000000 	andeq	r0, r0, r0
     bb0:	0004ca27 	andeq	ip, r4, r7, lsr #20
     bb4:	01ce0100 	biceq	r0, lr, r0, lsl #2
     bb8:	00000065 	andeq	r0, r0, r5, rrx
     bbc:	00000324 	andeq	r0, r0, r4, lsr #6
     bc0:	00029c31 	andeq	r9, r2, r1, lsr ip
     bc4:	0000ee08 	andeq	lr, r0, r8, lsl #28
     bc8:	000cd600 	andeq	sp, ip, r0, lsl #12
     bcc:	03b32700 			; <UNDEFINED> instruction: 0x03b32700
     bd0:	06010000 	streq	r0, [r1], -r0
     bd4:	00004102 	andeq	r4, r0, r2, lsl #2
     bd8:	00034e00 	andeq	r4, r3, r0, lsl #28
     bdc:	03c83000 	biceq	r3, r8, #0
     be0:	07010000 	streq	r0, [r1, -r0]
     be4:	00007602 	andeq	r7, r0, r2, lsl #12
     be8:	40910200 	addsmi	r0, r1, r0, lsl #4
     bec:	0002e030 	andeq	lr, r2, r0, lsr r0
     bf0:	02090100 	andeq	r0, r9, #0, 2
     bf4:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
     bf8:	7fbe9103 	svcvc	0x00be9103
     bfc:	00035530 	andeq	r5, r3, r0, lsr r5
     c00:	020a0100 	andeq	r0, sl, #0, 2
     c04:	00000dbf 			; <UNDEFINED> instruction: 0x00000dbf
     c08:	7fbf9103 	svcvc	0x00bf9103
     c0c:	0006ae30 	andeq	sl, r6, r0, lsr lr
     c10:	020c0100 	andeq	r0, ip, #0, 2
     c14:	00000076 	andeq	r0, r0, r6, ror r0
     c18:	32449102 	subcc	r9, r4, #-2147483648	; 0x80000000
     c1c:	000006f2 	strdeq	r0, [r0], -r2
     c20:	08000346 	stmdaeq	r0, {r1, r2, r6, r8, r9}
     c24:	00000002 	andeq	r0, r0, r2
     c28:	2b026601 	blcs	9a434 <__Stack_Size+0x9a034>
     c2c:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     c30:	000015ed 	andeq	r1, r0, sp, ror #11
     c34:	0002da1e 	andeq	sp, r2, lr, lsl sl
     c38:	0015f408 	andseq	pc, r5, r8, lsl #8
     c3c:	000c4800 	andeq	r4, ip, r0, lsl #16
     c40:	50011f00 	andpl	r1, r1, r0, lsl #30
     c44:	00350802 	eorseq	r0, r5, r2, lsl #16
     c48:	0002f42b 	andeq	pc, r2, fp, lsr #8
     c4c:	00160508 	andseq	r0, r6, r8, lsl #10
     c50:	03082b00 	movweq	r2, #35584	; 0x8b00
     c54:	161a0800 	ldrne	r0, [sl], -r0, lsl #16
     c58:	101e0000 	andsne	r0, lr, r0
     c5c:	55080003 	strpl	r0, [r8, #-3]
     c60:	71000009 	tstvc	r0, r9
     c64:	1f00000c 	svcne	0x0000000c
     c68:	03055001 	movweq	r5, #20481	; 0x5001
     c6c:	08001fa3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, sl, fp, ip}
     c70:	031c1e00 	tsteq	ip, #0, 28
     c74:	16210800 	strtne	r0, [r1], -r0, lsl #16
     c78:	0c8b0000 	stceq	0, cr0, [fp], {0}
     c7c:	011f0000 	tsteq	pc, r0
     c80:	1f310151 	svcne	0x00310151
     c84:	40035001 	andmi	r5, r3, r1
     c88:	1e00244a 	cdpne	4, 0, cr2, cr0, cr10, {2}
     c8c:	08000322 	stmdaeq	r0, {r1, r5, r8, r9}
     c90:	00000a86 	andeq	r0, r0, r6, lsl #21
     c94:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     c98:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     c9c:	2b006408 	blcs	19cc4 <__Stack_Size+0x198c4>
     ca0:	08000338 	stmdaeq	r0, {r3, r4, r5, r8, r9}
     ca4:	0000075b 	andeq	r0, r0, fp, asr r7
     ca8:	00034c1e 	andeq	r4, r3, lr, lsl ip
     cac:	00162108 	andseq	r2, r6, r8, lsl #2
     cb0:	000cc300 	andeq	ip, ip, r0, lsl #6
     cb4:	51011f00 	tstpl	r1, r0, lsl #30
     cb8:	1f007502 	svcne	0x00007502
     cbc:	40035001 	andmi	r5, r3, r1
     cc0:	2b00244a 	blcs	9df0 <__Stack_Size+0x99f0>
     cc4:	08000366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9}
     cc8:	0000161a 	andeq	r1, r0, sl, lsl r6
     ccc:	0003882b 	andeq	r8, r3, fp, lsr #16
     cd0:	00095508 	andeq	r5, r9, r8, lsl #10
     cd4:	94310000 	ldrtls	r0, [r1], #-0
     cd8:	18080003 	stmdane	r8, {r0, r1}
     cdc:	41000000 	mrsmi	r0, (UNDEF: 0)
     ce0:	2700000d 	strcs	r0, [r0, -sp]
     ce4:	0000098f 	andeq	r0, r0, pc, lsl #19
     ce8:	a7028a01 	strge	r8, [r2, -r1, lsl #20]
     cec:	6d000006 	stcvs	0, cr0, [r0, #-24]	; 0xffffffe8
     cf0:	27000003 	strcs	r0, [r0, -r3]
     cf4:	000000ef 	andeq	r0, r0, pc, ror #1
     cf8:	41028b01 	tstmi	r2, r1, lsl #22
     cfc:	8c000000 	stchi	0, cr0, [r0], {-0}
     d00:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
     d04:	0800039a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9}
     d08:	00000955 	andeq	r0, r0, r5, asr r9
     d0c:	00000d1a 	andeq	r0, r0, sl, lsl sp
     d10:	0550011f 	ldrbeq	r0, [r0, #-287]	; 0x11f
     d14:	001fc603 	andseq	ip, pc, r3, lsl #12
     d18:	a22b0008 	eorge	r0, fp, #8
     d1c:	38080003 	stmdacc	r8, {r0, r1}
     d20:	1e000016 	mcrne	0, 0, r0, cr0, cr6, {0}
     d24:	080003aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9}
     d28:	00000a86 	andeq	r0, r0, r6, lsl #21
     d2c:	00000d38 	andeq	r0, r0, r8, lsr sp
     d30:	0350011f 	cmpeq	r0, #-1073741817	; 0xc0000007
     d34:	0001f40a 	andeq	pc, r1, sl, lsl #8
     d38:	0003ac33 	andeq	sl, r3, r3, lsr ip
     d3c:	00750208 	rsbseq	r0, r5, r8, lsl #4
     d40:	02541e00 	subseq	r1, r4, #0, 28
     d44:	163f0800 	ldrtne	r0, [pc], -r0, lsl #16
     d48:	0d5f0000 	ldcleq	0, cr0, [pc, #-0]	; d50 <__Stack_Size+0x950>
     d4c:	011f0000 	tsteq	pc, r0
     d50:	000a0351 	andeq	r0, sl, r1, asr r3
     d54:	50011f20 	andpl	r1, r1, r0, lsr #30
     d58:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
     d5c:	1e004001 	cdpne	0, 0, cr4, cr0, cr1, {0}
     d60:	08000270 	stmdaeq	r0, {r4, r5, r6, r9}
     d64:	00000b28 	andeq	r0, r0, r8, lsr #22
     d68:	00000d73 	andeq	r0, r0, r3, ror sp
     d6c:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     d70:	1e004891 	mcrne	8, 0, r4, cr0, cr1, {4}
     d74:	08000298 	stmdaeq	r0, {r3, r4, r7, r9}
     d78:	00000add 	ldrdeq	r0, [r0], -sp
     d7c:	00000d90 	muleq	r0, r0, sp
     d80:	0551011f 	ldrbeq	r0, [r1, #-287]	; 0x11f
     d84:	001f9d03 	andseq	r9, pc, r3, lsl #26
     d88:	50011f08 	andpl	r1, r1, r8, lsl #30
     d8c:	00489102 	subeq	r9, r8, r2, lsl #2
     d90:	00039220 	andeq	r9, r3, r0, lsr #4
     d94:	000add08 	andeq	sp, sl, r8, lsl #26
     d98:	51011f00 	tstpl	r1, r0, lsl #30
     d9c:	1fbf0305 	svcne	0x00bf0305
     da0:	011f0800 	tsteq	pc, r0, lsl #16
     da4:	48910250 	ldmmi	r1, {r4, r6, r9}
     da8:	24340000 	ldrtcs	r0, [r4], #-0
     dac:	ba000007 	blt	dd0 <__Stack_Size+0x9d0>
     db0:	3500000d 	strcc	r0, [r0, #-13]
     db4:	00000116 	andeq	r0, r0, r6, lsl r1
     db8:	9c05000f 	stcls	0, cr0, [r5], {15}
     dbc:	05000004 	streq	r0, [r0, #-4]
     dc0:	0000069c 	muleq	r0, ip, r6
     dc4:	0004d52e 	andeq	sp, r4, lr, lsr #10
     dc8:	02ef0100 	rsceq	r0, pc, #0, 2
     dcc:	00000053 	andeq	r0, r0, r3, asr r0
     dd0:	00000000 	andeq	r0, r0, r0
     dd4:	0000008c 	andeq	r0, r0, ip, lsl #1
     dd8:	0e959c01 	cdpeq	12, 9, cr9, cr5, cr1, {0}
     ddc:	c0260000 	eorgt	r0, r6, r0
     de0:	01000005 	tsteq	r0, r5
     de4:	071e02ef 	ldreq	r0, [lr, -pc, ror #5]
     de8:	03ba0000 			; <UNDEFINED> instruction: 0x03ba0000
     dec:	c0270000 	eorgt	r0, r7, r0
     df0:	01000003 	tsteq	r0, r3
     df4:	005302f1 	ldrsheq	r0, [r3], #-33	; 0xffffffdf
     df8:	03e60000 	mvneq	r0, #0
     dfc:	e6270000 	strt	r0, [r7], -r0
     e00:	01000007 	tsteq	r0, r7
     e04:	005302f1 	ldrsheq	r0, [r3], #-33	; 0xffffffdf
     e08:	044e0000 	strbeq	r0, [lr], #-0
     e0c:	46300000 	ldrtmi	r0, [r0], -r0
     e10:	01000006 	tsteq	r0, r6
     e14:	0e9502f2 	mrceq	2, 4, r0, cr5, cr2, {7}
     e18:	03050000 	movweq	r0, #20480	; 0x5000
     e1c:	20000104 	andcs	r0, r0, r4, lsl #2
     e20:	000aa22f 	andeq	sl, sl, pc, lsr #4
     e24:	02f30100 	rscseq	r0, r3, #0, 2
     e28:	00000053 	andeq	r0, r0, r3, asr r0
     e2c:	00002b01 	andeq	r2, r0, r1, lsl #22
     e30:	0a700000 	beq	1c00e38 <__Stack_Size+0x1c00a38>
     e34:	002b0000 	eoreq	r0, fp, r0
     e38:	cb000000 	blgt	e40 <__Stack_Size+0xa40>
     e3c:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
     e40:	00000000 	andeq	r0, r0, r0
     e44:	000015cb 	andeq	r1, r0, fp, asr #11
     e48:	00000e53 	andeq	r0, r0, r3, asr lr
     e4c:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     e50:	1e002008 	cdpne	0, 0, cr2, cr0, cr8, {0}
     e54:	00000000 	andeq	r0, r0, r0
     e58:	000015cb 	andeq	r1, r0, fp, asr #11
     e5c:	00000e67 	andeq	r0, r0, r7, ror #28
     e60:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     e64:	1e000075 	mcrne	0, 0, r0, cr0, cr5, {3}
     e68:	00000000 	andeq	r0, r0, r0
     e6c:	000015cb 	andeq	r1, r0, fp, asr #11
     e70:	00000e7b 	andeq	r0, r0, fp, ror lr
     e74:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     e78:	20000075 	andcs	r0, r0, r5, ror r0
     e7c:	00000000 	andeq	r0, r0, r0
     e80:	00000b28 	andeq	r0, r0, r8, lsr #22
     e84:	0251011f 	subseq	r0, r1, #-1073741817	; 0xc0000007
     e88:	011f0076 	tsteq	pc, r6, ror r0	; <UNPREDICTABLE>
     e8c:	04030550 	streq	r0, [r3], #-1360	; 0x550
     e90:	00200001 	eoreq	r0, r0, r1
     e94:	07243400 	streq	r3, [r4, -r0, lsl #8]!
     e98:	0ea50000 	cdpeq	0, 10, cr0, cr5, cr0, {0}
     e9c:	16350000 	ldrtne	r0, [r5], -r0
     ea0:	4f000001 	svcmi	0x00000001
     ea4:	09602300 	stmdbeq	r0!, {r8, r9, sp}^
     ea8:	85010000 	strhi	r0, [r1, #-0]
     eac:	00000003 	andeq	r0, r0, r3
     eb0:	00004c00 	andeq	r4, r0, r0, lsl #24
     eb4:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
     eb8:	2600000f 	strcs	r0, [r0], -pc
     ebc:	0000084f 	andeq	r0, r0, pc, asr #16
     ec0:	41038501 	tstmi	r3, r1, lsl #10
     ec4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     ec8:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
     ecc:	00000000 	andeq	r0, r0, r0
     ed0:	0000165b 	andeq	r1, r0, fp, asr r6
     ed4:	00000edf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     ed8:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
     edc:	1e000075 	mcrne	0, 0, r0, cr0, cr5, {3}
     ee0:	00000000 	andeq	r0, r0, r0
     ee4:	00000a86 	andeq	r0, r0, r6, lsl #21
     ee8:	00000ef2 	strdeq	r0, [r0], -r2
     eec:	0150011f 	cmpeq	r0, pc, lsl r1
     ef0:	001e003a 	andseq	r0, lr, sl, lsr r0
     ef4:	72000000 	andvc	r0, r0, #0
     ef8:	0c000016 	stceq	0, cr0, [r0], {22}
     efc:	1f00000f 	svcne	0x0000000f
     f00:	74025101 	strvc	r5, [r2], #-257	; 0x101
     f04:	50011f00 	andpl	r1, r1, r0, lsl #30
     f08:	00007502 	andeq	r7, r0, r2, lsl #10
     f0c:	0000001e 	andeq	r0, r0, lr, lsl r0
     f10:	00168e00 	andseq	r8, r6, r0, lsl #28
     f14:	000f2c00 	andeq	r2, pc, r0, lsl #24
     f18:	52011f00 	andpl	r1, r1, #0, 30
     f1c:	011f3101 	tsteq	pc, r1, lsl #2
     f20:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     f24:	50011f05 	andpl	r1, r1, r5, lsl #30
     f28:	00007502 	andeq	r7, r0, r2, lsl #10
     f2c:	0000002c 	andeq	r0, r0, ip, lsr #32
     f30:	0016a900 	andseq	sl, r6, r0, lsl #18
     f34:	51011f00 	tstpl	r1, r0, lsl #30
     f38:	011f3101 	tsteq	pc, r1, lsl #2
     f3c:	000c0550 	andeq	r0, ip, r0, asr r5
     f40:	00400044 	subeq	r0, r0, r4, asr #32
     f44:	05ae2300 	streq	r2, [lr, #768]!	; 0x300
     f48:	af010000 	svcge	0x00010000
     f4c:	00042003 	andeq	r2, r4, r3
     f50:	00008c08 	andeq	r8, r0, r8, lsl #24
     f54:	8d9c0100 	ldfhis	f0, [ip]
     f58:	2b000010 	blcs	fa0 <__Stack_Size+0xba0>
     f5c:	08000426 	stmdaeq	r0, {r1, r2, r5, sl}
     f60:	000016bf 			; <UNDEFINED> instruction: 0x000016bf
     f64:	00042e1e 	andeq	r2, r4, lr, lsl lr
     f68:	0016c608 	andseq	ip, r6, r8, lsl #12
     f6c:	000f7900 	andeq	r7, pc, r0, lsl #18
     f70:	50011f00 	andpl	r1, r1, r0, lsl #30
     f74:	243c4003 	ldrtcs	r4, [ip], #-3
     f78:	04322b00 	ldrteq	r2, [r2], #-2816	; 0xb00
     f7c:	16d70800 	ldrbne	r0, [r7], r0, lsl #16
     f80:	461e0000 	ldrmi	r0, [lr], -r0
     f84:	e2080004 	and	r0, r8, #4
     f88:	9c000016 	stcls	0, cr0, [r0], {22}
     f8c:	1f00000f 	svcne	0x0000000f
     f90:	31015101 	tstcc	r1, r1, lsl #2
     f94:	0350011f 	cmpeq	r0, #-1073741817	; 0xc0000007
     f98:	00401d0a 	subeq	r1, r0, sl, lsl #26
     f9c:	00045236 	andeq	r5, r4, r6, lsr r2
     fa0:	0016f908 	andseq	pc, r6, r8, lsl #18
     fa4:	000fb800 	andeq	fp, pc, r0, lsl #16
     fa8:	51011f00 	tstpl	r1, r0, lsl #30
     fac:	011f3101 	tsteq	pc, r1, lsl #2
     fb0:	010c0550 	tsteq	ip, r0, asr r5
     fb4:	00108000 	andseq	r8, r0, r0
     fb8:	0004581e 	andeq	r5, r4, lr, lsl r8
     fbc:	00171008 	andseq	r1, r7, r8
     fc0:	000fcb00 	andeq	ip, pc, r0, lsl #22
     fc4:	50011f00 	andpl	r1, r1, r0, lsl #30
     fc8:	1e004001 	cdpne	0, 0, cr4, cr0, cr1, {0}
     fcc:	0800045e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl}
     fd0:	00001721 	andeq	r1, r0, r1, lsr #14
     fd4:	00000fde 	ldrdeq	r0, [r0], -lr
     fd8:	0150011f 	cmpeq	r0, pc, lsl r1
     fdc:	641e0032 	ldrvs	r0, [lr], #-50	; 0x32
     fe0:	32080004 	andcc	r0, r8, #4
     fe4:	f1000017 	cps	#23
     fe8:	1f00000f 	svcne	0x0000000f
     fec:	30015001 	andcc	r5, r1, r1
     ff0:	046a1e00 	strbteq	r1, [sl], #-3584	; 0xe00
     ff4:	17440800 	strbne	r0, [r4, -r0, lsl #16]
     ff8:	10040000 	andne	r0, r4, r0
     ffc:	011f0000 	tsteq	pc, r0
    1000:	00300150 	eorseq	r0, r0, r0, asr r1
    1004:	0004721e 	andeq	r7, r4, lr, lsl r2
    1008:	00175608 	andseq	r5, r7, r8, lsl #12
    100c:	00101900 	andseq	r1, r0, r0, lsl #18
    1010:	50011f00 	andpl	r1, r1, r0, lsl #30
    1014:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1018:	047e1e00 	ldrbteq	r1, [lr], #-3584	; 0xe00
    101c:	17680800 	strbne	r0, [r8, -r0, lsl #16]!
    1020:	10350000 	eorsne	r0, r5, r0
    1024:	011f0000 	tsteq	pc, r0
    1028:	404c0351 	submi	r0, ip, r1, asr r3
    102c:	50011f24 	andpl	r1, r1, r4, lsr #30
    1030:	243c4003 	ldrtcs	r4, [ip], #-3
    1034:	04841e00 	streq	r1, [r4], #3584	; 0xe00
    1038:	177f0800 	ldrbne	r0, [pc, -r0, lsl #16]!
    103c:	10490000 	subne	r0, r9, r0
    1040:	011f0000 	tsteq	pc, r0
    1044:	00740250 	rsbseq	r0, r4, r0, asr r2
    1048:	048a1e00 	streq	r1, [sl], #3584	; 0xe00
    104c:	17910800 	ldrne	r0, [r1, r0, lsl #16]
    1050:	105d0000 	subsne	r0, sp, r0
    1054:	011f0000 	tsteq	pc, r0
    1058:	39080250 	stmdbcc	r8, {r4, r6, r9}
    105c:	04941e00 	ldreq	r1, [r4], #3584	; 0xe00
    1060:	17a70800 	strne	r0, [r7, r0, lsl #16]!
    1064:	10700000 	rsbsne	r0, r0, r0
    1068:	011f0000 	tsteq	pc, r0
    106c:	00320150 	eorseq	r0, r2, r0, asr r1
    1070:	00049a1e 	andeq	r9, r4, lr, lsl sl
    1074:	0017b908 	andseq	fp, r7, r8, lsl #18
    1078:	00108300 	andseq	r8, r0, r0, lsl #6
    107c:	50011f00 	andpl	r1, r1, r0, lsl #30
    1080:	2b003001 	blcs	d08c <__Stack_Size+0xcc8c>
    1084:	0800049e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl}
    1088:	000017cb 	andeq	r1, r0, fp, asr #15
    108c:	0a302300 	beq	c09c94 <__Stack_Size+0xc09894>
    1090:	01010000 	mrseq	r0, (UNDEF: 1)
    1094:	0004ac04 	andeq	sl, r4, r4, lsl #24
    1098:	0000a808 	andeq	sl, r0, r8, lsl #16
    109c:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    10a0:	30000011 	andcc	r0, r0, r1, lsl r0
    10a4:	000005ed 	andeq	r0, r0, sp, ror #11
    10a8:	3f040301 	svccc	0x00040301
    10ac:	02000005 	andeq	r0, r0, #5
    10b0:	d01e6491 	mulsle	lr, r1, r4
    10b4:	d7080004 	strle	r0, [r8, -r4]
    10b8:	cf000017 	svcgt	0x00000017
    10bc:	1f000010 	svcne	0x00000010
    10c0:	7d055101 	stfvcs	f5, [r5, #-4]
    10c4:	22007600 	andcs	r7, r0, #0, 12
    10c8:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    10cc:	1e000074 	mcrne	0, 0, r0, cr0, cr4, {3}
    10d0:	080004d8 	stmdaeq	r0, {r3, r4, r6, r7, sl}
    10d4:	0000163f 	andeq	r1, r0, pc, lsr r6
    10d8:	000010e9 	andeq	r1, r0, r9, ror #1
    10dc:	0251011f 	subseq	r0, r1, #-1073741817	; 0xc0000007
    10e0:	011f0075 	tsteq	pc, r5, ror r0	; <UNPREDICTABLE>
    10e4:	00740250 	rsbseq	r0, r4, r0, asr r2
    10e8:	04f81e00 	ldrbteq	r1, [r8], #3584	; 0xe00
    10ec:	17d70800 	ldrbne	r0, [r7, r0, lsl #16]
    10f0:	11030000 	mrsne	r0, (UNDEF: 3)
    10f4:	011f0000 	tsteq	pc, r0
    10f8:	047d0251 	ldrbteq	r0, [sp], #-593	; 0x251
    10fc:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    1100:	1e000074 	mcrne	0, 0, r0, cr0, cr4, {3}
    1104:	0800050c 	stmdaeq	r0, {r2, r3, r8, sl}
    1108:	000017d7 	ldrdeq	r1, [r0], -r7
    110c:	0000111d 	andeq	r1, r0, sp, lsl r1
    1110:	0251011f 	subseq	r0, r1, #-1073741817	; 0xc0000007
    1114:	011f047d 	tsteq	pc, sp, ror r4	; <UNPREDICTABLE>
    1118:	00740250 	rsbseq	r0, r4, r0, asr r2
    111c:	052a1e00 	streq	r1, [sl, #-3584]!	; 0xe00
    1120:	17d70800 	ldrbne	r0, [r7, r0, lsl #16]
    1124:	11370000 	teqne	r7, r0
    1128:	011f0000 	tsteq	pc, r0
    112c:	047d0251 	ldrbteq	r0, [sp], #-593	; 0x251
    1130:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    1134:	1e000078 	mcrne	0, 0, r0, cr0, cr8, {3}
    1138:	08000532 	stmdaeq	r0, {r1, r4, r5, r8, sl}
    113c:	0000163f 	andeq	r1, r0, pc, lsr r6
    1140:	00001151 	andeq	r1, r0, r1, asr r1
    1144:	0251011f 	subseq	r0, r1, #-1073741817	; 0xc0000007
    1148:	011f0077 	tsteq	pc, r7, ror r0	; <UNPREDICTABLE>
    114c:	00780250 	rsbseq	r0, r8, r0, asr r2
    1150:	053a1e00 	ldreq	r1, [sl, #-3584]!	; 0xe00
    1154:	17f30800 	ldrbne	r0, [r3, r0, lsl #16]!
    1158:	116b0000 	cmnne	fp, r0
    115c:	011f0000 	tsteq	pc, r0
    1160:	00750251 	rsbseq	r0, r5, r1, asr r2
    1164:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    1168:	20000074 	andcs	r0, r0, r4, ror r0
    116c:	08000542 	stmdaeq	r0, {r1, r6, r8, sl}
    1170:	00001809 	andeq	r1, r0, r9, lsl #16
    1174:	0251011f 	subseq	r0, r1, #-1073741817	; 0xc0000007
    1178:	011f0076 	tsteq	pc, r6, ror r0	; <UNPREDICTABLE>
    117c:	000c0550 	andeq	r0, ip, r0, asr r5
    1180:	00003004 	andeq	r3, r0, r4
    1184:	09a32300 	stmibeq	r3!, {r8, r9, sp}
    1188:	3c010000 	stccc	0, cr0, [r1], {-0}
    118c:	00055404 	andeq	r5, r5, r4, lsl #8
    1190:	00006408 	andeq	r6, r0, r8, lsl #8
    1194:	129c0100 	addsne	r0, ip, #0, 2
    1198:	30000012 	andcc	r0, r0, r2, lsl r0
    119c:	00000498 	muleq	r0, r8, r4
    11a0:	98043e01 	stmdals	r4, {r0, r9, sl, fp, ip, sp}
    11a4:	02000005 	andeq	r0, r0, #5
    11a8:	601e6c91 	mulsvs	lr, r1, ip
    11ac:	1f080005 	svcne	0x00080005
    11b0:	c4000018 	strgt	r0, [r0], #-24
    11b4:	1f000011 	svcne	0x00000011
    11b8:	30015101 	andcc	r5, r1, r1, lsl #2
    11bc:	0350011f 	cmpeq	r0, #-1073741817	; 0xc0000007
    11c0:	00244740 	eoreq	r4, r4, r0, asr #14
    11c4:	0005681e 	andeq	r6, r5, lr, lsl r8
    11c8:	00183608 	andseq	r3, r8, r8, lsl #12
    11cc:	0011d900 	andseq	sp, r1, r0, lsl #18
    11d0:	50011f00 	andpl	r1, r1, r0, lsl #30
    11d4:	05000a03 	streq	r0, [r0, #-2563]	; 0xa03
    11d8:	05841e00 	streq	r1, [r4, #3584]	; 0xe00
    11dc:	18470800 	stmdane	r7, {fp}^
    11e0:	11ed0000 	mvnne	r0, r0
    11e4:	011f0000 	tsteq	pc, r0
    11e8:	047d0250 	ldrbteq	r0, [sp], #-592	; 0x250
    11ec:	059c1e00 	ldreq	r1, [ip, #3584]	; 0xe00
    11f0:	18470800 	stmdane	r7, {fp}^
    11f4:	12010000 	andne	r0, r1, #0
    11f8:	011f0000 	tsteq	pc, r0
    11fc:	047d0250 	ldrbteq	r0, [sp], #-592	; 0x250
    1200:	05b42000 	ldreq	r2, [r4, #0]!
    1204:	18470800 	stmdane	r7, {fp}^
    1208:	011f0000 	tsteq	pc, r0
    120c:	047d0250 	ldrbteq	r0, [sp], #-592	; 0x250
    1210:	41370000 	teqmi	r7, r0
    1214:	0100000b 	tsteq	r0, fp
    1218:	00072b8b 	andeq	r2, r7, fp, lsl #23
    121c:	0005b800 	andeq	fp, r5, r0, lsl #16
    1220:	0000bc08 	andeq	fp, r0, r8, lsl #24
    1224:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    1228:	38000013 	stmdacc	r0, {r0, r1, r4}
    122c:	b101006b 	tstlt	r1, fp, rrx
    1230:	0000072b 	andeq	r0, r0, fp, lsr #14
    1234:	000004a8 	andeq	r0, r0, r8, lsr #9
    1238:	00098f39 	andeq	r8, r9, r9, lsr pc
    123c:	a7cf0100 	strbge	r0, [pc, r0, lsl #2]
    1240:	e9000006 	stmdb	r0, {r1, r2}
    1244:	39000004 	stmdbcc	r0, {r2}
    1248:	000000ef 	andeq	r0, r0, pc, ror #1
    124c:	0041d001 	subeq	sp, r1, r1
    1250:	04e90000 	strbteq	r0, [r9], #0
    1254:	be2b0000 	cdplt	0, 2, cr0, cr11, cr0, {0}
    1258:	45080005 	strmi	r0, [r8, #-5]
    125c:	2b00000f 	blcs	12a0 <__Stack_Size+0xea0>
    1260:	080005c2 	stmdaeq	r0, {r1, r6, r7, r8, sl}
    1264:	0000108d 	andeq	r1, r0, sp, lsl #1
    1268:	0005c62b 	andeq	ip, r5, fp, lsr #12
    126c:	00118508 	andseq	r8, r1, r8, lsl #10
    1270:	05ca2b00 	strbeq	r2, [sl, #2816]	; 0xb00
    1274:	07810800 	streq	r0, [r1, r0, lsl #16]
    1278:	d21e0000 	andsle	r0, lr, #0
    127c:	5f080005 	svcpl	0x00080005
    1280:	8f000018 	svchi	0x00000018
    1284:	1f000012 	svcne	0x00000012
    1288:	0a035001 	beq	d5294 <__Stack_Size+0xd4e94>
    128c:	1e002328 	cdpne	3, 0, cr2, cr0, cr8, {1}
    1290:	080005d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl}
    1294:	00001870 	andeq	r1, r0, r0, ror r8
    1298:	000012a2 	andeq	r1, r0, r2, lsr #5
    129c:	0150011f 	cmpeq	r0, pc, lsl r1
    12a0:	e01e0031 	ands	r0, lr, r1, lsr r0
    12a4:	81080005 	tsthi	r8, r5
    12a8:	b7000018 	smladlt	r0, r8, r0, r0
    12ac:	1f000012 	svcne	0x00000012
    12b0:	0a035001 	beq	d52bc <__Stack_Size+0xd4ebc>
    12b4:	1e005555 	cfrshl32ne	mvfx0, mvfx5, r5
    12b8:	080005e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl}
    12bc:	00001892 	muleq	r0, r2, r8
    12c0:	000012ca 	andeq	r1, r0, sl, asr #5
    12c4:	0150011f 	cmpeq	r0, pc, lsl r1
    12c8:	ec1e0030 	ldc	0, cr0, [lr], {48}	; 0x30
    12cc:	a3080005 	movwge	r0, #32773	; 0x8005
    12d0:	dd000018 	stcle	0, cr0, [r0, #-96]	; 0xffffffa0
    12d4:	1f000012 	svcne	0x00000012
    12d8:	3a015001 	bcc	552e4 <__Stack_Size+0x54ee4>
    12dc:	05f02b00 	ldrbeq	r2, [r0, #2816]!	; 0xb00
    12e0:	18b40800 	ldmne	r4!, {fp}
    12e4:	fc1e0000 	ldc2	0, cr0, [lr], {-0}
    12e8:	3f080005 	svccc	0x00080005
    12ec:	04000016 	streq	r0, [r0], #-22
    12f0:	1f000013 	svcne	0x00000013
    12f4:	0a035101 	beq	d5700 <__Stack_Size+0xd5300>
    12f8:	011f2000 	tsteq	pc, r0
    12fc:	000c0550 	andeq	r0, ip, r0, asr r5
    1300:	00400108 	subeq	r0, r0, r8, lsl #2
    1304:	0006021e 	andeq	r0, r6, lr, lsl r2
    1308:	000a8608 	andeq	r8, sl, r8, lsl #12
    130c:	00131800 	andseq	r1, r3, r0, lsl #16
    1310:	50011f00 	andpl	r1, r1, r0, lsl #30
    1314:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1318:	00060c1e 	andeq	r0, r6, lr, lsl ip
    131c:	0017f308 	andseq	pc, r7, r8, lsl #6
    1320:	00133600 	andseq	r3, r3, r0, lsl #12
    1324:	51011f00 	tstpl	r1, r0, lsl #30
    1328:	20000a03 	andcs	r0, r0, r3, lsl #20
    132c:	0550011f 	ldrbeq	r0, [r0, #-287]	; 0x11f
    1330:	0108000c 	tsteq	r8, ip
    1334:	121e0040 	andsne	r0, lr, #64	; 0x40
    1338:	86080006 	strhi	r0, [r8], -r6
    133c:	4a00000a 	bmi	136c <__Stack_Size+0xf6c>
    1340:	1f000013 	svcne	0x00000013
    1344:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1348:	201e0064 	andscs	r0, lr, r4, rrx
    134c:	bb080006 	bllt	20136c <__Stack_Size+0x200f6c>
    1350:	68000018 	stmdavs	r0, {r3, r4}
    1354:	1f000013 	svcne	0x00000013
    1358:	0a035101 	beq	d5764 <__Stack_Size+0xd5364>
    135c:	011f4000 	tsteq	pc, r0
    1360:	000c0550 	andeq	r0, ip, r0, asr r5
    1364:	00400108 	subeq	r0, r0, r8, lsl #2
    1368:	00062e1e 	andeq	r2, r6, lr, lsl lr
    136c:	00163f08 	andseq	r3, r6, r8, lsl #30
    1370:	00138600 	andseq	r8, r3, r0, lsl #12
    1374:	51011f00 	tstpl	r1, r0, lsl #30
    1378:	20000a03 	andcs	r0, r0, r3, lsl #20
    137c:	0550011f 	ldrbeq	r0, [r0, #-287]	; 0x11f
    1380:	0108000c 	tsteq	r8, ip
    1384:	341e0040 	ldrcc	r0, [lr], #-64	; 0x40
    1388:	91080006 	tstls	r8, r6
    138c:	9a000017 	bls	13f0 <__Stack_Size+0xff0>
    1390:	1f000013 	svcne	0x00000013
    1394:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1398:	3c2b007d 	stccc	0, cr0, [fp], #-500	; 0xfffffe0c
    139c:	d5080006 	strle	r0, [r8, #-6]
    13a0:	1e000018 	mcrne	0, 0, r0, cr0, cr8, {0}
    13a4:	08000648 	stmdaeq	r0, {r3, r6, r9, sl}
    13a8:	000018bb 			; <UNDEFINED> instruction: 0x000018bb
    13ac:	000013c1 	andeq	r1, r0, r1, asr #7
    13b0:	0351011f 	cmpeq	r1, #-1073741817	; 0xc0000007
    13b4:	1f40000a 	svcne	0x0040000a
    13b8:	0c055001 	stceq	0, cr5, [r5], {1}
    13bc:	40010800 	andmi	r0, r1, r0, lsl #16
    13c0:	06502b00 	ldrbeq	r2, [r0], -r0, lsl #22
    13c4:	16380800 	ldrtne	r0, [r8], -r0, lsl #16
    13c8:	662b0000 	strtvs	r0, [fp], -r0
    13cc:	71080006 	tstvc	r8, r6
    13d0:	0000000b 	andeq	r0, r0, fp
    13d4:	000bcd3a 	andeq	ip, fp, sl, lsr sp
    13d8:	0b340100 	bleq	d017e0 <__Stack_Size+0xd013e0>
    13dc:	05000001 	streq	r0, [r0, #-1]
    13e0:	00018003 	andeq	r8, r1, r3
    13e4:	04713a20 	ldrbteq	r3, [r1], #-2592	; 0xa20
    13e8:	35010000 	strcc	r0, [r1, #-0]
    13ec:	00000644 	andeq	r0, r0, r4, asr #12
    13f0:	01e00305 	mvneq	r0, r5, lsl #6
    13f4:	65342000 	ldrvs	r2, [r4, #-0]!
    13f8:	07000000 	streq	r0, [r0, -r0]
    13fc:	3b000014 	blcc	1454 <__Stack_Size+0x1054>
    1400:	00000116 	andeq	r0, r0, r6, lsl r1
    1404:	3a0003ff 	bcc	2408 <__Stack_Size+0x2008>
    1408:	00000029 	andeq	r0, r0, r9, lsr #32
    140c:	14183701 	ldrne	r3, [r8], #-1793	; 0x701
    1410:	03050000 	movweq	r0, #20480	; 0x5000
    1414:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    1418:	0013f605 	andseq	pc, r3, r5, lsl #12
    141c:	05123a00 	ldreq	r3, [r2, #-2560]	; 0xa00
    1420:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1424:	0000142e 	andeq	r1, r0, lr, lsr #8
    1428:	01dc0305 	bicseq	r0, ip, r5, lsl #6
    142c:	53052000 	movwpl	r2, #20480	; 0x5000
    1430:	3a000000 	bcc	1438 <__Stack_Size+0x1038>
    1434:	00000369 	andeq	r0, r0, r9, ror #6
    1438:	142e3801 	strtne	r3, [lr], #-2049	; 0x801
    143c:	03050000 	movweq	r0, #20480	; 0x5000
    1440:	20000188 	andcs	r0, r0, r8, lsl #3
    1444:	00072434 	andeq	r2, r7, r4, lsr r4
    1448:	00145400 	andseq	r5, r4, r0, lsl #8
    144c:	01163500 	tsteq	r6, r0, lsl #10
    1450:	00500000 	subseq	r0, r0, r0
    1454:	0002be3a 	andeq	fp, r2, sl, lsr lr
    1458:	443a0100 	ldrtmi	r0, [sl], #-256	; 0x100
    145c:	05000014 	streq	r0, [r0, #-20]
    1460:	00018a03 	andeq	r8, r1, r3, lsl #20
    1464:	01903a20 	orrseq	r3, r0, r0, lsr #20
    1468:	3c010000 	stccc	0, cr0, [r1], {-0}
    146c:	00000076 	andeq	r0, r0, r6, ror r0
    1470:	01840305 	orreq	r0, r4, r5, lsl #6
    1474:	803a2000 	eorshi	r2, sl, r0
    1478:	01000005 	tsteq	r0, r5
    147c:	0000413e 	andeq	r4, r0, lr, lsr r1
    1480:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    1484:	3a200001 	bcc	801490 <__Stack_Size+0x801090>
    1488:	00000043 	andeq	r0, r0, r3, asr #32
    148c:	00766801 	rsbseq	r6, r6, r1, lsl #16
    1490:	03050000 	movweq	r0, #20480	; 0x5000
    1494:	200000e4 	andcs	r0, r0, r4, ror #1
    1498:	00028f3a 	andeq	r8, r2, sl, lsr pc
    149c:	766c0100 	strbtvc	r0, [ip], -r0, lsl #2
    14a0:	05000000 	streq	r0, [r0, #-0]
    14a4:	0000ec03 	andeq	lr, r0, r3, lsl #24
    14a8:	011a3a20 	tsteq	sl, r0, lsr #20
    14ac:	6c010000 	stcvs	0, cr0, [r1], {-0}
    14b0:	00000076 	andeq	r0, r0, r6, ror r0
    14b4:	00f80305 	rscseq	r0, r8, r5, lsl #6
    14b8:	343a2000 	ldrtcc	r2, [sl], #-0
    14bc:	01000008 	tsteq	r0, r8
    14c0:	0000766c 	andeq	r7, r0, ip, ror #12
    14c4:	00030500 	andeq	r0, r3, r0, lsl #10
    14c8:	3a200001 	bcc	8014d4 <__Stack_Size+0x8010d4>
    14cc:	00000ae6 	andeq	r0, r0, r6, ror #21
    14d0:	00766d01 	rsbseq	r6, r6, r1, lsl #26
    14d4:	03050000 	movweq	r0, #20480	; 0x5000
    14d8:	200000f4 	strdcs	r0, [r0], -r4
    14dc:	0008003a 	andeq	r0, r8, sl, lsr r0
    14e0:	766e0100 	strbtvc	r0, [lr], -r0, lsl #2
    14e4:	05000000 	streq	r0, [r0, #-0]
    14e8:	0000f003 	andeq	pc, r0, r3
    14ec:	04453a20 	strbeq	r3, [r5], #-2592	; 0xa20
    14f0:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    14f4:	000000ab 	andeq	r0, r0, fp, lsr #1
    14f8:	00fc0305 	rscseq	r0, ip, r5, lsl #6
    14fc:	df3a2000 	svcle	0x003a2000
    1500:	01000005 	tsteq	r0, r5
    1504:	0000ab7e 	andeq	sl, r0, lr, ror fp
    1508:	00030500 	andeq	r0, r3, r0, lsl #10
    150c:	3c200000 	stccc	0, cr0, [r0], #-0
    1510:	0000033a 	andeq	r0, r0, sl, lsr r3
    1514:	151a8001 	ldrne	r8, [sl, #-1]
    1518:	41050000 	mrsmi	r0, (UNDEF: 5)
    151c:	3d000000 	stccc	0, cr0, [r0, #-0]
    1520:	000007e5 	andeq	r0, r0, r5, ror #15
    1524:	6501c501 	strvs	ip, [r1, #-1281]	; 0x501
    1528:	05000000 	streq	r0, [r0, #-0]
    152c:	0000e803 	andeq	lr, r0, r3, lsl #16
    1530:	087b3e20 	ldmdaeq	fp!, {r5, r9, sl, fp, ip, sp}^
    1534:	c7010000 	strgt	r0, [r1, -r0]
    1538:	00142e01 	andseq	r2, r4, r1, lsl #28
    153c:	00653400 	rsbeq	r3, r5, r0, lsl #8
    1540:	154d0000 	strbne	r0, [sp, #-0]
    1544:	16350000 	ldrtne	r0, [r5], -r0
    1548:	3f000001 	svccc	0x00000001
    154c:	0a943e00 	beq	fe510d54 <SCS_BASE+0x1e502d54>
    1550:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    1554:	00153d01 	andseq	r3, r5, r1, lsl #26
    1558:	0bbc3f00 	bleq	fef11160 <SCS_BASE+0x1ef03160>
    155c:	a4070000 	strge	r0, [r7], #-0
    1560:	00157002 	andseq	r7, r5, r2
    1564:	15704000 	ldrbne	r4, [r0, #-0]!
    1568:	76400000 	strbvc	r0, [r0], -r0
    156c:	00000015 	andeq	r0, r0, r5, lsl r0
    1570:	039f0410 	orrseq	r0, pc, #16, 8	; 0x10000000
    1574:	04100000 	ldreq	r0, [r0], #-0
    1578:	000005e8 	andeq	r0, r0, r8, ror #11
    157c:	000ba23f 	andeq	sl, fp, pc, lsr r2
    1580:	02c00700 	sbceq	r0, r0, #0, 14
    1584:	00001598 	muleq	r0, r8, r5
    1588:	00157040 	andseq	r7, r5, r0, asr #32
    158c:	00534000 	subseq	r4, r3, r0
    1590:	53400000 	movtpl	r0, #0
    1594:	00000000 	andeq	r0, r0, r0
    1598:	00022b3f 	andeq	r2, r2, pc, lsr fp
    159c:	02fc0700 	rscseq	r0, ip, #0, 14
    15a0:	000015af 	andeq	r1, r0, pc, lsr #11
    15a4:	00157040 	andseq	r7, r5, r0, asr #32
    15a8:	00534000 	subseq	r4, r3, r0
    15ac:	3f000000 	svccc	0x00000000
    15b0:	00000814 	andeq	r0, r0, r4, lsl r8
    15b4:	cb02b207 	blgt	addd8 <__Stack_Size+0xad9d8>
    15b8:	40000015 	andmi	r0, r0, r5, lsl r0
    15bc:	00001570 	andeq	r1, r0, r0, ror r5
    15c0:	00005340 	andeq	r5, r0, r0, asr #6
    15c4:	00eb4000 	rsceq	r4, fp, r0
    15c8:	41000000 	mrsmi	r0, (UNDEF: 0)
    15cc:	00000aad 	andeq	r0, r0, sp, lsr #21
    15d0:	15dc5e01 	ldrbne	r5, [ip, #3585]	; 0xe01
    15d4:	65400000 	strbvs	r0, [r0, #-0]
    15d8:	00000000 	andeq	r0, r0, r0
    15dc:	00082141 	andeq	r2, r8, r1, asr #2
    15e0:	ed390900 	ldc	9, cr0, [r9, #-0]
    15e4:	40000015 	andmi	r0, r0, r5, lsl r0
    15e8:	00000041 	andeq	r0, r0, r1, asr #32
    15ec:	009a4200 	addseq	r4, sl, r0, lsl #4
    15f0:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    15f4:	0001b741 	andeq	fp, r1, r1, asr #14
    15f8:	05c90400 	strbeq	r0, [r9, #1024]	; 0x400
    15fc:	40000016 	andmi	r0, r0, r6, lsl r0
    1600:	00000053 	andeq	r0, r0, r3, asr r0
    1604:	0b464300 	bleq	119220c <__Stack_Size+0x1191e0c>
    1608:	ba040000 	blt	101610 <__Stack_Size+0x101210>
    160c:	0000049c 	muleq	r0, ip, r4
    1610:	0000161a 	andeq	r1, r0, sl, lsl r6
    1614:	00004140 	andeq	r4, r0, r0, asr #2
    1618:	9e420000 	cdpls	0, 4, cr0, cr2, cr0, {0}
    161c:	04000005 	streq	r0, [r0], #-5
    1620:	045a3fb9 	ldrbeq	r3, [sl], #-4025	; 0xfb9
    1624:	b0070000 	andlt	r0, r7, r0
    1628:	00163802 	andseq	r3, r6, r2, lsl #16
    162c:	15704000 	ldrbne	r4, [r0, #-0]!
    1630:	eb400000 	bl	1001638 <__Stack_Size+0x1001238>
    1634:	00000000 	andeq	r0, r0, r0
    1638:	0008cf42 	andeq	ip, r8, r2, asr #30
    163c:	41480a00 	cmpmi	r8, r0, lsl #20
    1640:	000002ca 	andeq	r0, r0, sl, asr #5
    1644:	1655e105 	ldrbne	lr, [r5], -r5, lsl #2
    1648:	55400000 	strbpl	r0, [r0, #-0]
    164c:	40000016 	andmi	r0, r0, r6, lsl r0
    1650:	00000053 	andeq	r0, r0, r3, asr r0
    1654:	82041000 	andhi	r1, r4, #0
    1658:	41000001 	tstmi	r0, r1
    165c:	00000982 	andeq	r0, r0, r2, lsl #19
    1660:	166cdf08 	strbtne	sp, [ip], -r8, lsl #30
    1664:	6c400000 	marvs	acc0, r0, r0
    1668:	00000016 	andeq	r0, r0, r6, lsl r0
    166c:	04690410 	strbteq	r0, [r9], #-1040	; 0x410
    1670:	d8410000 	stmdale	r1, {}^	; <UNPREDICTABLE>
    1674:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1678:	001688e0 	andseq	r8, r6, r0, ror #17
    167c:	166c4000 	strbtne	r4, [ip], -r0
    1680:	88400000 	stmdahi	r0, {}^	; <UNPREDICTABLE>
    1684:	00000016 	andeq	r0, r0, r6, lsl r0
    1688:	06440410 			; <UNDEFINED> instruction: 0x06440410
    168c:	2b410000 	blcs	1041694 <__Stack_Size+0x1041294>
    1690:	08000003 	stmdaeq	r0, {r0, r1}
    1694:	0016a9e5 	andseq	sl, r6, r5, ror #19
    1698:	166c4000 	strbtne	r4, [ip], -r0
    169c:	53400000 	movtpl	r0, #0
    16a0:	40000000 	andmi	r0, r0, r0
    16a4:	000000eb 	andeq	r0, r0, fp, ror #1
    16a8:	01ee4100 	mvneq	r4, r0, lsl #2
    16ac:	e4080000 	str	r0, [r8], #-0
    16b0:	000016bf 			; <UNDEFINED> instruction: 0x000016bf
    16b4:	00166c40 	andseq	r6, r6, r0, asr #24
    16b8:	00eb4000 	rsceq	r4, fp, r0
    16bc:	42000000 	andmi	r0, r0, #0
    16c0:	00000038 	andeq	r0, r0, r8, lsr r0
    16c4:	5841fd0b 	stmdapl	r1, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}^
    16c8:	0b000005 	bleq	16e4 <__Stack_Size+0x12e4>
    16cc:	0016d7fe 			; <UNDEFINED> instruction: 0x0016d7fe
    16d0:	00414000 	subeq	r4, r1, r0
    16d4:	44000000 	strmi	r0, [r0], #-0
    16d8:	000001cc 	andeq	r0, r0, ip, asr #3
    16dc:	010bff0b 	tsteq	fp, fp, lsl #30
    16e0:	7d3f0000 	ldcvc	0, cr0, [pc, #-0]	; 16e8 <__Stack_Size+0x12e8>
    16e4:	0b00000a 	bleq	1714 <__Stack_Size+0x1314>
    16e8:	16f90112 	usatne	r0, #25, r2, lsl #2
    16ec:	41400000 	mrsmi	r0, (UNDEF: 64)
    16f0:	40000000 	andmi	r0, r0, r0
    16f4:	000000eb 	andeq	r0, r0, fp, ror #1
    16f8:	04b33f00 	ldrteq	r3, [r3], #3840	; 0xf00
    16fc:	130b0000 	movwne	r0, #45056	; 0xb000
    1700:	00171001 	andseq	r1, r7, r1
    1704:	00414000 	subeq	r4, r1, r0
    1708:	eb400000 	bl	1001710 <__Stack_Size+0x1001310>
    170c:	00000000 	andeq	r0, r0, r0
    1710:	00014c41 	andeq	r4, r1, r1, asr #24
    1714:	21b50400 			; <UNDEFINED> instruction: 0x21b50400
    1718:	40000017 	andmi	r0, r0, r7, lsl r0
    171c:	00000041 	andeq	r0, r0, r1, asr #32
    1720:	06db4100 	ldrbeq	r4, [fp], r0, lsl #2
    1724:	b3040000 	movwlt	r0, #16384	; 0x4000
    1728:	00001732 	andeq	r1, r0, r2, lsr r7
    172c:	00004140 	andeq	r4, r0, r0, asr #2
    1730:	313f0000 	teqcc	pc, r0
    1734:	0b000006 	bleq	1754 <__Stack_Size+0x1354>
    1738:	17440106 	strbne	r0, [r4, -r6, lsl #2]
    173c:	41400000 	mrsmi	r0, (UNDEF: 64)
    1740:	00000000 	andeq	r0, r0, r0
    1744:	0001803f 	andeq	r8, r1, pc, lsr r0
    1748:	01080b00 	tsteq	r8, r0, lsl #22
    174c:	00001756 	andeq	r1, r0, r6, asr r7
    1750:	00004140 	andeq	r4, r0, r0, asr #2
    1754:	703f0000 	eorsvc	r0, pc, r0
    1758:	0b000006 	bleq	1778 <__Stack_Size+0x1378>
    175c:	17680107 	strbne	r0, [r8, -r7, lsl #2]!
    1760:	41400000 	mrsmi	r0, (UNDEF: 64)
    1764:	00000000 	andeq	r0, r0, r0
    1768:	0000fb3f 	andeq	pc, r0, pc, lsr fp	; <UNPREDICTABLE>
    176c:	01020b00 	tsteq	r2, r0, lsl #22
    1770:	0000177f 	andeq	r1, r0, pc, ror r7
    1774:	00004140 	andeq	r4, r0, r0, asr #2
    1778:	00414000 	subeq	r4, r1, r0
    177c:	3f000000 	svccc	0x00000000
    1780:	00000ab9 			; <UNDEFINED> instruction: 0x00000ab9
    1784:	9101030b 	tstls	r1, fp, lsl #6
    1788:	40000017 	andmi	r0, r0, r7, lsl r0
    178c:	000000eb 	andeq	r0, r0, fp, ror #1
    1790:	071b4500 	ldreq	r4, [fp, -r0, lsl #10]
    1794:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    1798:	0000cb01 	andeq	ip, r0, r1, lsl #22
    179c:	0017a700 	andseq	sl, r7, r0, lsl #14
    17a0:	00654000 	rsbeq	r4, r5, r0
    17a4:	3f000000 	svccc	0x00000000
    17a8:	00000018 	andeq	r0, r0, r8, lsl r0
    17ac:	b901040b 	stmdblt	r1, {r0, r1, r3, sl}
    17b0:	40000017 	andmi	r0, r0, r7, lsl r0
    17b4:	00000041 	andeq	r0, r0, r1, asr #32
    17b8:	070a3f00 	streq	r3, [sl, -r0, lsl #30]
    17bc:	0a0b0000 	beq	2c17c4 <__Stack_Size+0x2c13c4>
    17c0:	0017cb01 	andseq	ip, r7, r1, lsl #22
    17c4:	00414000 	subeq	r4, r1, r0
    17c8:	46000000 	strmi	r0, [r0], -r0
    17cc:	00000886 	andeq	r0, r0, r6, lsl #17
    17d0:	6501050b 	strvs	r0, [r1, #-1291]	; 0x50b
    17d4:	41000000 	mrsmi	r0, (UNDEF: 0)
    17d8:	00000176 	andeq	r0, r0, r6, ror r1
    17dc:	17eddb05 	strbne	sp, [sp, r5, lsl #22]!
    17e0:	55400000 	strbpl	r0, [r0, #-0]
    17e4:	40000016 	andmi	r0, r0, r6, lsl r0
    17e8:	000017ed 	andeq	r1, r0, sp, ror #15
    17ec:	3f041000 	svccc	0x00041000
    17f0:	41000005 	tstmi	r0, r5
    17f4:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
    17f8:	1809e205 	stmdane	r9, {r0, r2, r9, sp, lr, pc}
    17fc:	55400000 	strbpl	r0, [r0, #-0]
    1800:	40000016 	andmi	r0, r0, r6, lsl r0
    1804:	00000053 	andeq	r0, r0, r3, asr r0
    1808:	01294100 	teqeq	r9, r0, lsl #2
    180c:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    1810:	0000181f 	andeq	r1, r0, pc, lsl r8
    1814:	00004140 	andeq	r4, r0, r0, asr #2
    1818:	00eb4000 	rsceq	r4, fp, r0
    181c:	3f000000 	svccc	0x00000000
    1820:	000004e8 	andeq	r0, r0, r8, ror #9
    1824:	36010f06 	strcc	r0, [r1], -r6, lsl #30
    1828:	40000018 	andmi	r0, r0, r8, lsl r0
    182c:	00000041 	andeq	r0, r0, r1, asr #32
    1830:	00004140 	andeq	r4, r0, r0, asr #2
    1834:	fb410000 	blx	104183e <__Stack_Size+0x104143e>
    1838:	0600000a 	streq	r0, [r0], -sl
    183c:	001847ff 			; <UNDEFINED> instruction: 0x001847ff
    1840:	00414000 	subeq	r4, r1, r0
    1844:	3f000000 	svccc	0x00000000
    1848:	00000680 	andeq	r0, r0, r0, lsl #13
    184c:	59010006 	stmdbpl	r1, {r1, r2}
    1850:	40000018 	andmi	r0, r0, r8, lsl r0
    1854:	00001859 	andeq	r1, r0, r9, asr r8
    1858:	98041000 	stmdals	r4, {ip}
    185c:	41000005 	tstmi	r0, r5
    1860:	00000164 	andeq	r0, r0, r4, ror #2
    1864:	18703809 	ldmdane	r0!, {r0, r3, fp, ip, sp}^
    1868:	41400000 	mrsmi	r0, (UNDEF: 64)
    186c:	00000000 	andeq	r0, r0, r0
    1870:	0006f941 	andeq	pc, r6, r1, asr #18
    1874:	813a0900 	teqhi	sl, r0, lsl #18
    1878:	40000018 	andmi	r0, r0, r8, lsl r0
    187c:	000000eb 	andeq	r0, r0, fp, ror #1
    1880:	02a04100 	adceq	r4, r0, #0, 2
    1884:	3c0c0000 	stccc	0, cr0, [ip], {-0}
    1888:	00001892 	muleq	r0, r2, r8
    188c:	00005340 	andeq	r5, r0, r0, asr #6
    1890:	00410000 	subeq	r0, r1, r0
    1894:	0c000006 	stceq	0, cr0, [r0], {6}
    1898:	0018a33d 	andseq	sl, r8, sp, lsr r3
    189c:	00654000 	rsbeq	r4, r5, r0
    18a0:	41000000 	mrsmi	r0, (UNDEF: 0)
    18a4:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18a8:	18b43e0c 	ldmne	r4!, {r2, r3, r9, sl, fp, ip, sp}
    18ac:	53400000 	movtpl	r0, #0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	0002d742 	andeq	sp, r2, r2, asr #14
    18b8:	43190d00 	tstmi	r9, #0, 26
    18bc:	00000401 	andeq	r0, r0, r1, lsl #8
    18c0:	0065dd05 	rsbeq	sp, r5, r5, lsl #26
    18c4:	18d50000 	ldmne	r5, {}^	; <UNPREDICTABLE>
    18c8:	55400000 	strbpl	r0, [r0, #-0]
    18cc:	40000016 	andmi	r0, r0, r6, lsl r0
    18d0:	00000053 	andeq	r0, r0, r3, asr r0
    18d4:	08e04700 	stmiaeq	r0!, {r8, r9, sl, lr}^
    18d8:	1a0b0000 	bne	2c18e0 <__Stack_Size+0x2c14e0>
    18dc:	09230001 	stmdbeq	r3!, {r0}
    18e0:	00040000 	andeq	r0, r4, r0
    18e4:	00000434 	andeq	r0, r0, r4, lsr r4
    18e8:	02ec0104 	rsceq	r0, ip, #4, 2
    18ec:	1c010000 	stcne	0, cr0, [r1], {-0}
    18f0:	3100000c 	tstcc	r0, ip
    18f4:	d8000005 	stmdale	r0, {r0, r2}
    18f8:	00000000 	andeq	r0, r0, r0
    18fc:	a0000000 	andge	r0, r0, r0
    1900:	02000004 	andeq	r0, r0, #4
    1904:	07c10504 	strbeq	r0, [r1, r4, lsl #10]
    1908:	02020000 	andeq	r0, r2, #0
    190c:	00079305 	andeq	r9, r7, r5, lsl #6
    1910:	06010200 	streq	r0, [r1], -r0, lsl #4
    1914:	0000093e 	andeq	r0, r0, lr, lsr r9
    1918:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    191c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    1920:	02000000 	andeq	r0, r0, #0
    1924:	08bd0704 	popeq	{r2, r8, r9, sl}
    1928:	75030000 	strvc	r0, [r3, #-0]
    192c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1930:	00005728 	andeq	r5, r0, r8, lsr #14
    1934:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1938:	00000b25 	andeq	r0, r0, r5, lsr #22
    193c:	00387503 	eorseq	r7, r8, r3, lsl #10
    1940:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1944:	01020000 	mrseq	r0, (UNDEF: 2)
    1948:	00093c08 	andeq	r3, r9, r8, lsl #24
    194c:	03d20400 	bicseq	r0, r2, #0, 8
    1950:	2f020000 	svccs	0x00020000
    1954:	0000007a 	andeq	r0, r0, sl, ror r0
    1958:	00004505 	andeq	r4, r0, r5, lsl #10
    195c:	023e0400 	eorseq	r0, lr, #0, 8
    1960:	30020000 	andcc	r0, r2, r0
    1964:	0000008a 	andeq	r0, r0, sl, lsl #1
    1968:	00005705 	andeq	r5, r0, r5, lsl #14
    196c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1970:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    1974:	0b035006 	bleq	d5994 <__Stack_Size+0xd5594>
    1978:	0002a702 	andeq	sl, r2, r2, lsl #14
    197c:	52430700 	subpl	r0, r3, #0, 14
    1980:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    1984:	00007f02 	andeq	r7, r0, r2, lsl #30
    1988:	4d080000 	stcmi	0, cr0, [r8, #-0]
    198c:	03000007 	movweq	r0, #7
    1990:	004c020e 	subeq	r0, ip, lr, lsl #4
    1994:	07020000 	streq	r0, [r2, -r0]
    1998:	00325243 	eorseq	r5, r2, r3, asr #4
    199c:	7f020f03 	svcvc	0x00020f03
    19a0:	04000000 	streq	r0, [r0], #-0
    19a4:	00075708 	andeq	r5, r7, r8, lsl #14
    19a8:	02100300 	andseq	r0, r0, #0, 6
    19ac:	0000004c 	andeq	r0, r0, ip, asr #32
    19b0:	052c0806 	streq	r0, [ip, #-2054]!	; 0x806
    19b4:	11030000 	mrsne	r0, (UNDEF: 3)
    19b8:	00007f02 	andeq	r7, r0, r2, lsl #30
    19bc:	61080800 	tstvs	r8, r0, lsl #16
    19c0:	03000007 	movweq	r0, #7
    19c4:	004c0212 	subeq	r0, ip, r2, lsl r2
    19c8:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
    19cc:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    19d0:	7f021303 	svcvc	0x00021303
    19d4:	0c000000 	stceq	0, cr0, [r0], {-0}
    19d8:	00076b08 	andeq	r6, r7, r8, lsl #22
    19dc:	02140300 	andseq	r0, r4, #0, 6
    19e0:	0000004c 	andeq	r0, r0, ip, asr #32
    19e4:	5253070e 	subspl	r0, r3, #3670016	; 0x380000
    19e8:	02150300 	andseq	r0, r5, #0, 6
    19ec:	0000007f 	andeq	r0, r0, pc, ror r0
    19f0:	07750810 			; <UNDEFINED> instruction: 0x07750810
    19f4:	16030000 	strne	r0, [r3], -r0
    19f8:	00004c02 	andeq	r4, r0, r2, lsl #24
    19fc:	45071200 	strmi	r1, [r7, #-512]	; 0x200
    1a00:	03005247 	movweq	r5, #583	; 0x247
    1a04:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    1a08:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1a0c:	0000077f 	andeq	r0, r0, pc, ror r7
    1a10:	4c021803 	stcmi	8, cr1, [r2], {3}
    1a14:	16000000 	strne	r0, [r0], -r0
    1a18:	00027208 	andeq	r7, r2, r8, lsl #4
    1a1c:	02190300 	andseq	r0, r9, #0, 6
    1a20:	0000007f 	andeq	r0, r0, pc, ror r0
    1a24:	07890818 	usada8eq	r9, r8, r8, r0
    1a28:	1a030000 	bne	c1a30 <__Stack_Size+0xc1630>
    1a2c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1a30:	78081a00 	stmdavc	r8, {r9, fp, ip}
    1a34:	03000002 	movweq	r0, #2
    1a38:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    1a3c:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    1a40:	00000b98 	muleq	r0, r8, fp
    1a44:	4c021c03 	stcmi	12, cr1, [r2], {3}
    1a48:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1a4c:	00049308 	andeq	r9, r4, r8, lsl #6
    1a50:	021d0300 	andseq	r0, sp, #0, 6
    1a54:	0000007f 	andeq	r0, r0, pc, ror r0
    1a58:	079d0820 	ldreq	r0, [sp, r0, lsr #16]
    1a5c:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    1a60:	00004c02 	andeq	r4, r0, r2, lsl #24
    1a64:	43072200 	movwmi	r2, #29184	; 0x7200
    1a68:	0300544e 	movweq	r5, #1102	; 0x44e
    1a6c:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    1a70:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
    1a74:	000007a7 	andeq	r0, r0, r7, lsr #15
    1a78:	4c022003 	stcmi	0, cr2, [r2], {3}
    1a7c:	26000000 	strcs	r0, [r0], -r0
    1a80:	43535007 	cmpmi	r3, #7
    1a84:	02210300 	eoreq	r0, r1, #0, 6
    1a88:	0000007f 	andeq	r0, r0, pc, ror r0
    1a8c:	09c20828 	stmibeq	r2, {r3, r5, fp}^
    1a90:	22030000 	andcs	r0, r3, #0
    1a94:	00004c02 	andeq	r4, r0, r2, lsl #24
    1a98:	41072a00 	tstmi	r7, r0, lsl #20
    1a9c:	03005252 	movweq	r5, #594	; 0x252
    1aa0:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    1aa4:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    1aa8:	000009cd 	andeq	r0, r0, sp, asr #19
    1aac:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    1ab0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1ab4:	52435207 	subpl	r5, r3, #1879048192	; 0x70000000
    1ab8:	02250300 	eoreq	r0, r5, #0, 6
    1abc:	0000007f 	andeq	r0, r0, pc, ror r0
    1ac0:	09d80830 	ldmibeq	r8, {r4, r5, fp}^
    1ac4:	26030000 	strcs	r0, [r3], -r0
    1ac8:	00004c02 	andeq	r4, r0, r2, lsl #24
    1acc:	5e083200 	cdppl	2, 0, cr3, cr8, cr0, {0}
    1ad0:	03000002 	movweq	r0, #2
    1ad4:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    1ad8:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    1adc:	000009e3 	andeq	r0, r0, r3, ror #19
    1ae0:	4c022803 	stcmi	8, cr2, [r2], {3}
    1ae4:	36000000 	strcc	r0, [r0], -r0
    1ae8:	00026308 	andeq	r6, r2, r8, lsl #6
    1aec:	02290300 	eoreq	r0, r9, #0, 6
    1af0:	0000007f 	andeq	r0, r0, pc, ror r0
    1af4:	09ee0838 	stmibeq	lr!, {r3, r4, r5, fp}^
    1af8:	2a030000 	bcs	c1b00 <__Stack_Size+0xc1700>
    1afc:	00004c02 	andeq	r4, r0, r2, lsl #24
    1b00:	68083a00 	stmdavs	r8, {r9, fp, ip, sp}
    1b04:	03000002 	movweq	r0, #2
    1b08:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    1b0c:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    1b10:	000009f9 	strdeq	r0, [r0], -r9
    1b14:	4c022c03 	stcmi	12, cr2, [r2], {3}
    1b18:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1b1c:	00026d08 	andeq	r6, r2, r8, lsl #26
    1b20:	022d0300 	eoreq	r0, sp, #0, 6
    1b24:	0000007f 	andeq	r0, r0, pc, ror r0
    1b28:	0a040840 	beq	103c30 <__Stack_Size+0x103830>
    1b2c:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1b30:	00004c02 	andeq	r4, r0, r2, lsl #24
    1b34:	39084200 	stmdbcc	r8, {r9, lr}
    1b38:	03000002 	movweq	r0, #2
    1b3c:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    1b40:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
    1b44:	00000a0f 	andeq	r0, r0, pc, lsl #20
    1b48:	4c023003 	stcmi	0, cr3, [r2], {3}
    1b4c:	46000000 	strmi	r0, [r0], -r0
    1b50:	52434407 	subpl	r4, r3, #117440512	; 0x7000000
    1b54:	02310300 	eorseq	r0, r1, #0, 6
    1b58:	0000007f 	andeq	r0, r0, pc, ror r0
    1b5c:	0a1a0848 	beq	683c84 <__Stack_Size+0x683884>
    1b60:	32030000 	andcc	r0, r3, #0
    1b64:	00004c02 	andeq	r4, r0, r2, lsl #24
    1b68:	ca084a00 	bgt	214370 <__Stack_Size+0x213f70>
    1b6c:	03000007 	movweq	r0, #7
    1b70:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    1b74:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
    1b78:	00000a25 	andeq	r0, r0, r5, lsr #20
    1b7c:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    1b80:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    1b84:	01e20900 	mvneq	r0, r0, lsl #18
    1b88:	35030000 	strcc	r0, [r3, #-0]
    1b8c:	00009602 	andeq	r9, r0, r2, lsl #12
    1b90:	031c0600 	tsteq	ip, #0, 12
    1b94:	03710238 	cmneq	r1, #56, 4	; 0x80000003
    1b98:	53070000 	movwpl	r0, #28672	; 0x7000
    1b9c:	3a030052 	bcc	c1cec <__Stack_Size+0xc18ec>
    1ba0:	00007f02 	andeq	r7, r0, r2, lsl #30
    1ba4:	4d080000 	stcmi	0, cr0, [r8, #-0]
    1ba8:	03000007 	movweq	r0, #7
    1bac:	004c023b 	subeq	r0, ip, fp, lsr r2
    1bb0:	07020000 	streq	r0, [r2, -r0]
    1bb4:	03005244 	movweq	r5, #580	; 0x244
    1bb8:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    1bbc:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    1bc0:	00000757 	andeq	r0, r0, r7, asr r7
    1bc4:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1bc8:	06000000 	streq	r0, [r0], -r0
    1bcc:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
    1bd0:	023e0300 	eorseq	r0, lr, #0, 6
    1bd4:	0000007f 	andeq	r0, r0, pc, ror r0
    1bd8:	07610808 	strbeq	r0, [r1, -r8, lsl #16]!
    1bdc:	3f030000 	svccc	0x00030000
    1be0:	00004c02 	andeq	r4, r0, r2, lsl #24
    1be4:	43070a00 	movwmi	r0, #31232	; 0x7a00
    1be8:	03003152 	movweq	r3, #338	; 0x152
    1bec:	007f0240 	rsbseq	r0, pc, r0, asr #4
    1bf0:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1bf4:	0000076b 	andeq	r0, r0, fp, ror #14
    1bf8:	4c024103 	stfmis	f4, [r2], {3}
    1bfc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1c00:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
    1c04:	02420300 	subeq	r0, r2, #0, 6
    1c08:	0000007f 	andeq	r0, r0, pc, ror r0
    1c0c:	07750810 			; <UNDEFINED> instruction: 0x07750810
    1c10:	43030000 	movwmi	r0, #12288	; 0x3000
    1c14:	00004c02 	andeq	r4, r0, r2, lsl #24
    1c18:	43071200 	movwmi	r1, #29184	; 0x7200
    1c1c:	03003352 	movweq	r3, #850	; 0x352
    1c20:	007f0244 	rsbseq	r0, pc, r4, asr #4
    1c24:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    1c28:	0000077f 	andeq	r0, r0, pc, ror r7
    1c2c:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    1c30:	16000000 	strne	r0, [r0], -r0
    1c34:	0001c708 	andeq	ip, r1, r8, lsl #14
    1c38:	02460300 	subeq	r0, r6, #0, 6
    1c3c:	0000007f 	andeq	r0, r0, pc, ror r0
    1c40:	07890818 	usada8eq	r9, r8, r8, r0
    1c44:	47030000 	strmi	r0, [r3, -r0]
    1c48:	00004c02 	andeq	r4, r0, r2, lsl #24
    1c4c:	09001a00 	stmdbeq	r0, {r9, fp, ip}
    1c50:	00000417 	andeq	r0, r0, r7, lsl r4
    1c54:	b3024803 	movwlt	r4, #10243	; 0x2803
    1c58:	0a000002 	beq	1c68 <__Stack_Size+0x1868>
    1c5c:	00000e72 	andeq	r0, r0, r2, ror lr
    1c60:	06742901 	ldrbteq	r2, [r4], -r1, lsl #18
    1c64:	00020800 	andeq	r0, r2, r0, lsl #16
    1c68:	9c010000 	stcls	0, cr0, [r1], {-0}
    1c6c:	000e3f0a 	andeq	r3, lr, sl, lsl #30
    1c70:	76350100 	ldrtvc	r0, [r5], -r0, lsl #2
    1c74:	02080006 	andeq	r0, r8, #6
    1c78:	01000000 	mrseq	r0, (UNDEF: 0)
    1c7c:	11040a9c 			; <UNDEFINED> instruction: 0x11040a9c
    1c80:	44010000 	strmi	r0, [r1], #-0
    1c84:	08000678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl}
    1c88:	00000002 	andeq	r0, r0, r2
    1c8c:	980a9c01 	stmdals	sl, {r0, sl, fp, ip, pc}
    1c90:	0100000e 	tsteq	r0, lr
    1c94:	00067a51 	andeq	r7, r6, r1, asr sl
    1c98:	00000208 	andeq	r0, r0, r8, lsl #4
    1c9c:	0a9c0100 	beq	fe7020a4 <SCS_BASE+0x1e6f40a4>
    1ca0:	00000dcf 	andeq	r0, r0, pc, asr #27
    1ca4:	067c5e01 	ldrbteq	r5, [ip], -r1, lsl #28
    1ca8:	00020800 	andeq	r0, r2, r0, lsl #16
    1cac:	9c010000 	stcls	0, cr0, [r1], {-0}
    1cb0:	000f8d0a 	andeq	r8, pc, sl, lsl #26
    1cb4:	7e6b0100 	powvce	f0, f3, f0
    1cb8:	02080006 	andeq	r0, r8, #6
    1cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    1cc0:	102e0a9c 	mlane	lr, ip, sl, r0
    1cc4:	76010000 	strvc	r0, [r1], -r0
    1cc8:	08000680 	stmdaeq	r0, {r7, r9, sl}
    1ccc:	00000002 	andeq	r0, r0, r2
    1cd0:	140a9c01 	strne	r9, [sl], #-3073	; 0xc01
    1cd4:	0100000c 	tsteq	r0, ip
    1cd8:	00068281 	andeq	r8, r6, r1, lsl #5
    1cdc:	00000208 	andeq	r0, r0, r8, lsl #4
    1ce0:	0a9c0100 	beq	fe7020e8 <SCS_BASE+0x1e6f40e8>
    1ce4:	00000e30 	andeq	r0, r0, r0, lsr lr
    1ce8:	06848c01 	streq	r8, [r4], r1, lsl #24
    1cec:	00140800 	andseq	r0, r4, r0, lsl #16
    1cf0:	9c010000 	stcls	0, cr0, [r1], {-0}
    1cf4:	000e620a 	andeq	r6, lr, sl, lsl #4
    1cf8:	989f0100 	ldmls	pc, {r8}	; <UNPREDICTABLE>
    1cfc:	02080006 	andeq	r0, r8, #6
    1d00:	01000000 	mrseq	r0, (UNDEF: 0)
    1d04:	11270a9c 			; <UNDEFINED> instruction: 0x11270a9c
    1d08:	aa010000 	bge	41d10 <__Stack_Size+0x41910>
    1d0c:	0800069a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl}
    1d10:	00000002 	andeq	r0, r0, r2
    1d14:	0a0a9c01 	beq	2a8d20 <__Stack_Size+0x2a8920>
    1d18:	0100000f 	tsteq	r0, pc
    1d1c:	00069cb5 			; <UNDEFINED> instruction: 0x00069cb5
    1d20:	00000208 	andeq	r0, r0, r8, lsl #4
    1d24:	0a9c0100 	beq	fe70212c <SCS_BASE+0x1e6f412c>
    1d28:	00000f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1d2c:	069ec001 	ldreq	ip, [lr], r1
    1d30:	00020800 	andeq	r0, r2, r0, lsl #16
    1d34:	9c010000 	stcls	0, cr0, [r1], {-0}
    1d38:	000ff70a 	andeq	pc, pc, sl, lsl #14
    1d3c:	a0cb0100 	sbcge	r0, fp, r0, lsl #2
    1d40:	02080006 	andeq	r0, r8, #6
    1d44:	01000000 	mrseq	r0, (UNDEF: 0)
    1d48:	107f0a9c 			; <UNDEFINED> instruction: 0x107f0a9c
    1d4c:	d6010000 	strle	r0, [r1], -r0
    1d50:	080006a2 	stmdaeq	r0, {r1, r5, r7, r9, sl}
    1d54:	00000002 	andeq	r0, r0, r2
    1d58:	a70a9c01 	strge	r9, [sl, -r1, lsl #24]
    1d5c:	0100000c 	tsteq	r0, ip
    1d60:	0006a4e1 	andeq	sl, r6, r1, ror #9
    1d64:	00000208 	andeq	r0, r0, r8, lsl #4
    1d68:	0a9c0100 	beq	fe702170 <SCS_BASE+0x1e6f4170>
    1d6c:	00000f52 	andeq	r0, r0, r2, asr pc
    1d70:	06a6ec01 	strteq	lr, [r6], r1, lsl #24
    1d74:	00020800 	andeq	r0, r2, r0, lsl #16
    1d78:	9c010000 	stcls	0, cr0, [r1], {-0}
    1d7c:	0010a70a 	andseq	sl, r0, sl, lsl #14
    1d80:	a8f70100 	ldmge	r7!, {r8}^
    1d84:	02080006 	andeq	r0, r8, #6
    1d88:	01000000 	mrseq	r0, (UNDEF: 0)
    1d8c:	0d5f0b9c 	vldreq	d16, [pc, #-624]	; 1b24 <__Stack_Size+0x1724>
    1d90:	02010000 	andeq	r0, r1, #0
    1d94:	0006aa01 	andeq	sl, r6, r1, lsl #20
    1d98:	00000208 	andeq	r0, r0, r8, lsl #4
    1d9c:	0b9c0100 	bleq	fe7021a4 <SCS_BASE+0x1e6f41a4>
    1da0:	00000f34 	andeq	r0, r0, r4, lsr pc
    1da4:	ac010d01 	stcge	13, cr0, [r1], {1}
    1da8:	02080006 	andeq	r0, r8, #6
    1dac:	01000000 	mrseq	r0, (UNDEF: 0)
    1db0:	108e0b9c 	umullne	r0, lr, ip, fp
    1db4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    1db8:	00000001 	andeq	r0, r0, r1
    1dbc:	00000200 	andeq	r0, r0, r0, lsl #4
    1dc0:	0b9c0100 	bleq	fe7021c8 <SCS_BASE+0x1e6f41c8>
    1dc4:	00000d12 	andeq	r0, r0, r2, lsl sp
    1dc8:	00012301 	andeq	r2, r1, r1, lsl #6
    1dcc:	02000000 	andeq	r0, r0, #0
    1dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    1dd4:	0ed00b9c 	vmoveq.u8	r0, d16[0]
    1dd8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    1ddc:	00000001 	andeq	r0, r0, r1
    1de0:	00000200 	andeq	r0, r0, r0, lsl #4
    1de4:	0b9c0100 	bleq	fe7021ec <SCS_BASE+0x1e6f41ec>
    1de8:	00001066 	andeq	r1, r0, r6, rrx
    1dec:	00013901 	andeq	r3, r1, r1, lsl #18
    1df0:	02000000 	andeq	r0, r0, #0
    1df4:	01000000 	mrseq	r0, (UNDEF: 0)
    1df8:	0cf90b9c 	vldmiaeq	r9!, {d16-d29}
    1dfc:	44010000 	strmi	r0, [r1], #-0
    1e00:	00000001 	andeq	r0, r0, r1
    1e04:	00000200 	andeq	r0, r0, r0, lsl #4
    1e08:	0b9c0100 	bleq	fe702210 <SCS_BASE+0x1e6f4210>
    1e0c:	00000fa9 	andeq	r0, r0, r9, lsr #31
    1e10:	00014f01 	andeq	r4, r1, r1, lsl #30
    1e14:	02000000 	andeq	r0, r0, #0
    1e18:	01000000 	mrseq	r0, (UNDEF: 0)
    1e1c:	10db0b9c 	smullsne	r0, fp, ip, fp
    1e20:	5a010000 	bpl	41e28 <__Stack_Size+0x41a28>
    1e24:	00000001 	andeq	r0, r0, r1
    1e28:	00000200 	andeq	r0, r0, r0, lsl #4
    1e2c:	0b9c0100 	bleq	fe702234 <SCS_BASE+0x1e6f4234>
    1e30:	00000d2b 	andeq	r0, r0, fp, lsr #26
    1e34:	ae016501 	cfsh32ge	mvfx6, mvfx1, #1
    1e38:	02080006 	andeq	r0, r8, #6
    1e3c:	01000000 	mrseq	r0, (UNDEF: 0)
    1e40:	0db60b9c 	ldceq	11, cr0, [r6, #624]!	; 0x270
    1e44:	71010000 	mrsvc	r0, (UNDEF: 1)
    1e48:	0006b001 	andeq	fp, r6, r1
    1e4c:	00000208 	andeq	r0, r0, r8, lsl #4
    1e50:	0c9c0100 	ldfeqs	f0, [ip], {0}
    1e54:	00000f73 	andeq	r0, r0, r3, ror pc
    1e58:	b2017d01 	andlt	r7, r1, #1, 26	; 0x40
    1e5c:	04080006 	streq	r0, [r8], #-6
    1e60:	01000000 	mrseq	r0, (UNDEF: 0)
    1e64:	0005959c 	muleq	r5, ip, r5
    1e68:	06b60d00 	ldrteq	r0, [r6], r0, lsl #26
    1e6c:	08df0800 	ldmeq	pc, {fp}^	; <UNPREDICTABLE>
    1e70:	0b000000 	bleq	1e78 <__Stack_Size+0x1a78>
    1e74:	0000101b 	andeq	r1, r0, fp, lsl r0
    1e78:	b6018901 	strlt	r8, [r1], -r1, lsl #18
    1e7c:	02080006 	andeq	r0, r8, #6
    1e80:	01000000 	mrseq	r0, (UNDEF: 0)
    1e84:	0df50b9c 	ldcleq	11, cr0, [r5, #624]!	; 0x270
    1e88:	94010000 	strls	r0, [r1], #-0
    1e8c:	0006b801 	andeq	fp, r6, r1, lsl #16
    1e90:	00000208 	andeq	r0, r0, r8, lsl #4
    1e94:	0b9c0100 	bleq	fe70229c <SCS_BASE+0x1e6f429c>
    1e98:	00000c01 	andeq	r0, r0, r1, lsl #24
    1e9c:	ba019f01 	blt	69aa8 <__Stack_Size+0x696a8>
    1ea0:	02080006 	andeq	r0, r8, #6
    1ea4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ea8:	0c5b0b9c 	mrrceq	11, 9, r0, fp, cr12
    1eac:	aa010000 	bge	41eb4 <__Stack_Size+0x41ab4>
    1eb0:	0006bc01 	andeq	fp, r6, r1, lsl #24
    1eb4:	00000208 	andeq	r0, r0, r8, lsl #4
    1eb8:	0b9c0100 	bleq	fe7022c0 <SCS_BASE+0x1e6f42c0>
    1ebc:	000010c8 	andeq	r1, r0, r8, asr #1
    1ec0:	be01b601 	cfmadd32lt	mvax0, mvfx11, mvfx1, mvfx1
    1ec4:	02080006 	andeq	r0, r8, #6
    1ec8:	01000000 	mrseq	r0, (UNDEF: 0)
    1ecc:	0f1c0b9c 	svceq	0x001c0b9c
    1ed0:	c2010000 	andgt	r0, r1, #0
    1ed4:	0006c001 	andeq	ip, r6, r1
    1ed8:	00000208 	andeq	r0, r0, r8, lsl #4
    1edc:	0b9c0100 	bleq	fe7022e4 <SCS_BASE+0x1e6f42e4>
    1ee0:	00000ebd 			; <UNDEFINED> instruction: 0x00000ebd
    1ee4:	c201cd01 	andgt	ip, r1, #1, 26	; 0x40
    1ee8:	02080006 	andeq	r0, r8, #6
    1eec:	01000000 	mrseq	r0, (UNDEF: 0)
    1ef0:	11170c9c 			; <UNDEFINED> instruction: 0x11170c9c
    1ef4:	dc010000 	stcle	0, cr0, [r1], {-0}
    1ef8:	0006c401 	andeq	ip, r6, r1, lsl #8
    1efc:	00001408 	andeq	r1, r0, r8, lsl #8
    1f00:	4d9c0100 	ldfmis	f0, [ip]
    1f04:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
    1f08:	080006d0 	stmdaeq	r0, {r4, r6, r7, r9, sl}
    1f0c:	000008e6 	andeq	r0, r0, r6, ror #17
    1f10:	00000643 	andeq	r0, r0, r3, asr #12
    1f14:	0151010f 	cmpeq	r1, pc, lsl #2
    1f18:	50010f31 	andpl	r0, r1, r1, lsr pc
    1f1c:	244a4003 	strbcs	r4, [sl], #-3
    1f20:	06d80d00 	ldrbeq	r0, [r8], r0, lsl #26
    1f24:	09030800 	stmdbeq	r3, {fp}
    1f28:	0b000000 	bleq	1f30 <__Stack_Size+0x1b30>
    1f2c:	00000da6 	andeq	r0, r0, r6, lsr #27
    1f30:	d801ef01 	stmdale	r1, {r0, r8, r9, sl, fp, sp, lr, pc}
    1f34:	02080006 	andeq	r0, r8, #6
    1f38:	01000000 	mrseq	r0, (UNDEF: 0)
    1f3c:	0fc20b9c 	svceq	0x00c20b9c
    1f40:	fa010000 	blx	41f48 <__Stack_Size+0x41b48>
    1f44:	0006da01 	andeq	sp, r6, r1, lsl #20
    1f48:	00000208 	andeq	r0, r0, r8, lsl #4
    1f4c:	0b9c0100 	bleq	fe702354 <SCS_BASE+0x1e6f4354>
    1f50:	00000cd1 	ldrdeq	r0, [r0], -r1
    1f54:	dc020501 	cfstr32le	mvfx0, [r2], {1}
    1f58:	02080006 	andeq	r0, r8, #6
    1f5c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f60:	10080b9c 	mulne	r8, ip, fp
    1f64:	10010000 	andne	r0, r1, r0
    1f68:	0006de02 	andeq	sp, r6, r2, lsl #28
    1f6c:	00000208 	andeq	r0, r0, r8, lsl #4
    1f70:	0b9c0100 	bleq	fe702378 <SCS_BASE+0x1e6f4378>
    1f74:	00000bee 	andeq	r0, r0, lr, ror #23
    1f78:	e0021b01 	and	r1, r2, r1, lsl #22
    1f7c:	02080006 	andeq	r0, r8, #6
    1f80:	01000000 	mrseq	r0, (UNDEF: 0)
    1f84:	0fd20b9c 	svceq	0x00d20b9c
    1f88:	26010000 	strcs	r0, [r1], -r0
    1f8c:	0006e202 	andeq	lr, r6, r2, lsl #4
    1f90:	00000208 	andeq	r0, r0, r8, lsl #4
    1f94:	0b9c0100 	bleq	fe70239c <SCS_BASE+0x1e6f439c>
    1f98:	00000f63 	andeq	r0, r0, r3, ror #30
    1f9c:	e4023101 	str	r3, [r2], #-257	; 0x101
    1fa0:	02080006 	andeq	r0, r8, #6
    1fa4:	01000000 	mrseq	r0, (UNDEF: 0)
    1fa8:	10b80b9c 	umlalsne	r0, r8, ip, fp
    1fac:	3c010000 	stccc	0, cr0, [r1], {-0}
    1fb0:	0006e602 	andeq	lr, r6, r2, lsl #12
    1fb4:	00000208 	andeq	r0, r0, r8, lsl #4
    1fb8:	0b9c0100 	bleq	fe7023c0 <SCS_BASE+0x1e6f43c0>
    1fbc:	00000fe5 	andeq	r0, r0, r5, ror #31
    1fc0:	e8024901 	stmda	r2, {r0, r8, fp, lr}
    1fc4:	02080006 	andeq	r0, r8, #6
    1fc8:	01000000 	mrseq	r0, (UNDEF: 0)
    1fcc:	11360c9c 			; <UNDEFINED> instruction: 0x11360c9c
    1fd0:	60010000 	andvs	r0, r1, r0
    1fd4:	0006ec02 	andeq	lr, r6, r2, lsl #24
    1fd8:	00003c08 	andeq	r3, r0, r8, lsl #24
    1fdc:	279c0100 	ldrcs	r0, [ip, r0, lsl #2]
    1fe0:	10000007 	andne	r0, r0, r7
    1fe4:	01007273 	tsteq	r0, r3, ror r2
    1fe8:	003a0265 	eorseq	r0, sl, r5, ror #4
    1fec:	03050000 	movweq	r0, #20480	; 0x5000
    1ff0:	20000158 	andcs	r0, r0, r8, asr r1
    1ff4:	00070611 	andeq	r0, r7, r1, lsl r6
    1ff8:	00090b08 	andeq	r0, r9, r8, lsl #22
    1ffc:	50010f00 	andpl	r0, r1, r0, lsl #30
    2000:	00007402 	andeq	r7, r0, r2, lsl #8
    2004:	0de30b00 	stcleq	11, cr0, [r3]
    2008:	76010000 	strvc	r0, [r1], -r0
    200c:	00072802 	andeq	r2, r7, r2, lsl #16
    2010:	00000208 	andeq	r0, r0, r8, lsl #4
    2014:	0b9c0100 	bleq	fe70241c <SCS_BASE+0x1e6f441c>
    2018:	00000c46 	andeq	r0, r0, r6, asr #24
    201c:	2a028201 	bcs	a2828 <__Stack_Size+0xa2428>
    2020:	02080007 	andeq	r0, r8, #7
    2024:	01000000 	mrseq	r0, (UNDEF: 0)
    2028:	0c800b9c 	vstmiaeq	r0, {d0-d13}
    202c:	8d010000 	stchi	0, cr0, [r1, #-0]
    2030:	00072c02 	andeq	r2, r7, r2, lsl #24
    2034:	00000208 	andeq	r0, r0, r8, lsl #4
    2038:	0b9c0100 	bleq	fe702440 <SCS_BASE+0x1e6f4440>
    203c:	00000ce4 	andeq	r0, r0, r4, ror #25
    2040:	2e029801 	cdpcs	8, 0, cr9, cr2, cr1, {0}
    2044:	02080007 	andeq	r0, r8, #7
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	10390b9c 	mlasne	r9, ip, fp, r0
    2050:	a3010000 	movwge	r0, #4096	; 0x1000
    2054:	00073002 	andeq	r3, r7, r2
    2058:	00000208 	andeq	r0, r0, r8, lsl #4
    205c:	0b9c0100 	bleq	fe702464 <SCS_BASE+0x1e6f4464>
    2060:	00000eaa 	andeq	r0, r0, sl, lsr #29
    2064:	3202af01 	andcc	sl, r2, #1, 30
    2068:	02080007 	andeq	r0, r8, #7
    206c:	01000000 	mrseq	r0, (UNDEF: 0)
    2070:	0e080b9c 	vmoveq.32	d24[0], r0
    2074:	bb010000 	bllt	4207c <__Stack_Size+0x41c7c>
    2078:	00073402 	andeq	r3, r7, r2, lsl #8
    207c:	00000208 	andeq	r0, r0, r8, lsl #4
    2080:	0b9c0100 	bleq	fe702488 <SCS_BASE+0x1e6f4488>
    2084:	00000c94 	muleq	r0, r4, ip
    2088:	3602c601 	strcc	ip, [r2], -r1, lsl #12
    208c:	02080007 	andeq	r0, r8, #7
    2090:	01000000 	mrseq	r0, (UNDEF: 0)
    2094:	0e520b9c 	vmoveq.s8	r0, d18[0]
    2098:	d1010000 	mrsle	r0, (UNDEF: 1)
    209c:	00073802 	andeq	r3, r7, r2, lsl #16
    20a0:	00000208 	andeq	r0, r0, r8, lsl #4
    20a4:	0b9c0100 	bleq	fe7024ac <SCS_BASE+0x1e6f44ac>
    20a8:	00000ee9 	andeq	r0, r0, r9, ror #29
    20ac:	3a02dc01 	bcc	b90b8 <__Stack_Size+0xb8cb8>
    20b0:	02080007 	andeq	r0, r8, #7
    20b4:	01000000 	mrseq	r0, (UNDEF: 0)
    20b8:	0d3d0b9c 	vldmdbeq	sp!, {d0-d13}
    20bc:	e7010000 	str	r0, [r1, -r0]
    20c0:	00073c02 	andeq	r3, r7, r2, lsl #24
    20c4:	00000208 	andeq	r0, r0, r8, lsl #4
    20c8:	0b9c0100 	bleq	fe7024d0 <SCS_BASE+0x1e6f44d0>
    20cc:	000010f4 	strdeq	r1, [r0], -r4
    20d0:	3e02f201 	cdpcc	2, 0, cr15, cr2, cr1, {0}
    20d4:	02080007 	andeq	r0, r8, #7
    20d8:	01000000 	mrseq	r0, (UNDEF: 0)
    20dc:	0d700b9c 	vldmdbeq	r0!, {d16-d29}
    20e0:	fd010000 	stc2	0, cr0, [r1, #-0]
    20e4:	00074002 	andeq	r4, r7, r2
    20e8:	00000208 	andeq	r0, r0, r8, lsl #4
    20ec:	0b9c0100 	bleq	fe7024f4 <SCS_BASE+0x1e6f44f4>
    20f0:	00000c6f 	andeq	r0, r0, pc, ror #24
    20f4:	42030801 	andmi	r0, r3, #65536	; 0x10000
    20f8:	02080007 	andeq	r0, r8, #7
    20fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2100:	0ef90b9c 	vmoveq.u8	r0, d25[4]
    2104:	13010000 	movwne	r0, #4096	; 0x1000
    2108:	00074403 	andeq	r4, r7, r3, lsl #8
    210c:	00000208 	andeq	r0, r0, r8, lsl #4
    2110:	0b9c0100 	bleq	fe702518 <SCS_BASE+0x1e6f4518>
    2114:	00000e20 	andeq	r0, r0, r0, lsr #28
    2118:	46031e01 	strmi	r1, [r3], -r1, lsl #28
    211c:	02080007 	andeq	r0, r8, #7
    2120:	01000000 	mrseq	r0, (UNDEF: 0)
    2124:	0d960b9c 	vldreq	d0, [r6, #624]	; 0x270
    2128:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    212c:	00074803 	andeq	r4, r7, r3, lsl #16
    2130:	00000208 	andeq	r0, r0, r8, lsl #4
    2134:	0b9c0100 	bleq	fe70253c <SCS_BASE+0x1e6f453c>
    2138:	00000e7f 	andeq	r0, r0, pc, ror lr
    213c:	4a033401 	bmi	cf148 <__Stack_Size+0xced48>
    2140:	02080007 	andeq	r0, r8, #7
    2144:	01000000 	mrseq	r0, (UNDEF: 0)
    2148:	104d0b9c 	umaalne	r0, sp, ip, fp
    214c:	3f010000 	svccc	0x00010000
    2150:	00074c03 	andeq	r4, r7, r3, lsl #24
    2154:	00000208 	andeq	r0, r0, r8, lsl #4
    2158:	0b9c0100 	bleq	fe702560 <SCS_BASE+0x1e6f4560>
    215c:	00000cb8 			; <UNDEFINED> instruction: 0x00000cb8
    2160:	4e034a01 	vmlami.f32	s8, s6, s2
    2164:	02080007 	andeq	r0, r8, #7
    2168:	01000000 	mrseq	r0, (UNDEF: 0)
    216c:	0c2b0b9c 	stceq	11, cr0, [fp], #-624	; 0xfffffd90
    2170:	56010000 	strpl	r0, [r1], -r0
    2174:	00075003 	andeq	r5, r7, r3
    2178:	00000208 	andeq	r0, r0, r8, lsl #4
    217c:	129c0100 	addsne	r0, ip, #0, 2
    2180:	00000190 	muleq	r0, r0, r1
    2184:	006f1d01 	rsbeq	r1, pc, r1, lsl #26
    2188:	5e130000 	cdppl	0, 1, cr0, cr3, cr0, {0}
    218c:	bd000000 	stclt	0, cr0, [r0, #-0]
    2190:	14000008 	strne	r0, [r0], #-8
    2194:	0000008f 	andeq	r0, r0, pc, lsl #1
    2198:	150003ff 	strne	r0, [r0, #-1023]	; 0x3ff
    219c:	00000029 	andeq	r0, r0, r9, lsr #32
    21a0:	c9024701 	stmdbgt	r2, {r0, r8, r9, sl, lr}
    21a4:	05000008 	streq	r0, [r0, #-8]
    21a8:	000008ac 	andeq	r0, r0, ip, lsr #17
    21ac:	00036915 	andeq	r6, r3, r5, lsl r9
    21b0:	02480100 	subeq	r0, r8, #0, 2
    21b4:	000008da 	ldrdeq	r0, [r0], -sl
    21b8:	00004c05 	andeq	r4, r0, r5, lsl #24
    21bc:	0f451600 	svceq	0x00451600
    21c0:	15010000 	strne	r0, [r1, #-0]
    21c4:	000d8017 	andeq	r8, sp, r7, lsl r0
    21c8:	02fe0400 	rscseq	r0, lr, #0, 8
    21cc:	000008fd 	strdeq	r0, [r0], -sp
    21d0:	0008fd18 	andeq	pc, r8, r8, lsl sp	; <UNPREDICTABLE>
    21d4:	004c1800 	subeq	r1, ip, r0, lsl #16
    21d8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    21dc:	0002a704 	andeq	sl, r2, r4, lsl #14
    21e0:	06241a00 	strteq	r1, [r4], -r0, lsl #20
    21e4:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    21e8:	0d4d1b01 	vstreq	d17, [sp, #-4]
    21ec:	ed050000 	stc	0, cr0, [r5, #-0]
    21f0:	0000004c 	andeq	r0, r0, ip, asr #32
    21f4:	00000920 	andeq	r0, r0, r0, lsr #18
    21f8:	00092018 	andeq	r2, r9, r8, lsl r0
    21fc:	04190000 	ldreq	r0, [r9], #-0
    2200:	00000371 	andeq	r0, r0, r1, ror r3
    2204:	00012400 	andeq	r2, r1, r0, lsl #8
    2208:	c5000400 	strgt	r0, [r0, #-1024]	; 0x400
    220c:	04000005 	streq	r0, [r0], #-5
    2210:	0002ec01 	andeq	lr, r2, r1, lsl #24
    2214:	11480100 	mrsne	r0, (UNDEF: 88)
    2218:	05310000 	ldreq	r0, [r1, #-0]!
    221c:	09810000 	stmibeq	r1, {}	; <UNPREDICTABLE>
    2220:	04020000 	streq	r0, [r2], #-0
    2224:	0007c105 	andeq	ip, r7, r5, lsl #2
    2228:	05020200 	streq	r0, [r2, #-512]	; 0x200
    222c:	00000793 	muleq	r0, r3, r7
    2230:	3e060102 	adfccs	f0, f6, f2
    2234:	02000009 	andeq	r0, r0, #9
    2238:	08bd0704 	popeq	{r2, r8, r9, sl}
    223c:	02020000 	andeq	r0, r2, #0
    2240:	000b2507 	andeq	r2, fp, r7, lsl #10
    2244:	38750300 	ldmdacc	r5!, {r8, r9}^
    2248:	4a290200 	bmi	a42a50 <__Stack_Size+0xa42650>
    224c:	02000000 	andeq	r0, r0, #0
    2250:	093c0801 	ldmdbeq	ip!, {r0, fp}
    2254:	04020000 	streq	r0, [r2], #-0
    2258:	0008b407 	andeq	fp, r8, r7, lsl #8
    225c:	00400400 	subeq	r0, r0, r0, lsl #8
    2260:	00680000 	rsbeq	r0, r8, r0
    2264:	51050000 	mrspl	r0, (UNDEF: 5)
    2268:	11000000 	mrsne	r0, (UNDEF: 0)
    226c:	11710600 	cmnne	r1, r0, lsl #12
    2270:	16010000 	strne	r0, [r1], -r0
    2274:	00000079 	andeq	r0, r0, r9, ror r0
    2278:	1f8b0305 	svcne	0x008b0305
    227c:	58070800 	stmdapl	r7, {fp}
    2280:	04000000 	streq	r0, [r0], #-0
    2284:	00000040 	andeq	r0, r0, r0, asr #32
    2288:	0000008e 	andeq	r0, r0, lr, lsl #1
    228c:	00005105 	andeq	r5, r0, r5, lsl #2
    2290:	06004200 	streq	r4, [r0], -r0, lsl #4
    2294:	000011d0 	ldrdeq	r1, [r0], -r0
    2298:	009f3001 	addseq	r3, pc, r1
    229c:	03050000 	movweq	r0, #20480	; 0x5000
    22a0:	08001f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, ip}
    22a4:	00007e07 	andeq	r7, r0, r7, lsl #28
    22a8:	00400400 	subeq	r0, r0, r0, lsl #8
    22ac:	00b40000 	adcseq	r0, r4, r0
    22b0:	51050000 	mrspl	r0, (UNDEF: 5)
    22b4:	03000000 	movweq	r0, #0
    22b8:	11930600 	orrsne	r0, r3, r0, lsl #12
    22bc:	83010000 	movwhi	r0, #4096	; 0x1000
    22c0:	000000c5 	andeq	r0, r0, r5, asr #1
    22c4:	1f440305 	svcne	0x00440305
    22c8:	a4070800 	strge	r0, [r7], #-2048	; 0x800
    22cc:	06000000 	streq	r0, [r0], -r0
    22d0:	00001153 	andeq	r1, r0, r3, asr r1
    22d4:	00db8b01 	sbcseq	r8, fp, r1, lsl #22
    22d8:	03050000 	movweq	r0, #20480	; 0x5000
    22dc:	08001f32 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, fp, ip}
    22e0:	00005807 	andeq	r5, r0, r7, lsl #16
    22e4:	00400400 	subeq	r0, r0, r0, lsl #8
    22e8:	00f00000 	rscseq	r0, r0, r0
    22ec:	51050000 	mrspl	r0, (UNDEF: 5)
    22f0:	31000000 	mrscc	r0, (UNDEF: 0)
    22f4:	11b10600 			; <UNDEFINED> instruction: 0x11b10600
    22f8:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    22fc:	00000101 	andeq	r0, r0, r1, lsl #2
    2300:	1f000305 	svcne	0x00000305
    2304:	e0070800 	and	r0, r7, r0, lsl #16
    2308:	04000000 	streq	r0, [r0], #-0
    230c:	00000040 	andeq	r0, r0, r0, asr #32
    2310:	00000116 	andeq	r0, r0, r6, lsl r1
    2314:	00005105 	andeq	r5, r0, r5, lsl #2
    2318:	06001900 	streq	r1, [r0], -r0, lsl #18
    231c:	000011f2 	strdeq	r1, [r0], -r2
    2320:	0106b801 	tsteq	r6, r1, lsl #16
    2324:	03050000 	movweq	r0, #20480	; 0x5000
    2328:	20000001 	andcs	r0, r0, r1
    232c:	00036900 	andeq	r6, r3, r0, lsl #18
    2330:	17000400 	strne	r0, [r0, -r0, lsl #8]
    2334:	04000006 	streq	r0, [r0], #-6
    2338:	0002ec01 	andeq	lr, r2, r1, lsl #24
    233c:	12210100 	eorne	r0, r1, #0, 2
    2340:	05310000 	ldreq	r0, [r1, #-0]!
    2344:	03280000 	teqeq	r8, #0
    2348:	00000000 	andeq	r0, r0, r0
    234c:	09c80000 	stmibeq	r8, {}^	; <UNPREDICTABLE>
    2350:	04020000 	streq	r0, [r2], #-0
    2354:	0007c105 	andeq	ip, r7, r5, lsl #2
    2358:	05020200 	streq	r0, [r2, #-512]	; 0x200
    235c:	00000793 	muleq	r0, r3, r7
    2360:	3e060102 	adfccs	f0, f6, f2
    2364:	03000009 	movweq	r0, #9
    2368:	00323375 	eorseq	r3, r2, r5, ror r3
    236c:	00452702 	subeq	r2, r5, r2, lsl #14
    2370:	04020000 	streq	r0, [r2], #-0
    2374:	0008bd07 	andeq	fp, r8, r7, lsl #26
    2378:	31750300 	cmncc	r5, r0, lsl #6
    237c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2380:	00000057 	andeq	r0, r0, r7, asr r0
    2384:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    2388:	0300000b 	movweq	r0, #11
    238c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2390:	00006829 	andeq	r6, r0, r9, lsr #16
    2394:	08010200 	stmdaeq	r1, {r9}
    2398:	0000093c 	andeq	r0, r0, ip, lsr r9
    239c:	0003d204 	andeq	sp, r3, r4, lsl #4
    23a0:	7a2f0200 	bvc	bc2ba8 <__Stack_Size+0xbc27a8>
    23a4:	05000000 	streq	r0, [r0, #-0]
    23a8:	00000045 	andeq	r0, r0, r5, asr #32
    23ac:	3a020106 	bcc	827cc <__Stack_Size+0x823cc>
    23b0:	00000094 	muleq	r0, r4, r0
    23b4:	0007fa07 	andeq	pc, r7, r7, lsl #20
    23b8:	14070000 	strne	r0, [r7], #-0
    23bc:	01000002 	tsteq	r0, r2
    23c0:	05a90400 	streq	r0, [r9, #1024]!	; 0x400
    23c4:	3a020000 	bcc	823cc <__Stack_Size+0x81fcc>
    23c8:	0000007f 	andeq	r0, r0, pc, ror r0
    23cc:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    23d0:	06000008 	streq	r0, [r0], -r8
    23d4:	cd1c0301 	ldcgt	3, cr0, [ip, #-4]
    23d8:	07000000 	streq	r0, [r0, -r0]
    23dc:	000003e5 	andeq	r0, r0, r5, ror #7
    23e0:	07cf0701 	strbeq	r0, [pc, r1, lsl #14]
    23e4:	07020000 	streq	r0, [r2, -r0]
    23e8:	000000be 	strheq	r0, [r0], -lr
    23ec:	04620703 	strbteq	r0, [r2], #-1795	; 0x703
    23f0:	07040000 	streq	r0, [r4, -r0]
    23f4:	00000387 	andeq	r0, r0, r7, lsl #7
    23f8:	ec040005 	stc	0, cr0, [r4], {5}
    23fc:	03000006 	movweq	r0, #6
    2400:	0000a622 	andeq	sl, r0, r2, lsr #12
    2404:	5e040800 	cdppl	8, 0, cr0, cr4, cr0, {0}
    2408:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    240c:	00000974 	andeq	r0, r0, r4, ror r9
    2410:	0f300501 	svceq	0x00300501
    2414:	07000001 	streq	r0, [r0, -r1]
    2418:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
    241c:	0b380700 	bleq	e04024 <__Stack_Size+0xe03c24>
    2420:	07010000 	streq	r0, [r1, -r0]
    2424:	00000596 	muleq	r0, r6, r5
    2428:	0b780702 	bleq	1e04038 <__Stack_Size+0x1e03c38>
    242c:	07030000 	streq	r0, [r3, -r0]
    2430:	00000425 	andeq	r0, r0, r5, lsr #8
    2434:	09200704 	stmdbeq	r0!, {r2, r8, r9, sl}
    2438:	00050000 	andeq	r0, r5, r0
    243c:	00127c0a 	andseq	r7, r2, sl, lsl #24
    2440:	523f0100 	eorspl	r0, pc, #0, 2
    2444:	02080007 	andeq	r0, r8, #7
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	124a0b9c 	subne	r0, sl, #156, 22	; 0x27000
    2450:	72010000 	andvc	r0, r1, #0
    2454:	00000094 	muleq	r0, r4, r0
    2458:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
    245c:	00000100 	andeq	r0, r0, r0, lsl #2
    2460:	01ab9c01 			; <UNDEFINED> instruction: 0x01ab9c01
    2464:	c10c0000 	mrsgt	r0, (UNDEF: 12)
    2468:	01000002 	tsteq	r0, r2
    246c:	0000d872 	andeq	sp, r0, r2, ror r8
    2470:	00051700 	andeq	r1, r5, r0, lsl #14
    2474:	3bd40c00 	blcc	ff50547c <SCS_BASE+0x1f4f747c>
    2478:	72010000 	andvc	r0, r1, #0
    247c:	0000004c 	andeq	r0, r0, ip, asr #32
    2480:	00000543 	andeq	r0, r0, r3, asr #10
    2484:	00122c0d 	andseq	r2, r2, sp, lsl #24
    2488:	4c740100 	ldfmie	f0, [r4], #-0
    248c:	64000000 	strvs	r0, [r0], #-0
    2490:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
    2494:	00001299 	muleq	r0, r9, r2
    2498:	005e7501 	subseq	r7, lr, r1, lsl #10
    249c:	059b0000 	ldreq	r0, [fp]
    24a0:	e00e0000 	and	r0, lr, r0
    24a4:	01000002 	tsteq	r0, r2
    24a8:	0001ab76 	andeq	sl, r1, r6, ror fp
    24ac:	57910200 	ldrpl	r0, [r1, r0, lsl #4]
    24b0:	0003080f 	andeq	r0, r3, pc, lsl #16
    24b4:	34ae0d00 	strtcc	r0, [lr], #3328	; 0xd00
    24b8:	85010000 	strhi	r0, [r1, #-0]
    24bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    24c0:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    24c4:	0007ac10 	andeq	sl, r7, r0, lsl ip
    24c8:	0002fb08 	andeq	pc, r2, r8, lsl #22
    24cc:	07ce1000 	strbeq	r1, [lr, r0]
    24d0:	03150800 	tsteq	r5, #0, 16
    24d4:	00000000 	andeq	r0, r0, r0
    24d8:	0000cd05 	andeq	ip, r0, r5, lsl #26
    24dc:	12101100 	andsne	r1, r0, #0, 2
    24e0:	55010000 	strpl	r0, [r1, #-0]
    24e4:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
    24e8:	0000005c 	andeq	r0, r0, ip, asr r0
    24ec:	02299c01 	eoreq	r9, r9, #256	; 0x100
    24f0:	6e120000 	cdpvs	0, 1, cr0, cr2, cr0, {0}
    24f4:	0e080008 	cdpeq	0, 0, cr0, cr8, cr8, {0}
    24f8:	fd000000 	stc2	0, cr0, [r0, #-0]
    24fc:	13000001 	movwne	r0, #1
    2500:	000006c8 	andeq	r0, r0, r8, asr #13
    2504:	02296301 	eoreq	r6, r9, #67108864	; 0x4000000
    2508:	01e30000 	mvneq	r0, r0
    250c:	00140000 	andseq	r0, r4, r0
    2510:	00087210 	andeq	r7, r8, r0, lsl r2
    2514:	00033308 	andeq	r3, r3, r8, lsl #6
    2518:	087c1500 	ldmdaeq	ip!, {r8, sl, ip}^
    251c:	01200800 	teqeq	r0, r0, lsl #16
    2520:	01160000 	tsteq	r6, r0
    2524:	00740250 	rsbseq	r0, r4, r0, asr r2
    2528:	5e170000 	cdppl	0, 1, cr0, cr7, cr0, {0}
    252c:	44080008 	strmi	r0, [r8], #-8
    2530:	19000003 	stmdbne	r0, {r0, r1}
    2534:	16000002 	strne	r0, [r0], -r2
    2538:	03055101 	movweq	r5, #20737	; 0x5101
    253c:	200005f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    2540:	01500116 	cmpeq	r0, r6, lsl r1
    2544:	9c180033 	ldcls	0, cr0, [r8], {51}	; 0x33
    2548:	5e080008 	cdppl	0, 0, cr0, cr8, cr8, {0}
    254c:	16000003 	strne	r0, [r0], -r3
    2550:	33015001 	movwcc	r5, #4097	; 0x1001
    2554:	04190000 	ldreq	r0, [r9], #-0
    2558:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    255c:	12641100 	rsbne	r1, r4, #0, 2
    2560:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    2564:	00000000 	andeq	r0, r0, r0
    2568:	00000020 	andeq	r0, r0, r0, lsr #32
    256c:	02579c01 	subseq	r9, r7, #256	; 0x100
    2570:	710e0000 	mrsvc	r0, (UNDEF: 14)
    2574:	01000012 	tsteq	r0, r2, lsl r0
    2578:	00003abc 			; <UNDEFINED> instruction: 0x00003abc
    257c:	60030500 	andvs	r0, r3, r0, lsl #10
    2580:	00200001 	eoreq	r0, r0, r1
    2584:	00005e1a 	andeq	r5, r0, sl, lsl lr
    2588:	00026700 	andeq	r6, r2, r0, lsl #14
    258c:	009f1b00 	addseq	r1, pc, r0, lsl #22
    2590:	003f0000 	eorseq	r0, pc, r0
    2594:	000a941c 	andeq	r9, sl, ip, lsl r4
    2598:	57210100 	strpl	r0, [r1, -r0, lsl #2]!
    259c:	05000002 	streq	r0, [r0, #-2]
    25a0:	0005f003 	andeq	pc, r5, r3
    25a4:	005e1a20 	subseq	r1, lr, r0, lsr #20
    25a8:	02830000 	addeq	r0, r3, #0
    25ac:	001d0000 	andseq	r0, sp, r0
    25b0:	0000291e 	andeq	r2, r0, lr, lsl r9
    25b4:	8e240100 	sufhis	f0, f4, f0
    25b8:	05000002 	streq	r0, [r0, #-2]
    25bc:	00000278 	andeq	r0, r0, r8, ror r2
    25c0:	0003691e 	andeq	r6, r3, lr, lsl r9
    25c4:	9e250100 	suflss	f0, f5, f0
    25c8:	05000002 	streq	r0, [r0, #-2]
    25cc:	0000004c 	andeq	r0, r0, ip, asr #32
    25d0:	00028f1e 	andeq	r8, r2, lr, lsl pc
    25d4:	6f270100 	svcvs	0x00270100
    25d8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    25dc:	00000ae6 	andeq	r0, r0, r6, ror #21
    25e0:	006f2701 	rsbeq	r2, pc, r1, lsl #14
    25e4:	1a1e0000 	bne	7825ec <__Stack_Size+0x7821ec>
    25e8:	01000001 	tsteq	r0, r1
    25ec:	00006f27 	andeq	r6, r0, r7, lsr #30
    25f0:	04451e00 	strbeq	r1, [r5], #-3584	; 0xe00
    25f4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    25f8:	0000005e 	andeq	r0, r0, lr, asr r0
    25fc:	0005df1e 	andeq	sp, r5, lr, lsl pc
    2600:	94290100 	strtls	r0, [r9], #-256	; 0x100
    2604:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2608:	0000033a 	andeq	r0, r0, sl, lsr r3
    260c:	02e52a01 	rsceq	r2, r5, #4096	; 0x1000
    2610:	3a050000 	bcc	142618 <__Stack_Size+0x142218>
    2614:	1c000000 	stcne	0, cr0, [r0], {-0}
    2618:	0000087b 	andeq	r0, r0, fp, ror r8
    261c:	029e5401 	addseq	r5, lr, #16777216	; 0x1000000
    2620:	03050000 	movweq	r0, #20480	; 0x5000
    2624:	2000015c 	andcs	r0, r0, ip, asr r1
    2628:	0012381f 	andseq	r3, r2, pc, lsl r8
    262c:	cdbd0300 	ldcgt	3, cr0, [sp]
    2630:	15000000 	strne	r0, [r0, #-0]
    2634:	20000003 	andcs	r0, r0, r3
    2638:	0000003a 	andeq	r0, r0, sl, lsr r0
    263c:	00003a20 	andeq	r3, r0, r0, lsr #20
    2640:	fc210000 	stc2	0, cr0, [r1], #-0
    2644:	01000008 	tsteq	r0, r8
    2648:	00032633 	andeq	r2, r3, r3, lsr r6
    264c:	03262000 	teqeq	r6, #0
    2650:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2654:	00032c04 	andeq	r2, r3, r4, lsl #24
    2658:	08010200 	stmdaeq	r1, {r9}
    265c:	00000945 	andeq	r0, r0, r5, asr #18
    2660:	0006c813 	andeq	ip, r6, r3, lsl r8
    2664:	29630100 	stmdbcs	r3!, {r8}^
    2668:	44000002 	strmi	r0, [r0], #-2
    266c:	14000003 	strne	r0, [r0], #-3
    2670:	12571f00 	subsne	r1, r7, #0, 30
    2674:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2678:	0000003a 	andeq	r0, r0, sl, lsr r0
    267c:	0000035e 	andeq	r0, r0, lr, asr r3
    2680:	00005e20 	andeq	r5, r0, r0, lsr #28
    2684:	00d82000 	sbcseq	r2, r8, r0
    2688:	22000000 	andcs	r0, r0, #0
    268c:	0000128c 	andeq	r1, r0, ip, lsl #5
    2690:	20027206 	andcs	r7, r2, r6, lsl #4
    2694:	0000005e 	andeq	r0, r0, lr, asr r0
    2698:	02220000 	eoreq	r0, r2, #0
    269c:	00040000 	andeq	r0, r4, r0
    26a0:	000007eb 	andeq	r0, r0, fp, ror #15
    26a4:	02ec0104 	rsceq	r0, ip, #4, 2
    26a8:	3f010000 	svccc	0x00010000
    26ac:	31000013 	tstcc	r0, r3, lsl r0
    26b0:	50000005 	andpl	r0, r0, r5
    26b4:	00000003 	andeq	r0, r0, r3
    26b8:	fb000000 	blx	26c2 <__Stack_Size+0x22c2>
    26bc:	0200000a 	andeq	r0, r0, #10
    26c0:	07c10504 	strbeq	r0, [r1, r4, lsl #10]
    26c4:	02020000 	andeq	r0, r2, #0
    26c8:	00079305 	andeq	r9, r7, r5, lsl #6
    26cc:	06010200 	streq	r0, [r1], -r0, lsl #4
    26d0:	0000093e 	andeq	r0, r0, lr, lsr r9
    26d4:	bd070402 	cfstrslt	mvf0, [r7, #-8]
    26d8:	03000008 	movweq	r0, #8
    26dc:	00363175 	eorseq	r3, r6, r5, ror r1
    26e0:	004c2802 	subeq	r2, ip, r2, lsl #16
    26e4:	02020000 	andeq	r0, r2, #0
    26e8:	000b2507 	andeq	r2, fp, r7, lsl #10
    26ec:	38750300 	ldmdacc	r5!, {r8, r9}^
    26f0:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    26f4:	02000000 	andeq	r0, r0, #0
    26f8:	093c0801 	ldmdbeq	ip!, {r0, fp}
    26fc:	04020000 	streq	r0, [r2], #-0
    2700:	0008b407 	andeq	fp, r8, r7, lsl #8
    2704:	53040400 	movwpl	r0, #17408	; 0x4400
    2708:	05000000 	streq	r0, [r0, #-0]
    270c:	000012f4 	strdeq	r1, [r0], -r4
    2710:	96300301 	ldrtls	r0, [r0], -r1, lsl #6
    2714:	06000000 	streq	r0, [r0], -r0
    2718:	00001308 	andeq	r1, r0, r8, lsl #6
    271c:	139e0600 	orrsne	r0, lr, #0, 12
    2720:	06010000 	streq	r0, [r1], -r0
    2724:	00001331 	andeq	r1, r0, r1, lsr r3
    2728:	13900602 	orrsne	r0, r0, #2097152	; 0x200000
    272c:	00030000 	andeq	r0, r3, r0
    2730:	0012f507 	andseq	pc, r2, r7, lsl #10
    2734:	71370300 	teqvc	r7, r0, lsl #6
    2738:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    273c:	0000006b 	andeq	r0, r0, fp, rrx
    2740:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2744:	00004109 	andeq	r4, r0, r9, lsl #2
    2748:	04040000 	streq	r0, [r4], #-0
    274c:	000000a1 	andeq	r0, r0, r1, lsr #1
    2750:	0012a70a 	andseq	sl, r2, sl, lsl #14
    2754:	7f033000 	svcvc	0x00033000
    2758:	00000153 	andeq	r0, r0, r3, asr r1
    275c:	00287f0b 	eoreq	r7, r8, fp, lsl #30
    2760:	54810300 	strpl	r0, [r1], #768	; 0x300
    2764:	00000001 	andeq	r0, r0, r1
    2768:	0015d40b 	andseq	sp, r5, fp, lsl #8
    276c:	54820300 	strpl	r0, [r2], #768	; 0x300
    2770:	04000001 	streq	r0, [r0], #-1
    2774:	0013770b 	andseq	r7, r3, fp, lsl #14
    2778:	54850300 	strpl	r0, [r5], #768	; 0x300
    277c:	08000001 	stmdaeq	r0, {r0}
    2780:	0013140b 	andseq	r1, r3, fp, lsl #8
    2784:	54860300 	strpl	r0, [r6], #768	; 0x300
    2788:	0c000001 	stceq	0, cr0, [r0], {1}
    278c:	00134a0b 	andseq	r4, r3, fp, lsl #20
    2790:	69980300 	ldmibvs	r8, {r8, r9}
    2794:	10000001 	andne	r0, r0, r1
    2798:	0012cb0b 	andseq	ip, r2, fp, lsl #22
    279c:	69a30300 	stmibvs	r3!, {r8, r9}
    27a0:	14000001 	strne	r0, [r0], #-1
    27a4:	00135b0b 	andseq	r5, r3, fp, lsl #22
    27a8:	83ad0300 			; <UNDEFINED> instruction: 0x83ad0300
    27ac:	18000001 	stmdane	r0, {r0}
    27b0:	0015a00b 	andseq	sl, r5, fp
    27b4:	b0af0300 	adclt	r0, pc, r0, lsl #6
    27b8:	1c000000 	stcne	0, cr0, [r0], {-0}
    27bc:	0018e30b 	andseq	lr, r8, fp, lsl #6
    27c0:	b0b00300 	adcslt	r0, r0, r0, lsl #6
    27c4:	20000000 	andcs	r0, r0, r0
    27c8:	0017e10b 	andseq	lr, r7, fp, lsl #2
    27cc:	b0b10300 	adcslt	r0, r1, r0, lsl #6
    27d0:	24000000 	strcs	r0, [r0], #-0
    27d4:	0012b40b 	andseq	fp, r2, fp, lsl #8
    27d8:	89b50300 	ldmibhi	r5!, {r8, r9}
    27dc:	28000001 	stmdacs	r0, {r0}
    27e0:	00369d0b 	eorseq	r9, r6, fp, lsl #26
    27e4:	53b70300 			; <UNDEFINED> instruction: 0x53b70300
    27e8:	2c000000 	stccs	0, cr0, [r0], {-0}
    27ec:	04040c00 	streq	r0, [r4], #-3072	; 0xc00
    27f0:	00000153 	andeq	r0, r0, r3, asr r1
    27f4:	00009608 	andeq	r9, r0, r8, lsl #12
    27f8:	00016900 	andeq	r6, r1, r0, lsl #18
    27fc:	00530900 	subseq	r0, r3, r0, lsl #18
    2800:	04000000 	streq	r0, [r0], #-0
    2804:	00015a04 	andeq	r5, r1, r4, lsl #20
    2808:	00960800 	addseq	r0, r6, r0, lsl #16
    280c:	01830000 	orreq	r0, r3, r0
    2810:	53090000 	movwpl	r0, #36864	; 0x9000
    2814:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2818:	00000053 	andeq	r0, r0, r3, asr r0
    281c:	6f040400 	svcvs	0x00040400
    2820:	0d000001 	stceq	0, cr0, [r0, #-4]
    2824:	12a80704 	adcne	r0, r8, #4, 14	; 0x100000
    2828:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    282c:	000000b6 	strheq	r0, [r0], -r6
    2830:	000f450e 	andeq	r4, pc, lr, lsl #10
    2834:	b03e0100 	eorslt	r0, lr, r0, lsl #2
    2838:	6c080008 	stcvs	0, cr0, [r8], {8}
    283c:	01000000 	mrseq	r0, (UNDEF: 0)
    2840:	0001b59c 	muleq	r1, ip, r5
    2844:	08de0f00 	ldmeq	lr, {r8, r9, sl, fp}^
    2848:	021e0800 	andseq	r0, lr, #0, 16
    284c:	10000000 	andne	r0, r0, r0
    2850:	000012ee 	andeq	r1, r0, lr, ror #5
    2854:	01c61a01 	biceq	r1, r6, r1, lsl #20
    2858:	03050000 	movweq	r0, #20480	; 0x5000
    285c:	20000630 	andcs	r0, r0, r0, lsr r6
    2860:	00004111 	andeq	r4, r0, r1, lsl r1
    2864:	12de1200 	sbcsne	r1, lr, #0, 4
    2868:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    286c:	0000018b 	andeq	r0, r0, fp, lsl #3
    2870:	0012fc10 	andseq	pc, r2, r0, lsl ip	; <UNPREDICTABLE>
    2874:	e71b0100 	ldr	r0, [fp, -r0, lsl #2]
    2878:	05000001 	streq	r0, [r0, #-1]
    287c:	00016403 	andeq	r6, r1, r3, lsl #8
    2880:	00531120 	subseq	r1, r3, r0, lsr #2
    2884:	54130000 	ldrpl	r0, [r3], #-0
    2888:	fc000001 	stc2	0, cr0, [r0], {1}
    288c:	14000001 	strne	r0, [r0], #-1
    2890:	00000064 	andeq	r0, r0, r4, rrx
    2894:	27100006 	ldrcs	r0, [r0, -r6]
    2898:	01000013 	tsteq	r0, r3, lsl r0
    289c:	0001ec25 	andeq	lr, r1, r5, lsr #24
    28a0:	38030500 	stmdacc	r3, {r8, sl}
    28a4:	10200000 	eorne	r0, r0, r0
    28a8:	000012c0 	andeq	r1, r0, r0, asr #5
    28ac:	01ec3001 	mvneq	r3, r1
    28b0:	03050000 	movweq	r0, #20480	; 0x5000
    28b4:	2000001c 	andcs	r0, r0, ip, lsl r0
    28b8:	00138915 	andseq	r8, r3, r5, lsl r9
    28bc:	001a0400 	andseq	r0, sl, r0, lsl #8
    28c0:	00000b51 	andeq	r0, r0, r1, asr fp
    28c4:	08f40004 	ldmeq	r4!, {r2}^
    28c8:	01040000 	mrseq	r0, (UNDEF: 4)
    28cc:	000002ec 	andeq	r0, r0, ip, ror #5
    28d0:	00144601 	andseq	r4, r4, r1, lsl #12
    28d4:	00053100 	andeq	r3, r5, r0, lsl #2
    28d8:	00036000 	andeq	r6, r3, r0
    28dc:	00000000 	andeq	r0, r0, r0
    28e0:	000b8b00 	andeq	r8, fp, r0, lsl #22
    28e4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    28e8:	000007c1 	andeq	r0, r0, r1, asr #15
    28ec:	93050202 	movwls	r0, #20994	; 0x5202
    28f0:	02000007 	andeq	r0, r0, #7
    28f4:	093e0601 	ldmdbeq	lr!, {r0, r9, sl}
    28f8:	75030000 	strvc	r0, [r3, #-0]
    28fc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    2900:	00004527 	andeq	r4, r0, r7, lsr #10
    2904:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2908:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    290c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    2910:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    2914:	02000000 	andeq	r0, r0, #0
    2918:	0b250702 	bleq	944528 <__Stack_Size+0x944128>
    291c:	75030000 	strvc	r0, [r3, #-0]
    2920:	29020038 	stmdbcs	r2, {r3, r4, r5}
    2924:	00000068 	andeq	r0, r0, r8, rrx
    2928:	3c080102 	stfccs	f0, [r8], {2}
    292c:	02000009 	andeq	r0, r0, #9
    2930:	08b40704 	ldmeq	r4!, {r2, r8, r9, sl}
    2934:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    2938:	01000015 	tsteq	r0, r5, lsl r0
    293c:	009b1604 	addseq	r1, fp, r4, lsl #12
    2940:	86050000 	strhi	r0, [r5], -r0
    2944:	00000016 	andeq	r0, r0, r6, lsl r0
    2948:	0017a105 	andseq	sl, r7, r5, lsl #2
    294c:	a9050100 	stmdbge	r5, {r8}
    2950:	02000014 	andeq	r0, r0, #20
    2954:	0018f705 	andseq	pc, r8, r5, lsl #14
    2958:	06000300 	streq	r0, [r0], -r0, lsl #6
    295c:	000013e0 	andeq	r1, r0, r0, ror #7
    2960:	c0270308 	eorgt	r0, r7, r8, lsl #6
    2964:	07000000 	streq	r0, [r0, -r0]
    2968:	0000164f 	andeq	r1, r0, pc, asr #12
    296c:	00c02903 	sbceq	r2, r0, r3, lsl #18
    2970:	07000000 	streq	r0, [r0, -r0]
    2974:	000015da 	ldrdeq	r1, [r0], -sl
    2978:	004c2a03 	subeq	r2, ip, r3, lsl #20
    297c:	00040000 	andeq	r0, r4, r0
    2980:	005e0408 	subseq	r0, lr, r8, lsl #8
    2984:	d1090000 	mrsle	r0, (UNDEF: 9)
    2988:	03000016 	movweq	r0, #22
    298c:	00009b2c 	andeq	r9, r0, ip, lsr #22
    2990:	16d00900 	ldrbne	r0, [r0], r0, lsl #18
    2994:	2c030000 	stccs	0, cr0, [r3], {-0}
    2998:	000000dc 	ldrdeq	r0, [r0], -ip
    299c:	009b0408 	addseq	r0, fp, r8, lsl #8
    29a0:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    29a4:	01000012 	tsteq	r0, r2, lsl r0
    29a8:	01073003 	tsteq	r7, r3
    29ac:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    29b0:	00000013 	andeq	r0, r0, r3, lsl r0
    29b4:	00139e05 	andseq	r9, r3, r5, lsl #28
    29b8:	31050100 	mrscc	r0, (UNDEF: 21)
    29bc:	02000013 	andeq	r0, r0, #19
    29c0:	00139005 	andseq	r9, r3, r5
    29c4:	09000300 	stmdbeq	r0, {r8, r9}
    29c8:	000012f5 	strdeq	r1, [r0], -r5
    29cc:	00e23703 	rsceq	r3, r2, r3, lsl #14
    29d0:	46060000 	strmi	r0, [r6], -r0
    29d4:	0c000017 	stceq	0, cr0, [r0], {23}
    29d8:	014f3b03 	cmpeq	pc, r3, lsl #22
    29dc:	d2070000 	andle	r0, r7, #0
    29e0:	03000014 	movweq	r0, #20
    29e4:	00004c53 	andeq	r4, r0, r3, asr ip
    29e8:	92070000 	andls	r0, r7, #0
    29ec:	03000018 	movweq	r0, #24
    29f0:	00004c54 	andeq	r4, r0, r4, asr ip
    29f4:	a0070200 	andge	r0, r7, r0, lsl #4
    29f8:	03000036 	movweq	r0, #54	; 0x36
    29fc:	00004c55 	andeq	r4, r0, r5, asr ip
    2a00:	b5070400 	strlt	r0, [r7, #-1024]	; 0x400
    2a04:	03000017 	movweq	r0, #23
    2a08:	00015e56 	andeq	r5, r1, r6, asr lr
    2a0c:	0a000800 	beq	4a14 <__Stack_Size+0x4614>
    2a10:	000000c0 	andeq	r0, r0, r0, asr #1
    2a14:	0000015e 	andeq	r0, r0, lr, asr r1
    2a18:	00004c0b 	andeq	r4, r0, fp, lsl #24
    2a1c:	04080000 	streq	r0, [r8], #-0
    2a20:	0000014f 	andeq	r0, r0, pc, asr #2
    2a24:	00174709 	andseq	r4, r7, r9, lsl #14
    2a28:	12570300 	subsne	r0, r7, #0, 6
    2a2c:	06000001 	streq	r0, [r0], -r1
    2a30:	0000178c 	andeq	r1, r0, ip, lsl #15
    2a34:	945b0302 	ldrbls	r0, [fp], #-770	; 0x302
    2a38:	07000001 	streq	r0, [r0, -r1]
    2a3c:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    2a40:	005e5d03 	subseq	r5, lr, r3, lsl #26
    2a44:	07000000 	streq	r0, [r0, -r0]
    2a48:	000016e0 	andeq	r1, r0, r0, ror #13
    2a4c:	005e5e03 	subseq	r5, lr, r3, lsl #28
    2a50:	00010000 	andeq	r0, r1, r0
    2a54:	00178d09 	andseq	r8, r7, r9, lsl #26
    2a58:	6f600300 	svcvs	0x00600300
    2a5c:	0c000001 	stceq	0, cr0, [r0], {1}
    2a60:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    2a64:	01c36503 	biceq	r6, r3, r3, lsl #10
    2a68:	620d0000 	andvs	r0, sp, #0
    2a6c:	03003162 	movweq	r3, #354	; 0x162
    2a70:	00005e67 	andeq	r5, r0, r7, ror #28
    2a74:	620d0000 	andvs	r0, sp, #0
    2a78:	03003062 	movweq	r3, #98	; 0x62
    2a7c:	00005e68 	andeq	r5, r0, r8, ror #28
    2a80:	0e000100 	adfeqs	f0, f0, f0
    2a84:	df620302 	svcle	0x00620302
    2a88:	0f000001 	svceq	0x00000001
    2a8c:	64030077 	strvs	r0, [r3], #-119	; 0x77
    2a90:	0000004c 	andeq	r0, r0, ip, asr #32
    2a94:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    2a98:	019f6a03 	orrseq	r6, pc, r3, lsl #20
    2a9c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2aa0:	00001907 	andeq	r1, r0, r7, lsl #18
    2aa4:	01c36b03 	biceq	r6, r3, r3, lsl #22
    2aa8:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
    2aac:	1c000014 	stcne	0, cr0, [r0], {20}
    2ab0:	027b6d03 	rsbseq	r6, fp, #3, 26	; 0xc0
    2ab4:	f5070000 			; <UNDEFINED> instruction: 0xf5070000
    2ab8:	03000017 	movweq	r0, #23
    2abc:	00005e6f 	andeq	r5, r0, pc, ror #28
    2ac0:	a8070000 	stmdage	r7, {}	; <UNPREDICTABLE>
    2ac4:	03000013 	movweq	r0, #19
    2ac8:	00005e70 	andeq	r5, r0, r0, ror lr
    2acc:	84070100 	strhi	r0, [r7], #-256	; 0x100
    2ad0:	03000015 	movweq	r0, #21
    2ad4:	0001df71 	andeq	sp, r1, r1, ror pc
    2ad8:	5f070200 	svcpl	0x00070200
    2adc:	03000014 	movweq	r0, #20
    2ae0:	0001df72 	andeq	sp, r1, r2, ror pc
    2ae4:	64070400 	strvs	r0, [r7], #-1024	; 0x400
    2ae8:	03000016 	movweq	r0, #22
    2aec:	0001df73 	andeq	sp, r1, r3, ror pc
    2af0:	94070600 	strls	r0, [r7], #-1536	; 0x600
    2af4:	03000017 	movweq	r0, #23
    2af8:	00005e75 	andeq	r5, r0, r5, ror lr
    2afc:	82070800 	andhi	r0, r7, #0, 16
    2b00:	03000018 	movweq	r0, #24
    2b04:	00005e76 	andeq	r5, r0, r6, ror lr
    2b08:	70070900 	andvc	r0, r7, r0, lsl #18
    2b0c:	03000016 	movweq	r0, #22
    2b10:	00005e77 	andeq	r5, r0, r7, ror lr
    2b14:	be070a00 	vmlalt.f32	s0, s14, s0
    2b18:	03000016 	movweq	r0, #22
    2b1c:	00005e78 	andeq	r5, r0, r8, ror lr
    2b20:	2d070b00 	vstrcs	d0, [r7, #-0]
    2b24:	03000017 	movweq	r0, #23
    2b28:	00005e79 	andeq	r5, r0, r9, ror lr
    2b2c:	66070c00 	strvs	r0, [r7], -r0, lsl #24
    2b30:	03000018 	movweq	r0, #24
    2b34:	0001647c 	andeq	r6, r1, ip, ror r4
    2b38:	09001000 	stmdbeq	r0, {ip}
    2b3c:	0000143a 	andeq	r1, r0, sl, lsr r4
    2b40:	01ea7d03 	mvneq	r7, r3, lsl #26
    2b44:	a7060000 	strge	r0, [r6, -r0]
    2b48:	30000012 	andcc	r0, r0, r2, lsl r0
    2b4c:	03237f03 	teqeq	r3, #3, 30
    2b50:	7f070000 	svcvc	0x00070000
    2b54:	03000028 	movweq	r0, #40	; 0x28
    2b58:	00032481 	andeq	r2, r3, r1, lsl #9
    2b5c:	d4070000 	strle	r0, [r7], #-0
    2b60:	03000015 	movweq	r0, #21
    2b64:	00032482 	andeq	r2, r3, r2, lsl #9
    2b68:	77070400 	strvc	r0, [r7, -r0, lsl #8]
    2b6c:	03000013 	movweq	r0, #19
    2b70:	00032485 	andeq	r2, r3, r5, lsl #9
    2b74:	14070800 	strne	r0, [r7], #-2048	; 0x800
    2b78:	03000013 	movweq	r0, #19
    2b7c:	00032486 	andeq	r2, r3, r6, lsl #9
    2b80:	4a070c00 	bmi	1c5b88 <__Stack_Size+0x1c5788>
    2b84:	03000013 	movweq	r0, #19
    2b88:	00033998 	muleq	r3, r8, r9
    2b8c:	cb071000 	blgt	1c6b94 <__Stack_Size+0x1c6794>
    2b90:	03000012 	movweq	r0, #18
    2b94:	000339a3 	andeq	r3, r3, r3, lsr #19
    2b98:	5b071400 	blpl	1c7ba0 <__Stack_Size+0x1c77a0>
    2b9c:	03000013 	movweq	r0, #19
    2ba0:	000353ad 	andeq	r5, r3, sp, lsr #7
    2ba4:	a0071800 	andge	r1, r7, r0, lsl #16
    2ba8:	03000015 	movweq	r0, #21
    2bac:	00015eaf 	andeq	r5, r1, pc, lsr #29
    2bb0:	e3071c00 	movw	r1, #31744	; 0x7c00
    2bb4:	03000018 	movweq	r0, #24
    2bb8:	00015eb0 			; <UNDEFINED> instruction: 0x00015eb0
    2bbc:	e1072000 	mrs	r2, (UNDEF: 7)
    2bc0:	03000017 	movweq	r0, #23
    2bc4:	00015eb1 			; <UNDEFINED> instruction: 0x00015eb1
    2bc8:	b4072400 	strlt	r2, [r7], #-1024	; 0x400
    2bcc:	03000012 	movweq	r0, #18
    2bd0:	000359b5 			; <UNDEFINED> instruction: 0x000359b5
    2bd4:	9d072800 	stcls	8, cr2, [r7, #-0]
    2bd8:	03000036 	movweq	r0, #54	; 0x36
    2bdc:	00005eb7 			; <UNDEFINED> instruction: 0x00005eb7
    2be0:	10002c00 	andne	r2, r0, r0, lsl #24
    2be4:	03230408 	teqeq	r3, #8, 8	; 0x8000000
    2be8:	070a0000 	streq	r0, [sl, -r0]
    2bec:	39000001 	stmdbcc	r0, {r0}
    2bf0:	0b000003 	bleq	2c04 <__Stack_Size+0x2804>
    2bf4:	0000005e 	andeq	r0, r0, lr, asr r0
    2bf8:	2a040800 	bcs	104c00 <__Stack_Size+0x104800>
    2bfc:	0a000003 	beq	2c10 <__Stack_Size+0x2810>
    2c00:	00000107 	andeq	r0, r0, r7, lsl #2
    2c04:	00000353 	andeq	r0, r0, r3, asr r3
    2c08:	00005e0b 	andeq	r5, r0, fp, lsl #28
    2c0c:	005e0b00 	subseq	r0, lr, r0, lsl #22
    2c10:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2c14:	00033f04 	andeq	r3, r3, r4, lsl #30
    2c18:	09041100 	stmdbeq	r4, {r8, ip}
    2c1c:	000012a8 	andeq	r1, r0, r8, lsr #5
    2c20:	0286b903 	addeq	fp, r6, #49152	; 0xc000
    2c24:	fa060000 	blx	182c2c <__Stack_Size+0x18282c>
    2c28:	24000013 	strcs	r0, [r0], #-19
    2c2c:	03dfbb03 	bicseq	fp, pc, #3072	; 0xc00
    2c30:	fc070000 	stc2	0, cr0, [r7], {-0}
    2c34:	03000016 	movweq	r0, #22
    2c38:	000324bd 			; <UNDEFINED> instruction: 0x000324bd
    2c3c:	f8070000 			; <UNDEFINED> instruction: 0xf8070000
    2c40:	03000015 	movweq	r0, #21
    2c44:	000324be 			; <UNDEFINED> instruction: 0x000324be
    2c48:	72070400 	andvc	r0, r7, #0, 8
    2c4c:	03000015 	movweq	r0, #21
    2c50:	000324bf 			; <UNDEFINED> instruction: 0x000324bf
    2c54:	0e070800 	cdpeq	8, 0, cr0, cr7, cr0, {0}
    2c58:	03000016 	movweq	r0, #22
    2c5c:	000324c0 	andeq	r2, r3, r0, asr #9
    2c60:	12070c00 	andne	r0, r7, #0, 24
    2c64:	03000014 	movweq	r0, #20
    2c68:	000324c1 	andeq	r2, r3, r1, asr #9
    2c6c:	be071000 	cdplt	0, 0, cr1, cr7, cr0, {0}
    2c70:	03000017 	movweq	r0, #23
    2c74:	000324c2 	andeq	r2, r3, r2, asr #9
    2c78:	9e071400 	cfcpysls	mvf1, mvf7
    2c7c:	03000018 	movweq	r0, #24
    2c80:	000324c3 	andeq	r2, r3, r3, asr #9
    2c84:	bc071800 	stclt	8, cr1, [r7], {-0}
    2c88:	03000014 	movweq	r0, #20
    2c8c:	000324c4 	andeq	r2, r3, r4, asr #9
    2c90:	6a071c00 	bvs	1c9c98 <__Stack_Size+0x1c9898>
    2c94:	03000014 	movweq	r0, #20
    2c98:	000324c5 	andeq	r2, r3, r5, asr #9
    2c9c:	09002000 	stmdbeq	r0, {sp}
    2ca0:	000013fb 	strdeq	r1, [r0], -fp
    2ca4:	0366c703 	cmneq	r6, #786432	; 0xc0000
    2ca8:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    2cac:	04231605 	strteq	r1, [r3], #-1541	; 0x605
    2cb0:	fd070000 	stc2	0, cr0, [r7, #-0]
    2cb4:	05000014 	streq	r0, [r0, #-20]
    2cb8:	00003a18 	andeq	r3, r0, r8, lsl sl
    2cbc:	c1070000 	mrsgt	r0, (UNDEF: 7)
    2cc0:	05000013 	streq	r0, [r0, #-19]
    2cc4:	00005e19 	andeq	r5, r0, r9, lsl lr
    2cc8:	21070400 	tstcs	r7, r0, lsl #8
    2ccc:	05000014 	streq	r0, [r0, #-20]
    2cd0:	00005e1a 	andeq	r5, r0, sl, lsl lr
    2cd4:	83070500 	movwhi	r0, #29952	; 0x7500
    2cd8:	05000017 	streq	r0, [r0, #-23]
    2cdc:	00005e1b 	andeq	r5, r0, fp, lsl lr
    2ce0:	09000600 	stmdbeq	r0, {r9, sl}
    2ce4:	00001924 	andeq	r1, r0, r4, lsr #18
    2ce8:	03ea1c05 	mvneq	r1, #1280	; 0x500
    2cec:	74040000 	strvc	r0, [r4], #-0
    2cf0:	01000009 	tsteq	r0, r9
    2cf4:	045f3006 	ldrbeq	r3, [pc], #-6	; 2cfc <__Stack_Size+0x28fc>
    2cf8:	b6050000 	strlt	r0, [r5], -r0
    2cfc:	00000009 	andeq	r0, r0, r9
    2d00:	000b3805 	andeq	r3, fp, r5, lsl #16
    2d04:	96050100 	strls	r0, [r5], -r0, lsl #2
    2d08:	02000005 	andeq	r0, r0, #5
    2d0c:	000b7805 	andeq	r7, fp, r5, lsl #16
    2d10:	25050300 	strcs	r0, [r5, #-768]	; 0x300
    2d14:	04000004 	streq	r0, [r0], #-4
    2d18:	00092005 	andeq	r2, r9, r5
    2d1c:	13000500 	movwne	r0, #1280	; 0x500
    2d20:	00001755 	andeq	r1, r0, r5, asr r7
    2d24:	091cc901 	ldmdbeq	ip, {r0, r8, fp, lr, pc}
    2d28:	00180800 	andseq	r0, r8, r0, lsl #16
    2d2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d30:	00000480 	andeq	r0, r0, r0, lsl #9
    2d34:	00162014 	andseq	r2, r6, r4, lsl r0
    2d38:	80cb0100 	sbchi	r0, fp, r0, lsl #2
    2d3c:	00000004 	andeq	r0, r0, r4
    2d40:	027b0408 	rsbseq	r0, fp, #8, 8	; 0x8000000
    2d44:	26150000 	ldrcs	r0, [r5], -r0
    2d48:	01000016 	tsteq	r0, r6, lsl r0
    2d4c:	000934db 	ldrdeq	r3, [r9], -fp
    2d50:	00000c08 	andeq	r0, r0, r8, lsl #24
    2d54:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    2d58:	00001712 	andeq	r1, r0, r2, lsl r7
    2d5c:	0940e801 	stmdbeq	r0, {r0, fp, sp, lr, pc}^
    2d60:	00140800 	andseq	r0, r4, r0, lsl #16
    2d64:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d68:	00180615 	andseq	r0, r8, r5, lsl r6
    2d6c:	54fb0100 	ldrbtpl	r0, [fp], #256	; 0x100
    2d70:	02080009 	andeq	r0, r8, #9
    2d74:	01000000 	mrseq	r0, (UNDEF: 0)
    2d78:	18b6169c 	ldmne	r6!, {r2, r3, r4, r7, r9, sl, ip}
    2d7c:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    2d80:	00010701 	andeq	r0, r1, r1, lsl #14
    2d84:	00095800 	andeq	r5, r9, r0, lsl #16
    2d88:	00005c08 	andeq	r5, r0, r8, lsl #24
    2d8c:	009c0100 	addseq	r0, ip, r0, lsl #2
    2d90:	17000005 	strne	r0, [r0, -r5]
    2d94:	0000165a 	andeq	r1, r0, sl, asr r6
    2d98:	5e010801 	cdppl	8, 0, cr0, cr1, cr1, {0}
    2d9c:	cd000000 	stcgt	0, cr0, [r0, #-0]
    2da0:	18000005 	stmdane	r0, {r0, r2}
    2da4:	00001777 	andeq	r1, r0, r7, ror r7
    2da8:	5e010d01 	cdppl	13, 0, cr0, cr1, cr1, {0}
    2dac:	07000001 	streq	r0, [r0, -r1]
    2db0:	19000006 	stmdbne	r0, {r1, r2}
    2db4:	0800099e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, fp}
    2db8:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    2dbc:	00000074 	andeq	r0, r0, r4, ror r0
    2dc0:	00148b16 	andseq	r8, r4, r6, lsl fp
    2dc4:	01340100 	teqeq	r4, r0, lsl #2
    2dc8:	00000107 	andeq	r0, r0, r7, lsl #2
    2dcc:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
    2dd0:	00000024 	andeq	r0, r0, r4, lsr #32
    2dd4:	052b9c01 	streq	r9, [fp, #-3073]!	; 0xc01
    2dd8:	5a170000 	bpl	5c2de0 <__Stack_Size+0x5c29e0>
    2ddc:	01000016 	tsteq	r0, r6, lsl r0
    2de0:	005e0134 	subseq	r0, lr, r4, lsr r1
    2de4:	06490000 	strbeq	r0, [r9], -r0
    2de8:	16000000 	strne	r0, [r0], -r0
    2dec:	00001833 	andeq	r1, r0, r3, lsr r8
    2df0:	07018e01 	streq	r8, [r1, -r1, lsl #28]
    2df4:	d8000001 	stmdale	r0, {r0}
    2df8:	10080009 	andne	r0, r8, r9
    2dfc:	01000000 	mrseq	r0, (UNDEF: 0)
    2e00:	0005649c 	muleq	r5, ip, r4
    2e04:	16c61700 	strbne	r1, [r6], r0, lsl #14
    2e08:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    2e0c:	00005e01 	andeq	r5, r0, r1, lsl #28
    2e10:	00068300 	andeq	r8, r6, r0, lsl #6
    2e14:	17351b00 	ldrne	r1, [r5, -r0, lsl #22]!
    2e18:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    2e1c:	00005e01 	andeq	r5, r0, r1, lsl #28
    2e20:	00510100 	subseq	r0, r1, r0, lsl #2
    2e24:	00154916 	andseq	r4, r5, r6, lsl r9
    2e28:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    2e2c:	000000c0 	andeq	r0, r0, r0, asr #1
    2e30:	080009e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp}
    2e34:	00000018 	andeq	r0, r0, r8, lsl r0
    2e38:	058f9c01 	streq	r9, [pc, #3073]	; 3a41 <__Stack_Size+0x3641>
    2e3c:	97170000 	ldrls	r0, [r7, -r0]
    2e40:	0100003c 	tsteq	r0, ip, lsr r0
    2e44:	004c01a3 	subeq	r0, ip, r3, lsr #3
    2e48:	06bd0000 	ldrteq	r0, [sp], r0
    2e4c:	16000000 	strne	r0, [r0], -r0
    2e50:	0000169f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    2e54:	c001c101 	andgt	ip, r1, r1, lsl #2
    2e58:	00000000 	andeq	r0, r0, r0
    2e5c:	2c08000a 	stccs	0, cr0, [r8], {10}
    2e60:	01000000 	mrseq	r0, (UNDEF: 0)
    2e64:	0005ba9c 	muleq	r5, ip, sl
    2e68:	3c971700 	ldccc	7, cr1, [r7], {0}
    2e6c:	c1010000 	mrsgt	r0, (UNDEF: 1)
    2e70:	00004c01 	andeq	r4, r0, r1, lsl #24
    2e74:	0006de00 	andeq	sp, r6, r0, lsl #28
    2e78:	0e130000 	cdpeq	0, 1, cr0, cr3, cr0, {0}
    2e7c:	01000019 	tsteq	r0, r9, lsl r0
    2e80:	000a2c6a 	andeq	r2, sl, sl, ror #24
    2e84:	00002408 	andeq	r2, r0, r8, lsl #8
    2e88:	eb9c0100 	bl	fe703290 <SCS_BASE+0x1e6f5290>
    2e8c:	1c000005 	stcne	0, cr0, [r0], {5}
    2e90:	08000a32 	stmdaeq	r0, {r1, r4, r5, r9, fp}
    2e94:	00000a50 	andeq	r0, r0, r0, asr sl
    2e98:	000a3e1c 	andeq	r3, sl, ip, lsl lr
    2e9c:	000a5708 	andeq	r5, sl, r8, lsl #14
    2ea0:	0a421c00 	beq	1089ea8 <__Stack_Size+0x1089aa8>
    2ea4:	0a620800 	beq	1884eac <__Stack_Size+0x1884aac>
    2ea8:	13000000 	movwne	r0, #0
    2eac:	000015c3 	andeq	r1, r0, r3, asr #11
    2eb0:	0a508401 	beq	1423ebc <__Stack_Size+0x1423abc>
    2eb4:	00e00800 	rsceq	r0, r0, r0, lsl #16
    2eb8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2ebc:	00000812 	andeq	r0, r0, r2, lsl r8
    2ec0:	000a681d 	andeq	r6, sl, sp, lsl r8
    2ec4:	000a6d08 	andeq	r6, sl, r8, lsl #26
    2ec8:	00061400 	andeq	r1, r6, r0, lsl #8
    2ecc:	50011a00 	andpl	r1, r1, r0, lsl #20
    2ed0:	00007402 	andeq	r7, r0, r2, lsl #8
    2ed4:	000a721d 	andeq	r7, sl, sp, lsl r2
    2ed8:	000a7f08 	andeq	r7, sl, r8, lsl #30
    2edc:	00062f00 	andeq	r2, r6, r0, lsl #30
    2ee0:	51011a00 	tstpl	r1, r0, lsl #20
    2ee4:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    2ee8:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    2eec:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    2ef0:	08000a7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, fp}
    2ef4:	00000a96 	muleq	r0, r6, sl
    2ef8:	00000648 	andeq	r0, r0, r8, asr #12
    2efc:	0151011a 	cmpeq	r1, sl, lsl r1
    2f00:	50011a40 	andpl	r1, r1, r0, asr #20
    2f04:	00007402 	andeq	r7, r0, r2, lsl #8
    2f08:	000a821d 	andeq	r8, sl, sp, lsl r2
    2f0c:	000aad08 	andeq	sl, sl, r8, lsl #26
    2f10:	00066200 	andeq	r6, r6, r0, lsl #4
    2f14:	51011a00 	tstpl	r1, r0, lsl #20
    2f18:	1a400802 	bne	1004f28 <__Stack_Size+0x1004b28>
    2f1c:	74025001 	strvc	r5, [r2], #-1
    2f20:	8a1d0000 	bhi	742f28 <__Stack_Size+0x742b28>
    2f24:	c408000a 	strgt	r0, [r8], #-10
    2f28:	7c00000a 	stcvc	0, cr0, [r0], {10}
    2f2c:	1a000006 	bne	2f4c <__Stack_Size+0x2b4c>
    2f30:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    2f34:	50011a80 	andpl	r1, r1, r0, lsl #21
    2f38:	00007402 	andeq	r7, r0, r2, lsl #8
    2f3c:	000a901d 	andeq	r9, sl, sp, lsl r0
    2f40:	000adb08 	andeq	sp, sl, r8, lsl #22
    2f44:	00069000 	andeq	r9, r6, r0
    2f48:	50011a00 	andpl	r1, r1, r0, lsl #20
    2f4c:	00007402 	andeq	r7, r0, r2, lsl #8
    2f50:	000a9c1d 	andeq	r9, sl, sp, lsl ip
    2f54:	000aed08 	andeq	lr, sl, r8, lsl #26
    2f58:	0006a400 	andeq	sl, r6, r0, lsl #8
    2f5c:	50011a00 	andpl	r1, r1, r0, lsl #20
    2f60:	00007402 	andeq	r7, r0, r2, lsl #8
    2f64:	000aa21d 	andeq	sl, sl, sp, lsl r2
    2f68:	000b0408 	andeq	r0, fp, r8, lsl #8
    2f6c:	0006b800 	andeq	fp, r6, r0, lsl #16
    2f70:	50011a00 	andpl	r1, r1, r0, lsl #20
    2f74:	00007402 	andeq	r7, r0, r2, lsl #8
    2f78:	000aaa1d 	andeq	sl, sl, sp, lsl sl
    2f7c:	000a7f08 	andeq	r7, sl, r8, lsl #30
    2f80:	0006d100 	andeq	sp, r6, r0, lsl #2
    2f84:	51011a00 	tstpl	r1, r0, lsl #20
    2f88:	1a007402 	bne	1ff98 <__Stack_Size+0x1fb98>
    2f8c:	31015001 	tstcc	r1, r1
    2f90:	0ab21d00 	beq	fec8a398 <SCS_BASE+0x1ec7c398>
    2f94:	0ac40800 	beq	ff104f9c <SCS_BASE+0x1f0f6f9c>
    2f98:	06ea0000 	strbteq	r0, [sl], r0
    2f9c:	011a0000 	tsteq	sl, r0
    2fa0:	c0080251 	andgt	r0, r8, r1, asr r2
    2fa4:	0150011a 	cmpeq	r0, sl, lsl r1
    2fa8:	ba1d0031 	blt	743074 <__Stack_Size+0x742c74>
    2fac:	9608000a 	strls	r0, [r8], -sl
    2fb0:	0300000a 	movweq	r0, #10
    2fb4:	1a000007 	bne	2fd8 <__Stack_Size+0x2bd8>
    2fb8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    2fbc:	50011a20 	andpl	r1, r1, r0, lsr #20
    2fc0:	1d003101 	stfnes	f3, [r0, #-4]
    2fc4:	08000ac2 	stmdaeq	r0, {r1, r6, r7, r9, fp}
    2fc8:	00000b16 	andeq	r0, r0, r6, lsl fp
    2fcc:	0000071c 	andeq	r0, r0, ip, lsl r7
    2fd0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    2fd4:	011a0074 	tsteq	sl, r4, ror r0
    2fd8:	00310150 	eorseq	r0, r1, r0, asr r1
    2fdc:	000acc1d 	andeq	ip, sl, sp, lsl ip
    2fe0:	000a7f08 	andeq	r7, sl, r8, lsl #30
    2fe4:	00073600 	andeq	r3, r7, r0, lsl #12
    2fe8:	51011a00 	tstpl	r1, r0, lsl #20
    2fec:	06000a03 	streq	r0, [r0], -r3, lsl #20
    2ff0:	0150011a 	cmpeq	r0, sl, lsl r1
    2ff4:	d61d0032 			; <UNDEFINED> instruction: 0xd61d0032
    2ff8:	c408000a 	strgt	r0, [r8], #-10
    2ffc:	5000000a 	andpl	r0, r0, sl
    3000:	1a000007 	bne	3024 <__Stack_Size+0x2c24>
    3004:	0a035101 	beq	d7410 <__Stack_Size+0xd7010>
    3008:	011a0100 	tsteq	sl, r0, lsl #2
    300c:	00320150 	eorseq	r0, r2, r0, asr r1
    3010:	000ade1d 	andeq	sp, sl, sp, lsl lr
    3014:	000b1608 	andeq	r1, fp, r8, lsl #12
    3018:	00076900 	andeq	r6, r7, r0, lsl #18
    301c:	51011a00 	tstpl	r1, r0, lsl #20
    3020:	1a007402 	bne	20030 <__Stack_Size+0x1fc30>
    3024:	32015001 	andcc	r5, r1, #1
    3028:	0ae61d00 	beq	ff98a430 <SCS_BASE+0x1f97c430>
    302c:	0a960800 	beq	fe585034 <SCS_BASE+0x1e577034>
    3030:	07820000 	streq	r0, [r2, r0]
    3034:	011a0000 	tsteq	sl, r0
    3038:	20080251 	andcs	r0, r8, r1, asr r2
    303c:	0150011a 	cmpeq	r0, sl, lsl r1
    3040:	ee1d0032 	mrc	0, 0, r0, cr13, cr2, {1}
    3044:	7f08000a 	svcvc	0x0008000a
    3048:	9b00000a 	blls	3078 <__Stack_Size+0x2c78>
    304c:	1a000007 	bne	3070 <__Stack_Size+0x2c70>
    3050:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3054:	50011a00 	andpl	r1, r1, r0, lsl #20
    3058:	1d003301 	stcne	3, cr3, [r0, #-4]
    305c:	08000af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp}
    3060:	00000aad 	andeq	r0, r0, sp, lsr #21
    3064:	000007b5 			; <UNDEFINED> instruction: 0x000007b5
    3068:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    306c:	1a01100a 	bne	4709c <__Stack_Size+0x46c9c>
    3070:	33015001 	movwcc	r5, #4097	; 0x1001
    3074:	0b001d00 	bleq	a47c <__Stack_Size+0xa07c>
    3078:	0aed0800 	beq	ffb45080 <SCS_BASE+0x1fb37080>
    307c:	07ce0000 	strbeq	r0, [lr, r0]
    3080:	011a0000 	tsteq	sl, r0
    3084:	40080251 	andmi	r0, r8, r1, asr r2
    3088:	0150011a 	cmpeq	r0, sl, lsl r1
    308c:	0a1d0033 	beq	743160 <__Stack_Size+0x742d60>
    3090:	1608000b 	strne	r0, [r8], -fp
    3094:	e800000b 	stmda	r0, {r0, r1, r3}
    3098:	1a000007 	bne	30bc <__Stack_Size+0x2cbc>
    309c:	0a035101 	beq	d74a8 <__Stack_Size+0xd70a8>
    30a0:	011a3000 	tsteq	sl, r0
    30a4:	00330150 	eorseq	r0, r3, r0, asr r1
    30a8:	000b121d 	andeq	r1, fp, sp, lsl r2
    30ac:	000a9608 	andeq	r9, sl, r8, lsl #12
    30b0:	00080100 	andeq	r0, r8, r0, lsl #2
    30b4:	51011a00 	tstpl	r1, r0, lsl #20
    30b8:	1a007402 	bne	200c8 <__Stack_Size+0x1fcc8>
    30bc:	33015001 	movwcc	r5, #4097	; 0x1001
    30c0:	0b181e00 	bleq	60a8c8 <__Stack_Size+0x60a4c8>
    30c4:	0b2d0800 	bleq	b450cc <__Stack_Size+0xb44ccc>
    30c8:	011a0000 	tsteq	sl, r0
    30cc:	00740250 	rsbseq	r0, r4, r0, asr r2
    30d0:	8f160000 	svchi	0x00160000
    30d4:	01000015 	tsteq	r0, r5, lsl r0
    30d8:	00c0015d 	sbceq	r0, r0, sp, asr r1
    30dc:	0b300000 	bleq	c030e4 <__Stack_Size+0xc02ce4>
    30e0:	000c0800 	andeq	r0, ip, r0, lsl #16
    30e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    30e8:	00000850 	andeq	r0, r0, r0, asr r8
    30ec:	003c9717 	eorseq	r9, ip, r7, lsl r7
    30f0:	015d0100 	cmpeq	sp, r0, lsl #2
    30f4:	0000004c 	andeq	r0, r0, ip, asr #32
    30f8:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    30fc:	000b361f 	andeq	r3, fp, pc, lsl r6
    3100:	000b3e08 	andeq	r3, fp, r8, lsl #28
    3104:	51011a00 	tstpl	r1, r0, lsl #20
    3108:	008c0305 	addeq	r0, ip, r5, lsl #6
    310c:	00002000 	andeq	r2, r0, r0
    3110:	0018d216 	andseq	sp, r8, r6, lsl r2
    3114:	016a0100 	cmneq	sl, r0, lsl #2
    3118:	000000c0 	andeq	r0, r0, r0, asr #1
    311c:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
    3120:	0000000c 	andeq	r0, r0, ip
    3124:	088e9c01 	stmeq	lr, {r0, sl, fp, ip, pc}
    3128:	97170000 	ldrls	r0, [r7, -r0]
    312c:	0100003c 	tsteq	r0, ip, lsr r0
    3130:	004c016a 	subeq	r0, ip, sl, ror #2
    3134:	07200000 	streq	r0, [r0, -r0]!
    3138:	421f0000 	andsmi	r0, pc, #0
    313c:	3e08000b 	cdpcc	0, 0, cr0, cr8, cr11, {0}
    3140:	1a00000b 	bne	3174 <__Stack_Size+0x2d74>
    3144:	03055101 	movweq	r5, #20737	; 0x5101
    3148:	20000094 	mulcs	r0, r4, r0
    314c:	d0160000 	andsle	r0, r6, r0
    3150:	01000017 	tsteq	r0, r7, lsl r0
    3154:	00c00177 	sbceq	r0, r0, r7, ror r1
    3158:	0b480000 	bleq	1203160 <__Stack_Size+0x1202d60>
    315c:	00200800 	eoreq	r0, r0, r0, lsl #16
    3160:	9c010000 	stcls	0, cr0, [r1], {-0}
    3164:	000008ce 	andeq	r0, r0, lr, asr #17
    3168:	003c9717 	eorseq	r9, ip, r7, lsl r7
    316c:	01770100 	cmneq	r7, r0, lsl #2
    3170:	0000004c 	andeq	r0, r0, ip, asr #32
    3174:	00000741 	andeq	r0, r0, r1, asr #14
    3178:	00169720 	andseq	r9, r6, r0, lsr #14
    317c:	017a0100 	cmneq	sl, r0, lsl #2
    3180:	0000005e 	andeq	r0, r0, lr, asr r0
    3184:	000b5c21 	andeq	r5, fp, r1, lsr #24
    3188:	000b3e08 	andeq	r3, fp, r8, lsl #28
    318c:	de220000 	cdple	0, 2, cr0, cr2, cr0, {0}
    3190:	01000012 	tsteq	r0, r2, lsl r0
    3194:	00035b2e 	andeq	r5, r3, lr, lsr #22
    3198:	5c030500 	cfstr32pl	mvfx0, [r3], {-0}
    319c:	22200000 	eorcs	r0, r0, #0
    31a0:	000034be 			; <UNDEFINED> instruction: 0x000034be
    31a4:	03df3e01 	bicseq	r3, pc, #1, 28
    31a8:	03050000 	movweq	r0, #20480	; 0x5000
    31ac:	200000bc 	strhcs	r0, [r0], -ip
    31b0:	00150522 	andseq	r0, r5, r2, lsr #10
    31b4:	94280100 	strtls	r0, [r8], #-256	; 0x100
    31b8:	05000001 	streq	r0, [r0, #-1]
    31bc:	0000e003 	andeq	lr, r0, r3
    31c0:	185a2320 	ldmdane	sl, {r5, r8, r9, sp}^
    31c4:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    31c8:	0000027b 	andeq	r0, r0, fp, ror r2
    31cc:	0014de23 	andseq	sp, r4, r3, lsr #28
    31d0:	80220700 	eorhi	r0, r2, r0, lsl #14
    31d4:	24000004 	strcs	r0, [r0], #-4
    31d8:	0000005e 	andeq	r0, r0, lr, asr r0
    31dc:	00000927 	andeq	r0, r0, r7, lsr #18
    31e0:	00006f25 	andeq	r6, r0, r5, lsr #30
    31e4:	23001100 	movwcs	r1, #256	; 0x100
    31e8:	00001171 	andeq	r1, r0, r1, ror r1
    31ec:	09322f08 	ldmdbeq	r2!, {r3, r8, r9, sl, fp, sp}
    31f0:	17260000 	strne	r0, [r6, -r0]!
    31f4:	24000009 	strcs	r0, [r0], #-9
    31f8:	0000005e 	andeq	r0, r0, lr, asr r0
    31fc:	00000947 	andeq	r0, r0, r7, asr #18
    3200:	00006f25 	andeq	r6, r0, r5, lsr #30
    3204:	23004200 	movwcs	r4, #512	; 0x200
    3208:	000011d0 	ldrdeq	r1, [r0], -r0
    320c:	09523008 	ldmdbeq	r2, {r3, ip, sp}^
    3210:	37260000 	strcc	r0, [r6, -r0]!
    3214:	24000009 	strcs	r0, [r0], #-9
    3218:	0000005e 	andeq	r0, r0, lr, asr r0
    321c:	00000967 	andeq	r0, r0, r7, ror #18
    3220:	00006f25 	andeq	r6, r0, r5, lsr #30
    3224:	23000300 	movwcs	r0, #768	; 0x300
    3228:	00001193 	muleq	r0, r3, r1
    322c:	09723208 	ldmdbeq	r2!, {r3, r9, ip, sp}^
    3230:	57260000 	strpl	r0, [r6, -r0]!
    3234:	23000009 	movwcs	r0, #9
    3238:	00001153 	andeq	r1, r0, r3, asr r1
    323c:	09823308 	stmibeq	r2, {r3, r8, r9, ip, sp}
    3240:	17260000 	strne	r0, [r6, -r0]!
    3244:	24000009 	strcs	r0, [r0], #-9
    3248:	0000005e 	andeq	r0, r0, lr, asr r0
    324c:	00000997 	muleq	r0, r7, r9
    3250:	00006f25 	andeq	r6, r0, r5, lsr #30
    3254:	23003100 	movwcs	r3, #256	; 0x100
    3258:	000011b1 			; <UNDEFINED> instruction: 0x000011b1
    325c:	09a23408 	stmibeq	r2!, {r3, sl, ip, sp}
    3260:	87260000 	strhi	r0, [r6, -r0]!
    3264:	24000009 	strcs	r0, [r0], #-9
    3268:	0000005e 	andeq	r0, r0, lr, asr r0
    326c:	000009b7 			; <UNDEFINED> instruction: 0x000009b7
    3270:	00006f25 	andeq	r6, r0, r5, lsr #30
    3274:	23001900 	movwcs	r1, #2304	; 0x900
    3278:	000011f2 	strdeq	r1, [r0], -r2
    327c:	09a73508 	stmibeq	r7!, {r3, r8, sl, ip, sp}
    3280:	ac220000 	stcge	0, cr0, [r2], #-0
    3284:	01000013 	tsteq	r0, r3, lsl r0
    3288:	00005e18 	andeq	r5, r0, r8, lsl lr
    328c:	68030500 	stmdavs	r3, {r8, sl}
    3290:	23200001 	teqcs	r0, #1
    3294:	0000033a 	andeq	r0, r0, sl, lsr r3
    3298:	09de1a01 	ldmibeq	lr, {r0, r9, fp, ip}^
    329c:	3a270000 	bcc	9c32a4 <__Stack_Size+0x9c2ea4>
    32a0:	22000000 	andcs	r0, r0, #0
    32a4:	00001480 	andeq	r1, r0, r0, lsl #9
    32a8:	04231c01 	strteq	r1, [r3], #-3073	; 0xc01
    32ac:	03050000 	movweq	r0, #20480	; 0x5000
    32b0:	20000054 	andcs	r0, r0, r4, asr r0
    32b4:	00164822 	andseq	r4, r6, r2, lsr #16
    32b8:	c64b0100 	strbgt	r0, [fp], -r0, lsl #2
    32bc:	05000000 	streq	r0, [r0, #-0]
    32c0:	00008c03 	andeq	r8, r0, r3, lsl #24
    32c4:	18702220 	ldmdane	r0!, {r5, r9, sp}^
    32c8:	51010000 	mrspl	r0, (UNDEF: 1)
    32cc:	000000c6 	andeq	r0, r0, r6, asr #1
    32d0:	00940305 	addseq	r0, r4, r5, lsl #6
    32d4:	c6242000 	strtgt	r2, [r4], -r0
    32d8:	26000000 	strcs	r0, [r0], -r0
    32dc:	2500000a 	strcs	r0, [r0, #-10]
    32e0:	0000006f 	andeq	r0, r0, pc, rrx
    32e4:	eb220003 	bl	8832f8 <__Stack_Size+0x882ef8>
    32e8:	01000014 	tsteq	r0, r4, lsl r0
    32ec:	000a1657 	andeq	r1, sl, r7, asr r6
    32f0:	9c030500 	cfstr32ls	mvfx0, [r3], {-0}
    32f4:	28200000 	stmdacs	r0!, {}	; <UNPREDICTABLE>
    32f8:	000013b4 			; <UNDEFINED> instruction: 0x000013b4
    32fc:	49010701 	stmdbmi	r1, {r0, r8, r9, sl}
    3300:	0500000a 	streq	r0, [r0, #-10]
    3304:	00016c03 	andeq	r6, r1, r3, lsl #24
    3308:	05042920 	streq	r2, [r4, #-2336]	; 0x920
    330c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3310:	0014512a 	andseq	r5, r4, sl, lsr #2
    3314:	2b540600 	blcs	1504b1c <__Stack_Size+0x150471c>
    3318:	000016f4 	strdeq	r1, [r0], -r4
    331c:	01074406 	tsteq	r7, r6, lsl #8
    3320:	2c2b0000 	stccs	0, cr0, [fp], #-0
    3324:	09000014 	stmdbeq	r0, {r2, r4}
    3328:	00003a1a 	andeq	r3, r0, sl, lsl sl
    332c:	15682c00 	strbne	r2, [r8, #-3072]!	; 0xc00
    3330:	620a0000 	andvs	r0, sl, #0
    3334:	000a7f02 	andeq	r7, sl, r2, lsl #30
    3338:	004c0b00 	subeq	r0, ip, r0, lsl #22
    333c:	2c000000 	stccs	0, cr0, [r0], {-0}
    3340:	000013d6 	ldrdeq	r1, [r0], -r6
    3344:	96026a0a 	strls	r6, [r2], -sl, lsl #20
    3348:	0b00000a 	bleq	3378 <__Stack_Size+0x2f78>
    334c:	0000005e 	andeq	r0, r0, lr, asr r0
    3350:	00004c0b 	andeq	r4, r0, fp, lsl #24
    3354:	c82c0000 	stmdagt	ip!, {}	; <UNPREDICTABLE>
    3358:	0a000013 	beq	33ac <__Stack_Size+0x2fac>
    335c:	0aad026c 	beq	feb43d14 <SCS_BASE+0x1eb35d14>
    3360:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3364:	0b000000 	bleq	336c <__Stack_Size+0x2f6c>
    3368:	0000004c 	andeq	r0, r0, ip, asr #32
    336c:	13ee2c00 	mvnne	r2, #0, 24
    3370:	840a0000 	strhi	r0, [sl], #-0
    3374:	000ac402 	andeq	ip, sl, r2, lsl #8
    3378:	005e0b00 	subseq	r0, lr, r0, lsl #22
    337c:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3380:	00000000 	andeq	r0, r0, r0
    3384:	0015122c 	andseq	r1, r5, ip, lsr #4
    3388:	02830a00 	addeq	r0, r3, #0, 20
    338c:	00000adb 	ldrdeq	r0, [r0], -fp
    3390:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3394:	004c0b00 	subeq	r0, ip, r0, lsl #22
    3398:	2c000000 	stccs	0, cr0, [r0], {-0}
    339c:	00001822 	andeq	r1, r0, r2, lsr #16
    33a0:	ed02780a 	stc	8, cr7, [r2, #-40]	; 0xffffffd8
    33a4:	0b00000a 	bleq	33d4 <__Stack_Size+0x2fd4>
    33a8:	0000005e 	andeq	r0, r0, lr, asr r0
    33ac:	19302c00 	ldmdbne	r0!, {sl, fp, sp}
    33b0:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    33b4:	000b0402 	andeq	r0, fp, r2, lsl #8
    33b8:	005e0b00 	subseq	r0, lr, r0, lsl #22
    33bc:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    33c0:	00000000 	andeq	r0, r0, r0
    33c4:	00128c2c 	andseq	r8, r2, ip, lsr #24
    33c8:	02720a00 	rsbseq	r0, r2, #0, 20
    33cc:	00000b16 	andeq	r0, r0, r6, lsl fp
    33d0:	00005e0b 	andeq	r5, r0, fp, lsl #28
    33d4:	ea2c0000 	b	b033dc <__Stack_Size+0xb02fdc>
    33d8:	0a000015 	beq	3434 <__Stack_Size+0x3034>
    33dc:	0b2d026d 	bleq	b43d98 <__Stack_Size+0xb43998>
    33e0:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    33e4:	0b000000 	bleq	33ec <__Stack_Size+0x2fec>
    33e8:	0000004c 	andeq	r0, r0, ip, asr #32
    33ec:	146f2d00 	strbtne	r2, [pc], #-3328	; 33f4 <__Stack_Size+0x2ff4>
    33f0:	eb030000 	bl	c33f8 <__Stack_Size+0xc2ff8>
    33f4:	00000b3e 	andeq	r0, r0, lr, lsr fp
    33f8:	00005e0b 	andeq	r5, r0, fp, lsl #28
    33fc:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
    3400:	03000015 	movweq	r0, #21
    3404:	0000c0e7 	andeq	ip, r0, r7, ror #1
    3408:	004c0b00 	subeq	r0, ip, r0, lsl #22
    340c:	d10b0000 	mrsle	r0, (UNDEF: 11)
    3410:	00000000 	andeq	r0, r0, r0
    3414:	0004ec00 	andeq	lr, r4, r0, lsl #24
    3418:	75000400 	strvc	r0, [r0, #-1024]	; 0x400
    341c:	0400000b 	streq	r0, [r0], #-11
    3420:	0002ec01 	andeq	lr, r2, r1, lsl #24
    3424:	19530100 	ldmdbne	r3, {r8}^
    3428:	05310000 	ldreq	r0, [r1, #-0]!
    342c:	03d80000 	bicseq	r0, r8, #0
    3430:	00000000 	andeq	r0, r0, r0
    3434:	0d9f0000 	ldceq	0, cr0, [pc]	; 343c <__Stack_Size+0x303c>
    3438:	04020000 	streq	r0, [r2], #-0
    343c:	0007c105 	andeq	ip, r7, r5, lsl #2
    3440:	05020200 	streq	r0, [r2, #-512]	; 0x200
    3444:	00000793 	muleq	r0, r3, r7
    3448:	3e060102 	adfccs	f0, f6, f2
    344c:	03000009 	movweq	r0, #9
    3450:	00323375 	eorseq	r3, r2, r5, ror r3
    3454:	00452702 	subeq	r2, r5, r2, lsl #14
    3458:	04020000 	streq	r0, [r2], #-0
    345c:	0008bd07 	andeq	fp, r8, r7, lsl #26
    3460:	31750300 	cmncc	r5, r0, lsl #6
    3464:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3468:	00000057 	andeq	r0, r0, r7, asr r0
    346c:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    3470:	0300000b 	movweq	r0, #11
    3474:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3478:	00006829 	andeq	r6, r0, r9, lsr #16
    347c:	08010200 	stmdaeq	r1, {r9}
    3480:	0000093c 	andeq	r0, r0, ip, lsr r9
    3484:	0003d204 	andeq	sp, r3, r4, lsl #4
    3488:	7a2f0200 	bvc	bc3c90 <__Stack_Size+0xbc3890>
    348c:	05000000 	streq	r0, [r0, #-0]
    3490:	00000045 	andeq	r0, r0, r5, asr #32
    3494:	3e020106 	adfccs	f0, f2, f6
    3498:	00000094 	muleq	r0, r4, r0
    349c:	0004ab07 	andeq	sl, r4, r7, lsl #22
    34a0:	9a070000 	bls	1c34a8 <__Stack_Size+0x1c30a8>
    34a4:	01000008 	tsteq	r0, r8
    34a8:	00ae0400 	adceq	r0, lr, r0, lsl #8
    34ac:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    34b0:	0000007f 	andeq	r0, r0, pc, ror r0
    34b4:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    34b8:	08000008 	stmdaeq	r0, {r3}
    34bc:	014e031c 	cmpeq	lr, ip, lsl r3
    34c0:	0000010b 	andeq	r0, r0, fp, lsl #2
    34c4:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    34c8:	01500300 	cmpeq	r0, r0, lsl #6
    34cc:	0000006f 	andeq	r0, r0, pc, rrx
    34d0:	52430900 	subpl	r0, r3, #0, 18
    34d4:	51030048 	tstpl	r3, r8, asr #32
    34d8:	00006f01 	andeq	r6, r0, r1, lsl #30
    34dc:	49090400 	stmdbmi	r9, {sl}
    34e0:	03005244 	movweq	r5, #580	; 0x244
    34e4:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    34e8:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    34ec:	0052444f 	subseq	r4, r2, pc, asr #8
    34f0:	6f015303 	svcvs	0x00015303
    34f4:	0c000000 	stceq	0, cr0, [r0], {-0}
    34f8:	00005f0a 	andeq	r5, r0, sl, lsl #30
    34fc:	01540300 	cmpeq	r4, r0, lsl #6
    3500:	0000006f 	andeq	r0, r0, pc, rrx
    3504:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    3508:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    350c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3510:	e90a1400 	stmdb	sl, {sl, ip}
    3514:	0300000b 	movweq	r0, #11
    3518:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    351c:	00180000 	andseq	r0, r8, r0
    3520:	0008550b 	andeq	r5, r8, fp, lsl #10
    3524:	01570300 	cmpeq	r7, r0, lsl #6
    3528:	000000a6 	andeq	r0, r0, r6, lsr #1
    352c:	005e040c 	subseq	r0, lr, ip, lsl #8
    3530:	f40d0000 	vst4.8	{d0-d3}, [sp], r0
    3534:	01000012 	tsteq	r0, r2, lsl r0
    3538:	01423004 	cmpeq	r2, r4
    353c:	08070000 	stmdaeq	r7, {}	; <UNPREDICTABLE>
    3540:	00000013 	andeq	r0, r0, r3, lsl r0
    3544:	00139e07 	andseq	r9, r3, r7, lsl #28
    3548:	31070100 	mrscc	r0, (UNDEF: 23)
    354c:	02000013 	andeq	r0, r0, #19
    3550:	00139007 	andseq	r9, r3, r7
    3554:	04000300 	streq	r0, [r0], #-768	; 0x300
    3558:	000012f5 	strdeq	r1, [r0], -r5
    355c:	011d3704 	tsteq	sp, r4, lsl #14
    3560:	740d0000 	strvc	r0, [sp], #-0
    3564:	01000009 	tsteq	r0, r9
    3568:	017e3005 	cmneq	lr, r5
    356c:	b6070000 	strlt	r0, [r7], -r0
    3570:	00000009 	andeq	r0, r0, r9
    3574:	000b3807 	andeq	r3, fp, r7, lsl #16
    3578:	96070100 	strls	r0, [r7], -r0, lsl #2
    357c:	02000005 	andeq	r0, r0, #5
    3580:	000b7807 	andeq	r7, fp, r7, lsl #16
    3584:	25070300 	strcs	r0, [r7, #-768]	; 0x300
    3588:	04000004 	streq	r0, [r0], #-4
    358c:	00092007 	andeq	r2, r9, r7
    3590:	0e000500 	cfsh32eq	mvfx0, mvfx0, #0
    3594:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    3598:	01012301 	tsteq	r1, r1, lsl #6
    359c:	00000198 	muleq	r0, r8, r1
    35a0:	0019790f 	andseq	r7, r9, pc, lsl #18
    35a4:	01230100 	teqeq	r3, r0, lsl #2
    35a8:	00000094 	muleq	r0, r4, r0
    35ac:	19461000 	stmdbne	r6, {ip}^
    35b0:	6b010000 	blvs	435b8 <__Stack_Size+0x431b8>
    35b4:	000b6801 	andeq	r6, fp, r1, lsl #16
    35b8:	00002408 	andeq	r2, r0, r8, lsl #8
    35bc:	ef9c0100 	svc	0x009c0100
    35c0:	11000001 	tstne	r0, r1
    35c4:	000019fd 	strdeq	r1, [r0], -sp
    35c8:	3a016b01 	bcc	5e1d4 <__Stack_Size+0x5ddd4>
    35cc:	7b000000 	blvc	35d4 <__Stack_Size+0x31d4>
    35d0:	11000007 	tstne	r0, r7
    35d4:	00001a13 	andeq	r1, r0, r3, lsl sl
    35d8:	17016b01 	strne	r6, [r1, -r1, lsl #22]
    35dc:	99000001 	stmdbls	r0, {r0}
    35e0:	12000007 	andne	r0, r0, #7
    35e4:	006e656c 	rsbeq	r6, lr, ip, ror #10
    35e8:	5e016b01 	vmlapl.f64	d6, d1, d1
    35ec:	c7000000 	strgt	r0, [r0, -r0]
    35f0:	13000007 	movwne	r0, #7
    35f4:	00786469 	rsbseq	r6, r8, r9, ror #8
    35f8:	5e016d01 	cdppl	13, 0, cr6, cr1, cr1, {0}
    35fc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    3600:	00000007 	andeq	r0, r0, r7
    3604:	0016f414 	andseq	pc, r6, r4, lsl r4	; <UNPREDICTABLE>
    3608:	42240100 	eormi	r0, r4, #0, 2
    360c:	8c000001 	stchi	0, cr0, [r0], {1}
    3610:	3808000b 	stmdacc	r8, {r0, r1, r3}
    3614:	01000000 	mrseq	r0, (UNDEF: 0)
    3618:	0002559c 	muleq	r2, ip, r5
    361c:	37ce1500 	strbcc	r1, [lr, r0, lsl #10]
    3620:	27010000 	strcs	r0, [r1, -r0]
    3624:	0000004c 	andeq	r0, r0, ip, asr #32
    3628:	017e1601 	cmneq	lr, r1, lsl #12
    362c:	0b8e0000 	bleq	fe383634 <SCS_BASE+0x1e375634>
    3630:	000a0800 	andeq	r0, sl, r0, lsl #16
    3634:	2a010000 	bcs	4363c <__Stack_Size+0x4323c>
    3638:	00018b17 	andeq	r8, r1, r7, lsl fp
    363c:	8e180100 	mufhie	f0, f0, f0
    3640:	0a08000b 	beq	203674 <__Stack_Size+0x203274>
    3644:	17000000 	strne	r0, [r0, -r0]
    3648:	0000018b 	andeq	r0, r0, fp, lsl #3
    364c:	0b981901 	bleq	fe609a58 <SCS_BASE+0x1e5fba58>
    3650:	046c0800 	strbteq	r0, [ip], #-2048	; 0x800
    3654:	011a0000 	tsteq	sl, r0
    3658:	000a0351 	andeq	r0, sl, r1, asr r3
    365c:	50011a02 	andpl	r1, r1, r2, lsl #20
    3660:	0c000c05 	stceq	12, cr0, [r0], {5}
    3664:	00004001 	andeq	r4, r0, r1
    3668:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    366c:	01000019 	tsteq	r0, r9, lsl r0
    3670:	00000057 	andeq	r0, r0, r7, asr r0
    3674:	00000400 	andeq	r0, r0, r0, lsl #8
    3678:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    367c:	1c000002 	stcne	0, cr0, [r0], {2}
    3680:	00000000 	andeq	r0, r0, r0
    3684:	000001ef 	andeq	r0, r0, pc, ror #3
    3688:	017e1d00 	cmneq	lr, r0, lsl #26
    368c:	0bc40000 	bleq	ff103694 <SCS_BASE+0x1f0f5694>
    3690:	001c0800 	andseq	r0, ip, r0, lsl #16
    3694:	9c010000 	stcls	0, cr0, [r1], {-0}
    3698:	000002dc 	ldrdeq	r0, [r0], -ip
    369c:	00018b1e 	andeq	r8, r1, lr, lsl fp
    36a0:	0007fc00 	andeq	pc, r7, r0, lsl #24
    36a4:	0bc61f00 	bleq	ff18b2ac <SCS_BASE+0x1f17d2ac>
    36a8:	000a0800 	andeq	r0, sl, r0, lsl #16
    36ac:	02c10000 	sbceq	r0, r1, #0
    36b0:	8b1e0000 	blhi	7836b8 <__Stack_Size+0x7832b8>
    36b4:	36000001 	strcc	r0, [r0], -r1
    36b8:	20000008 	andcs	r0, r0, r8
    36bc:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
    36c0:	0000046c 	andeq	r0, r0, ip, ror #8
    36c4:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    36c8:	1a02000a 	bne	836f8 <__Stack_Size+0x832f8>
    36cc:	0c055001 	stceq	0, cr5, [r5], {1}
    36d0:	40010c00 	andmi	r0, r1, r0, lsl #24
    36d4:	da200000 	ble	8036dc <__Stack_Size+0x8032dc>
    36d8:	8808000b 	stmdahi	r8, {r0, r1, r3}
    36dc:	1a000004 	bne	36f4 <__Stack_Size+0x32f4>
    36e0:	0a035101 	beq	d7aec <__Stack_Size+0xd76ec>
    36e4:	011a0200 	tsteq	sl, r0, lsl #4
    36e8:	000c0550 	andeq	r0, ip, r0, asr r5
    36ec:	0040010c 	subeq	r0, r0, ip, lsl #2
    36f0:	193d1400 	ldmdbne	sp!, {sl, ip}
    36f4:	44010000 	strmi	r0, [r1], #-0
    36f8:	00000142 	andeq	r0, r0, r2, asr #2
    36fc:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
    3700:	00000024 	andeq	r0, r0, r4, lsr #32
    3704:	03069c01 	movweq	r9, #27649	; 0x6c01
    3708:	f4190000 			; <UNDEFINED> instruction: 0xf4190000
    370c:	7e08000b 	cdpvc	0, 0, cr0, cr8, cr11, {0}
    3710:	1a000001 	bne	371c <__Stack_Size+0x331c>
    3714:	74025001 	strvc	r5, [r2], #-1
    3718:	1b000000 	blne	3720 <__Stack_Size+0x3320>
    371c:	000008cf 	andeq	r0, r0, pc, asr #17
    3720:	0c045c01 	stceq	12, cr5, [r4], {1}
    3724:	00040800 	andeq	r0, r4, r0, lsl #16
    3728:	9c010000 	stcls	0, cr0, [r1], {-0}
    372c:	00000325 	andeq	r0, r0, r5, lsr #6
    3730:	000c081c 	andeq	r0, ip, ip, lsl r8
    3734:	0002dc08 	andeq	sp, r2, r8, lsl #24
    3738:	51210000 	teqpl	r1, r0
    373c:	01000014 	tsteq	r0, r4, lsl r0
    3740:	0c080138 	stfeqs	f0, [r8], {56}	; 0x38
    3744:	003c0800 	eorseq	r0, ip, r0, lsl #16
    3748:	9c010000 	stcls	0, cr0, [r1], {-0}
    374c:	0000038e 	andeq	r0, r0, lr, lsl #7
    3750:	00199222 	andseq	r9, r9, r2, lsr #4
    3754:	013a0100 	teqeq	sl, r0, lsl #2
    3758:	0000003a 	andeq	r0, r0, sl, lsr r0
    375c:	00000849 	andeq	r0, r0, r9, asr #16
    3760:	00195d22 	andseq	r5, r9, r2, lsr #26
    3764:	013a0100 	teqeq	sl, r0, lsl #2
    3768:	0000003a 	andeq	r0, r0, sl, lsr r0
    376c:	00000882 	andeq	r0, r0, r2, lsl #17
    3770:	0019a122 	andseq	sl, r9, r2, lsr #2
    3774:	013a0100 	teqeq	sl, r0, lsl #2
    3778:	0000003a 	andeq	r0, r0, sl, lsr r0
    377c:	000008ab 	andeq	r0, r0, fp, lsr #17
    3780:	000c2423 	andeq	r2, ip, r3, lsr #8
    3784:	00019808 	andeq	r9, r1, r8, lsl #16
    3788:	00037e00 	andeq	r7, r3, r0, lsl #28
    378c:	52011a00 	andpl	r1, r1, #0, 20
    3790:	20003801 	andcs	r3, r0, r1, lsl #16
    3794:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
    3798:	00000198 	muleq	r0, r8, r1
    379c:	0152011a 	cmpeq	r2, sl, lsl r1
    37a0:	21000034 	tstcs	r0, r4, lsr r0
    37a4:	00000aad 	andeq	r0, r0, sp, lsr #21
    37a8:	44015901 	strmi	r5, [r1], #-2305	; 0x901
    37ac:	2a08000c 	bcs	2037e4 <__Stack_Size+0x2033e4>
    37b0:	01000000 	mrseq	r0, (UNDEF: 0)
    37b4:	00040e9c 	muleq	r4, ip, lr
    37b8:	61641200 	cmnvs	r4, r0, lsl #4
    37bc:	59010074 	stmdbpl	r1, {r2, r4, r5, r6}
    37c0:	00005e01 	andeq	r5, r0, r1, lsl #28
    37c4:	0008c900 	andeq	ip, r8, r0, lsl #18
    37c8:	0c522300 	mrrceq	3, 0, r2, r2, cr0	; <UNPREDICTABLE>
    37cc:	049e0800 	ldreq	r0, [lr], #2048	; 0x800
    37d0:	03c70000 	biceq	r0, r7, #0
    37d4:	011a0000 	tsteq	sl, r0
    37d8:	00310150 	eorseq	r0, r1, r0, asr r1
    37dc:	000c5c23 	andeq	r5, ip, r3, lsr #24
    37e0:	0004af08 	andeq	sl, r4, r8, lsl #30
    37e4:	0003e600 	andeq	lr, r3, r0, lsl #12
    37e8:	52011a00 	andpl	r1, r1, #0, 20
    37ec:	011a3101 	tsteq	sl, r1, lsl #2
    37f0:	c0080251 	andgt	r0, r8, r1, asr r2
    37f4:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    37f8:	23000074 	movwcs	r0, #116	; 0x74
    37fc:	08000c64 	stmdaeq	r0, {r2, r5, r6, sl, fp}
    3800:	000004ca 	andeq	r0, r0, sl, asr #9
    3804:	000003fe 	strdeq	r0, [r0], -lr
    3808:	0151011a 	cmpeq	r1, sl, lsl r1
    380c:	50011a31 	andpl	r1, r1, r1, lsr sl
    3810:	19003101 	stmdbne	r0, {r0, r8, ip, sp}
    3814:	08000c6a 	stmdaeq	r0, {r1, r3, r5, r6, sl, fp}
    3818:	000004e1 	andeq	r0, r0, r1, ror #9
    381c:	0150011a 	cmpeq	r0, sl, lsl r1
    3820:	24000031 	strcs	r0, [r0], #-49	; 0x31
    3824:	00001982 	andeq	r1, r0, r2, lsl #19
    3828:	004c2d06 	subeq	r2, ip, r6, lsl #26
    382c:	5e250000 	cdppl	0, 2, cr0, cr5, cr0, {0}
    3830:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    3834:	26000004 	strcs	r0, [r0], -r4
    3838:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    383c:	f2240019 	vqadd.s32	d0, d4, d9
    3840:	07000011 	smladeq	r0, r1, r0, r0
    3844:	00041935 	andeq	r1, r4, r5, lsr r9
    3848:	1a032700 	bne	cd450 <__Stack_Size+0xcd050>
    384c:	0a010000 	beq	43854 <__Stack_Size+0x43454>
    3850:	0000003a 	andeq	r0, r0, sl, lsr r0
    3854:	01780305 	cmneq	r8, r5, lsl #6
    3858:	c1272000 	teqgt	r7, r0
    385c:	01000019 	tsteq	r0, r9, lsl r0
    3860:	00005e0b 	andeq	r5, r0, fp, lsl #28
    3864:	74030500 	strvc	r0, [r3], #-1280	; 0x500
    3868:	27200001 	strcs	r0, [r0, -r1]!
    386c:	0000033a 	andeq	r0, r0, sl, lsr r3
    3870:	04671201 	strbteq	r1, [r7], #-513	; 0x201
    3874:	03050000 	movweq	r0, #20480	; 0x5000
    3878:	20000170 	andcs	r0, r0, r0, ror r1
    387c:	00003a05 	andeq	r3, r0, r5, lsl #20
    3880:	02ca2800 	sbceq	r2, sl, #0, 16
    3884:	e1080000 	mrs	r0, (UNDEF: 8)
    3888:	00000482 	andeq	r0, r0, r2, lsl #9
    388c:	00048229 	andeq	r8, r4, r9, lsr #4
    3890:	004c2900 	subeq	r2, ip, r0, lsl #18
    3894:	0c000000 	stceq	0, cr0, [r0], {-0}
    3898:	00010b04 	andeq	r0, r1, r4, lsl #22
    389c:	06b92800 	ldrteq	r2, [r9], r0, lsl #16
    38a0:	e2080000 	and	r0, r8, #0
    38a4:	0000049e 	muleq	r0, lr, r4
    38a8:	00048229 	andeq	r8, r4, r9, lsr #4
    38ac:	004c2900 	subeq	r2, ip, r0, lsl #18
    38b0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    38b4:	00000196 	muleq	r0, r6, r1
    38b8:	04af5705 	strteq	r5, [pc], #1797	; 38c0 <__Stack_Size+0x34c0>
    38bc:	3a290000 	bcc	a438c4 <__Stack_Size+0xa434c4>
    38c0:	00000000 	andeq	r0, r0, r0
    38c4:	0019dc28 	andseq	sp, r9, r8, lsr #24
    38c8:	ca190900 	bgt	645cd0 <__Stack_Size+0x6458d0>
    38cc:	29000004 	stmdbcs	r0, {r2}
    38d0:	00000117 	andeq	r0, r0, r7, lsl r1
    38d4:	00004c29 	andeq	r4, r0, r9, lsr #24
    38d8:	004c2900 	subeq	r2, ip, r0, lsl #18
    38dc:	2a000000 	bcs	38e4 <__Stack_Size+0x34e4>
    38e0:	0000196c 	andeq	r1, r0, ip, ror #18
    38e4:	e102880a 	tst	r2, sl, lsl #16
    38e8:	29000004 	stmdbcs	r0, {r2}
    38ec:	0000005e 	andeq	r0, r0, lr, asr r0
    38f0:	00004c29 	andeq	r4, r0, r9, lsr #24
    38f4:	f02b0000 			; <UNDEFINED> instruction: 0xf02b0000
    38f8:	0a000019 	beq	3964 <__Stack_Size+0x3564>
    38fc:	5e290271 	mcrpl	2, 1, r0, cr9, cr1, {3}
    3900:	00000000 	andeq	r0, r0, r0
    3904:	0008b700 	andeq	fp, r8, r0, lsl #14
    3908:	e7000400 	str	r0, [r0, -r0, lsl #8]
    390c:	0400000d 	streq	r0, [r0], #-13
    3910:	0002ec01 	andeq	lr, r2, r1, lsl #24
    3914:	1a900100 	bne	fe403d1c <SCS_BASE+0x1e3f5d1c>
    3918:	05310000 	ldreq	r0, [r1, #-0]!
    391c:	04200000 	strteq	r0, [r0], #-0
    3920:	00000000 	andeq	r0, r0, r0
    3924:	0f250000 	svceq	0x00250000
    3928:	04020000 	streq	r0, [r2], #-0
    392c:	0007c105 	andeq	ip, r7, r5, lsl #2
    3930:	05020200 	streq	r0, [r2, #-512]	; 0x200
    3934:	00000793 	muleq	r0, r3, r7
    3938:	3e060102 	adfccs	f0, f6, f2
    393c:	03000009 	movweq	r0, #9
    3940:	00323375 	eorseq	r3, r2, r5, ror r3
    3944:	00452702 	subeq	r2, r5, r2, lsl #14
    3948:	04020000 	streq	r0, [r2], #-0
    394c:	0008bd07 	andeq	fp, r8, r7, lsl #26
    3950:	31750300 	cmncc	r5, r0, lsl #6
    3954:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3958:	00000057 	andeq	r0, r0, r7, asr r0
    395c:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    3960:	0300000b 	movweq	r0, #11
    3964:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3968:	00006829 	andeq	r6, r0, r9, lsr #16
    396c:	08010200 	stmdaeq	r1, {r9}
    3970:	0000093c 	andeq	r0, r0, ip, lsr r9
    3974:	0003d204 	andeq	sp, r3, r4, lsl #4
    3978:	7a2f0200 	bvc	bc4180 <__Stack_Size+0xbc3d80>
    397c:	05000000 	streq	r0, [r0, #-0]
    3980:	00000045 	andeq	r0, r0, r5, asr #32
    3984:	00023e04 	andeq	r3, r2, r4, lsl #28
    3988:	8a300200 	bhi	c04190 <__Stack_Size+0xc03d90>
    398c:	05000000 	streq	r0, [r0, #-0]
    3990:	00000057 	andeq	r0, r0, r7, asr r0
    3994:	3c020106 	stfccs	f0, [r2], {6}
    3998:	000000a4 	andeq	r0, r0, r4, lsr #1
    399c:	00009407 	andeq	r9, r0, r7, lsl #8
    39a0:	53080000 	movwpl	r0, #32768	; 0x8000
    39a4:	01005445 	tsteq	r0, r5, asr #8
    39a8:	07220400 	streq	r0, [r2, -r0, lsl #8]!
    39ac:	3c020000 	stccc	0, cr0, [r2], {-0}
    39b0:	0000008f 	andeq	r0, r0, pc, lsl #1
    39b4:	3e020106 	adfccs	f0, f2, f6
    39b8:	000000c4 	andeq	r0, r0, r4, asr #1
    39bc:	0004ab07 	andeq	sl, r4, r7, lsl #22
    39c0:	9a070000 	bls	1c39c8 <__Stack_Size+0x1c35c8>
    39c4:	01000008 	tsteq	r0, r8
    39c8:	00ae0400 	adceq	r0, lr, r0, lsl #8
    39cc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    39d0:	000000af 	andeq	r0, r0, pc, lsr #1
    39d4:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    39d8:	09000008 	stmdbeq	r0, {r3}
    39dc:	010c0324 	tsteq	ip, r4, lsr #6
    39e0:	00000152 	andeq	r0, r0, r2, asr r1
    39e4:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    39e8:	010e0300 	mrseq	r0, ELR_hyp
    39ec:	0000006f 	andeq	r0, r0, pc, rrx
    39f0:	1afd0b00 	bne	fff465f8 <SCS_BASE+0x1ff385f8>
    39f4:	0f030000 	svceq	0x00030000
    39f8:	00006f01 	andeq	r6, r0, r1, lsl #30
    39fc:	fa0b0400 	blx	2c4a04 <__Stack_Size+0x2c4604>
    3a00:	0300001a 	movweq	r0, #26
    3a04:	006f0110 	rsbeq	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    3a08:	0a080000 	beq	203a10 <__Stack_Size+0x203610>
    3a0c:	03005253 	movweq	r5, #595	; 0x253
    3a10:	006f0111 	rsbeq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
    3a14:	0a0c0000 	beq	303a1c <__Stack_Size+0x30361c>
    3a18:	03005243 	movweq	r5, #579	; 0x243
    3a1c:	006f0112 	rsbeq	r0, pc, r2, lsl r1	; <UNPREDICTABLE>
    3a20:	0a100000 	beq	403a28 <__Stack_Size+0x403628>
    3a24:	03005241 	movweq	r5, #577	; 0x241
    3a28:	006f0113 	rsbeq	r0, pc, r3, lsl r1	; <UNPREDICTABLE>
    3a2c:	0b140000 	bleq	503a34 <__Stack_Size+0x503634>
    3a30:	00001ca5 	andeq	r1, r0, r5, lsr #25
    3a34:	6f011403 	svcvs	0x00011403
    3a38:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3a3c:	52424f0a 	subpl	r4, r2, #10, 30	; 0x28
    3a40:	01150300 	tsteq	r5, r0, lsl #6
    3a44:	0000006f 	andeq	r0, r0, pc, rrx
    3a48:	1aaa0b1c 	bne	fea866c0 <SCS_BASE+0x1ea786c0>
    3a4c:	16030000 	strne	r0, [r3], -r0
    3a50:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a54:	0c002000 	stceq	0, cr2, [r0], {-0}
    3a58:	00001cae 	andeq	r1, r0, lr, lsr #25
    3a5c:	d6011703 	strle	r1, [r1], -r3, lsl #14
    3a60:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3a64:	01190310 	tsteq	r9, r0, lsl r3
    3a68:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a6c:	5044520a 	subpl	r5, r4, sl, lsl #4
    3a70:	011b0300 	tsteq	fp, r0, lsl #6
    3a74:	0000007f 	andeq	r0, r0, pc, ror r0
    3a78:	1c7f0b00 	ldclne	11, cr0, [pc], #-0	; 3a80 <__Stack_Size+0x3680>
    3a7c:	1c030000 	stcne	0, cr0, [r3], {-0}
    3a80:	00007f01 	andeq	r7, r0, r1, lsl #30
    3a84:	840b0200 	strhi	r0, [fp], #-512	; 0x200
    3a88:	0300001c 	movweq	r0, #28
    3a8c:	007f011d 	rsbseq	r0, pc, sp, lsl r1	; <UNPREDICTABLE>
    3a90:	0b040000 	bleq	103a98 <__Stack_Size+0x103698>
    3a94:	00001c8a 	andeq	r1, r0, sl, lsl #25
    3a98:	7f011e03 	svcvc	0x00011e03
    3a9c:	06000000 	streq	r0, [r0], -r0
    3aa0:	001ac30b 	andseq	ip, sl, fp, lsl #6
    3aa4:	011f0300 	tsteq	pc, r0, lsl #6
    3aa8:	0000007f 	andeq	r0, r0, pc, ror r0
    3aac:	1ac80b08 	bne	ff2066d4 <SCS_BASE+0x1f1f86d4>
    3ab0:	20030000 	andcs	r0, r3, r0
    3ab4:	00007f01 	andeq	r7, r0, r1, lsl #30
    3ab8:	cd0b0a00 	vstrgt	s0, [fp, #-0]
    3abc:	0300001a 	movweq	r0, #26
    3ac0:	007f0121 	rsbseq	r0, pc, r1, lsr #2
    3ac4:	0b0c0000 	bleq	303acc <__Stack_Size+0x3036cc>
    3ac8:	00001ad2 	ldrdeq	r1, [r0], -r2
    3acc:	7f012203 	svcvc	0x00012203
    3ad0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    3ad4:	1bea0c00 	blne	ffa86adc <SCS_BASE+0x1fa78adc>
    3ad8:	23030000 	movwcs	r0, #12288	; 0x3000
    3adc:	00015e01 	andeq	r5, r1, r1, lsl #28
    3ae0:	04010600 	streq	r0, [r1], #-1536	; 0x600
    3ae4:	0002031c 	andeq	r0, r2, ip, lsl r3
    3ae8:	03e50700 	mvneq	r0, #0, 14
    3aec:	07010000 	streq	r0, [r1, -r0]
    3af0:	000007cf 	andeq	r0, r0, pc, asr #15
    3af4:	00be0702 	adcseq	r0, lr, r2, lsl #14
    3af8:	07030000 	streq	r0, [r3, -r0]
    3afc:	00000462 	andeq	r0, r0, r2, ror #8
    3b00:	03870704 	orreq	r0, r7, #4, 14	; 0x100000
    3b04:	00050000 	andeq	r0, r5, r0
    3b08:	0006ec04 	andeq	lr, r6, r4, lsl #24
    3b0c:	dc220400 	cfstrsle	mvf0, [r2], #-0
    3b10:	0d000001 	stceq	0, cr0, [r0, #-4]
    3b14:	00001bda 	ldrdeq	r1, [r0], -sl
    3b18:	03033f01 	movweq	r3, #16129	; 0x3f01
    3b1c:	01000002 	tsteq	r0, r2
    3b20:	0000022c 	andeq	r0, r0, ip, lsr #4
    3b24:	001b3d0e 	andseq	r3, fp, lr, lsl #26
    3b28:	03410100 	movteq	r0, #4352	; 0x1100
    3b2c:	00000203 	andeq	r0, r0, r3, lsl #4
    3b30:	06db0f00 	ldrbeq	r0, [fp], r0, lsl #30
    3b34:	56010000 	strpl	r0, [r1], -r0
    3b38:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
    3b3c:	00000018 	andeq	r0, r0, r8, lsl r0
    3b40:	02519c01 	subseq	r9, r1, #256	; 0x100
    3b44:	5e100000 	cdppl	0, 1, cr0, cr0, cr0, {0}
    3b48:	0100001a 	tsteq	r0, sl, lsl r0
    3b4c:	00003a56 	andeq	r3, r0, r6, asr sl
    3b50:	0008e800 	andeq	lr, r8, r0, lsl #16
    3b54:	f50f0000 			; <UNDEFINED> instruction: 0xf50f0000
    3b58:	0100001b 	tsteq	r0, fp, lsl r0
    3b5c:	0000006a 	andeq	r0, r0, sl, rrx
    3b60:	00001800 	andeq	r1, r0, r0, lsl #16
    3b64:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    3b68:	10000002 	andne	r0, r0, r2
    3b6c:	00001bc4 	andeq	r1, r0, r4, asr #23
    3b70:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    3b74:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    3b78:	0f000000 	svceq	0x00000000
    3b7c:	0000014c 	andeq	r0, r0, ip, asr #2
    3b80:	0c887e01 	stceq	14, cr7, [r8], {1}
    3b84:	00180800 	andseq	r0, r8, r0, lsl #16
    3b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b8c:	0000029b 	muleq	r0, fp, r2
    3b90:	001cd710 	andseq	sp, ip, r0, lsl r7
    3b94:	3a7e0100 	bcc	1f83f9c <__Stack_Size+0x1f83b9c>
    3b98:	2a000000 	bcs	3ba0 <__Stack_Size+0x37a0>
    3b9c:	00000009 	andeq	r0, r0, r9
    3ba0:	00009a11 	andeq	r9, r0, r1, lsl sl
    3ba4:	a0900100 	addsge	r0, r0, r0, lsl #2
    3ba8:	1808000c 	stmdane	r8, {r2, r3}
    3bac:	01000000 	mrseq	r0, (UNDEF: 0)
    3bb0:	059e119c 	ldreq	r1, [lr, #412]	; 0x19c
    3bb4:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    3bb8:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
    3bbc:	00000010 	andeq	r0, r0, r0, lsl r0
    3bc0:	2a129c01 	bcs	4aabcc <__Stack_Size+0x4aa7cc>
    3bc4:	0100001c 	tsteq	r0, ip, lsl r0
    3bc8:	003a0296 	mlaseq	sl, r6, r2, r0
    3bcc:	00000000 	andeq	r0, r0, r0
    3bd0:	000c0000 	andeq	r0, ip, r0
    3bd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bd8:	001ad712 	andseq	sp, sl, r2, lsl r7
    3bdc:	02a30100 	adceq	r0, r3, #0, 2
    3be0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3be4:	00000000 	andeq	r0, r0, r0
    3be8:	0000000c 	andeq	r0, r0, ip
    3bec:	90139c01 	andsls	r9, r3, r1, lsl #24
    3bf0:	0100001b 	tsteq	r0, fp, lsl r0
    3bf4:	00a402b1 	strhteq	r0, [r4], r1
    3bf8:	00000000 	andeq	r0, r0, r0
    3bfc:	00100000 	andseq	r0, r0, r0
    3c00:	9c010000 	stcls	0, cr0, [r1], {-0}
    3c04:	00000314 	andeq	r0, r0, r4, lsl r3
    3c08:	001a5014 	andseq	r5, sl, r4, lsl r0
    3c0c:	02b30100 	adcseq	r0, r3, #0, 2
    3c10:	000000a4 	andeq	r0, r0, r4, lsr #1
    3c14:	0000094b 	andeq	r0, r0, fp, asr #18
    3c18:	1a6c1300 	bne	1b08820 <__Stack_Size+0x1b08420>
    3c1c:	c7010000 	strgt	r0, [r1, -r0]
    3c20:	0000a402 	andeq	sl, r0, r2, lsl #8
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	00001000 	andeq	r1, r0, r0
    3c2c:	3f9c0100 	svccc	0x009c0100
    3c30:	14000003 	strne	r0, [r0], #-3
    3c34:	00001b49 	andeq	r1, r0, r9, asr #22
    3c38:	a402c901 	strge	ip, [r2], #-2305	; 0x901
    3c3c:	70000000 	andvc	r0, r0, r0
    3c40:	00000009 	andeq	r0, r0, r9
    3c44:	001a1815 	andseq	r1, sl, r5, lsl r8
    3c48:	02e20100 	rsceq	r0, r2, #0, 2
    3c4c:	00000000 	andeq	r0, r0, r0
    3c50:	00000018 	andeq	r0, r0, r8, lsl r0
    3c54:	03749c01 	cmneq	r4, #256	; 0x100
    3c58:	9c160000 	ldcls	0, cr0, [r6], {-0}
    3c5c:	0100001c 	tsteq	r0, ip, lsl r0
    3c60:	004c02e2 	subeq	r0, ip, r2, ror #5
    3c64:	09960000 	ldmibeq	r6, {}	; <UNPREDICTABLE>
    3c68:	79170000 	ldmdbvc	r7, {}	; <UNPREDICTABLE>
    3c6c:	01000019 	tsteq	r0, r9, lsl r0
    3c70:	00c402e2 	sbceq	r0, r4, r2, ror #5
    3c74:	51010000 	mrspl	r0, (UNDEF: 1)
    3c78:	1b6a1300 	blne	1a88880 <__Stack_Size+0x1a88480>
    3c7c:	01010000 	mrseq	r0, (UNDEF: 1)
    3c80:	0000a403 	andeq	sl, r0, r3, lsl #8
    3c84:	00000000 	andeq	r0, r0, r0
    3c88:	00002000 	andeq	r2, r0, r0
    3c8c:	af9c0100 	svcge	0x009c0100
    3c90:	16000003 	strne	r0, [r0], -r3
    3c94:	00001c58 	andeq	r1, r0, r8, asr ip
    3c98:	4c030101 	stfmis	f0, [r3], {1}
    3c9c:	d0000000 	andle	r0, r0, r0
    3ca0:	14000009 	strne	r0, [r0], #-9
    3ca4:	00001b49 	andeq	r1, r0, r9, asr #22
    3ca8:	a4030301 	strge	r0, [r3], #-769	; 0x301
    3cac:	0a000000 	beq	3cb4 <__Stack_Size+0x38b4>
    3cb0:	0000000a 	andeq	r0, r0, sl
    3cb4:	0001b715 	andeq	fp, r1, r5, lsl r7
    3cb8:	032e0100 	teqeq	lr, #0, 2
    3cbc:	08000cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp}
    3cc0:	0000000c 	andeq	r0, r0, ip
    3cc4:	03d49c01 	bicseq	r9, r4, #256	; 0x100
    3cc8:	58170000 	ldmdapl	r7, {}	; <UNPREDICTABLE>
    3ccc:	0100001c 	tsteq	r0, ip, lsl r0
    3cd0:	004c032e 	subeq	r0, ip, lr, lsr #6
    3cd4:	50010000 	andpl	r0, r1, r0
    3cd8:	020e1800 	andeq	r1, lr, #0, 16
    3cdc:	0cd40000 	ldcleq	0, cr0, [r4], {0}
    3ce0:	00280800 	eoreq	r0, r8, r0, lsl #16
    3ce4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ce8:	00000400 	andeq	r0, r0, r0, lsl #8
    3cec:	00021f19 	andeq	r1, r2, r9, lsl pc
    3cf0:	000a2900 	andeq	r2, sl, r0, lsl #18
    3cf4:	0ce21a00 	vstmiaeq	r2!, {s3-s2}
    3cf8:	000e0800 	andeq	r0, lr, r0, lsl #16
    3cfc:	1f1b0000 	svcne	0x001b0000
    3d00:	00000002 	andeq	r0, r0, r2
    3d04:	1a8a1c00 	bne	fe28ad0c <SCS_BASE+0x1e27cd0c>
    3d08:	85010000 	strhi	r0, [r1, #-0]
    3d0c:	04180103 	ldreq	r0, [r8], #-259	; 0x103
    3d10:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
    3d14:	03870100 	orreq	r0, r7, #0, 2
    3d18:	0000006f 	andeq	r0, r0, pc, rrx
    3d1c:	1cbc1300 	ldcne	3, cr1, [ip]
    3d20:	66010000 	strvs	r0, [r1], -r0
    3d24:	00020303 	andeq	r0, r2, r3, lsl #6
    3d28:	000cfc00 	andeq	pc, ip, r0, lsl #24
    3d2c:	00003608 	andeq	r3, r0, r8, lsl #12
    3d30:	8c9c0100 	ldfhis	f0, [ip], {0}
    3d34:	16000004 	strne	r0, [r0], -r4
    3d38:	00001b88 	andeq	r1, r0, r8, lsl #23
    3d3c:	3a036601 	bcc	dd548 <__Stack_Size+0xdd148>
    3d40:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3d44:	1400000a 	strne	r0, [r0], #-10
    3d48:	00001b42 	andeq	r1, r0, r2, asr #22
    3d4c:	03036801 	movweq	r6, #14337	; 0x3801
    3d50:	66000002 	strvs	r0, [r0], -r2
    3d54:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    3d58:	00000400 	andeq	r0, r0, r0, lsl #8
    3d5c:	08000d0a 	stmdaeq	r0, {r1, r3, r8, sl, fp}
    3d60:	00000012 	andeq	r0, r0, r2, lsl r0
    3d64:	79037001 	stmdbvc	r3, {r0, ip, sp, lr}
    3d68:	1a000004 	bne	3d80 <__Stack_Size+0x3980>
    3d6c:	08000d0a 	stmdaeq	r0, {r1, r3, r8, sl, fp}
    3d70:	00000012 	andeq	r0, r0, r2, lsl r0
    3d74:	00040d1f 	andeq	r0, r4, pc, lsl sp
    3d78:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3d7c:	04200000 	strteq	r0, [r0], #-0
    3d80:	0e08000d 	cdpeq	0, 0, cr0, cr8, cr13, {0}
    3d84:	20000002 	andcs	r0, r0, r2
    3d88:	08000d20 	stmdaeq	r0, {r5, r8, sl, fp}
    3d8c:	0000020e 	andeq	r0, r0, lr, lsl #4
    3d90:	0b462100 	bleq	118c198 <__Stack_Size+0x118bd98>
    3d94:	ad010000 	stcge	0, cr0, [r1, #-0]
    3d98:	00000203 	andeq	r0, r0, r3, lsl #4
    3d9c:	08000d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp}
    3da0:	00000040 	andeq	r0, r0, r0, asr #32
    3da4:	04ea9c01 	strbteq	r9, [sl], #3073	; 0xc01
    3da8:	53100000 	tstpl	r0, #0
    3dac:	0100001b 	tsteq	r0, fp, lsl r0
    3db0:	00003aad 	andeq	r3, r0, sp, lsr #21
    3db4:	000a9b00 	andeq	r9, sl, r0, lsl #22
    3db8:	1b422200 	blne	108c5c0 <__Stack_Size+0x108c1c0>
    3dbc:	af010000 	svcge	0x00010000
    3dc0:	00000203 	andeq	r0, r0, r3, lsl #4
    3dc4:	00000ac7 	andeq	r0, r0, r7, asr #21
    3dc8:	000d4023 	andeq	r4, sp, r3, lsr #32
    3dcc:	00041808 	andeq	r1, r4, r8, lsl #16
    3dd0:	0004d800 	andeq	sp, r4, r0, lsl #16
    3dd4:	50012400 	andpl	r2, r1, r0, lsl #8
    3dd8:	0fff0a03 	svceq	0x00ff0a03
    3ddc:	0d602500 	cfstr64eq	mvdx2, [r0, #-0]
    3de0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    3de4:	01240000 	teqeq	r4, r0
    3de8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    3dec:	2100000f 	tstcs	r0, pc
    3df0:	00001aaf 	andeq	r1, r0, pc, lsr #21
    3df4:	0203d401 	andeq	sp, r3, #16777216	; 0x1000000
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	003c0000 	eorseq	r0, ip, r0
    3e00:	9c010000 	stcls	0, cr0, [r1], {-0}
    3e04:	00000539 	andeq	r0, r0, r9, lsr r5
    3e08:	001b4222 	andseq	r4, fp, r2, lsr #4
    3e0c:	03d60100 	bicseq	r0, r6, #0, 2
    3e10:	f1000002 	cps	#2
    3e14:	2300000a 	movwcs	r0, #10
    3e18:	00000000 	andeq	r0, r0, r0
    3e1c:	00000418 	andeq	r0, r0, r8, lsl r4
    3e20:	00000527 	andeq	r0, r0, r7, lsr #10
    3e24:	03500124 	cmpeq	r0, #36, 2
    3e28:	000fff0a 	andeq	pc, pc, sl, lsl #30
    3e2c:	00000025 	andeq	r0, r0, r5, lsr #32
    3e30:	00041800 	andeq	r1, r4, r0, lsl #16
    3e34:	50012400 	andpl	r2, r1, r0, lsl #8
    3e38:	0fff0a03 	svceq	0x00ff0a03
    3e3c:	39210000 	stmdbcc	r1!, {}	; <UNPREDICTABLE>
    3e40:	0100001a 	tsteq	r0, sl, lsl r0
    3e44:	000203f7 	strdeq	r0, [r2], -r7
    3e48:	00000000 	andeq	r0, r0, r0
    3e4c:	00007000 	andeq	r7, r0, r0
    3e50:	9b9c0100 	blls	fe704258 <SCS_BASE+0x1e6f6258>
    3e54:	22000005 	andcs	r0, r0, #5
    3e58:	00001b42 	andeq	r1, r0, r2, asr #22
    3e5c:	0203f901 	andeq	pc, r3, #16384	; 0x4000
    3e60:	0b1b0000 	bleq	6c3e68 <__Stack_Size+0x6c3a68>
    3e64:	00230000 	eoreq	r0, r3, r0
    3e68:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3e6c:	76000004 	strvc	r0, [r0], -r4
    3e70:	24000005 	strcs	r0, [r0], #-5
    3e74:	0a035001 	beq	d7e80 <__Stack_Size+0xd7a80>
    3e78:	23000fff 	movwcs	r0, #4095	; 0xfff
    3e7c:	00000000 	andeq	r0, r0, r0
    3e80:	00000418 	andeq	r0, r0, r8, lsl r4
    3e84:	0000058b 	andeq	r0, r0, fp, lsl #11
    3e88:	03500124 	cmpeq	r0, #36, 2
    3e8c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    3e90:	00000025 	andeq	r0, r0, r5, lsr #32
    3e94:	00041800 	andeq	r1, r4, r0, lsl #16
    3e98:	50012400 	andpl	r2, r1, r0, lsl #8
    3e9c:	00003f01 	andeq	r3, r0, r1, lsl #30
    3ea0:	00123813 	andseq	r3, r2, r3, lsl r8
    3ea4:	01360100 	teqeq	r6, r0, lsl #2
    3ea8:	00000203 	andeq	r0, r0, r3, lsl #4
    3eac:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
    3eb0:	00000048 	andeq	r0, r0, r8, asr #32
    3eb4:	061b9c01 	ldreq	r9, [fp], -r1, lsl #24
    3eb8:	a3160000 	tstge	r6, #0
    3ebc:	0100003b 	tsteq	r0, fp, lsr r0
    3ec0:	003a0136 	eorseq	r0, sl, r6, lsr r1
    3ec4:	0b500000 	bleq	1403ecc <__Stack_Size+0x1403acc>
    3ec8:	bf160000 	svclt	0x00160000
    3ecc:	0100001b 	tsteq	r0, fp, lsl r0
    3ed0:	003a0136 	eorseq	r0, sl, r6, lsr r1
    3ed4:	0b7c0000 	bleq	1f03edc <__Stack_Size+0x1f03adc>
    3ed8:	42140000 	andsmi	r0, r4, #0
    3edc:	0100001b 	tsteq	r0, fp, lsl r0
    3ee0:	02030138 	andeq	r0, r3, #56, 2
    3ee4:	0ba80000 	bleq	fea03eec <SCS_BASE+0x1e9f5eec>
    3ee8:	80230000 	eorhi	r0, r3, r0
    3eec:	1808000d 	stmdane	r8, {r0, r2, r3}
    3ef0:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    3ef4:	24000005 	strcs	r0, [r0], #-5
    3ef8:	3f015001 	svccc	0x00015001
    3efc:	0d982300 	ldceq	3, cr2, [r8]
    3f00:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    3f04:	060b0000 	streq	r0, [fp], -r0
    3f08:	01240000 	teqeq	r4, r0
    3f0c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    3f10:	000da625 	andeq	sl, sp, r5, lsr #12
    3f14:	00041808 	andeq	r1, r4, r8, lsl #16
    3f18:	50012400 	andpl	r2, r1, r0, lsl #8
    3f1c:	00003f01 	andeq	r3, r0, r1, lsl #30
    3f20:	001c4213 	andseq	r4, ip, r3, lsl r2
    3f24:	01710100 	cmneq	r1, r0, lsl #2
    3f28:	00000203 	andeq	r0, r0, r3, lsl #4
    3f2c:	00000000 	andeq	r0, r0, r0
    3f30:	00000038 	andeq	r0, r0, r8, lsr r0
    3f34:	06889c01 	streq	r9, [r8], r1, lsl #24
    3f38:	a3160000 	tstge	r6, #0
    3f3c:	0100003b 	tsteq	r0, fp, lsr r0
    3f40:	003a0171 	eorseq	r0, sl, r1, ror r1
    3f44:	0bdd0000 	bleq	ff743f4c <SCS_BASE+0x1f735f4c>
    3f48:	bf160000 	svclt	0x00160000
    3f4c:	0100001b 	tsteq	r0, fp, lsl r0
    3f50:	004c0171 	subeq	r0, ip, r1, ror r1
    3f54:	0c090000 	stceq	0, cr0, [r9], {-0}
    3f58:	42140000 	andsmi	r0, r4, #0
    3f5c:	0100001b 	tsteq	r0, fp, lsl r0
    3f60:	02030173 	andeq	r0, r3, #-1073741796	; 0xc000001c
    3f64:	0c2a0000 	stceq	0, cr0, [sl], #-0
    3f68:	00230000 	eoreq	r0, r3, r0
    3f6c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3f70:	78000004 	stmdavc	r0, {r2}
    3f74:	24000006 	strcs	r0, [r0], #-6
    3f78:	3f015001 	svccc	0x00015001
    3f7c:	00002500 	andeq	r2, r0, r0, lsl #10
    3f80:	04180000 	ldreq	r0, [r8], #-0
    3f84:	01240000 	teqeq	r4, r0
    3f88:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    3f8c:	1c0e1300 	stcne	3, cr1, [lr], {-0}
    3f90:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    3f94:	00020301 	andeq	r0, r2, r1, lsl #6
    3f98:	00000000 	andeq	r0, r0, r0
    3f9c:	00004400 	andeq	r4, r0, r0, lsl #8
    3fa0:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    3fa4:	16000006 	strne	r0, [r0], -r6
    3fa8:	00003ba3 	andeq	r3, r0, r3, lsr #23
    3fac:	3a019901 	bcc	6a3b8 <__Stack_Size+0x69fb8>
    3fb0:	54000000 	strpl	r0, [r0], #-0
    3fb4:	1600000c 	strne	r0, [r0], -ip
    3fb8:	00001bbf 			; <UNDEFINED> instruction: 0x00001bbf
    3fbc:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    3fc0:	80000000 	andhi	r0, r0, r0
    3fc4:	1400000c 	strne	r0, [r0], #-12
    3fc8:	00001b42 	andeq	r1, r0, r2, asr #22
    3fcc:	03019b01 	movweq	r9, #6913	; 0x1b01
    3fd0:	a1000002 	tstge	r0, r2
    3fd4:	2300000c 	movwcs	r0, #12
    3fd8:	00000000 	andeq	r0, r0, r0
    3fdc:	00000418 	andeq	r0, r0, r8, lsl r4
    3fe0:	000006e5 	andeq	r0, r0, r5, ror #13
    3fe4:	01500124 	cmpeq	r0, r4, lsr #2
    3fe8:	0025003f 	eoreq	r0, r5, pc, lsr r0
    3fec:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3ff0:	24000004 	strcs	r0, [r0], #-4
    3ff4:	3f015001 	svccc	0x00015001
    3ff8:	63130000 	tstvs	r3, #0
    3ffc:	0100001c 	tsteq	r0, ip, lsl r0
    4000:	020301ca 	andeq	r0, r3, #-2147483598	; 0x80000032
    4004:	00000000 	andeq	r0, r0, r0
    4008:	009c0000 	addseq	r0, ip, r0
    400c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4010:	000007cb 	andeq	r0, r0, fp, asr #15
    4014:	001c9016 	andseq	r9, ip, r6, lsl r0
    4018:	01ca0100 	biceq	r0, sl, r0, lsl #2
    401c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4020:	00000ccb 	andeq	r0, r0, fp, asr #25
    4024:	001bba14 	andseq	fp, fp, r4, lsl sl
    4028:	01cc0100 	biceq	r0, ip, r0, lsl #2
    402c:	0000004c 	andeq	r0, r0, ip, asr #32
    4030:	00000d14 	andeq	r0, r0, r4, lsl sp
    4034:	001b7e14 	andseq	r7, fp, r4, lsl lr
    4038:	01cc0100 	biceq	r0, ip, r0, lsl #2
    403c:	0000004c 	andeq	r0, r0, ip, asr #32
    4040:	00000d60 	andeq	r0, r0, r0, ror #26
    4044:	001a2714 	andseq	r2, sl, r4, lsl r7
    4048:	01cc0100 	biceq	r0, ip, r0, lsl #2
    404c:	0000004c 	andeq	r0, r0, ip, asr #32
    4050:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    4054:	001b6014 	andseq	r6, fp, r4, lsl r0
    4058:	01cc0100 	biceq	r0, ip, r0, lsl #2
    405c:	0000004c 	andeq	r0, r0, ip, asr #32
    4060:	00000e14 	andeq	r0, r0, r4, lsl lr
    4064:	001b4214 	andseq	r4, fp, r4, lsl r2
    4068:	01ce0100 	biceq	r0, lr, r0, lsl #2
    406c:	00000203 	andeq	r0, r0, r3, lsl #4
    4070:	00000e5c 	andeq	r0, r0, ip, asr lr
    4074:	00000023 	andeq	r0, r0, r3, lsr #32
    4078:	00041800 	andeq	r1, r4, r0, lsl #16
    407c:	00078200 	andeq	r8, r7, r0, lsl #4
    4080:	50012400 	andpl	r2, r1, r0, lsl #8
    4084:	23003f01 	movwcs	r3, #3841	; 0xf01
    4088:	00000000 	andeq	r0, r0, r0
    408c:	00000418 	andeq	r0, r0, r8, lsl r4
    4090:	00000795 	muleq	r0, r5, r7
    4094:	01500124 	cmpeq	r0, r4, lsr #2
    4098:	0023003f 	eoreq	r0, r3, pc, lsr r0
    409c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    40a0:	a8000004 	stmdage	r0, {r2}
    40a4:	24000007 	strcs	r0, [r0], #-7
    40a8:	3f015001 	svccc	0x00015001
    40ac:	00002300 	andeq	r2, r0, r0, lsl #6
    40b0:	04180000 	ldreq	r0, [r8], #-0
    40b4:	07bb0000 	ldreq	r0, [fp, r0]!
    40b8:	01240000 	teqeq	r4, r0
    40bc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    40c0:	00000025 	andeq	r0, r0, r5, lsr #32
    40c4:	00041800 	andeq	r1, r4, r0, lsl #16
    40c8:	50012400 	andpl	r2, r1, r0, lsl #8
    40cc:	00003f01 	andeq	r3, r0, r1, lsl #30
    40d0:	001b2513 	andseq	r2, fp, r3, lsl r5
    40d4:	02190100 	andseq	r0, r9, #0, 2
    40d8:	00000203 	andeq	r0, r0, r3, lsl #4
    40dc:	00000000 	andeq	r0, r0, r0
    40e0:	0000008c 	andeq	r0, r0, ip, lsl #1
    40e4:	08419c01 	stmdaeq	r1, {r0, sl, fp, ip, pc}^
    40e8:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    40ec:	01000019 	tsteq	r0, r9, lsl r0
    40f0:	00c40219 	sbceq	r0, r4, r9, lsl r2
    40f4:	0eb20000 	cdpeq	0, 11, cr0, cr2, cr0, {0}
    40f8:	42140000 	andsmi	r0, r4, #0
    40fc:	0100001b 	tsteq	r0, fp, lsl r0
    4100:	0203021b 	andeq	r0, r3, #-1342177279	; 0xb0000001
    4104:	0ed30000 	cdpeq	0, 13, cr0, cr3, cr0, {0}
    4108:	00230000 	eoreq	r0, r3, r0
    410c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4110:	1a000004 	bne	4128 <__Stack_Size+0x3d28>
    4114:	24000008 	strcs	r0, [r0], #-8
    4118:	0a035001 	beq	d8124 <__Stack_Size+0xd7d24>
    411c:	23000fff 	movwcs	r0, #4095	; 0xfff
    4120:	00000000 	andeq	r0, r0, r0
    4124:	00000418 	andeq	r0, r0, r8, lsl r4
    4128:	0000082f 	andeq	r0, r0, pc, lsr #16
    412c:	03500124 	cmpeq	r0, #36, 2
    4130:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4134:	00000025 	andeq	r0, r0, r5, lsr #32
    4138:	00041800 	andeq	r1, r4, r0, lsl #16
    413c:	50012400 	andpl	r2, r1, r0, lsl #8
    4140:	0fff0a03 	svceq	0x00ff0a03
    4144:	02260000 	eoreq	r0, r6, #0
    4148:	0100001b 	tsteq	r0, fp, lsl r0
    414c:	0203026a 	andeq	r0, r3, #-1610612730	; 0xa0000006
    4150:	00000000 	andeq	r0, r0, r0
    4154:	00540000 	subseq	r0, r4, r0
    4158:	9c010000 	stcls	0, cr0, [r1], {-0}
    415c:	001b1d16 	andseq	r1, fp, r6, lsl sp
    4160:	026a0100 	rsbeq	r0, sl, #0, 2
    4164:	0000004c 	andeq	r0, r0, ip, asr #32
    4168:	00000f08 	andeq	r0, r0, r8, lsl #30
    416c:	001a3116 	andseq	r3, sl, r6, lsl r1
    4170:	026a0100 	rsbeq	r0, sl, #0, 2
    4174:	0000004c 	andeq	r0, r0, ip, asr #32
    4178:	00000f29 	andeq	r0, r0, r9, lsr #30
    417c:	001bb116 	andseq	fp, fp, r6, lsl r1
    4180:	026a0100 	rsbeq	r0, sl, #0, 2
    4184:	0000004c 	andeq	r0, r0, ip, asr #32
    4188:	00000f4a 	andeq	r0, r0, sl, asr #30
    418c:	001b4214 	andseq	r4, fp, r4, lsl r2
    4190:	026c0100 	rsbeq	r0, ip, #0, 2
    4194:	00000203 	andeq	r0, r0, r3, lsl #4
    4198:	00000f6b 	andeq	r0, r0, fp, ror #30
    419c:	00000023 	andeq	r0, r0, r3, lsr #32
    41a0:	00041800 	andeq	r1, r4, r0, lsl #16
    41a4:	0008aa00 	andeq	sl, r8, r0, lsl #20
    41a8:	50012400 	andpl	r2, r1, r0, lsl #8
    41ac:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    41b0:	00000000 	andeq	r0, r0, r0
    41b4:	00000418 	andeq	r0, r0, r8, lsl r4
    41b8:	01500124 	cmpeq	r0, r4, lsr #2
    41bc:	0000003f 	andeq	r0, r0, pc, lsr r0
    41c0:	000001a9 	andeq	r0, r0, r9, lsr #3
    41c4:	10350004 	eorsne	r0, r5, r4
    41c8:	01040000 	mrseq	r0, (UNDEF: 4)
    41cc:	000002ec 	andeq	r0, r0, ip, ror #5
    41d0:	001d0701 	andseq	r0, sp, r1, lsl #14
    41d4:	00053100 	andeq	r3, r5, r0, lsl #2
    41d8:	0004e000 	andeq	lr, r4, r0
    41dc:	00000000 	andeq	r0, r0, r0
    41e0:	00122e00 	andseq	r2, r2, r0, lsl #28
    41e4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    41e8:	000007c1 	andeq	r0, r0, r1, asr #15
    41ec:	93050202 	movwls	r0, #20994	; 0x5202
    41f0:	02000007 	andeq	r0, r0, #7
    41f4:	093e0601 	ldmdbeq	lr!, {r0, r9, sl}
    41f8:	75030000 	strvc	r0, [r3, #-0]
    41fc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4200:	00004527 	andeq	r4, r0, r7, lsr #10
    4204:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4208:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    420c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4210:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4214:	02000000 	andeq	r0, r0, #0
    4218:	0b250702 	bleq	945e28 <__Stack_Size+0x945a28>
    421c:	75030000 	strvc	r0, [r3, #-0]
    4220:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4224:	00000068 	andeq	r0, r0, r8, rrx
    4228:	3c080102 	stfccs	f0, [r8], {2}
    422c:	04000009 	streq	r0, [r0], #-9
    4230:	000003d2 	ldrdeq	r0, [r0], -r2
    4234:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4238:	45050000 	strmi	r0, [r5, #-0]
    423c:	06000000 	streq	r0, [r0], -r0
    4240:	943c0201 	ldrtls	r0, [ip], #-513	; 0x201
    4244:	07000000 	streq	r0, [r0, -r0]
    4248:	00000094 	muleq	r0, r4, r0
    424c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    4250:	00010054 	andeq	r0, r1, r4, asr r0
    4254:	00072204 	andeq	r2, r7, r4, lsl #4
    4258:	7f3c0200 	svcvc	0x003c0200
    425c:	02000000 	andeq	r0, r0, #0
    4260:	08b40704 	ldmeq	r4!, {r2, r8, r9, sl}
    4264:	10090000 	andne	r0, r9, r0
    4268:	e1017803 	tst	r1, r3, lsl #16
    426c:	0a000000 	beq	4274 <__Stack_Size+0x3e74>
    4270:	0300524b 	movweq	r5, #587	; 0x24b
    4274:	006f017a 	rsbeq	r0, pc, sl, ror r1	; <UNPREDICTABLE>
    4278:	0a000000 	beq	4280 <__Stack_Size+0x3e80>
    427c:	03005250 	movweq	r5, #592	; 0x250
    4280:	006f017b 	rsbeq	r0, pc, fp, ror r1	; <UNPREDICTABLE>
    4284:	0a040000 	beq	10428c <__Stack_Size+0x103e8c>
    4288:	00524c52 	subseq	r4, r2, r2, asr ip
    428c:	6f017c03 	svcvs	0x00017c03
    4290:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4294:	0052530a 	subseq	r5, r2, sl, lsl #6
    4298:	6f017d03 	svcvs	0x00017d03
    429c:	0c000000 	stceq	0, cr0, [r0], {-0}
    42a0:	1d610b00 	vstmdbne	r1!, {d16-d15}
    42a4:	7e030000 	cdpvc	0, 0, cr0, cr3, cr0, {0}
    42a8:	0000a601 	andeq	sl, r0, r1, lsl #12
    42ac:	02a00c00 	adceq	r0, r0, #0, 24
    42b0:	2d010000 	stccs	0, cr0, [r1, #-0]
    42b4:	08000dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp}
    42b8:	0000000c 	andeq	r0, r0, ip
    42bc:	01109c01 	tsteq	r0, r1, lsl #24
    42c0:	3d0d0000 	stccc	0, cr0, [sp, #-0]
    42c4:	0100001d 	tsteq	r0, sp, lsl r0
    42c8:	00004c2d 	andeq	r4, r0, sp, lsr #24
    42cc:	00500100 	subseq	r0, r0, r0, lsl #2
    42d0:	0006000c 	andeq	r0, r6, ip
    42d4:	c8440100 	stmdagt	r4, {r8}^
    42d8:	0c08000d 	stceq	0, cr0, [r8], {13}
    42dc:	01000000 	mrseq	r0, (UNDEF: 0)
    42e0:	0001339c 	muleq	r1, ip, r3
    42e4:	1cf80d00 	ldclne	13, cr0, [r8]
    42e8:	44010000 	strmi	r0, [r1], #-0
    42ec:	0000005e 	andeq	r0, r0, lr, asr r0
    42f0:	0c005001 	stceq	0, cr5, [r0], {1}
    42f4:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    42f8:	0dd45401 	cfldrdeq	mvd5, [r4, #4]
    42fc:	000c0800 	andeq	r0, ip, r0, lsl #16
    4300:	9c010000 	stcls	0, cr0, [r1], {-0}
    4304:	00000156 	andeq	r0, r0, r6, asr r1
    4308:	0005d80d 	andeq	sp, r5, sp, lsl #16
    430c:	4c540100 	ldfmie	f0, [r4], {-0}
    4310:	01000000 	mrseq	r0, (UNDEF: 0)
    4314:	200e0050 	andcs	r0, lr, r0, asr r0
    4318:	0100001d 	tsteq	r0, sp, lsl r0
    431c:	00000064 	andeq	r0, r0, r4, rrx
    4320:	00001000 	andeq	r1, r0, r0
    4324:	0e9c0100 	fmleqe	f0, f4, f0
    4328:	00001cec 	andeq	r1, r0, ip, ror #25
    432c:	00007101 	andeq	r7, r0, r1, lsl #2
    4330:	00100000 	andseq	r0, r0, r0
    4334:	9c010000 	stcls	0, cr0, [r1], {-0}
    4338:	001d4e0f 	andseq	r4, sp, pc, lsl #28
    433c:	94800100 	strls	r0, [r0], #256	; 0x100
    4340:	00000000 	andeq	r0, r0, r0
    4344:	14000000 	strne	r0, [r0], #-0
    4348:	01000000 	mrseq	r0, (UNDEF: 0)
    434c:	1d33109c 	ldcne	0, cr1, [r3, #-624]!	; 0xfffffd90
    4350:	80010000 	andhi	r0, r1, r0
    4354:	0000004c 	andeq	r0, r0, ip, asr #32
    4358:	00000f95 	muleq	r0, r5, pc	; <UNPREDICTABLE>
    435c:	001b4911 	andseq	r4, fp, r1, lsl r9
    4360:	94820100 	strls	r0, [r2], #256	; 0x100
    4364:	b6000000 	strlt	r0, [r0], -r0
    4368:	0000000f 	andeq	r0, r0, pc
    436c:	00074300 	andeq	r4, r7, r0, lsl #6
    4370:	36000400 	strcc	r0, [r0], -r0, lsl #8
    4374:	04000011 	streq	r0, [r0], #-17
    4378:	0002ec01 	andeq	lr, r2, r1, lsl #24
    437c:	1dc20100 	stfnee	f0, [r2]
    4380:	05310000 	ldreq	r0, [r1, #-0]!
    4384:	05180000 	ldreq	r0, [r8, #-0]
    4388:	00000000 	andeq	r0, r0, r0
    438c:	12fe0000 	rscsne	r0, lr, #0
    4390:	04020000 	streq	r0, [r2], #-0
    4394:	0007c105 	andeq	ip, r7, r5, lsl #2
    4398:	05020200 	streq	r0, [r2, #-512]	; 0x200
    439c:	00000793 	muleq	r0, r3, r7
    43a0:	3e060102 	adfccs	f0, f6, f2
    43a4:	03000009 	movweq	r0, #9
    43a8:	00323375 	eorseq	r3, r2, r5, ror r3
    43ac:	00452702 	subeq	r2, r5, r2, lsl #14
    43b0:	04020000 	streq	r0, [r2], #-0
    43b4:	0008bd07 	andeq	fp, r8, r7, lsl #26
    43b8:	31750300 	cmncc	r5, r0, lsl #6
    43bc:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    43c0:	00000057 	andeq	r0, r0, r7, asr r0
    43c4:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    43c8:	0300000b 	movweq	r0, #11
    43cc:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    43d0:	00006829 	andeq	r6, r0, r9, lsr #16
    43d4:	08010200 	stmdaeq	r1, {r9}
    43d8:	0000093c 	andeq	r0, r0, ip, lsr r9
    43dc:	0003d204 	andeq	sp, r3, r4, lsl #4
    43e0:	7a2f0200 	bvc	bc4be8 <__Stack_Size+0xbc47e8>
    43e4:	05000000 	streq	r0, [r0, #-0]
    43e8:	00000045 	andeq	r0, r0, r5, asr #32
    43ec:	3e020106 	adfccs	f0, f2, f6
    43f0:	00000094 	muleq	r0, r4, r0
    43f4:	0004ab07 	andeq	sl, r4, r7, lsl #22
    43f8:	9a070000 	bls	1c4400 <__Stack_Size+0x1c4000>
    43fc:	01000008 	tsteq	r0, r8
    4400:	00ae0400 	adceq	r0, lr, r0, lsl #8
    4404:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    4408:	0000007f 	andeq	r0, r0, pc, ror r0
    440c:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    4410:	08000008 	stmdaeq	r0, {r3}
    4414:	014e031c 	cmpeq	lr, ip, lsl r3
    4418:	0000010b 	andeq	r0, r0, fp, lsl #2
    441c:	4c524309 	mrrcmi	3, 0, r4, r2, cr9
    4420:	01500300 	cmpeq	r0, r0, lsl #6
    4424:	0000006f 	andeq	r0, r0, pc, rrx
    4428:	52430900 	subpl	r0, r3, #0, 18
    442c:	51030048 	tstpl	r3, r8, asr #32
    4430:	00006f01 	andeq	r6, r0, r1, lsl #30
    4434:	49090400 	stmdbmi	r9, {sl}
    4438:	03005244 	movweq	r5, #580	; 0x244
    443c:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    4440:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    4444:	0052444f 	subseq	r4, r2, pc, asr #8
    4448:	6f015303 	svcvs	0x00015303
    444c:	0c000000 	stceq	0, cr0, [r0], {-0}
    4450:	00005f0a 	andeq	r5, r0, sl, lsl #30
    4454:	01540300 	cmpeq	r4, r0, lsl #6
    4458:	0000006f 	andeq	r0, r0, pc, rrx
    445c:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
    4460:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    4464:	00006f01 	andeq	r6, r0, r1, lsl #30
    4468:	e90a1400 	stmdb	sl, {sl, ip}
    446c:	0300000b 	movweq	r0, #11
    4470:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    4474:	00180000 	andseq	r0, r8, r0
    4478:	0008550b 	andeq	r5, r8, fp, lsl #10
    447c:	01570300 	cmpeq	r7, r0, lsl #6
    4480:	000000a6 	andeq	r0, r0, r6, lsr #1
    4484:	59031808 	stmdbpl	r3, {r3, fp, ip}
    4488:	00014801 	andeq	r4, r1, r1, lsl #16
    448c:	1ef80a00 	vmovne.f32	s1, #128	; 0x80
    4490:	5b030000 	blpl	c4498 <__Stack_Size+0xc4098>
    4494:	00006f01 	andeq	r6, r0, r1, lsl #30
    4498:	dd0a0000 	stcle	0, cr0, [sl, #-0]
    449c:	0300001e 	movweq	r0, #30
    44a0:	006f015c 	rsbeq	r0, pc, ip, asr r1	; <UNPREDICTABLE>
    44a4:	0a040000 	beq	1044ac <__Stack_Size+0x1040ac>
    44a8:	00001ddb 	ldrdeq	r1, [r0], -fp
    44ac:	58015d03 	stmdapl	r1, {r0, r1, r8, sl, fp, ip, lr}
    44b0:	08000001 	stmdaeq	r0, {r0}
    44b4:	006f0c00 	rsbeq	r0, pc, r0, lsl #24
    44b8:	01580000 	cmpeq	r8, r0
    44bc:	9f0d0000 	svcls	0x000d0000
    44c0:	03000000 	movweq	r0, #0
    44c4:	01480500 	cmpeq	r8, r0, lsl #10
    44c8:	c60b0000 	strgt	r0, [fp], -r0
    44cc:	0300001e 	movweq	r0, #30
    44d0:	0117015e 	tsteq	r7, lr, asr r1
    44d4:	01060000 	mrseq	r0, (UNDEF: 6)
    44d8:	01842304 	orreq	r2, r4, r4, lsl #6
    44dc:	7e070000 	cdpvc	0, 0, cr0, cr7, cr0, {0}
    44e0:	01000002 	tsteq	r0, r2
    44e4:	0001a707 	andeq	sl, r1, r7, lsl #14
    44e8:	4f070200 	svcmi	0x00070200
    44ec:	03000009 	movweq	r0, #9
    44f0:	072d0400 	streq	r0, [sp, -r0, lsl #8]!
    44f4:	27040000 	strcs	r0, [r4, -r0]
    44f8:	00000169 	andeq	r0, r0, r9, ror #2
    44fc:	2e040106 	adfcss	f0, f4, f6
    4500:	000001c9 	andeq	r0, r0, r9, asr #3
    4504:	00073f07 	andeq	r3, r7, r7, lsl #30
    4508:	82070000 	andhi	r0, r7, #0
    450c:	0400000b 	streq	r0, [r0], #-11
    4510:	00034707 	andeq	r4, r3, r7, lsl #14
    4514:	79072800 	stmdbvc	r7, {fp, sp}
    4518:	c8000003 	stmdagt	r0, {r0, r1}
    451c:	03a20700 			; <UNDEFINED> instruction: 0x03a20700
    4520:	07140000 	ldreq	r0, [r4, -r0]
    4524:	00000000 	andeq	r0, r0, r0
    4528:	068a0710 	pkhbteq	r0, sl, r0, lsl #14
    452c:	071c0000 	ldreq	r0, [ip, -r0]
    4530:	000007b1 			; <UNDEFINED> instruction: 0x000007b1
    4534:	6a040018 	bvs	10459c <__Stack_Size+0x10419c>
    4538:	04000008 	streq	r0, [r0], #-8
    453c:	00018f36 	andeq	r8, r1, r6, lsr pc
    4540:	04040e00 	streq	r0, [r4], #-3584	; 0xe00
    4544:	0002013e 	andeq	r0, r2, lr, lsr r1
    4548:	00780f00 	rsbseq	r0, r8, r0, lsl #30
    454c:	40040000 	andmi	r0, r4, r0
    4550:	0000004c 	andeq	r0, r0, ip, asr #32
    4554:	0b140f00 	bleq	50815c <__Stack_Size+0x507d5c>
    4558:	41040000 	mrsmi	r0, (UNDEF: 4)
    455c:	00000184 	andeq	r0, r0, r4, lsl #3
    4560:	00640f02 	rsbeq	r0, r4, r2, lsl #30
    4564:	42040000 	andmi	r0, r4, #0
    4568:	000001c9 	andeq	r0, r0, r9, asr #3
    456c:	2b040003 	blcs	104580 <__Stack_Size+0x104180>
    4570:	04000009 	streq	r0, [r0], #-9
    4574:	0001d443 	andeq	sp, r1, r3, asr #8
    4578:	04010600 	streq	r0, [r1], #-1536	; 0x600
    457c:	00022147 	andeq	r2, r2, r7, asr #2
    4580:	00900700 	addseq	r0, r0, r0, lsl #14
    4584:	07000000 	streq	r0, [r0, -r0]
    4588:	00000862 	andeq	r0, r0, r2, ror #16
    458c:	d3040001 	movwle	r0, #16385	; 0x4001
    4590:	0400001e 	streq	r0, [r0], #-30
    4594:	00020c49 	andeq	r0, r2, r9, asr #24
    4598:	1dfa1000 	ldclne	0, cr1, [sl]
    459c:	33010000 	movwcc	r0, #4096	; 0x1000
    45a0:	00000000 	andeq	r0, r0, r0
    45a4:	000000a4 	andeq	r0, r0, r4, lsr #1
    45a8:	030d9c01 	movweq	r9, #56321	; 0xdc01
    45ac:	e2110000 	ands	r0, r1, #0
    45b0:	0100001e 	tsteq	r0, lr, lsl r0
    45b4:	00030d33 	andeq	r0, r3, r3, lsr sp
    45b8:	000ff700 	andeq	pc, pc, r0, lsl #14
    45bc:	00001200 	andeq	r1, r0, r0, lsl #4
    45c0:	07330000 	ldreq	r0, [r3, -r0]!
    45c4:	02680000 	rsbeq	r0, r8, #0
    45c8:	01130000 	tsteq	r3, r0
    45cc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    45d0:	34015001 	strcc	r5, [r1], #-1
    45d4:	00001200 	andeq	r1, r0, r0, lsl #4
    45d8:	07330000 	ldreq	r0, [r3, -r0]!
    45dc:	02810000 	addeq	r0, r1, #0
    45e0:	01130000 	tsteq	r3, r0
    45e4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    45e8:	08025001 	stmdaeq	r2, {r0, ip, lr}
    45ec:	00120040 	andseq	r0, r2, r0, asr #32
    45f0:	33000000 	movwcc	r0, #0
    45f4:	99000007 	stmdbls	r0, {r0, r1, r2}
    45f8:	13000002 	movwne	r0, #2
    45fc:	31015101 	tstcc	r1, r1, lsl #2
    4600:	01500113 	cmpeq	r0, r3, lsl r1
    4604:	00120038 	andseq	r0, r2, r8, lsr r0
    4608:	33000000 	movwcc	r0, #0
    460c:	b1000007 	tstlt	r0, r7
    4610:	13000002 	movwne	r0, #2
    4614:	31015101 	tstcc	r1, r1, lsl #2
    4618:	01500113 	cmpeq	r0, r3, lsl r1
    461c:	00120040 	andseq	r0, r2, r0, asr #32
    4620:	33000000 	movwcc	r0, #0
    4624:	ca000007 	bgt	4648 <__Stack_Size+0x4248>
    4628:	13000002 	movwne	r0, #2
    462c:	31015101 	tstcc	r1, r1, lsl #2
    4630:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4634:	12002008 	andne	r2, r0, #8
    4638:	00000000 	andeq	r0, r0, r0
    463c:	00000733 	andeq	r0, r0, r3, lsr r7
    4640:	000002e3 	andeq	r0, r0, r3, ror #5
    4644:	01510113 	cmpeq	r1, r3, lsl r1
    4648:	50011331 	andpl	r1, r1, r1, lsr r3
    464c:	00800802 	addeq	r0, r0, r2, lsl #16
    4650:	00000012 	andeq	r0, r0, r2, lsl r0
    4654:	00073300 	andeq	r3, r7, r0, lsl #6
    4658:	0002fd00 	andeq	pc, r2, r0, lsl #26
    465c:	51011300 	mrspl	r1, SP_irq
    4660:	01133101 	tsteq	r3, r1, lsl #2
    4664:	000a0350 	andeq	r0, sl, r0, asr r3
    4668:	00140001 	andseq	r0, r4, r1
    466c:	33000000 	movwcc	r0, #0
    4670:	13000007 	movwne	r0, #7
    4674:	30015101 	andcc	r5, r1, r1, lsl #2
    4678:	04150000 	ldreq	r0, [r5], #-0
    467c:	0000010b 	andeq	r0, r0, fp, lsl #2
    4680:	001f1410 	andseq	r1, pc, r0, lsl r4	; <UNPREDICTABLE>
    4684:	006b0100 	rsbeq	r0, fp, r0, lsl #2
    4688:	16000000 	strne	r0, [r0], -r0
    468c:	01000000 	mrseq	r0, (UNDEF: 0)
    4690:	0003559c 	muleq	r3, ip, r5
    4694:	00001200 	andeq	r1, r0, r0, lsl #4
    4698:	07330000 	ldreq	r0, [r3, -r0]!
    469c:	03400000 	movteq	r0, #0
    46a0:	01130000 	tsteq	r3, r0
    46a4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    46a8:	31015001 	tstcc	r1, r1
    46ac:	00001400 	andeq	r1, r0, r0, lsl #8
    46b0:	07330000 	ldreq	r0, [r3, -r0]!
    46b4:	01130000 	tsteq	r3, r0
    46b8:	13300151 	teqne	r0, #1073741844	; 0x40000014
    46bc:	31015001 	tstcc	r1, r1
    46c0:	76100000 	ldrvc	r0, [r0], -r0
    46c4:	01000001 	tsteq	r0, r1
    46c8:	000de07c 	andeq	lr, sp, ip, ror r0
    46cc:	00009c08 	andeq	r9, r0, r8, lsl #24
    46d0:	e19c0100 	orrs	r0, ip, r0, lsl #2
    46d4:	16000003 	strne	r0, [r0], -r3
    46d8:	00001ee2 	andeq	r1, r0, r2, ror #29
    46dc:	030d7c01 	movweq	r7, #56321	; 0xdc01
    46e0:	50010000 	andpl	r0, r1, r0
    46e4:	001ee811 	andseq	lr, lr, r1, lsl r8
    46e8:	e17c0100 	cmn	ip, r0, lsl #2
    46ec:	b9000003 	stmdblt	r0, {r0, r1}
    46f0:	17000010 	smladne	r0, r0, r0, r0
    46f4:	00001e37 	andeq	r1, r0, r7, lsr lr
    46f8:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    46fc:	10da0000 	sbcsne	r0, sl, r0
    4700:	97170000 	ldrls	r0, [r7, -r0]
    4704:	0100001e 	tsteq	r0, lr, lsl r0
    4708:	00003a7e 	andeq	r3, r0, lr, ror sl
    470c:	00110900 	andseq	r0, r1, r0, lsl #18
    4710:	1d6e1700 	stclne	7, cr1, [lr, #-0]
    4714:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4718:	0000003a 	andeq	r0, r0, sl, lsr r0
    471c:	00001133 	andeq	r1, r0, r3, lsr r1
    4720:	736f7018 	cmnvc	pc, #24
    4724:	3a7e0100 	bcc	1f84b2c <__Stack_Size+0x1f8472c>
    4728:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    472c:	17000011 	smladne	r0, r1, r0, r0
    4730:	00001e28 	andeq	r1, r0, r8, lsr #28
    4734:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    4738:	11e50000 	mvnne	r0, r0
    473c:	e2170000 	ands	r0, r7, #0
    4740:	0100001d 	tsteq	r0, sp, lsl r0
    4744:	00003a7f 	andeq	r3, r0, pc, ror sl
    4748:	00120f00 	andseq	r0, r2, r0, lsl #30
    474c:	04150000 	ldreq	r0, [r5], #-0
    4750:	00000201 	andeq	r0, r0, r1, lsl #4
    4754:	001d9d10 	andseq	r9, sp, r0, lsl sp
    4758:	00e50100 	rsceq	r0, r5, r0, lsl #2
    475c:	10000000 	andne	r0, r0, r0
    4760:	01000000 	mrseq	r0, (UNDEF: 0)
    4764:	00040a9c 	muleq	r4, ip, sl
    4768:	1ee81600 	cdpne	6, 14, cr1, cr8, cr0, {0}
    476c:	e5010000 	str	r0, [r1, #-0]
    4770:	000003e1 	andeq	r0, r0, r1, ror #7
    4774:	19005001 	stmdbne	r0, {r0, ip, lr}
    4778:	00000401 	andeq	r0, r0, r1, lsl #8
    477c:	005ef601 	subseq	pc, lr, r1, lsl #12
    4780:	0e7c0000 	cdpeq	0, 7, cr0, cr12, cr0, {0}
    4784:	000c0800 	andeq	r0, ip, r0, lsl #16
    4788:	9c010000 	stcls	0, cr0, [r1], {-0}
    478c:	0000044f 	andeq	r0, r0, pc, asr #8
    4790:	001ee211 	andseq	lr, lr, r1, lsl r2
    4794:	0df60100 	ldfeqe	f0, [r6]
    4798:	57000003 	strpl	r0, [r0, -r3]
    479c:	16000012 			; <UNDEFINED> instruction: 0x16000012
    47a0:	00000078 	andeq	r0, r0, r8, ror r0
    47a4:	004cf601 	subeq	pc, ip, r1, lsl #12
    47a8:	51010000 	mrspl	r0, (UNDEF: 1)
    47ac:	001b4917 	andseq	r4, fp, r7, lsl r9
    47b0:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    47b4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    47b8:	00000012 	andeq	r0, r0, r2, lsl r0
    47bc:	001e691a 	andseq	r6, lr, sl, lsl r9
    47c0:	01100100 	tsteq	r0, r0, lsl #2
    47c4:	0000004c 	andeq	r0, r0, ip, asr #32
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	00000006 	andeq	r0, r0, r6
    47d0:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xc01
    47d4:	e21b0000 	ands	r0, fp, #0
    47d8:	0100001e 	tsteq	r0, lr, lsl r0
    47dc:	030d0110 	movweq	r0, #53520	; 0xd110
    47e0:	12a20000 	adcne	r0, r2, #0
    47e4:	1a000000 	bne	47ec <__Stack_Size+0x43ec>
    47e8:	00001efd 	strdeq	r1, [r0], -sp
    47ec:	5e012101 	adfpls	f2, f1, f1
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	0c000000 	stceq	0, cr0, [r0], {-0}
    47f8:	01000000 	mrseq	r0, (UNDEF: 0)
    47fc:	0004c39c 	muleq	r4, ip, r3
    4800:	1ee21b00 	vfmane.f64	d17, d2, d0
    4804:	21010000 	mrscs	r0, (UNDEF: 1)
    4808:	00030d01 	andeq	r0, r3, r1, lsl #26
    480c:	0012c300 	andseq	ip, r2, r0, lsl #6
    4810:	00781c00 	rsbseq	r1, r8, r0, lsl #24
    4814:	21010000 	mrscs	r0, (UNDEF: 1)
    4818:	00004c01 	andeq	r4, r0, r1, lsl #24
    481c:	1d510100 	ldfnee	f0, [r1, #-0]
    4820:	00001b49 	andeq	r1, r0, r9, asr #22
    4824:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    4828:	e4000000 	str	r0, [r0], #-0
    482c:	00000012 	andeq	r0, r0, r2, lsl r0
    4830:	001d751a 	andseq	r7, sp, sl, lsl r5
    4834:	013b0100 	teqeq	fp, r0, lsl #2
    4838:	0000004c 	andeq	r0, r0, ip, asr #32
    483c:	00000000 	andeq	r0, r0, r0
    4840:	00000006 	andeq	r0, r0, r6
    4844:	04ee9c01 	strbteq	r9, [lr], #3073	; 0xc01
    4848:	e21b0000 	ands	r0, fp, #0
    484c:	0100001e 	tsteq	r0, lr, lsl r0
    4850:	030d013b 	movweq	r0, #53563	; 0xd13b
    4854:	130e0000 	movwne	r0, #57344	; 0xe000
    4858:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    485c:	000002ca 	andeq	r0, r0, sl, asr #5
    4860:	88014d01 	stmdahi	r1, {r0, r8, sl, fp, lr}
    4864:	0408000e 	streq	r0, [r8], #-14
    4868:	01000000 	mrseq	r0, (UNDEF: 0)
    486c:	0005219c 	muleq	r5, ip, r1
    4870:	1ee21c00 	cdpne	12, 14, cr1, cr2, cr0, {0}
    4874:	4d010000 	stcmi	0, cr0, [r1, #-0]
    4878:	00030d01 	andeq	r0, r3, r1, lsl #26
    487c:	1c500100 	ldfnee	f0, [r0], {-0}
    4880:	00000078 	andeq	r0, r0, r8, ror r0
    4884:	4c014d01 	stcmi	13, cr4, [r1], {1}
    4888:	01000000 	mrseq	r0, (UNDEF: 0)
    488c:	b91e0051 	ldmdblt	lr, {r0, r4, r6}
    4890:	01000006 	tsteq	r0, r6
    4894:	0e8c0160 	rmfeqez	f0, f4, f0
    4898:	00040800 	andeq	r0, r4, r0, lsl #16
    489c:	9c010000 	stcls	0, cr0, [r1], {-0}
    48a0:	00000554 	andeq	r0, r0, r4, asr r5
    48a4:	001ee21c 	andseq	lr, lr, ip, lsl r2
    48a8:	01600100 	cmneq	r0, r0, lsl #2
    48ac:	0000030d 	andeq	r0, r0, sp, lsl #6
    48b0:	781c5001 	ldmdavc	ip, {r0, ip, lr}
    48b4:	01000000 	mrseq	r0, (UNDEF: 0)
    48b8:	004c0160 	subeq	r0, ip, r0, ror #2
    48bc:	51010000 	mrspl	r0, (UNDEF: 1)
    48c0:	1db41e00 	ldcne	14, cr1, [r4]
    48c4:	76010000 	strvc	r0, [r1], -r0
    48c8:	00000001 	andeq	r0, r0, r1
    48cc:	00000a00 	andeq	r0, r0, r0, lsl #20
    48d0:	959c0100 	ldrls	r0, [ip, #256]	; 0x100
    48d4:	1c000005 	stcne	0, cr0, [r0], {5}
    48d8:	00001ee2 	andeq	r1, r0, r2, ror #29
    48dc:	0d017601 	stceq	6, cr7, [r1, #-4]
    48e0:	01000003 	tsteq	r0, r3
    48e4:	00781c50 	rsbseq	r1, r8, r0, asr ip
    48e8:	76010000 	strvc	r0, [r1], -r0
    48ec:	00004c01 	andeq	r4, r0, r1, lsl #24
    48f0:	1c510100 	ldfnee	f0, [r1], {-0}
    48f4:	00001dad 	andeq	r1, r0, sp, lsr #27
    48f8:	21017601 	tstcs	r1, r1, lsl #12
    48fc:	01000002 	tsteq	r0, r2
    4900:	a21e0052 	andsge	r0, lr, #82	; 0x52
    4904:	0100001e 	tsteq	r0, lr, lsl r0
    4908:	00000190 	muleq	r0, r0, r1
    490c:	00040000 	andeq	r0, r4, r0
    4910:	9c010000 	stcls	0, cr0, [r1], {-0}
    4914:	000005c8 	andeq	r0, r0, r8, asr #11
    4918:	001ee21c 	andseq	lr, lr, ip, lsl r2
    491c:	01900100 	orrseq	r0, r0, r0, lsl #2
    4920:	0000030d 	andeq	r0, r0, sp, lsl #6
    4924:	2f1c5001 	svccs	0x001c5001
    4928:	0100001e 	tsteq	r0, lr, lsl r0
    492c:	004c0190 	umaaleq	r0, ip, r0, r1
    4930:	51010000 	mrspl	r0, (UNDEF: 1)
    4934:	1e841e00 	cdpne	14, 8, cr1, cr4, cr0, {0}
    4938:	a2010000 	andge	r0, r1, #0
    493c:	00000001 	andeq	r0, r0, r1
    4940:	00001000 	andeq	r1, r0, r0
    4944:	0b9c0100 	bleq	fe704d4c <SCS_BASE+0x1e6f6d4c>
    4948:	1c000006 	stcne	0, cr0, [r0], {6}
    494c:	00001ee2 	andeq	r1, r0, r2, ror #29
    4950:	0d01a201 	sfmeq	f2, 1, [r1, #-4]
    4954:	01000003 	tsteq	r0, r3
    4958:	00781c50 	rsbseq	r1, r8, r0, asr ip
    495c:	a2010000 	andge	r0, r1, #0
    4960:	00004c01 	andeq	r4, r0, r1, lsl #24
    4964:	1f510100 	svcne	0x00510100
    4968:	00706d74 	rsbseq	r6, r0, r4, ror sp
    496c:	3a01a401 	bcc	6d978 <__Stack_Size+0x6d578>
    4970:	2f000000 	svccs	0x00000000
    4974:	00000013 	andeq	r0, r0, r3, lsl r0
    4978:	001e061e 	andseq	r0, lr, lr, lsl r6
    497c:	01c30100 	biceq	r0, r3, r0, lsl #2
    4980:	00000000 	andeq	r0, r0, r0
    4984:	0000001c 	andeq	r0, r0, ip, lsl r0
    4988:	06529c01 	ldrbeq	r9, [r2], -r1, lsl #24
    498c:	ea1b0000 	b	6c4994 <__Stack_Size+0x6c4594>
    4990:	0100001d 	tsteq	r0, sp, lsl r0
    4994:	005e01c3 	subseq	r0, lr, r3, asr #3
    4998:	13500000 	cmpne	r0, #0
    499c:	431b0000 	tstmi	fp, #0
    49a0:	0100001e 	tsteq	r0, lr, lsl r0
    49a4:	005e01c3 	subseq	r0, lr, r3, asr #3
    49a8:	13710000 	cmnne	r1, #0
    49ac:	281d0000 	ldmdacs	sp, {}	; <UNPREDICTABLE>
    49b0:	0100001e 	tsteq	r0, lr, lsl r0
    49b4:	003a01c5 	eorseq	r0, sl, r5, asr #3
    49b8:	13920000 	orrsne	r0, r2, #0
    49bc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    49c0:	00001d89 	andeq	r1, r0, r9, lsl #27
    49c4:	0001dc01 	andeq	sp, r1, r1, lsl #24
    49c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    49cc:	01000000 	mrseq	r0, (UNDEF: 0)
    49d0:	0006779c 	muleq	r6, ip, r7
    49d4:	19791c00 	ldmdbne	r9!, {sl, fp, ip}^
    49d8:	dc010000 	stcle	0, cr0, [r1], {-0}
    49dc:	00009401 	andeq	r9, r0, r1, lsl #8
    49e0:	00500100 	subseq	r0, r0, r0, lsl #2
    49e4:	0001291e 	andeq	r2, r1, lr, lsl r9
    49e8:	02070100 	andeq	r0, r7, #0, 2
    49ec:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
    49f0:	00000054 	andeq	r0, r0, r4, asr r0
    49f4:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    49f8:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    49fc:	0100001e 	tsteq	r0, lr, lsl r0
    4a00:	003a0207 	eorseq	r0, sl, r7, lsl #4
    4a04:	13d10000 	bicsne	r0, r1, #0
    4a08:	791c0000 	ldmdbvc	ip, {}	; <UNPREDICTABLE>
    4a0c:	01000019 	tsteq	r0, r9, lsl r0
    4a10:	00940207 	addseq	r0, r4, r7, lsl #4
    4a14:	51010000 	mrspl	r0, (UNDEF: 1)
    4a18:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    4a1c:	02090100 	andeq	r0, r9, #0, 2
    4a20:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a24:	000013f2 	strdeq	r1, [r0], -r2
    4a28:	001ead1d 	andseq	sl, lr, sp, lsl sp
    4a2c:	02090100 	andeq	r0, r9, #0, 2
    4a30:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a34:	00001423 	andeq	r1, r0, r3, lsr #8
    4a38:	001e281d 	andseq	r2, lr, sp, lsl r8
    4a3c:	02090100 	andeq	r0, r9, #0, 2
    4a40:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a44:	00001458 	andeq	r1, r0, r8, asr r4
    4a48:	001e7c1d 	andseq	r7, lr, sp, lsl ip
    4a4c:	02090100 	andeq	r0, r9, #0, 2
    4a50:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a54:	00001477 	andeq	r1, r0, r7, ror r4
    4a58:	1eb21e00 	cdpne	14, 11, cr1, cr2, cr0, {0}
    4a5c:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    4a60:	00000002 	andeq	r0, r0, r2
    4a64:	00002a00 	andeq	r2, r0, r0, lsl #20
    4a68:	339c0100 	orrscc	r0, ip, #0, 2
    4a6c:	1b000007 	blne	4a90 <__Stack_Size+0x4690>
    4a70:	00001dea 	andeq	r1, r0, sl, ror #27
    4a74:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    4a78:	b2000000 	andlt	r0, r0, #0
    4a7c:	1b000014 	blne	4ad4 <__Stack_Size+0x46d4>
    4a80:	00001e43 	andeq	r1, r0, r3, asr #28
    4a84:	5e023901 	cdppl	9, 0, cr3, cr2, cr1, {0}
    4a88:	d3000000 	movwle	r0, #0
    4a8c:	1f000014 	svcne	0x00000014
    4a90:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4a94:	3a023b01 	bcc	936a0 <__Stack_Size+0x932a0>
    4a98:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    4a9c:	00000014 	andeq	r0, r0, r4, lsl r0
    4aa0:	001e5220 	andseq	r5, lr, r0, lsr #4
    4aa4:	01140500 	tsteq	r4, r0, lsl #10
    4aa8:	00003a21 	andeq	r3, r0, r1, lsr #20
    4aac:	00942100 	addseq	r2, r4, r0, lsl #2
    4ab0:	00000000 	andeq	r0, r0, r0
    4ab4:	00000977 	andeq	r0, r0, r7, ror r9
    4ab8:	131e0004 	tstne	lr, #4
    4abc:	01040000 	mrseq	r0, (UNDEF: 4)
    4ac0:	000002ec 	andeq	r0, r0, ip, ror #5
    4ac4:	001fd701 	andseq	sp, pc, r1, lsl #14
    4ac8:	00053100 	andeq	r3, r5, r0, lsl #2
    4acc:	0005a800 	andeq	sl, r5, r0, lsl #16
    4ad0:	00000000 	andeq	r0, r0, r0
    4ad4:	00153200 	andseq	r3, r5, r0, lsl #4
    4ad8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4adc:	000007c1 	andeq	r0, r0, r1, asr #15
    4ae0:	93050202 	movwls	r0, #20994	; 0x5202
    4ae4:	02000007 	andeq	r0, r0, #7
    4ae8:	093e0601 	ldmdbeq	lr!, {r0, r9, sl}
    4aec:	75030000 	strvc	r0, [r3, #-0]
    4af0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4af4:	00004527 	andeq	r4, r0, r7, lsr #10
    4af8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4afc:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    4b00:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4b04:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4b08:	02000000 	andeq	r0, r0, #0
    4b0c:	0b250702 	bleq	94671c <__Stack_Size+0x94631c>
    4b10:	75030000 	strvc	r0, [r3, #-0]
    4b14:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4b18:	00000068 	andeq	r0, r0, r8, rrx
    4b1c:	3c080102 	stfccs	f0, [r8], {2}
    4b20:	04000009 	streq	r0, [r0], #-9
    4b24:	000003d2 	ldrdeq	r0, [r0], -r2
    4b28:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4b2c:	45050000 	strmi	r0, [r5, #-0]
    4b30:	04000000 	streq	r0, [r0], #-0
    4b34:	000022ac 	andeq	r2, r0, ip, lsr #5
    4b38:	008a3302 	addeq	r3, sl, r2, lsl #6
    4b3c:	7a060000 	bvc	184b44 <__Stack_Size+0x184744>
    4b40:	07000000 	streq	r0, [r0, -r0]
    4b44:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    4b48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4b4c:	00000094 	muleq	r0, r4, r0
    4b50:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    4b54:	00010054 	andeq	r0, r1, r4, asr r0
    4b58:	00241f04 	eoreq	r1, r4, r4, lsl #30
    4b5c:	8f3c0200 	svchi	0x003c0200
    4b60:	07000000 	streq	r0, [r0, -r0]
    4b64:	c43e0201 	ldrtgt	r0, [lr], #-513	; 0x201
    4b68:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4b6c:	000004ab 	andeq	r0, r0, fp, lsr #9
    4b70:	089a0800 	ldmeq	sl, {fp}
    4b74:	00010000 	andeq	r0, r1, r0
    4b78:	0000ae04 	andeq	sl, r0, r4, lsl #28
    4b7c:	af3e0200 	svcge	0x003e0200
    4b80:	02000000 	andeq	r0, r0, #0
    4b84:	08b40704 	ldmeq	r4!, {r2, r8, r9, sl}
    4b88:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    4b8c:	01810303 	orreq	r0, r1, r3, lsl #6
    4b90:	00000177 	andeq	r0, r0, r7, ror r1
    4b94:	0022370b 	eoreq	r3, r2, fp, lsl #14
    4b98:	01830300 	orreq	r0, r3, r0, lsl #6
    4b9c:	00000187 	andeq	r0, r0, r7, lsl #3
    4ba0:	074d0b00 	strbeq	r0, [sp, -r0, lsl #22]
    4ba4:	84030000 	strhi	r0, [r3], #-0
    4ba8:	00018c01 	andeq	r8, r1, r1, lsl #24
    4bac:	fb0b0800 	blx	2c6bb6 <__Stack_Size+0x2c67b6>
    4bb0:	03000021 	movweq	r0, #33	; 0x21
    4bb4:	019c0185 	orrseq	r0, ip, r5, lsl #3
    4bb8:	0b800000 	bleq	fe004bc0 <SCS_BASE+0x1dff6bc0>
    4bbc:	000020a2 	andeq	r2, r0, r2, lsr #1
    4bc0:	8c018603 	stchi	6, cr8, [r1], {3}
    4bc4:	88000001 	stmdahi	r0, {r0}
    4bc8:	0022110c 	eoreq	r1, r2, ip, lsl #2
    4bcc:	01870300 	orreq	r0, r7, r0, lsl #6
    4bd0:	000001a1 	andeq	r0, r0, r1, lsr #3
    4bd4:	610c0100 	mrsvs	r0, (UNDEF: 28)
    4bd8:	03000007 	movweq	r0, #7
    4bdc:	018c0188 	orreq	r0, ip, r8, lsl #3
    4be0:	01080000 	mrseq	r0, (UNDEF: 8)
    4be4:	00215d0c 	eoreq	r5, r1, ip, lsl #26
    4be8:	01890300 	orreq	r0, r9, r0, lsl #6
    4bec:	000001a6 	andeq	r0, r0, r6, lsr #3
    4bf0:	6b0c0180 	blvs	3051f8 <__Stack_Size+0x304df8>
    4bf4:	03000007 	movweq	r0, #7
    4bf8:	018c018a 	orreq	r0, ip, sl, lsl #3
    4bfc:	01880000 	orreq	r0, r8, r0
    4c00:	001f240c 	andseq	r2, pc, ip, lsl #8
    4c04:	018b0300 	orreq	r0, fp, r0, lsl #6
    4c08:	000001ab 	andeq	r0, r0, fp, lsr #3
    4c0c:	750c0200 	strvc	r0, [ip, #-512]	; 0x200
    4c10:	03000007 	movweq	r0, #7
    4c14:	01b0018c 	lslseq	r0, ip, #3
    4c18:	02080000 	andeq	r0, r8, #0
    4c1c:	5250490d 	subspl	r4, r0, #212992	; 0x34000
    4c20:	018d0300 	orreq	r0, sp, r0, lsl #6
    4c24:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4c28:	0e000300 	cdpeq	3, 0, cr0, cr0, cr0, {0}
    4c2c:	0000006f 	andeq	r0, r0, pc, rrx
    4c30:	00000187 	andeq	r0, r0, r7, lsl #3
    4c34:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    4c38:	05000100 	streq	r0, [r0, #-256]	; 0x100
    4c3c:	00000177 	andeq	r0, r0, r7, ror r1
    4c40:	00003a0e 	andeq	r3, r0, lr, lsl #20
    4c44:	00019c00 	andeq	r9, r1, r0, lsl #24
    4c48:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    4c4c:	001d0000 	andseq	r0, sp, r0
    4c50:	00017705 	andeq	r7, r1, r5, lsl #14
    4c54:	01770500 	cmneq	r7, r0, lsl #10
    4c58:	77050000 	strvc	r0, [r5, -r0]
    4c5c:	05000001 	streq	r0, [r0, #-1]
    4c60:	00000177 	andeq	r0, r0, r7, ror r1
    4c64:	00003a0e 	andeq	r3, r0, lr, lsl #20
    4c68:	0001c000 	andeq	ip, r1, r0
    4c6c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    4c70:	003d0000 	eorseq	r0, sp, r0
    4c74:	00006f0e 	andeq	r6, r0, lr, lsl #30
    4c78:	0001d000 	andeq	sp, r1, r0
    4c7c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    4c80:	000e0000 	andeq	r0, lr, r0
    4c84:	0001c005 	andeq	ip, r1, r5
    4c88:	21831000 	orrcs	r1, r3, r0
    4c8c:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    4c90:	0000d601 	andeq	sp, r0, r1, lsl #12
    4c94:	03401100 	movteq	r1, #256	; 0x100
    4c98:	02a10190 	adceq	r0, r1, #144, 2	; 0x24
    4c9c:	450b0000 	strmi	r0, [fp, #-0]
    4ca0:	03000020 	movweq	r0, #32
    4ca4:	007f0192 			; <UNDEFINED> instruction: 0x007f0192
    4ca8:	0b000000 	bleq	4cb0 <__Stack_Size+0x48b0>
    4cac:	0000209d 	muleq	r0, sp, r0
    4cb0:	6f019303 	svcvs	0x00019303
    4cb4:	04000000 	streq	r0, [r0], #-0
    4cb8:	00220c0b 	eoreq	r0, r2, fp, lsl #24
    4cbc:	01940300 	orrseq	r0, r4, r0, lsl #6
    4cc0:	0000006f 	andeq	r0, r0, pc, rrx
    4cc4:	21570b08 	cmpcs	r7, r8, lsl #22
    4cc8:	95030000 	strls	r0, [r3, #-0]
    4ccc:	00006f01 	andeq	r6, r0, r1, lsl #30
    4cd0:	53120c00 	tstpl	r2, #0, 24
    4cd4:	03005243 	movweq	r5, #579	; 0x243
    4cd8:	006f0196 	mlseq	pc, r6, r1, r0	; <UNPREDICTABLE>
    4cdc:	12100000 	andsne	r0, r0, #0
    4ce0:	00524343 	subseq	r4, r2, r3, asr #6
    4ce4:	6f019703 	svcvs	0x00019703
    4ce8:	14000000 	strne	r0, [r0], #-0
    4cec:	0021780b 	eoreq	r7, r1, fp, lsl #16
    4cf0:	01980300 	orrseq	r0, r8, r0, lsl #6
    4cf4:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    4cf8:	217d0b18 	cmncs	sp, r8, lsl fp
    4cfc:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    4d00:	00006f01 	andeq	r6, r0, r1, lsl #30
    4d04:	320b2400 	andcc	r2, fp, #0, 8
    4d08:	03000021 	movweq	r0, #33	; 0x21
    4d0c:	006f019a 	mlseq	pc, sl, r1, r0	; <UNPREDICTABLE>
    4d10:	0b280000 	bleq	a04d18 <__Stack_Size+0xa04918>
    4d14:	0000221b 	andeq	r2, r0, fp, lsl r2
    4d18:	6f019b03 	svcvs	0x00019b03
    4d1c:	2c000000 	stccs	0, cr0, [r0], {-0}
    4d20:	0022160b 	eoreq	r1, r2, fp, lsl #12
    4d24:	019c0300 	orrseq	r0, ip, r0, lsl #6
    4d28:	0000006f 	andeq	r0, r0, pc, rrx
    4d2c:	21b10b30 			; <UNDEFINED> instruction: 0x21b10b30
    4d30:	9d030000 	stcls	0, cr0, [r3, #-0]
    4d34:	00006f01 	andeq	r6, r0, r1, lsl #30
    4d38:	090b3400 	stmdbeq	fp, {sl, ip, sp}
    4d3c:	03000021 	movweq	r0, #33	; 0x21
    4d40:	006f019e 	mlseq	pc, lr, r1, r0	; <UNPREDICTABLE>
    4d44:	0b380000 	bleq	e04d4c <__Stack_Size+0xe0494c>
    4d48:	00002347 	andeq	r2, r0, r7, asr #6
    4d4c:	6f019f03 	svcvs	0x00019f03
    4d50:	3c000000 	stccc	0, cr0, [r0], {-0}
    4d54:	006f0e00 	rsbeq	r0, pc, r0, lsl #28
    4d58:	02b10000 	adcseq	r0, r1, #0
    4d5c:	cf0f0000 	svcgt	0x000f0000
    4d60:	02000000 	andeq	r0, r0, #0
    4d64:	02a10500 	adceq	r0, r1, #0, 10
    4d68:	58100000 	ldmdapl	r0, {}	; <UNPREDICTABLE>
    4d6c:	03000022 	movweq	r0, #34	; 0x22
    4d70:	01e101a0 	mvneq	r0, r0, lsr #3
    4d74:	04130000 	ldreq	r0, [r3], #-0
    4d78:	02fb1a04 	rscseq	r1, fp, #4, 20	; 0x4000
    4d7c:	55140000 	ldrpl	r0, [r4, #-0]
    4d80:	04000006 	streq	r0, [r0], #-6
    4d84:	00005e1c 	andeq	r5, r0, ip, lsl lr
    4d88:	56140000 	ldrpl	r0, [r4], -r0
    4d8c:	0400000b 	streq	r0, [r0], #-11
    4d90:	00005e1d 	andeq	r5, r0, sp, lsl lr
    4d94:	55140100 	ldrpl	r0, [r4, #-256]	; 0x100
    4d98:	0400000a 	streq	r0, [r0], #-10
    4d9c:	00005e1e 	andeq	r5, r0, lr, lsl lr
    4da0:	a1140200 	tstge	r4, r0, lsl #4
    4da4:	04000008 	streq	r0, [r0], #-8
    4da8:	0000c41f 	andeq	ip, r0, pc, lsl r4
    4dac:	04000300 	streq	r0, [r0], #-768	; 0x300
    4db0:	00000243 	andeq	r0, r0, r3, asr #4
    4db4:	02c22004 	sbceq	r2, r2, #4
    4db8:	96150000 	ldrls	r0, [r5], -r0
    4dbc:	01000023 	tsteq	r0, r3, lsr #32
    4dc0:	00000024 	andeq	r0, r0, r4, lsr #32
    4dc4:	00003400 	andeq	r3, r0, r0, lsl #8
    4dc8:	2b9c0100 	blcs	fe7051d0 <SCS_BASE+0x1e6f71d0>
    4dcc:	16000003 	strne	r0, [r0], -r3
    4dd0:	000034f2 	strdeq	r3, [r0], -r2
    4dd4:	003a2601 	eorseq	r2, sl, r1, lsl #12
    4dd8:	15310000 	ldrne	r0, [r1, #-0]!
    4ddc:	15000000 	strne	r0, [r0, #-0]
    4de0:	00002302 	andeq	r2, r0, r2, lsl #6
    4de4:	00003b01 	andeq	r3, r0, r1, lsl #22
    4de8:	00300000 	eorseq	r0, r0, r0
    4dec:	9c010000 	stcls	0, cr0, [r1], {-0}
    4df0:	00000350 	andeq	r0, r0, r0, asr r3
    4df4:	0034f216 	eorseq	pc, r4, r6, lsl r2	; <UNPREDICTABLE>
    4df8:	3a3d0100 	bcc	f45200 <__Stack_Size+0xf44e00>
    4dfc:	50000000 	andpl	r0, r0, r0
    4e00:	00000015 	andeq	r0, r0, r5, lsl r0
    4e04:	000afb15 	andeq	pc, sl, r5, lsl fp	; <UNPREDICTABLE>
    4e08:	e4610100 	strbt	r0, [r1], #-256	; 0x100
    4e0c:	1408000e 	strne	r0, [r8], #-14
    4e10:	01000000 	mrseq	r0, (UNDEF: 0)
    4e14:	0003759c 	muleq	r3, ip, r5
    4e18:	204b1700 	subcs	r1, fp, r0, lsl #14
    4e1c:	61010000 	mrsvs	r0, (UNDEF: 1)
    4e20:	0000003a 	andeq	r0, r0, sl, lsr r0
    4e24:	00001588 	andeq	r1, r0, r8, lsl #11
    4e28:	06801500 	streq	r1, [r0], r0, lsl #10
    4e2c:	74010000 	strvc	r0, [r1], #-0
    4e30:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
    4e34:	00000080 	andeq	r0, r0, r0, lsl #1
    4e38:	03e39c01 	mvneq	r9, #256	; 0x100
    4e3c:	48180000 	ldmdami	r8, {}	; <UNPREDICTABLE>
    4e40:	0100001f 	tsteq	r0, pc, lsl r0
    4e44:	0003e374 	andeq	lr, r3, r4, ror r3
    4e48:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    4e4c:	00002200 	andeq	r2, r0, r0, lsl #4
    4e50:	003a7601 	eorseq	r7, sl, r1, lsl #12
    4e54:	15a90000 	strne	r0, [r9, #0]!
    4e58:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
    4e5c:	0100001e 	tsteq	r0, lr, lsl r0
    4e60:	00003a76 	andeq	r3, r0, r6, ror sl
    4e64:	00162100 	andseq	r2, r6, r0, lsl #2
    4e68:	1e7c1600 	cdpne	6, 7, cr1, cr12, cr0, {0}
    4e6c:	76010000 	strvc	r0, [r1], -r0
    4e70:	0000003a 	andeq	r0, r0, sl, lsr r0
    4e74:	00001662 	andeq	r1, r0, r2, ror #12
    4e78:	001fd016 	andseq	sp, pc, r6, lsl r0	; <UNPREDICTABLE>
    4e7c:	3a770100 	bcc	1dc5284 <__Stack_Size+0x1dc4e84>
    4e80:	a6000000 	strge	r0, [r0], -r0
    4e84:	16000016 			; <UNDEFINED> instruction: 0x16000016
    4e88:	000021b7 			; <UNDEFINED> instruction: 0x000021b7
    4e8c:	003a7701 	eorseq	r7, sl, r1, lsl #14
    4e90:	16ef0000 	strbtne	r0, [pc], r0
    4e94:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    4e98:	0002fb04 	andeq	pc, r2, r4, lsl #22
    4e9c:	21eb1500 	mvncs	r1, r0, lsl #10
    4ea0:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    4ea4:	00000000 	andeq	r0, r0, r0
    4ea8:	0000000c 	andeq	r0, r0, ip
    4eac:	040c9c01 	streq	r9, [ip], #-3073	; 0xc01
    4eb0:	48180000 	ldmdami	r8, {}	; <UNPREDICTABLE>
    4eb4:	0100001f 	tsteq	r0, pc, lsl r0
    4eb8:	0003e3a8 	andeq	lr, r3, r8, lsr #7
    4ebc:	00500100 	subseq	r0, r0, r0, lsl #2
    4ec0:	001f5815 	andseq	r5, pc, r5, lsl r8	; <UNPREDICTABLE>
    4ec4:	00b80100 	adcseq	r0, r8, r0, lsl #2
    4ec8:	04000000 	streq	r0, [r0], #-0
    4ecc:	01000000 	mrseq	r0, (UNDEF: 0)
    4ed0:	00042b9c 	muleq	r4, ip, fp
    4ed4:	00001a00 	andeq	r1, r0, r0, lsl #20
    4ed8:	093b0000 	ldmdbeq	fp!, {}	; <UNPREDICTABLE>
    4edc:	15000000 	strne	r0, [r0, #-0]
    4ee0:	00001ff0 	strdeq	r1, [r0], -r0
    4ee4:	0000c401 	andeq	ip, r0, r1, lsl #8
    4ee8:	00040000 	andeq	r0, r4, r0
    4eec:	9c010000 	stcls	0, cr0, [r1], {-0}
    4ef0:	0000044a 	andeq	r0, r0, sl, asr #8
    4ef4:	0000001a 	andeq	r0, r0, sl, lsl r0
    4ef8:	00094200 	andeq	r4, r9, r0, lsl #4
    4efc:	20150000 	andscs	r0, r5, r0
    4f00:	01000022 	tsteq	r0, r2, lsr #32
    4f04:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f08:	00000400 	andeq	r0, r0, r0, lsl #8
    4f0c:	699c0100 	ldmibvs	ip, {r8}
    4f10:	1a000004 	bne	4f28 <__Stack_Size+0x4b28>
    4f14:	00000000 	andeq	r0, r0, r0
    4f18:	00000949 	andeq	r0, r0, r9, asr #18
    4f1c:	205e1500 	subscs	r1, lr, r0, lsl #10
    4f20:	dc010000 	stcle	0, cr0, [r1], {-0}
    4f24:	00000000 	andeq	r0, r0, r0
    4f28:	00000004 	andeq	r0, r0, r4
    4f2c:	04889c01 	streq	r9, [r8], #3073	; 0xc01
    4f30:	001a0000 	andseq	r0, sl, r0
    4f34:	50000000 	andpl	r0, r0, r0
    4f38:	00000009 	andeq	r0, r0, r9
    4f3c:	0020f615 	eoreq	pc, r0, r5, lsl r6	; <UNPREDICTABLE>
    4f40:	00ea0100 	rsceq	r0, sl, r0, lsl #2
    4f44:	06000000 	streq	r0, [r0], -r0
    4f48:	01000000 	mrseq	r0, (UNDEF: 0)
    4f4c:	0004c09c 	muleq	r4, ip, r0
    4f50:	23111700 	tstcs	r1, #0, 14
    4f54:	ea010000 	b	44f5c <__Stack_Size+0x44b5c>
    4f58:	0000003a 	andeq	r0, r0, sl, lsr r0
    4f5c:	00001738 	andeq	r1, r0, r8, lsr r7
    4f60:	0000001b 	andeq	r0, r0, fp, lsl r0
    4f64:	00095700 	andeq	r5, r9, r0, lsl #14
    4f68:	50011c00 	andpl	r1, r1, r0, lsl #24
    4f6c:	5001f305 	andpl	pc, r1, r5, lsl #6
    4f70:	00002434 	andeq	r2, r0, r4, lsr r4
    4f74:	0021901d 	eoreq	r9, r1, sp, lsl r0
    4f78:	3af90100 	bcc	ffe45380 <SCS_BASE+0x1fe37380>
    4f7c:	00000000 	andeq	r0, r0, r0
    4f80:	04000000 	streq	r0, [r0], #-0
    4f84:	01000000 	mrseq	r0, (UNDEF: 0)
    4f88:	0004e39c 	muleq	r4, ip, r3
    4f8c:	00001a00 	andeq	r1, r0, r0, lsl #20
    4f90:	09680000 	stmdbeq	r8!, {}^	; <UNPREDICTABLE>
    4f94:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4f98:	00001f68 	andeq	r1, r0, r8, ror #30
    4f9c:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
    4fa0:	00000000 	andeq	r0, r0, r0
    4fa4:	10000000 	andne	r0, r0, r0
    4fa8:	01000000 	mrseq	r0, (UNDEF: 0)
    4fac:	22df1f9c 	sbcscs	r1, pc, #156, 30	; 0x270
    4fb0:	12010000 	andne	r0, r1, #0
    4fb4:	0000a401 	andeq	sl, r0, r1, lsl #8
    4fb8:	00000000 	andeq	r0, r0, r0
    4fbc:	00002400 	andeq	r2, r0, r0, lsl #8
    4fc0:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    4fc4:	20000005 	andcs	r0, r0, r5
    4fc8:	00000655 	andeq	r0, r0, r5, asr r6
    4fcc:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    4fd0:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    4fd4:	21000017 	tstcs	r0, r7, lsl r0
    4fd8:	000023a2 	andeq	r2, r0, r2, lsr #7
    4fdc:	a4011401 	strge	r1, [r1], #-1025	; 0x401
    4fe0:	7a000000 	bvc	4fe8 <__Stack_Size+0x4be8>
    4fe4:	22000017 	andcs	r0, r0, #23
    4fe8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4fec:	3a011501 	bcc	4a3f8 <__Stack_Size+0x49ff8>
    4ff0:	a1000000 	mrsge	r0, (UNDEF: 0)
    4ff4:	00000017 	andeq	r0, r0, r7, lsl r0
    4ff8:	00210e23 	eoreq	r0, r1, r3, lsr #28
    4ffc:	012e0100 	teqeq	lr, r0, lsl #2
    5000:	00000000 	andeq	r0, r0, r0
    5004:	0000000c 	andeq	r0, r0, ip
    5008:	05699c01 	strbeq	r9, [r9, #-3073]!	; 0xc01
    500c:	55240000 	strpl	r0, [r4, #-0]!
    5010:	01000006 	tsteq	r0, r6
    5014:	005e012e 	subseq	r0, lr, lr, lsr #2
    5018:	50010000 	andpl	r0, r1, r0
    501c:	1f292300 	svcne	0x00292300
    5020:	3d010000 	stccc	0, cr0, [r1, #-0]
    5024:	00000001 	andeq	r0, r0, r1
    5028:	00001c00 	andeq	r1, r0, r0, lsl #24
    502c:	909c0100 	addsls	r0, ip, r0, lsl #2
    5030:	20000005 	andcs	r0, r0, r5
    5034:	00000655 	andeq	r0, r0, r5, asr r6
    5038:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    503c:	c0000000 	andgt	r0, r0, r0
    5040:	00000017 	andeq	r0, r0, r7, lsl r0
    5044:	0020721e 	eoreq	r7, r0, lr, lsl r2
    5048:	014d0100 	mrseq	r0, (UNDEF: 93)
    504c:	0000004c 	andeq	r0, r0, ip, asr #32
    5050:	00000000 	andeq	r0, r0, r0
    5054:	00000010 	andeq	r0, r0, r0, lsl r0
    5058:	741f9c01 	ldrvc	r9, [pc], #-3073	; 5060 <__Stack_Size+0x4c60>
    505c:	01000023 	tsteq	r0, r3, lsr #32
    5060:	00a4015a 	adceq	r0, r4, sl, asr r1
    5064:	00000000 	andeq	r0, r0, r0
    5068:	00240000 	eoreq	r0, r4, r0
    506c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5070:	000005f1 	strdeq	r0, [r0], -r1
    5074:	00065520 	andeq	r5, r6, r0, lsr #10
    5078:	015a0100 	cmpeq	sl, r0, lsl #2
    507c:	0000005e 	andeq	r0, r0, lr, asr r0
    5080:	000017e1 	andeq	r1, r0, r1, ror #15
    5084:	00232a21 	eoreq	r2, r3, r1, lsr #20
    5088:	015c0100 	cmpeq	ip, r0, lsl #2
    508c:	000000a4 	andeq	r0, r0, r4, lsr #1
    5090:	00001802 	andeq	r1, r0, r2, lsl #16
    5094:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    5098:	015d0100 	cmpeq	sp, r0, lsl #2
    509c:	0000003a 	andeq	r0, r0, sl, lsr r0
    50a0:	00001829 	andeq	r1, r0, r9, lsr #16
    50a4:	203d1e00 	eorscs	r1, sp, r0, lsl #28
    50a8:	77010000 	strvc	r0, [r1, -r0]
    50ac:	00003a01 	andeq	r3, r0, r1, lsl #20
    50b0:	00000000 	andeq	r0, r0, r0
    50b4:	00000c00 	andeq	r0, r0, r0, lsl #24
    50b8:	239c0100 	orrscs	r0, ip, #0, 2
    50bc:	000004e8 	andeq	r0, r0, r8, ror #9
    50c0:	78018901 	stmdavc	r1, {r0, r8, fp, pc}
    50c4:	1408000f 	strne	r0, [r8], #-15
    50c8:	01000000 	mrseq	r0, (UNDEF: 0)
    50cc:	00063e9c 	muleq	r6, ip, lr
    50d0:	231d2000 	tstcs	sp, #0
    50d4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    50d8:	00003a01 	andeq	r3, r0, r1, lsl #20
    50dc:	00184800 	andseq	r4, r8, r0, lsl #16
    50e0:	18972000 	ldmne	r7, {sp}
    50e4:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    50e8:	00003a01 	andeq	r3, r0, r1, lsl #20
    50ec:	00186900 	andseq	r6, r8, r0, lsl #18
    50f0:	b7230000 	strlt	r0, [r3, -r0]!
    50f4:	0100001f 	tsteq	r0, pc, lsl r0
    50f8:	00000199 	muleq	r0, r9, r1
    50fc:	00180000 	andseq	r0, r8, r0
    5100:	9c010000 	stcls	0, cr0, [r1], {-0}
    5104:	0000065e 	andeq	r0, r0, lr, asr r6
    5108:	00000025 	andeq	r0, r0, r5, lsr #32
    510c:	00097300 	andeq	r7, r9, r0, lsl #6
    5110:	ba260000 	blt	985118 <__Stack_Size+0x984d18>
    5114:	01000020 	tsteq	r0, r0, lsr #32
    5118:	000001a7 	andeq	r0, r0, r7, lsr #3
    511c:	00100000 	andseq	r0, r0, r0
    5120:	9c010000 	stcls	0, cr0, [r1], {-0}
    5124:	0021d723 	eoreq	sp, r1, r3, lsr #14
    5128:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    512c:	00000000 	andeq	r0, r0, r0
    5130:	00000018 	andeq	r0, r0, r8, lsl r0
    5134:	06a59c01 	strteq	r9, [r5], r1, lsl #24
    5138:	67200000 	strvs	r0, [r0, -r0]!
    513c:	01000023 	tsteq	r0, r3, lsr #32
    5140:	005e01ba 	ldrheq	r0, [lr], #-26	; 0xffffffe6
    5144:	188a0000 	stmne	sl, {}	; <UNPREDICTABLE>
    5148:	79240000 	stmdbvc	r4!, {}	; <UNPREDICTABLE>
    514c:	01000019 	tsteq	r0, r9, lsl r0
    5150:	00c401ba 	strheq	r0, [r4], #26
    5154:	51010000 	mrspl	r0, (UNDEF: 1)
    5158:	21be2300 			; <UNDEFINED> instruction: 0x21be2300
    515c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    5160:	00000001 	andeq	r0, r0, r1
    5164:	00002000 	andeq	r2, r0, r0
    5168:	ea9c0100 	b	fe705570 <SCS_BASE+0x1e6f7570>
    516c:	20000006 	andcs	r0, r0, r6
    5170:	0000208f 	andeq	r2, r0, pc, lsl #1
    5174:	3a01d801 	bcc	7b180 <__Stack_Size+0x7ad80>
    5178:	c4000000 	strgt	r0, [r0], #-0
    517c:	24000018 	strcs	r0, [r0], #-24
    5180:	00001979 	andeq	r1, r0, r9, ror r9
    5184:	c401d801 	strgt	sp, [r1], #-2049	; 0x801
    5188:	01000000 	mrseq	r0, (UNDEF: 0)
    518c:	1e282151 	mcrne	1, 1, r2, cr8, cr1, {2}
    5190:	da010000 	ble	45198 <__Stack_Size+0x44d98>
    5194:	00003a01 	andeq	r3, r0, r1, lsl #20
    5198:	0018e500 	andseq	lr, r8, r0, lsl #10
    519c:	0f230000 	svceq	0x00230000
    51a0:	01000020 	tsteq	r0, r0, lsr #32
    51a4:	00000200 	andeq	r0, r0, r0, lsl #4
    51a8:	004c0000 	subeq	r0, ip, r0
    51ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    51b0:	00000771 	andeq	r0, r0, r1, ror r7
    51b4:	00208f20 	eoreq	r8, r0, r0, lsr #30
    51b8:	02000100 	andeq	r0, r0, #0, 2
    51bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    51c0:	00001933 	andeq	r1, r0, r3, lsr r9
    51c4:	0022bf20 	eoreq	fp, r2, r0, lsr #30
    51c8:	02000100 	andeq	r0, r0, #0, 2
    51cc:	0000005e 	andeq	r0, r0, lr, asr r0
    51d0:	00001954 	andeq	r1, r0, r4, asr r9
    51d4:	001f9e20 	andseq	r9, pc, r0, lsr #28
    51d8:	02010100 	andeq	r0, r1, #0, 2
    51dc:	0000005e 	andeq	r0, r0, lr, asr r0
    51e0:	00001975 	andeq	r1, r0, r5, ror r9
    51e4:	001ead21 	andseq	sl, lr, r1, lsr #26
    51e8:	02030100 	andeq	r0, r3, #0, 2
    51ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    51f0:	00001996 	muleq	r0, r6, r9
    51f4:	00223221 	eoreq	r3, r2, r1, lsr #4
    51f8:	02030100 	andeq	r0, r3, #0, 2
    51fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    5200:	000019f8 	strdeq	r1, [r0], -r8
    5204:	00234c21 	eoreq	r4, r3, r1, lsr #24
    5208:	02030100 	andeq	r0, r3, #0, 2
    520c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5210:	00001a4b 	andeq	r1, r0, fp, asr #20
    5214:	00220021 	eoreq	r0, r2, r1, lsr #32
    5218:	02040100 	andeq	r0, r4, #0, 2
    521c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5220:	00001a82 	andeq	r1, r0, r2, lsl #21
    5224:	22641f00 	rsbcs	r1, r4, #0, 30
    5228:	2a010000 	bcs	45230 <__Stack_Size+0x44e30>
    522c:	0000a402 	andeq	sl, r0, r2, lsl #8
    5230:	00000000 	andeq	r0, r0, r0
    5234:	00001c00 	andeq	r1, r0, r0, lsl #24
    5238:	cc9c0100 	ldfgts	f0, [ip], {0}
    523c:	20000007 	andcs	r0, r0, r7
    5240:	0000208f 	andeq	r2, r0, pc, lsl #1
    5244:	3a022a01 	bcc	8fa50 <__Stack_Size+0x8f650>
    5248:	df000000 	svcle	0x00000000
    524c:	2100001a 	tstcs	r0, sl, lsl r0
    5250:	00001b49 	andeq	r1, r0, r9, asr #22
    5254:	a4022c01 	strge	r2, [r2], #-3073	; 0xc01
    5258:	00000000 	andeq	r0, r0, r0
    525c:	2200001b 	andcs	r0, r0, #27
    5260:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5264:	3a022d01 	bcc	90670 <__Stack_Size+0x90270>
    5268:	27000000 	strcs	r0, [r0, -r0]
    526c:	2100001b 	tstcs	r0, fp, lsl r0
    5270:	0000212b 	andeq	r2, r0, fp, lsr #2
    5274:	3a022d01 	bcc	90680 <__Stack_Size+0x90280>
    5278:	56000000 	strpl	r0, [r0], -r0
    527c:	0000001b 	andeq	r0, r0, fp, lsl r0
    5280:	00213723 	eoreq	r3, r1, r3, lsr #14
    5284:	02500100 	subseq	r0, r0, #0, 2
    5288:	00000000 	andeq	r0, r0, r0
    528c:	00000018 	andeq	r0, r0, r8, lsl r0
    5290:	08039c01 	stmdaeq	r3, {r0, sl, fp, ip, pc}
    5294:	8f200000 	svchi	0x00200000
    5298:	01000020 	tsteq	r0, r0, lsr #32
    529c:	003a0250 	eorseq	r0, sl, r0, asr r2
    52a0:	1b9f0000 	blne	fe7c52a8 <SCS_BASE+0x1e7b72a8>
    52a4:	74220000 	strtvc	r0, [r2], #-0
    52a8:	0100706d 	tsteq	r0, sp, rrx
    52ac:	003a0252 	eorseq	r0, sl, r2, asr r2
    52b0:	1bc00000 	blne	ff0052b8 <SCS_BASE+0x1eff72b8>
    52b4:	23000000 	movwcs	r0, #0
    52b8:	0000228a 	andeq	r2, r0, sl, lsl #5
    52bc:	00026801 	andeq	r6, r2, r1, lsl #16
    52c0:	1c000000 	stcne	0, cr0, [r0], {-0}
    52c4:	01000000 	mrseq	r0, (UNDEF: 0)
    52c8:	00083a9c 	muleq	r8, ip, sl
    52cc:	208f2000 	addcs	r2, pc, r0
    52d0:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    52d4:	00003a02 	andeq	r3, r0, r2, lsl #20
    52d8:	001bf200 	andseq	pc, fp, r0, lsl #4
    52dc:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    52e0:	6a010070 	bvs	454a8 <__Stack_Size+0x450a8>
    52e4:	00003a02 	andeq	r3, r0, r2, lsl #20
    52e8:	001c1300 	andseq	r1, ip, r0, lsl #6
    52ec:	d11f0000 	tstle	pc, r0
    52f0:	01000020 	tsteq	r0, r0, lsr #32
    52f4:	00a40286 	adceq	r0, r4, r6, lsl #5
    52f8:	00000000 	andeq	r0, r0, r0
    52fc:	001c0000 	andseq	r0, ip, r0
    5300:	9c010000 	stcls	0, cr0, [r1], {-0}
    5304:	00000895 	muleq	r0, r5, r8
    5308:	00208f20 	eoreq	r8, r0, r0, lsr #30
    530c:	02860100 	addeq	r0, r6, #0, 2
    5310:	0000003a 	andeq	r0, r0, sl, lsr r0
    5314:	00001c52 	andeq	r1, r0, r2, asr ip
    5318:	001b4921 	andseq	r4, fp, r1, lsr #18
    531c:	02880100 	addeq	r0, r8, #0, 2
    5320:	000000a4 	andeq	r0, r0, r4, lsr #1
    5324:	00001c73 	andeq	r1, r0, r3, ror ip
    5328:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    532c:	028a0100 	addeq	r0, sl, #0, 2
    5330:	0000003a 	andeq	r0, r0, sl, lsr r0
    5334:	00001c9a 	muleq	r0, sl, ip
    5338:	00212b21 	eoreq	r2, r1, r1, lsr #22
    533c:	028a0100 	addeq	r0, sl, #0, 2
    5340:	0000003a 	andeq	r0, r0, sl, lsr r0
    5344:	00001cc9 	andeq	r1, r0, r9, asr #25
    5348:	223c1f00 	eorscs	r1, ip, #0, 30
    534c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    5350:	00003a02 	andeq	r3, r0, r2, lsl #20
    5354:	00000000 	andeq	r0, r0, r0
    5358:	00003000 	andeq	r3, r0, r0
    535c:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    5360:	20000008 	andcs	r0, r0, r8
    5364:	0000208f 	andeq	r2, r0, pc, lsl #1
    5368:	3a02ae01 	bcc	b0b74 <__Stack_Size+0xb0774>
    536c:	12000000 	andne	r0, r0, #0
    5370:	2100001d 	tstcs	r0, sp, lsl r0
    5374:	000022b2 			; <UNDEFINED> instruction: 0x000022b2
    5378:	3a02b001 	bcc	b1384 <__Stack_Size+0xb0f84>
    537c:	65000000 	strvs	r0, [r0, #-0]
    5380:	2100001d 	tstcs	r0, sp, lsl r0
    5384:	00001e28 	andeq	r1, r0, r8, lsr #28
    5388:	3a02b101 	bcc	b1794 <__Stack_Size+0xb1394>
    538c:	b2000000 	andlt	r0, r0, #0
    5390:	2100001d 	tstcs	r0, sp, lsl r0
    5394:	0000212b 	andeq	r2, r0, fp, lsr #2
    5398:	3a02b101 	bcc	b17a4 <__Stack_Size+0xb13a4>
    539c:	01000000 	mrseq	r0, (UNDEF: 0)
    53a0:	0000001e 	andeq	r0, r0, lr, lsl r0
    53a4:	001f891f 	andseq	r8, pc, pc, lsl r9	; <UNPREDICTABLE>
    53a8:	02dc0100 	sbcseq	r0, ip, #0, 2
    53ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    53b0:	00000000 	andeq	r0, r0, r0
    53b4:	00000014 	andeq	r0, r0, r4, lsl r0
    53b8:	093b9c01 	ldmdbeq	fp!, {r0, sl, fp, ip, pc}
    53bc:	8f200000 	svchi	0x00200000
    53c0:	01000020 	tsteq	r0, r0, lsr #32
    53c4:	003a02dc 	ldrsbteq	r0, [sl], -ip
    53c8:	1e7e0000 	cdpne	0, 7, cr0, cr14, cr0, {0}
    53cc:	02210000 	eoreq	r0, r1, #0
    53d0:	01000020 	tsteq	r0, r0, lsr #32
    53d4:	003a02de 	ldrsbteq	r0, [sl], -lr
    53d8:	1e9f0000 	cdpne	0, 9, cr0, cr15, cr0, {0}
    53dc:	74220000 	strtvc	r0, [r2], #-0
    53e0:	0100706d 	tsteq	r0, sp, rrx
    53e4:	003a02df 	ldrsbteq	r0, [sl], -pc
    53e8:	1ebe0000 	cdpne	0, 11, cr0, cr14, cr0, {0}
    53ec:	27000000 	strcs	r0, [r0, -r0]
    53f0:	0000233a 	andeq	r2, r0, sl, lsr r3
    53f4:	58272905 	stmdapl	r7!, {r0, r2, r8, fp, sp}
    53f8:	05000023 	streq	r0, [r0, #-35]	; 0x23
    53fc:	20ab2728 	adccs	r2, fp, r8, lsr #14
    5400:	2c050000 	stccs	0, cr0, [r5], {-0}
    5404:	0021a027 	eoreq	sl, r1, r7, lsr #32
    5408:	282b0500 	stmdacs	fp!, {r8, sl}
    540c:	00002162 	andeq	r2, r0, r2, ror #2
    5410:	09682e05 	stmdbeq	r8!, {r0, r2, r9, sl, fp, sp}^
    5414:	3a290000 	bcc	a4541c <__Stack_Size+0xa4501c>
    5418:	00000000 	andeq	r0, r0, r0
    541c:	0020302a 	eoreq	r3, r0, sl, lsr #32
    5420:	3a2f0500 	bcc	bc6828 <__Stack_Size+0xbc6428>
    5424:	27000000 	strcs	r0, [r0, -r0]
    5428:	00002172 	andeq	r2, r0, r2, ror r1
    542c:	6d001f05 	stcvs	15, cr1, [r0, #-20]	; 0xffffffec
    5430:	04000008 	streq	r0, [r0], #-8
    5434:	00159600 	andseq	r9, r5, r0, lsl #12
    5438:	ec010400 	cfstrs	mvf0, [r1], {-0}
    543c:	01000002 	tsteq	r0, r2
    5440:	000023f8 	strdeq	r2, [r0], -r8
    5444:	00000531 	andeq	r0, r0, r1, lsr r5
    5448:	000006a0 	andeq	r0, r0, r0, lsr #13
    544c:	00000000 	andeq	r0, r0, r0
    5450:	00001857 	andeq	r1, r0, r7, asr r8
    5454:	c1050402 	tstgt	r5, r2, lsl #8
    5458:	02000007 	andeq	r0, r0, #7
    545c:	07930502 	ldreq	r0, [r3, r2, lsl #10]
    5460:	01020000 	mrseq	r0, (UNDEF: 2)
    5464:	00093e06 	andeq	r3, r9, r6, lsl #28
    5468:	33750300 	cmncc	r5, #0, 6
    546c:	27020032 	smladxcs	r2, r2, r0, r0
    5470:	00000045 	andeq	r0, r0, r5, asr #32
    5474:	bd070402 	cfstrslt	mvf0, [r7, #-8]
    5478:	03000008 	movweq	r0, #8
    547c:	00363175 	eorseq	r3, r6, r5, ror r1
    5480:	00572802 	subseq	r2, r7, r2, lsl #16
    5484:	02020000 	andeq	r0, r2, #0
    5488:	000b2507 	andeq	r2, fp, r7, lsl #10
    548c:	38750300 	ldmdacc	r5!, {r8, r9}^
    5490:	68290200 	stmdavs	r9!, {r9}
    5494:	02000000 	andeq	r0, r0, #0
    5498:	093c0801 	ldmdbeq	ip!, {r0, fp}
    549c:	75030000 	strvc	r0, [r3, #-0]
    54a0:	02003863 	andeq	r3, r0, #6488064	; 0x630000
    54a4:	00007a2d 	andeq	r7, r0, sp, lsr #20
    54a8:	00680400 	rsbeq	r0, r8, r0, lsl #8
    54ac:	d2050000 	andle	r0, r5, #0
    54b0:	02000003 	andeq	r0, r0, #3
    54b4:	00008a2f 	andeq	r8, r0, pc, lsr #20
    54b8:	00450600 	subeq	r0, r5, r0, lsl #12
    54bc:	76030000 	strvc	r0, [r3], -r0
    54c0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    54c4:	00009a31 	andeq	r9, r0, r1, lsr sl
    54c8:	00680600 	rsbeq	r0, r8, r0, lsl #12
    54cc:	01070000 	mrseq	r0, (UNDEF: 7)
    54d0:	00b43c02 	adcseq	r3, r4, r2, lsl #24
    54d4:	94080000 	strls	r0, [r8], #-0
    54d8:	00000000 	andeq	r0, r0, r0
    54dc:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    54e0:	05000100 	streq	r0, [r0, #-256]	; 0x100
    54e4:	00000722 	andeq	r0, r0, r2, lsr #14
    54e8:	009f3c02 	addseq	r3, pc, r2, lsl #24
    54ec:	1f050000 	svcne	0x00050000
    54f0:	02000024 	andeq	r0, r0, #36	; 0x24
    54f4:	00009f3c 	andeq	r9, r0, ip, lsr pc
    54f8:	02010700 	andeq	r0, r1, #0, 14
    54fc:	0000df3e 	andeq	sp, r0, lr, lsr pc
    5500:	04ab0800 	strteq	r0, [fp], #2048	; 0x800
    5504:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5508:	0000089a 	muleq	r0, sl, r8
    550c:	ae050001 	cdpge	0, 0, cr0, cr5, cr1, {0}
    5510:	02000000 	andeq	r0, r0, #0
    5514:	0000ca3e 	andeq	ip, r0, lr, lsr sl
    5518:	02010700 	andeq	r0, r1, #0, 14
    551c:	0000ff41 	andeq	pc, r0, r1, asr #30
    5520:	13a20800 			; <UNDEFINED> instruction: 0x13a20800
    5524:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5528:	0000130c 	andeq	r1, r0, ip, lsl #6
    552c:	e3050001 	movw	r0, #20481	; 0x5001
    5530:	02000000 	andeq	r0, r0, #0
    5534:	0000ea41 	andeq	lr, r0, r1, asr #20
    5538:	07040200 	streq	r0, [r4, -r0, lsl #4]
    553c:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    5540:	aa03280a 	bge	cf570 <__Stack_Size+0xcf170>
    5544:	00019c01 	andeq	r9, r1, r1, lsl #24
    5548:	52430b00 	subpl	r0, r3, #0, 22
    554c:	01ac0300 			; <UNDEFINED> instruction: 0x01ac0300
    5550:	0000007f 	andeq	r0, r0, pc, ror r0
    5554:	24790c00 	ldrbtcs	r0, [r9], #-3072	; 0xc00
    5558:	ad030000 	stcge	0, cr0, [r3, #-0]
    555c:	00007f01 	andeq	r7, r0, r1, lsl #30
    5560:	430b0400 	movwmi	r0, #46080	; 0xb400
    5564:	03005249 	movweq	r5, #585	; 0x249
    5568:	007f01ae 	rsbseq	r0, pc, lr, lsr #3
    556c:	0c080000 	stceq	0, cr0, [r8], {-0}
    5570:	000024de 	ldrdeq	r2, [r0], -lr
    5574:	7f01af03 	svcvc	0x0001af03
    5578:	0c000000 	stceq	0, cr0, [r0], {-0}
    557c:	0023bf0c 	eoreq	fp, r3, ip, lsl #30
    5580:	01b00300 	lslseq	r0, r0, #6
    5584:	0000007f 	andeq	r0, r0, pc, ror r0
    5588:	25000c10 	strcs	r0, [r0, #-3088]	; 0xc10
    558c:	b1030000 	mrslt	r0, (UNDEF: 3)
    5590:	00007f01 	andeq	r7, r0, r1, lsl #30
    5594:	110c1400 	tstne	ip, r0, lsl #8
    5598:	03000025 	movweq	r0, #37	; 0x25
    559c:	007f01b2 	ldrhteq	r0, [pc], #-18
    55a0:	0c180000 	ldceq	0, cr0, [r8], {-0}
    55a4:	0000248d 	andeq	r2, r0, sp, lsl #9
    55a8:	7f01b303 	svcvc	0x0001b303
    55ac:	1c000000 	stcne	0, cr0, [r0], {-0}
    55b0:	0024280c 	eoreq	r2, r4, ip, lsl #16
    55b4:	01b40300 			; <UNDEFINED> instruction: 0x01b40300
    55b8:	0000007f 	andeq	r0, r0, pc, ror r0
    55bc:	53430b20 	movtpl	r0, #15136	; 0x3b20
    55c0:	b5030052 	strlt	r0, [r3, #-82]	; 0x52
    55c4:	00007f01 	andeq	r7, r0, r1, lsl #30
    55c8:	0d002400 	cfstrseq	mvf2, [r0, #-0]
    55cc:	000023b3 			; <UNDEFINED> instruction: 0x000023b3
    55d0:	1101b603 	tstne	r1, r3, lsl #12
    55d4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    55d8:	ed190414 	cfldrs	mvf0, [r9, #-80]	; 0xffffffb0
    55dc:	0f000001 	svceq	0x00000001
    55e0:	000025b8 			; <UNDEFINED> instruction: 0x000025b8
    55e4:	003a1b04 	eorseq	r1, sl, r4, lsl #22
    55e8:	0f000000 	svceq	0x00000000
    55ec:	0000247e 	andeq	r2, r0, lr, ror r4
    55f0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    55f4:	0f040000 	svceq	0x00040000
    55f8:	00002610 	andeq	r2, r0, r0, lsl r6
    55fc:	003a1d04 	eorseq	r1, sl, r4, lsl #26
    5600:	0f080000 	svceq	0x00080000
    5604:	000025d4 	ldrdeq	r2, [r0], -r4
    5608:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    560c:	0f0c0000 	svceq	0x000c0000
    5610:	00002559 	andeq	r2, r0, r9, asr r5
    5614:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    5618:	00100000 	andseq	r0, r0, r0
    561c:	00244605 	eoreq	r4, r4, r5, lsl #12
    5620:	a8200400 	stmdage	r0!, {sl}
    5624:	10000001 	andne	r0, r0, r1
    5628:	00000038 	andeq	r0, r0, r8, lsr r0
    562c:	0f8c7c01 	svceq	0x008c7c01
    5630:	003c0800 	eorseq	r0, ip, r0, lsl #16
    5634:	9c010000 	stcls	0, cr0, [r1], {-0}
    5638:	00055811 	andeq	r5, r5, r1, lsl r8
    563c:	c89f0100 	ldmgt	pc, {r8}	; <UNPREDICTABLE>
    5640:	3808000f 	stmdacc	r8, {r0, r1, r2, r3}
    5644:	01000000 	mrseq	r0, (UNDEF: 0)
    5648:	00022c9c 	muleq	r2, ip, ip
    564c:	25f71200 	ldrbcs	r1, [r7, #512]!	; 0x200
    5650:	9f010000 	svcls	0x00010000
    5654:	0000003a 	andeq	r0, r0, sl, lsr r0
    5658:	11005001 	tstne	r0, r1
    565c:	0000253b 	andeq	r2, r0, fp, lsr r5
    5660:	0000e901 	andeq	lr, r0, r1, lsl #18
    5664:	00140000 	andseq	r0, r4, r0
    5668:	9c010000 	stcls	0, cr0, [r1], {-0}
    566c:	00000260 	andeq	r0, r0, r0, ror #4
    5670:	00254513 	eoreq	r4, r5, r3, lsl r5
    5674:	5ee90100 	cdppl	1, 14, cr0, cr9, cr0, {0}
    5678:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    567c:	1400001e 	strne	r0, [r0], #-30
    5680:	00001e28 	andeq	r1, r0, r8, lsr #28
    5684:	003aeb01 	eorseq	lr, sl, r1, lsl #22
    5688:	1f0a0000 	svcne	0x000a0000
    568c:	15000000 	strne	r0, [r0, #-0]
    5690:	0000267a 	andeq	r2, r0, sl, ror r6
    5694:	00010601 	andeq	r0, r1, r1, lsl #12
    5698:	0c000000 	stceq	0, cr0, [r0], {-0}
    569c:	01000000 	mrseq	r0, (UNDEF: 0)
    56a0:	0002859c 	muleq	r2, ip, r5
    56a4:	19791600 	ldmdbne	r9!, {r9, sl, ip}^
    56a8:	06010000 	streq	r0, [r1], -r0
    56ac:	0000df01 	andeq	sp, r0, r1, lsl #30
    56b0:	00500100 	subseq	r0, r0, r0, lsl #2
    56b4:	0000fb15 	andeq	pc, r0, r5, lsl fp	; <UNPREDICTABLE>
    56b8:	011f0100 	tsteq	pc, r0, lsl #2
    56bc:	08001000 	stmdaeq	r0, {ip}
    56c0:	00000014 	andeq	r0, r0, r4, lsl r0
    56c4:	02cc9c01 	sbceq	r9, ip, #256	; 0x100
    56c8:	73170000 	tstvc	r7, #0
    56cc:	01000025 	tsteq	r0, r5, lsr #32
    56d0:	003a011f 	eorseq	r0, sl, pc, lsl r1
    56d4:	1f340000 	svcne	0x00340000
    56d8:	58170000 	ldmdapl	r7, {}	; <UNPREDICTABLE>
    56dc:	01000024 	tsteq	r0, r4, lsr #32
    56e0:	003a011f 	eorseq	r0, sl, pc, lsl r1
    56e4:	1f550000 	svcne	0x00550000
    56e8:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    56ec:	0100001e 	tsteq	r0, lr, lsl r0
    56f0:	003a0121 	eorseq	r0, sl, r1, lsr #2
    56f4:	1f760000 	svcne	0x00760000
    56f8:	15000000 	strne	r0, [r0, #-0]
    56fc:	00000ab9 			; <UNDEFINED> instruction: 0x00000ab9
    5700:	14013c01 	strne	r3, [r1], #-3073	; 0xc01
    5704:	0c080010 	stceq	0, cr0, [r8], {16}
    5708:	01000000 	mrseq	r0, (UNDEF: 0)
    570c:	0002f19c 	muleq	r2, ip, r1
    5710:	19791600 	ldmdbne	r9!, {r9, sl, ip}^
    5714:	3c010000 	stccc	0, cr0, [r1], {-0}
    5718:	0000df01 	andeq	sp, r0, r1, lsl #30
    571c:	00500100 	subseq	r0, r0, r0, lsl #2
    5720:	00001815 	andeq	r1, r0, r5, lsl r8
    5724:	014f0100 	mrseq	r0, (UNDEF: 95)
    5728:	08001020 	stmdaeq	r0, {r5, ip}
    572c:	00000014 	andeq	r0, r0, r4, lsl r0
    5730:	03289c01 	teqeq	r8, #256	; 0x100
    5734:	ff170000 			; <UNDEFINED> instruction: 0xff170000
    5738:	01000025 	tsteq	r0, r5, lsr #32
    573c:	003a014f 	eorseq	r0, sl, pc, asr #2
    5740:	1fb30000 	svcne	0x00b30000
    5744:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    5748:	0100001e 	tsteq	r0, lr, lsl r0
    574c:	003a0151 	eorseq	r0, sl, r1, asr r1
    5750:	1fd40000 	svcne	0x00d40000
    5754:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    5758:	00000886 	andeq	r0, r0, r6, lsl #17
    575c:	5e016d01 	cdppl	13, 0, cr6, cr1, cr1, {0}
    5760:	34000000 	strcc	r0, [r0], #-0
    5764:	10080010 	andne	r0, r8, r0, lsl r0
    5768:	01000000 	mrseq	r0, (UNDEF: 0)
    576c:	0631159c 			; <UNDEFINED> instruction: 0x0631159c
    5770:	84010000 	strhi	r0, [r1], #-0
    5774:	00104401 	andseq	r4, r0, r1, lsl #8
    5778:	00001408 	andeq	r1, r0, r8, lsl #8
    577c:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    5780:	17000003 	strne	r0, [r0, -r3]
    5784:	000025a3 	andeq	r2, r0, r3, lsr #11
    5788:	3a018401 	bcc	66794 <__Stack_Size+0x66394>
    578c:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    5790:	1800001f 	stmdane	r0, {r0, r1, r2, r3, r4}
    5794:	00001e28 	andeq	r1, r0, r8, lsr #28
    5798:	3a018601 	bcc	66fa4 <__Stack_Size+0x66ba4>
    579c:	1f000000 	svcne	0x00000000
    57a0:	00000020 	andeq	r0, r0, r0, lsr #32
    57a4:	00067015 	andeq	r7, r6, r5, lsl r0
    57a8:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    57ac:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
    57b0:	00000014 	andeq	r0, r0, r4, lsl r0
    57b4:	03ac9c01 			; <UNDEFINED> instruction: 0x03ac9c01
    57b8:	c8170000 	ldmdagt	r7, {}	; <UNPREDICTABLE>
    57bc:	01000023 	tsteq	r0, r3, lsr #32
    57c0:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    57c4:	20490000 	subcs	r0, r9, r0
    57c8:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    57cc:	0100001e 	tsteq	r0, lr, lsl r0
    57d0:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    57d4:	206a0000 	rsbcs	r0, sl, r0
    57d8:	15000000 	strne	r0, [r0, #-0]
    57dc:	00000180 	andeq	r0, r0, r0, lsl #3
    57e0:	6c01c601 	stcvs	6, cr12, [r1], {1}
    57e4:	14080010 	strne	r0, [r8], #-16
    57e8:	01000000 	mrseq	r0, (UNDEF: 0)
    57ec:	0003e39c 	muleq	r3, ip, r3
    57f0:	23c81700 	biccs	r1, r8, #0, 14
    57f4:	c6010000 	strgt	r0, [r1], -r0
    57f8:	00003a01 	andeq	r3, r0, r1, lsl #20
    57fc:	00209400 	eoreq	r9, r0, r0, lsl #8
    5800:	1e281800 	cdpne	8, 2, cr1, cr8, cr0, {0}
    5804:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    5808:	00003a01 	andeq	r3, r0, r1, lsl #20
    580c:	0020b500 	eoreq	fp, r0, r0, lsl #10
    5810:	e4150000 	ldr	r0, [r5], #-0
    5814:	01000025 	tsteq	r0, r5, lsr #32
    5818:	000001e9 	andeq	r0, r0, r9, ror #3
    581c:	00180000 	andseq	r0, r8, r0
    5820:	9c010000 	stcls	0, cr0, [r1], {-0}
    5824:	00000418 	andeq	r0, r0, r8, lsl r4
    5828:	00268d17 	eoreq	r8, r6, r7, lsl sp
    582c:	01e90100 	mvneq	r0, r0, lsl #2
    5830:	0000005e 	andeq	r0, r0, lr, asr r0
    5834:	000020df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    5838:	00197916 	andseq	r7, r9, r6, lsl r9
    583c:	01e90100 	mvneq	r0, r0, lsl #2
    5840:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5844:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5848:	0000070a 	andeq	r0, r0, sl, lsl #14
    584c:	80020801 	andhi	r0, r2, r1, lsl #16
    5850:	0c080010 	stceq	0, cr0, [r8], {16}
    5854:	01000000 	mrseq	r0, (UNDEF: 0)
    5858:	00043d9c 	muleq	r4, ip, sp
    585c:	25921600 	ldrcs	r1, [r2, #1536]	; 0x600
    5860:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    5864:	00003a02 	andeq	r3, r0, r2, lsl #20
    5868:	00500100 	subseq	r0, r0, r0, lsl #2
    586c:	0023d115 	eoreq	sp, r3, r5, lsl r1
    5870:	021d0100 	andseq	r0, sp, #0, 2
    5874:	00000000 	andeq	r0, r0, r0
    5878:	00000014 	andeq	r0, r0, r4, lsl r0
    587c:	04749c01 	ldrbteq	r9, [r4], #-3073	; 0xc01
    5880:	3c170000 	ldccc	0, cr0, [r7], {-0}
    5884:	01000024 	tsteq	r0, r4, lsr #32
    5888:	003a021d 	eorseq	r0, sl, sp, lsl r2
    588c:	21190000 	tstcs	r9, r0
    5890:	28180000 	ldmdacs	r8, {}	; <UNPREDICTABLE>
    5894:	0100001e 	tsteq	r0, lr, lsl r0
    5898:	003a021f 	eorseq	r0, sl, pc, lsl r2
    589c:	213a0000 	teqcs	sl, r0
    58a0:	15000000 	strne	r0, [r0, #-0]
    58a4:	00002620 	andeq	r2, r0, r0, lsr #12
    58a8:	00023c01 	andeq	r3, r2, r1, lsl #24
    58ac:	20000000 	andcs	r0, r0, r0
    58b0:	01000000 	mrseq	r0, (UNDEF: 0)
    58b4:	0004999c 	muleq	r4, ip, r9
    58b8:	24101600 	ldrcs	r1, [r0], #-1536	; 0x600
    58bc:	3c010000 	stccc	0, cr0, [r1], {-0}
    58c0:	00005e02 	andeq	r5, r0, r2, lsl #28
    58c4:	00500100 	subseq	r0, r0, r0, lsl #2
    58c8:	0024d315 	eoreq	sp, r4, r5, lsl r3
    58cc:	02630100 	rsbeq	r0, r3, #0, 2
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	0000000c 	andeq	r0, r0, ip
    58d8:	04be9c01 	ldrteq	r9, [lr], #3073	; 0xc01
    58dc:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    58e0:	01000019 	tsteq	r0, r9, lsl r0
    58e4:	00df0263 	sbcseq	r0, pc, r3, ror #4
    58e8:	50010000 	andpl	r0, r1, r0
    58ec:	25811500 	strcs	r1, [r1, #1280]	; 0x500
    58f0:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    58f4:	00000002 	andeq	r0, r0, r2
    58f8:	00001000 	andeq	r1, r0, r0
    58fc:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    5900:	17000004 	strne	r0, [r0, -r4]
    5904:	000024a3 	andeq	r2, r0, r3, lsr #9
    5908:	3a027901 	bcc	a3d14 <__Stack_Size+0xa3914>
    590c:	64000000 	strvs	r0, [r0], #-0
    5910:	00000021 	andeq	r0, r0, r1, lsr #32
    5914:	00265115 	eoreq	r5, r6, r5, lsl r1
    5918:	028c0100 	addeq	r0, ip, #0, 2
    591c:	00000000 	andeq	r0, r0, r0
    5920:	0000000c 	andeq	r0, r0, ip
    5924:	050a9c01 	streq	r9, [sl, #-3073]	; 0xc01
    5928:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    592c:	01000019 	tsteq	r0, r9, lsl r0
    5930:	00df028c 	sbcseq	r0, pc, ip, lsl #5
    5934:	50010000 	andpl	r0, r1, r0
    5938:	263f1500 	ldrtcs	r1, [pc], -r0, lsl #10
    593c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5940:	00000002 	andeq	r0, r0, r2
    5944:	00008400 	andeq	r8, r0, r0, lsl #8
    5948:	6f9c0100 	svcvs	0x009c0100
    594c:	16000005 	strne	r0, [r0], -r5
    5950:	000025c9 	andeq	r2, r0, r9, asr #11
    5954:	6f029c01 	svcvs	0x00029c01
    5958:	01000005 	tsteq	r0, r5
    595c:	6d741a50 	vldmdbvs	r4!, {s3-s82}
    5960:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    5964:	00003a02 	andeq	r3, r0, r2, lsl #20
    5968:	00218500 	eoreq	r8, r1, r0, lsl #10
    596c:	24cb1800 	strbcs	r1, [fp], #2048	; 0x800
    5970:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5974:	00003a02 	andeq	r3, r0, r2, lsl #20
    5978:	00220900 	eoreq	r0, r2, r0, lsl #18
    597c:	24f61800 	ldrbtcs	r1, [r6], #2048	; 0x800
    5980:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5984:	00003a02 	andeq	r3, r0, r2, lsl #20
    5988:	00223900 	eoreq	r3, r2, r0, lsl #18
    598c:	25f11800 	ldrbcs	r1, [r1, #2048]!	; 0x800
    5990:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    5994:	00003a02 	andeq	r3, r0, r2, lsl #20
    5998:	00225e00 	eoreq	r5, r2, r0, lsl #28
    599c:	041b0000 	ldreq	r0, [fp], #-0
    59a0:	000001ed 	andeq	r0, r0, sp, ror #3
    59a4:	00246315 	eoreq	r6, r4, r5, lsl r3
    59a8:	03000100 	movweq	r0, #256	; 0x100
    59ac:	00000000 	andeq	r0, r0, r0
    59b0:	00000018 	andeq	r0, r0, r8, lsl r0
    59b4:	05aa9c01 	streq	r9, [sl, #3073]!	; 0xc01
    59b8:	94170000 	ldrls	r0, [r7], #-0
    59bc:	01000026 	tsteq	r0, r6, lsr #32
    59c0:	003a0300 	eorseq	r0, sl, r0, lsl #6
    59c4:	22e90000 	rsccs	r0, r9, #0
    59c8:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    59cc:	01000019 	tsteq	r0, r9, lsl r0
    59d0:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    59d4:	51010000 	mrspl	r0, (UNDEF: 1)
    59d8:	0a7d1500 	beq	1f4ade0 <__Stack_Size+0x1f4a9e0>
    59dc:	21010000 	mrscs	r0, (UNDEF: 1)
    59e0:	00108c03 	andseq	r8, r0, r3, lsl #24
    59e4:	00001808 	andeq	r1, r0, r8, lsl #16
    59e8:	df9c0100 	svcle	0x009c0100
    59ec:	17000005 	strne	r0, [r0, -r5]
    59f0:	0000242d 	andeq	r2, r0, sp, lsr #8
    59f4:	3a032101 	bcc	cde00 <__Stack_Size+0xcda00>
    59f8:	23000000 	movwcs	r0, #0
    59fc:	16000023 	strne	r0, [r0], -r3, lsr #32
    5a00:	00001979 	andeq	r1, r0, r9, ror r9
    5a04:	df032101 	svcle	0x00032101
    5a08:	01000000 	mrseq	r0, (UNDEF: 0)
    5a0c:	b3150051 	tstlt	r5, #81	; 0x51
    5a10:	01000004 	tsteq	r0, r4
    5a14:	10a40343 	adcne	r0, r4, r3, asr #6
    5a18:	00180800 	andseq	r0, r8, r0, lsl #16
    5a1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a20:	00000614 	andeq	r0, r0, r4, lsl r6
    5a24:	0024e717 	eoreq	lr, r4, r7, lsl r7
    5a28:	03430100 	movteq	r0, #12544	; 0x3100
    5a2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5a30:	0000235d 	andeq	r2, r0, sp, asr r3
    5a34:	00197916 	andseq	r7, r9, r6, lsl r9
    5a38:	03430100 	movteq	r0, #12544	; 0x3100
    5a3c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5a40:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5a44:	00001e52 	andeq	r1, r0, r2, asr lr
    5a48:	00036301 	andeq	r6, r3, r1, lsl #6
    5a4c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5a50:	01000000 	mrseq	r0, (UNDEF: 0)
    5a54:	0006499c 	muleq	r6, ip, r9
    5a58:	242d1700 	strtcs	r1, [sp], #-1792	; 0x700
    5a5c:	63010000 	movwvs	r0, #4096	; 0x1000
    5a60:	00003a03 	andeq	r3, r0, r3, lsl #20
    5a64:	00239700 	eoreq	r9, r3, r0, lsl #14
    5a68:	19791600 	ldmdbne	r9!, {r9, sl, ip}^
    5a6c:	63010000 	movwvs	r0, #4096	; 0x1000
    5a70:	0000df03 	andeq	sp, r0, r3, lsl #30
    5a74:	00510100 	subseq	r0, r1, r0, lsl #2
    5a78:	0024b415 	eoreq	fp, r4, r5, lsl r4
    5a7c:	03840100 	orreq	r0, r4, #0, 2
    5a80:	00000000 	andeq	r0, r0, r0
    5a84:	00000018 	andeq	r0, r0, r8, lsl r0
    5a88:	067e9c01 	ldrbteq	r9, [lr], -r1, lsl #24
    5a8c:	e7170000 	ldr	r0, [r7, -r0]
    5a90:	01000024 	tsteq	r0, r4, lsr #32
    5a94:	003a0384 	eorseq	r0, sl, r4, lsl #7
    5a98:	23d10000 	bicscs	r0, r1, #0
    5a9c:	79160000 	ldmdbvc	r6, {}	; <UNPREDICTABLE>
    5aa0:	01000019 	tsteq	r0, r9, lsl r0
    5aa4:	00df0384 	sbcseq	r0, pc, r4, lsl #7
    5aa8:	51010000 	mrspl	r0, (UNDEF: 1)
    5aac:	25281500 	strcs	r1, [r8, #-1280]!	; 0x500
    5ab0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ab4:	00000003 	andeq	r0, r0, r3
    5ab8:	00000c00 	andeq	r0, r0, r0, lsl #24
    5abc:	a39c0100 	orrsge	r0, ip, #0, 2
    5ac0:	16000006 	strne	r0, [r0], -r6
    5ac4:	00001979 	andeq	r1, r0, r9, ror r9
    5ac8:	df039c01 	svcle	0x00039c01
    5acc:	01000000 	mrseq	r0, (UNDEF: 0)
    5ad0:	5f150050 	svcpl	0x00150050
    5ad4:	01000026 	tsteq	r0, r6, lsr #32
    5ad8:	000003ac 	andeq	r0, r0, ip, lsr #7
    5adc:	000c0000 	andeq	r0, ip, r0
    5ae0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5ae4:	000006c8 	andeq	r0, r0, r8, asr #13
    5ae8:	00197916 	andseq	r7, r9, r6, lsl r9
    5aec:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    5af0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5af4:	15005001 	strne	r5, [r0, #-1]
    5af8:	00002495 	muleq	r0, r5, r4
    5afc:	0003c101 	andeq	ip, r3, r1, lsl #2
    5b00:	0c000000 	stceq	0, cr0, [r0], {-0}
    5b04:	01000000 	mrseq	r0, (UNDEF: 0)
    5b08:	0006ed9c 	muleq	r6, ip, sp
    5b0c:	26851600 	strcs	r1, [r5], r0, lsl #12
    5b10:	c1010000 	mrsgt	r0, (UNDEF: 1)
    5b14:	00005e03 	andeq	r5, r0, r3, lsl #28
    5b18:	00500100 	subseq	r0, r0, r0, lsl #2
    5b1c:	00071b1c 	andeq	r1, r7, ip, lsl fp
    5b20:	03dd0100 	bicseq	r0, sp, #0, 2
    5b24:	000000b4 	strheq	r0, [r0], -r4
    5b28:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
    5b2c:	00000028 	andeq	r0, r0, r8, lsr #32
    5b30:	07489c01 	strbeq	r9, [r8, -r1, lsl #24]
    5b34:	6a170000 	bvs	5c5b3c <__Stack_Size+0x5c573c>
    5b38:	01000025 	tsteq	r0, r5, lsr #32
    5b3c:	005e03dd 	ldrsbeq	r0, [lr], #-61	; 0xffffffc3
    5b40:	240b0000 	strcs	r0, [fp], #-0
    5b44:	741a0000 	ldrvc	r0, [sl], #-0
    5b48:	0100706d 	tsteq	r0, sp, rrx
    5b4c:	003a03df 	ldrsbteq	r0, [sl], -pc
    5b50:	242c0000 	strtcs	r0, [ip], #-0
    5b54:	07180000 	ldreq	r0, [r8, -r0]
    5b58:	01000025 	tsteq	r0, r5, lsr #32
    5b5c:	003a03e0 	eorseq	r0, sl, r0, ror #7
    5b60:	24860000 	strcs	r0, [r6], #0
    5b64:	49180000 	ldmdbmi	r8, {}	; <UNPREDICTABLE>
    5b68:	0100001b 	tsteq	r0, fp, lsl r0
    5b6c:	00b403e1 	adcseq	r0, r4, r1, ror #7
    5b70:	24bc0000 	ldrtcs	r0, [ip], #0
    5b74:	1d000000 	stcne	0, cr0, [r0, #-0]
    5b78:	000001cc 	andeq	r0, r0, ip, asr #3
    5b7c:	00ffc601 	rscseq	ip, pc, r1, lsl #12
    5b80:	10e40000 	rscne	r0, r4, r0
    5b84:	002e0800 	eoreq	r0, lr, r0, lsl #16
    5b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    5b8c:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    5b90:	0025191e 	eoreq	r1, r5, lr, lsl r9
    5b94:	7fc80100 	svcvc	0x00c80100
    5b98:	02000000 	andeq	r0, r0, #0
    5b9c:	42147491 	andsmi	r7, r4, #-1862270976	; 0x91000000
    5ba0:	0100001b 	tsteq	r0, fp, lsl r0
    5ba4:	0000ffc9 	andeq	pc, r0, r9, asr #31
    5ba8:	0024e700 	eoreq	lr, r4, r0, lsl #14
    5bac:	25ae1400 	strcs	r1, [lr, #1024]!	; 0x400
    5bb0:	ca010000 	bgt	45bb8 <__Stack_Size+0x457b8>
    5bb4:	000000b4 	strheq	r0, [r0], -r4
    5bb8:	0000250c 	andeq	r2, r0, ip, lsl #10
    5bbc:	0010f01f 	andseq	pc, r0, pc, lsl r0	; <UNPREDICTABLE>
    5bc0:	0006ed08 	andeq	lr, r6, r8, lsl #26
    5bc4:	0007a100 	andeq	sl, r7, r0, lsl #2
    5bc8:	50012000 	andpl	r2, r1, r0
    5bcc:	00310802 	eorseq	r0, r1, r2, lsl #16
    5bd0:	00110621 	andseq	r0, r1, r1, lsr #12
    5bd4:	0006ed08 	andeq	lr, r6, r8, lsl #26
    5bd8:	50012000 	andpl	r2, r1, r0
    5bdc:	00310802 	eorseq	r0, r1, r2, lsl #16
    5be0:	08e02200 	stmiaeq	r0!, {r9, sp}^
    5be4:	10010000 	andne	r0, r1, r0
    5be8:	00111404 	andseq	r1, r1, r4, lsl #8
    5bec:	00001008 	andeq	r1, r0, r8
    5bf0:	1c9c0100 	ldfnes	f0, [ip], {0}
    5bf4:	00002418 	andeq	r2, r0, r8, lsl r4
    5bf8:	bf042401 	svclt	0x00042401
    5bfc:	00000000 	andeq	r0, r0, r0
    5c00:	14000000 	strne	r0, [r0], #-0
    5c04:	01000000 	mrseq	r0, (UNDEF: 0)
    5c08:	0007ff9c 	muleq	r7, ip, pc	; <UNPREDICTABLE>
    5c0c:	268d1700 	strcs	r1, [sp], r0, lsl #14
    5c10:	24010000 	strcs	r0, [r1], #-0
    5c14:	00005e04 	andeq	r5, r0, r4, lsl #28
    5c18:	00251f00 	eoreq	r1, r5, r0, lsl #30
    5c1c:	1b491800 	blne	124bc24 <__Stack_Size+0x124b824>
    5c20:	26010000 	strcs	r0, [r1], -r0
    5c24:	0000bf04 	andeq	fp, r0, r4, lsl #30
    5c28:	00254000 	eoreq	r4, r5, r0
    5c2c:	e2150000 	ands	r0, r5, #0
    5c30:	01000023 	tsteq	r0, r3, lsr #32
    5c34:	00000447 	andeq	r0, r0, r7, asr #8
    5c38:	000c0000 	andeq	r0, ip, r0
    5c3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5c40:	00000824 	andeq	r0, r0, r4, lsr #16
    5c44:	00268d16 	eoreq	r8, r6, r6, lsl sp
    5c48:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    5c4c:	0000005e 	andeq	r0, r0, lr, asr r0
    5c50:	23005001 	movwcs	r5, #1
    5c54:	0000006f 	andeq	r0, r0, pc, rrx
    5c58:	00000834 	andeq	r0, r0, r4, lsr r8
    5c5c:	00010a24 	andeq	r0, r1, r4, lsr #20
    5c60:	1e000f00 	cdpne	15, 0, cr0, cr0, cr0, {0}
    5c64:	0000262e 	andeq	r2, r0, lr, lsr #12
    5c68:	08456f01 	stmdaeq	r5, {r0, r8, r9, sl, fp, sp, lr}^
    5c6c:	03050000 	movweq	r0, #20480	; 0x5000
    5c70:	00000000 	andeq	r0, r0, r0
    5c74:	00082404 	andeq	r2, r8, r4, lsl #8
    5c78:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    5c7c:	085a0000 	ldmdaeq	sl, {}^	; <UNPREDICTABLE>
    5c80:	0a240000 	beq	905c88 <__Stack_Size+0x905888>
    5c84:	03000001 	movweq	r0, #1
    5c88:	26a21e00 	strtcs	r1, [r2], r0, lsl #28
    5c8c:	70010000 	andvc	r0, r1, r0
    5c90:	0000086b 	andeq	r0, r0, fp, ror #16
    5c94:	00000305 	andeq	r0, r0, r5, lsl #6
    5c98:	4a040000 	bmi	105ca0 <__Stack_Size+0x1058a0>
    5c9c:	00000008 	andeq	r0, r0, r8
    5ca0:	00001f44 	andeq	r1, r0, r4, asr #30
    5ca4:	17bd0004 	ldrne	r0, [sp, r4]!
    5ca8:	01040000 	mrseq	r0, (UNDEF: 4)
    5cac:	000002ec 	andeq	r0, r0, ip, ror #5
    5cb0:	002c7101 	eoreq	r7, ip, r1, lsl #2
    5cb4:	00053100 	andeq	r3, r5, r0, lsl #2
    5cb8:	0007c000 	andeq	ip, r7, r0
    5cbc:	00000000 	andeq	r0, r0, r0
    5cc0:	001b6d00 	andseq	r6, fp, r0, lsl #26
    5cc4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    5cc8:	000007c1 	andeq	r0, r0, r1, asr #15
    5ccc:	93050202 	movwls	r0, #20994	; 0x5202
    5cd0:	02000007 	andeq	r0, r0, #7
    5cd4:	093e0601 	ldmdbeq	lr!, {r0, r9, sl}
    5cd8:	75030000 	strvc	r0, [r3, #-0]
    5cdc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    5ce0:	00004527 	andeq	r4, r0, r7, lsr #10
    5ce4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5ce8:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    5cec:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    5cf0:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    5cf4:	02000000 	andeq	r0, r0, #0
    5cf8:	0b250702 	bleq	947908 <__Stack_Size+0x947508>
    5cfc:	75030000 	strvc	r0, [r3, #-0]
    5d00:	29020038 	stmdbcs	r2, {r3, r4, r5}
    5d04:	00000068 	andeq	r0, r0, r8, rrx
    5d08:	3c080102 	stfccs	f0, [r8], {2}
    5d0c:	04000009 	streq	r0, [r0], #-9
    5d10:	000003d2 	ldrdeq	r0, [r0], -r2
    5d14:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    5d18:	45050000 	strmi	r0, [r5, #-0]
    5d1c:	04000000 	streq	r0, [r0], #-0
    5d20:	0000023e 	andeq	r0, r0, lr, lsr r2
    5d24:	008a3002 	addeq	r3, sl, r2
    5d28:	57050000 	strpl	r0, [r5, -r0]
    5d2c:	06000000 	streq	r0, [r0], -r0
    5d30:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    5d34:	07000000 	streq	r0, [r0, -r0]
    5d38:	00000094 	muleq	r0, r4, r0
    5d3c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    5d40:	00010054 	andeq	r0, r1, r4, asr r0
    5d44:	00072204 	andeq	r2, r7, r4, lsl #4
    5d48:	8f3c0200 	svchi	0x003c0200
    5d4c:	04000000 	streq	r0, [r0], #-0
    5d50:	0000241f 	andeq	r2, r0, pc, lsl r4
    5d54:	008f3c02 	addeq	r3, pc, r2, lsl #24
    5d58:	01060000 	mrseq	r0, (UNDEF: 6)
    5d5c:	00cf3e02 	sbceq	r3, pc, r2, lsl #28
    5d60:	ab070000 	blge	1c5d68 <__Stack_Size+0x1c5968>
    5d64:	00000004 	andeq	r0, r0, r4
    5d68:	00089a07 	andeq	r9, r8, r7, lsl #20
    5d6c:	04000100 	streq	r0, [r0], #-256	; 0x100
    5d70:	000000ae 	andeq	r0, r0, lr, lsr #1
    5d74:	00ba3e02 	adcseq	r3, sl, r2, lsl #28
    5d78:	04020000 	streq	r0, [r2], #-0
    5d7c:	0008b407 	andeq	fp, r8, r7, lsl #8
    5d80:	03500900 	cmpeq	r0, #0, 18
    5d84:	02f2020b 	rscseq	r0, r2, #-1342177280	; 0xb0000000
    5d88:	430a0000 	movwmi	r0, #40960	; 0xa000
    5d8c:	03003152 	movweq	r3, #338	; 0x152
    5d90:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    5d94:	0b000000 	bleq	5d9c <__Stack_Size+0x599c>
    5d98:	0000074d 	andeq	r0, r0, sp, asr #14
    5d9c:	4c020e03 	stcmi	14, cr0, [r2], {3}
    5da0:	02000000 	andeq	r0, r0, #0
    5da4:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    5da8:	020f0300 	andeq	r0, pc, #0, 6
    5dac:	0000007f 	andeq	r0, r0, pc, ror r0
    5db0:	07570b04 	ldrbeq	r0, [r7, -r4, lsl #22]
    5db4:	10030000 	andne	r0, r3, r0
    5db8:	00004c02 	andeq	r4, r0, r2, lsl #24
    5dbc:	2c0b0600 	stccs	6, cr0, [fp], {-0}
    5dc0:	03000005 	movweq	r0, #5
    5dc4:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    5dc8:	0b080000 	bleq	205dd0 <__Stack_Size+0x2059d0>
    5dcc:	00000761 	andeq	r0, r0, r1, ror #14
    5dd0:	4c021203 	sfmmi	f1, 4, [r2], {3}
    5dd4:	0a000000 	beq	5ddc <__Stack_Size+0x59dc>
    5dd8:	0003f00b 	andeq	pc, r3, fp
    5ddc:	02130300 	andseq	r0, r3, #0, 6
    5de0:	0000007f 	andeq	r0, r0, pc, ror r0
    5de4:	076b0b0c 	strbeq	r0, [fp, -ip, lsl #22]!
    5de8:	14030000 	strne	r0, [r3], #-0
    5dec:	00004c02 	andeq	r4, r0, r2, lsl #24
    5df0:	530a0e00 	movwpl	r0, #44544	; 0xae00
    5df4:	15030052 	strne	r0, [r3, #-82]	; 0x52
    5df8:	00007f02 	andeq	r7, r0, r2, lsl #30
    5dfc:	750b1000 	strvc	r1, [fp, #-0]
    5e00:	03000007 	movweq	r0, #7
    5e04:	004c0216 	subeq	r0, ip, r6, lsl r2
    5e08:	0a120000 	beq	485e10 <__Stack_Size+0x485a10>
    5e0c:	00524745 	subseq	r4, r2, r5, asr #14
    5e10:	7f021703 	svcvc	0x00021703
    5e14:	14000000 	strne	r0, [r0], #-0
    5e18:	00077f0b 	andeq	r7, r7, fp, lsl #30
    5e1c:	02180300 	andseq	r0, r8, #0, 6
    5e20:	0000004c 	andeq	r0, r0, ip, asr #32
    5e24:	02720b16 	rsbseq	r0, r2, #22528	; 0x5800
    5e28:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    5e2c:	00007f02 	andeq	r7, r0, r2, lsl #30
    5e30:	890b1800 	stmdbhi	fp, {fp, ip}
    5e34:	03000007 	movweq	r0, #7
    5e38:	004c021a 	subeq	r0, ip, sl, lsl r2
    5e3c:	0b1a0000 	bleq	685e44 <__Stack_Size+0x685a44>
    5e40:	00000278 	andeq	r0, r0, r8, ror r2
    5e44:	7f021b03 	svcvc	0x00021b03
    5e48:	1c000000 	stcne	0, cr0, [r0], {-0}
    5e4c:	000b980b 	andeq	r9, fp, fp, lsl #16
    5e50:	021c0300 	andseq	r0, ip, #0, 6
    5e54:	0000004c 	andeq	r0, r0, ip, asr #32
    5e58:	04930b1e 	ldreq	r0, [r3], #2846	; 0xb1e
    5e5c:	1d030000 	stcne	0, cr0, [r3, #-0]
    5e60:	00007f02 	andeq	r7, r0, r2, lsl #30
    5e64:	9d0b2000 	stcls	0, cr2, [fp, #-0]
    5e68:	03000007 	movweq	r0, #7
    5e6c:	004c021e 	subeq	r0, ip, lr, lsl r2
    5e70:	0a220000 	beq	885e78 <__Stack_Size+0x885a78>
    5e74:	00544e43 	subseq	r4, r4, r3, asr #28
    5e78:	7f021f03 	svcvc	0x00021f03
    5e7c:	24000000 	strcs	r0, [r0], #-0
    5e80:	0007a70b 	andeq	sl, r7, fp, lsl #14
    5e84:	02200300 	eoreq	r0, r0, #0, 6
    5e88:	0000004c 	andeq	r0, r0, ip, asr #32
    5e8c:	53500a26 	cmppl	r0, #155648	; 0x26000
    5e90:	21030043 	tstcs	r3, r3, asr #32
    5e94:	00007f02 	andeq	r7, r0, r2, lsl #30
    5e98:	c20b2800 	andgt	r2, fp, #0, 16
    5e9c:	03000009 	movweq	r0, #9
    5ea0:	004c0222 	subeq	r0, ip, r2, lsr #4
    5ea4:	0a2a0000 	beq	a85eac <__Stack_Size+0xa85aac>
    5ea8:	00525241 	subseq	r5, r2, r1, asr #4
    5eac:	7f022303 	svcvc	0x00022303
    5eb0:	2c000000 	stccs	0, cr0, [r0], {-0}
    5eb4:	0009cd0b 	andeq	ip, r9, fp, lsl #26
    5eb8:	02240300 	eoreq	r0, r4, #0, 6
    5ebc:	0000004c 	andeq	r0, r0, ip, asr #32
    5ec0:	43520a2e 	cmpmi	r2, #188416	; 0x2e000
    5ec4:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    5ec8:	00007f02 	andeq	r7, r0, r2, lsl #30
    5ecc:	d80b3000 	stmdale	fp, {ip, sp}
    5ed0:	03000009 	movweq	r0, #9
    5ed4:	004c0226 	subeq	r0, ip, r6, lsr #4
    5ed8:	0b320000 	bleq	c85ee0 <__Stack_Size+0xc85ae0>
    5edc:	0000025e 	andeq	r0, r0, lr, asr r2
    5ee0:	7f022703 	svcvc	0x00022703
    5ee4:	34000000 	strcc	r0, [r0], #-0
    5ee8:	0009e30b 	andeq	lr, r9, fp, lsl #6
    5eec:	02280300 	eoreq	r0, r8, #0, 6
    5ef0:	0000004c 	andeq	r0, r0, ip, asr #32
    5ef4:	02630b36 	rsbeq	r0, r3, #55296	; 0xd800
    5ef8:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    5efc:	00007f02 	andeq	r7, r0, r2, lsl #30
    5f00:	ee0b3800 	cdp	8, 0, cr3, cr11, cr0, {0}
    5f04:	03000009 	movweq	r0, #9
    5f08:	004c022a 	subeq	r0, ip, sl, lsr #4
    5f0c:	0b3a0000 	bleq	e85f14 <__Stack_Size+0xe85b14>
    5f10:	00000268 	andeq	r0, r0, r8, ror #4
    5f14:	7f022b03 	svcvc	0x00022b03
    5f18:	3c000000 	stccc	0, cr0, [r0], {-0}
    5f1c:	0009f90b 	andeq	pc, r9, fp, lsl #18
    5f20:	022c0300 	eoreq	r0, ip, #0, 6
    5f24:	0000004c 	andeq	r0, r0, ip, asr #32
    5f28:	026d0b3e 	rsbeq	r0, sp, #63488	; 0xf800
    5f2c:	2d030000 	stccs	0, cr0, [r3, #-0]
    5f30:	00007f02 	andeq	r7, r0, r2, lsl #30
    5f34:	040b4000 	streq	r4, [fp], #-0
    5f38:	0300000a 	movweq	r0, #10
    5f3c:	004c022e 	subeq	r0, ip, lr, lsr #4
    5f40:	0b420000 	bleq	1085f48 <__Stack_Size+0x1085b48>
    5f44:	00000239 	andeq	r0, r0, r9, lsr r2
    5f48:	7f022f03 	svcvc	0x00022f03
    5f4c:	44000000 	strmi	r0, [r0], #-0
    5f50:	000a0f0b 	andeq	r0, sl, fp, lsl #30
    5f54:	02300300 	eorseq	r0, r0, #0, 6
    5f58:	0000004c 	andeq	r0, r0, ip, asr #32
    5f5c:	43440a46 	movtmi	r0, #19014	; 0x4a46
    5f60:	31030052 	qaddcc	r0, r2, r3
    5f64:	00007f02 	andeq	r7, r0, r2, lsl #30
    5f68:	1a0b4800 	bne	2d7f70 <__Stack_Size+0x2d7b70>
    5f6c:	0300000a 	movweq	r0, #10
    5f70:	004c0232 	subeq	r0, ip, r2, lsr r2
    5f74:	0b4a0000 	bleq	1285f7c <__Stack_Size+0x1285b7c>
    5f78:	000007ca 	andeq	r0, r0, sl, asr #15
    5f7c:	7f023303 	svcvc	0x00023303
    5f80:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5f84:	000a250b 	andeq	r2, sl, fp, lsl #10
    5f88:	02340300 	eorseq	r0, r4, #0, 6
    5f8c:	0000004c 	andeq	r0, r0, ip, asr #32
    5f90:	e20c004e 	and	r0, ip, #78	; 0x4e
    5f94:	03000001 	movweq	r0, #1
    5f98:	00e10235 	rsceq	r0, r1, r5, lsr r2
    5f9c:	0a0d0000 	beq	345fa4 <__Stack_Size+0x345ba4>
    5fa0:	03431b04 	movteq	r1, #15108	; 0x3b04
    5fa4:	d70e0000 	strle	r0, [lr, -r0]
    5fa8:	04000003 	streq	r0, [r0], #-3
    5fac:	00004c1d 	andeq	r4, r0, sp, lsl ip
    5fb0:	020e0000 	andeq	r0, lr, #0
    5fb4:	04000005 	streq	r0, [r0], #-5
    5fb8:	00004c1e 	andeq	r4, r0, lr, lsl ip
    5fbc:	650e0200 	strvs	r0, [lr, #-512]	; 0x200
    5fc0:	04000006 	streq	r0, [r0], #-6
    5fc4:	00004c1f 	andeq	r4, r0, pc, lsl ip
    5fc8:	190e0400 	stmdbne	lr, {sl}
    5fcc:	04000002 	streq	r0, [r0], #-2
    5fd0:	00004c20 	andeq	r4, r0, r0, lsr #24
    5fd4:	2f0e0600 	svccs	0x000e0600
    5fd8:	04000004 	streq	r0, [r0], #-4
    5fdc:	00005e21 	andeq	r5, r0, r1, lsr #28
    5fe0:	04000800 	streq	r0, [r0], #-2048	; 0x800
    5fe4:	00000ace 	andeq	r0, r0, lr, asr #21
    5fe8:	02fe2204 	rscseq	r2, lr, #4, 4	; 0x40000000
    5fec:	100d0000 	andne	r0, sp, r0
    5ff0:	03b72504 			; <UNDEFINED> instruction: 0x03b72504
    5ff4:	110e0000 	mrsne	r0, (UNDEF: 14)
    5ff8:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    5ffc:	00004c27 	andeq	r4, r0, r7, lsr #24
    6000:	bc0e0000 	stclt	0, cr0, [lr], {-0}
    6004:	04000029 	streq	r0, [r0], #-41	; 0x29
    6008:	00004c28 	andeq	r4, r0, r8, lsr #24
    600c:	f70e0200 			; <UNDEFINED> instruction: 0xf70e0200
    6010:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    6014:	00004c29 	andeq	r4, r0, r9, lsr #24
    6018:	9f0e0400 	svcls	0x000e0400
    601c:	04000029 	streq	r0, [r0], #-41	; 0x29
    6020:	00004c2a 	andeq	r4, r0, sl, lsr #24
    6024:	650e0600 	strvs	r0, [lr, #-1536]	; 0x600
    6028:	04000027 	streq	r0, [r0], #-39	; 0x27
    602c:	00004c2b 	andeq	r4, r0, fp, lsr #24
    6030:	ad0e0800 	stcge	8, cr0, [lr, #-0]
    6034:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    6038:	00004c2c 	andeq	r4, r0, ip, lsr #24
    603c:	b90e0a00 	stmdblt	lr, {r9, fp}
    6040:	04000028 	streq	r0, [r0], #-40	; 0x28
    6044:	00004c2d 	andeq	r4, r0, sp, lsr #24
    6048:	dc0e0c00 	stcle	12, cr0, [lr], {-0}
    604c:	0400002c 	streq	r0, [r0], #-44	; 0x2c
    6050:	00004c2e 	andeq	r4, r0, lr, lsr #24
    6054:	04000e00 	streq	r0, [r0], #-3584	; 0xe00
    6058:	00002753 	andeq	r2, r0, r3, asr r7
    605c:	034e2f04 	movteq	r2, #61188	; 0xef04
    6060:	0a0d0000 	beq	346068 <__Stack_Size+0x345c68>
    6064:	04073204 	streq	r3, [r7], #-516	; 0x204
    6068:	3e0e0000 	cdpcc	0, 0, cr0, cr14, cr0, {0}
    606c:	0400002d 	streq	r0, [r0], #-45	; 0x2d
    6070:	00004c34 	andeq	r4, r0, r4, lsr ip
    6074:	390e0000 	stmdbcc	lr, {}	; <UNPREDICTABLE>
    6078:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    607c:	00004c35 	andeq	r4, r0, r5, lsr ip
    6080:	c90e0200 	stmdbgt	lr, {r9}
    6084:	0400002d 	streq	r0, [r0], #-45	; 0x2d
    6088:	00004c36 	andeq	r4, r0, r6, lsr ip
    608c:	da0e0400 	ble	387094 <__Stack_Size+0x386c94>
    6090:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    6094:	00004c37 	andeq	r4, r0, r7, lsr ip
    6098:	260e0600 	strcs	r0, [lr], -r0, lsl #12
    609c:	04000030 	streq	r0, [r0], #-48	; 0x30
    60a0:	00004c38 	andeq	r4, r0, r8, lsr ip
    60a4:	04000800 	streq	r0, [r0], #-2048	; 0x800
    60a8:	000027b9 			; <UNDEFINED> instruction: 0x000027b9
    60ac:	03c23904 	biceq	r3, r2, #4, 18	; 0x10000
    60b0:	0e0d0000 	cdpeq	0, 0, cr0, cr13, cr0, {0}
    60b4:	046f3c04 	strbteq	r3, [pc], #-3076	; 60bc <__Stack_Size+0x5cbc>
    60b8:	2b0e0000 	blcs	3860c0 <__Stack_Size+0x385cc0>
    60bc:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    60c0:	00004c3e 	andeq	r4, r0, lr, lsr ip
    60c4:	2b0e0000 	blcs	3860cc <__Stack_Size+0x385ccc>
    60c8:	04000029 	streq	r0, [r0], #-41	; 0x29
    60cc:	00004c3f 	andeq	r4, r0, pc, lsr ip
    60d0:	ad0e0200 	sfmge	f0, 4, [lr, #-0]
    60d4:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    60d8:	00004c40 	andeq	r4, r0, r0, asr #24
    60dc:	490e0400 	stmdbmi	lr, {sl}
    60e0:	0400002f 	streq	r0, [r0], #-47	; 0x2f
    60e4:	00004c41 	andeq	r4, r0, r1, asr #24
    60e8:	a30e0600 	movwge	r0, #58880	; 0xe600
    60ec:	0400002b 	streq	r0, [r0], #-43	; 0x2b
    60f0:	00004c42 	andeq	r4, r0, r2, asr #24
    60f4:	540e0800 	strpl	r0, [lr], #-2048	; 0x800
    60f8:	0400002a 	streq	r0, [r0], #-42	; 0x2a
    60fc:	00004c43 	andeq	r4, r0, r3, asr #24
    6100:	d10e0a00 	tstle	lr, r0, lsl #20
    6104:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    6108:	00004c44 	andeq	r4, r0, r4, asr #24
    610c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    6110:	00002b30 	andeq	r2, r0, r0, lsr fp
    6114:	04124504 	ldreq	r4, [r2], #-1284	; 0x504
    6118:	5b0f0000 	blpl	3c6120 <__Stack_Size+0x3c5d20>
    611c:	01000030 	tsteq	r0, r0, lsr r0
    6120:	ac010518 	cfstr32ge	mvfx0, [r1], {24}
    6124:	10000004 	andne	r0, r0, r4
    6128:	000028e3 	andeq	r2, r0, r3, ror #17
    612c:	ac051801 	stcge	8, cr1, [r5], {1}
    6130:	10000004 	andne	r0, r0, r4
    6134:	000027cb 	andeq	r2, r0, fp, asr #15
    6138:	4c051801 	stcmi	8, cr1, [r5], {1}
    613c:	11000000 	mrsne	r0, (UNDEF: 0)
    6140:	000028c9 	andeq	r2, r0, r9, asr #17
    6144:	4c051a01 	stcmi	10, cr1, [r5], {1}
    6148:	00000000 	andeq	r0, r0, r0
    614c:	02f20412 	rscseq	r0, r2, #301989888	; 0x12000000
    6150:	64130000 	ldrvs	r0, [r3], #-0
    6154:	01000029 	tsteq	r0, r9, lsr #32
    6158:	00000bed 	andeq	r0, r0, sp, ror #23
    615c:	00320000 	eorseq	r0, r2, r0
    6160:	9c010000 	stcls	0, cr0, [r1], {-0}
    6164:	00000527 	andeq	r0, r0, r7, lsr #10
    6168:	0028e314 	eoreq	lr, r8, r4, lsl r3
    616c:	0bed0100 	bleq	ffb46574 <SCS_BASE+0x1fb38574>
    6170:	000004ac 	andeq	r0, r0, ip, lsr #9
    6174:	39155001 	ldmdbcc	r5, {r0, ip, lr}
    6178:	0100002e 	tsteq	r0, lr, lsr #32
    617c:	004c0bed 	subeq	r0, ip, sp, ror #23
    6180:	257f0000 	ldrbcs	r0, [pc, #-0]!	; 6188 <__Stack_Size+0x5d88>
    6184:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6188:	0100002d 	tsteq	r0, sp, lsr #32
    618c:	004c0bed 	subeq	r0, ip, sp, ror #23
    6190:	25a00000 	strcs	r0, [r0, #0]!
    6194:	26150000 	ldrcs	r0, [r5], -r0
    6198:	01000030 	tsteq	r0, r0, lsr r0
    619c:	004c0bee 	subeq	r0, ip, lr, ror #23
    61a0:	25c10000 	strbcs	r0, [r1]
    61a4:	2c160000 	ldccs	0, cr0, [r6], {-0}
    61a8:	0100002d 	tsteq	r0, sp, lsr #32
    61ac:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    61b0:	25e20000 	strbcs	r0, [r2, #0]!
    61b4:	25160000 	ldrcs	r0, [r6, #-0]
    61b8:	0100002a 	tsteq	r0, sl, lsr #32
    61bc:	004c0bf0 	strdeq	r0, [ip], #-176	; 0xffffff50
    61c0:	260c0000 	strcs	r0, [ip], -r0
    61c4:	13000000 	movwne	r0, #0
    61c8:	0000279b 	muleq	r0, fp, r7
    61cc:	000c1b01 	andeq	r1, ip, r1, lsl #22
    61d0:	3a000000 	bcc	61d8 <__Stack_Size+0x5dd8>
    61d4:	01000000 	mrseq	r0, (UNDEF: 0)
    61d8:	0005ac9c 	muleq	r5, ip, ip
    61dc:	28e31400 	stmiacs	r3!, {sl, ip}^
    61e0:	1b010000 	blne	461e8 <__Stack_Size+0x45de8>
    61e4:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    61e8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    61ec:	00002e39 	andeq	r2, r0, r9, lsr lr
    61f0:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    61f4:	36000000 	strcc	r0, [r0], -r0
    61f8:	15000026 	strne	r0, [r0, #-38]	; 0x26
    61fc:	00002dc9 	andeq	r2, r0, r9, asr #27
    6200:	4c0c1b01 	stcmi	11, cr1, [ip], {1}
    6204:	57000000 	strpl	r0, [r0, -r0]
    6208:	15000026 	strne	r0, [r0, #-38]	; 0x26
    620c:	00003026 	andeq	r3, r0, r6, lsr #32
    6210:	4c0c1c01 	stcmi	12, cr1, [ip], {1}
    6214:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    6218:	16000026 	strne	r0, [r0], -r6, lsr #32
    621c:	00002d2c 	andeq	r2, r0, ip, lsr #26
    6220:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6224:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    6228:	16000026 	strne	r0, [r0], -r6, lsr #32
    622c:	00002a25 	andeq	r2, r0, r5, lsr #20
    6230:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6234:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    6238:	17000026 	strne	r0, [r0, -r6, lsr #32]
    623c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6240:	4c0c1e01 	stcmi	14, cr1, [ip], {1}
    6244:	12000000 	andne	r0, r0, #0
    6248:	00000027 	andeq	r0, r0, r7, lsr #32
    624c:	002f5618 	eoreq	r5, pc, r8, lsl r6	; <UNPREDICTABLE>
    6250:	00860100 	addeq	r0, r6, r0, lsl #2
    6254:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    6258:	01000000 	mrseq	r0, (UNDEF: 0)
    625c:	0006b89c 	muleq	r6, ip, r8
    6260:	28e31900 	stmiacs	r3!, {r8, fp, ip}^
    6264:	86010000 	strhi	r0, [r1], -r0
    6268:	000004ac 	andeq	r0, r0, ip, lsr #9
    626c:	00002745 	andeq	r2, r0, r5, asr #14
    6270:	0000001a 	andeq	r0, r0, sl, lsl r0
    6274:	001f1d00 	andseq	r1, pc, r0, lsl #26
    6278:	0005e800 	andeq	lr, r5, r0, lsl #16
    627c:	51011b00 	tstpl	r1, r0, lsl #22
    6280:	011b3101 	tsteq	fp, r1, lsl #2
    6284:	00310150 	eorseq	r0, r1, r0, asr r1
    6288:	0000001a 	andeq	r0, r0, sl, lsl r0
    628c:	001f3400 	andseq	r3, pc, r0, lsl #8
    6290:	00060200 	andeq	r0, r6, r0, lsl #4
    6294:	51011b00 	tstpl	r1, r0, lsl #22
    6298:	011b3101 	tsteq	fp, r1, lsl #2
    629c:	000a0350 	andeq	r0, sl, r0, asr r3
    62a0:	001a0008 	andseq	r0, sl, r8
    62a4:	1d000000 	stcne	0, cr0, [r0, #-0]
    62a8:	1a00001f 	bne	632c <__Stack_Size+0x5f2c>
    62ac:	1b000006 	blne	62cc <__Stack_Size+0x5ecc>
    62b0:	31015101 	tstcc	r1, r1, lsl #2
    62b4:	0150011b 	cmpeq	r0, fp, lsl r1
    62b8:	001c0032 	andseq	r0, ip, r2, lsr r0
    62bc:	1d000000 	stcne	0, cr0, [r0, #-0]
    62c0:	2d00001f 	stccs	0, cr0, [r0, #-124]	; 0xffffff84
    62c4:	1b000006 	blne	62e4 <__Stack_Size+0x5ee4>
    62c8:	30015101 	andcc	r5, r1, r1, lsl #2
    62cc:	00001a00 	andeq	r1, r0, r0, lsl #20
    62d0:	1f1d0000 	svcne	0x001d0000
    62d4:	06450000 	strbeq	r0, [r5], -r0
    62d8:	011b0000 	tsteq	fp, r0
    62dc:	1b310151 	blne	c46828 <__Stack_Size+0xc46428>
    62e0:	34015001 	strcc	r5, [r1], #-1
    62e4:	00001a00 	andeq	r1, r0, r0, lsl #20
    62e8:	1f1d0000 	svcne	0x001d0000
    62ec:	065d0000 	ldrbeq	r0, [sp], -r0
    62f0:	011b0000 	tsteq	fp, r0
    62f4:	1b310151 	blne	c46840 <__Stack_Size+0xc46440>
    62f8:	38015001 	stmdacc	r1, {r0, ip, lr}
    62fc:	00001a00 	andeq	r1, r0, r0, lsl #20
    6300:	1f1d0000 	svcne	0x001d0000
    6304:	06750000 	ldrbteq	r0, [r5], -r0
    6308:	011b0000 	tsteq	fp, r0
    630c:	1b310151 	blne	c46858 <__Stack_Size+0xc46458>
    6310:	40015001 	andmi	r5, r1, r1
    6314:	00001a00 	andeq	r1, r0, r0, lsl #20
    6318:	1f1d0000 	svcne	0x001d0000
    631c:	068e0000 	streq	r0, [lr], r0
    6320:	011b0000 	tsteq	fp, r0
    6324:	1b310151 	blne	c46870 <__Stack_Size+0xc46470>
    6328:	08025001 	stmdaeq	r2, {r0, ip, lr}
    632c:	001a0020 	andseq	r0, sl, r0, lsr #32
    6330:	34000000 	strcc	r0, [r0], #-0
    6334:	a800001f 	stmdage	r0, {r0, r1, r2, r3, r4}
    6338:	1b000006 	blne	6358 <__Stack_Size+0x5f58>
    633c:	31015101 	tstcc	r1, r1, lsl #2
    6340:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    6344:	0020000a 	eoreq	r0, r0, sl
    6348:	0000001d 	andeq	r0, r0, sp, lsl r0
    634c:	001f3400 	andseq	r3, pc, r0, lsl #8
    6350:	51011b00 	tstpl	r1, r0, lsl #22
    6354:	00003001 	andeq	r3, r0, r1
    6358:	000bbc18 	andeq	fp, fp, r8, lsl ip
    635c:	24c60100 	strbcs	r0, [r6], #256	; 0x100
    6360:	3c080011 	stccc	0, cr0, [r8], {17}
    6364:	01000000 	mrseq	r0, (UNDEF: 0)
    6368:	0006e89c 	muleq	r6, ip, r8
    636c:	28e31e00 	stmiacs	r3!, {r9, sl, fp, ip}^
    6370:	c6010000 	strgt	r0, [r1], -r0
    6374:	000004ac 	andeq	r0, r0, ip, lsr #9
    6378:	7e1e5001 	cdpvc	0, 1, cr5, cr14, cr1, {0}
    637c:	0100002a 	tsteq	r0, sl, lsr #32
    6380:	0006e8c6 	andeq	lr, r6, r6, asr #17
    6384:	00510100 	subseq	r0, r1, r0, lsl #2
    6388:	03430412 	movteq	r0, #13330	; 0x3412
    638c:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
    6390:	01000028 	tsteq	r0, r8, lsr #32
    6394:	000000ed 	andeq	r0, r0, sp, ror #1
    6398:	00007400 	andeq	r7, r0, r0, lsl #8
    639c:	4d9c0100 	ldfmis	f0, [ip]
    63a0:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    63a4:	000028e3 	andeq	r2, r0, r3, ror #17
    63a8:	04aced01 	strteq	lr, [ip], #3329	; 0xd01
    63ac:	50010000 	andpl	r0, r1, r0
    63b0:	002c9819 	eoreq	r9, ip, r9, lsl r8
    63b4:	4ded0100 	stfmie	f0, [sp]
    63b8:	20000007 	andcs	r0, r0, r7
    63bc:	1f000028 	svcne	0x00000028
    63c0:	00002df1 	strdeq	r2, [r0], -r1
    63c4:	004cef01 	subeq	lr, ip, r1, lsl #30
    63c8:	28410000 	stmdacs	r1, {}^	; <UNPREDICTABLE>
    63cc:	251f0000 	ldrcs	r0, [pc, #-0]	; 63d4 <__Stack_Size+0x5fd4>
    63d0:	0100002a 	tsteq	r0, sl, lsr #32
    63d4:	00004cef 	andeq	r4, r0, pc, ror #25
    63d8:	00286000 	eoreq	r6, r8, r0
    63dc:	2ff91f00 	svccs	0x00f91f00
    63e0:	ef010000 	svc	0x00010000
    63e4:	0000004c 	andeq	r0, r0, ip, asr #32
    63e8:	0000288a 	andeq	r2, r0, sl, lsl #17
    63ec:	b7041200 	strlt	r1, [r4, -r0, lsl #4]
    63f0:	20000003 	andcs	r0, r0, r3
    63f4:	00002940 	andeq	r2, r0, r0, asr #18
    63f8:	00014801 	andeq	r4, r1, r1, lsl #16
    63fc:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    6400:	01000000 	mrseq	r0, (UNDEF: 0)
    6404:	0007b69c 	muleq	r7, ip, r6
    6408:	28e31400 	stmiacs	r3!, {sl, ip}^
    640c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    6410:	0004ac01 	andeq	sl, r4, r1, lsl #24
    6414:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6418:	00002c98 	muleq	r0, r8, ip
    641c:	4d014801 	stcmi	8, cr4, [r1, #-4]
    6420:	01000007 	tsteq	r0, r7
    6424:	2df11651 	ldclcs	6, cr1, [r1, #324]!	; 0x144
    6428:	4a010000 	bmi	46430 <__Stack_Size+0x46030>
    642c:	00004c01 	andeq	r4, r0, r1, lsl #24
    6430:	0028e700 	eoreq	lr, r8, r0, lsl #14
    6434:	2a251600 	bcs	94bc3c <__Stack_Size+0x94b83c>
    6438:	4a010000 	bmi	46440 <__Stack_Size+0x46040>
    643c:	00004c01 	andeq	r4, r0, r1, lsl #24
    6440:	00290600 	eoreq	r0, r9, r0, lsl #12
    6444:	2ff91600 	svccs	0x00f91600
    6448:	4a010000 	bmi	46450 <__Stack_Size+0x46050>
    644c:	00004c01 	andeq	r4, r0, r1, lsl #24
    6450:	00295100 	eoreq	r5, r9, r0, lsl #2
    6454:	cc200000 	stcgt	0, cr0, [r0], #-0
    6458:	01000029 	tsteq	r0, r9, lsr #32
    645c:	000001a4 	andeq	r0, r0, r4, lsr #3
    6460:	00840000 	addeq	r0, r4, r0
    6464:	9c010000 	stcls	0, cr0, [r1], {-0}
    6468:	00000819 	andeq	r0, r0, r9, lsl r8
    646c:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6470:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    6474:	000004ac 	andeq	r0, r0, ip, lsr #9
    6478:	98145001 	ldmdals	r4, {r0, ip, lr}
    647c:	0100002c 	tsteq	r0, ip, lsr #32
    6480:	074d01a4 	strbeq	r0, [sp, -r4, lsr #3]
    6484:	51010000 	mrspl	r0, (UNDEF: 1)
    6488:	002df116 	eoreq	pc, sp, r6, lsl r1	; <UNPREDICTABLE>
    648c:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    6490:	0000004c 	andeq	r0, r0, ip, asr #32
    6494:	00002986 	andeq	r2, r0, r6, lsl #19
    6498:	002a2516 	eoreq	r2, sl, r6, lsl r5
    649c:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    64a0:	0000004c 	andeq	r0, r0, ip, asr #32
    64a4:	000029a5 	andeq	r2, r0, r5, lsr #19
    64a8:	002ff916 	eoreq	pc, pc, r6, lsl r9	; <UNPREDICTABLE>
    64ac:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    64b0:	0000004c 	andeq	r0, r0, ip, asr #32
    64b4:	000029fb 	strdeq	r2, [r0], -fp
    64b8:	2c512000 	mracs	r2, r1, acc0
    64bc:	00010000 	andeq	r0, r1, r0
    64c0:	00000002 	andeq	r0, r0, r2
    64c4:	00006800 	andeq	r6, r0, r0, lsl #16
    64c8:	7e9c0100 	fmlvce	f0, f4, f0
    64cc:	14000008 	strne	r0, [r0], #-8
    64d0:	000028e3 	andeq	r2, r0, r3, ror #17
    64d4:	ac020001 	stcge	0, cr0, [r2], {1}
    64d8:	01000004 	tsteq	r0, r4
    64dc:	2c981550 	cfldr32cs	mvfx1, [r8], {80}	; 0x50
    64e0:	00010000 	andeq	r0, r1, r0
    64e4:	00074d02 	andeq	r4, r7, r2, lsl #26
    64e8:	002a3000 	eoreq	r3, sl, r0
    64ec:	2df11600 	ldclcs	6, cr1, [r1]
    64f0:	02010000 	andeq	r0, r1, #0
    64f4:	00004c02 	andeq	r4, r0, r2, lsl #24
    64f8:	002a5100 	eoreq	r5, sl, r0, lsl #2
    64fc:	2a251600 	bcs	94bd04 <__Stack_Size+0x94b904>
    6500:	02010000 	andeq	r0, r1, #0
    6504:	00004c02 	andeq	r4, r0, r2, lsl #24
    6508:	002a7000 	eoreq	r7, sl, r0
    650c:	2ff91600 	svccs	0x00f91600
    6510:	02010000 	andeq	r0, r1, #0
    6514:	00004c02 	andeq	r4, r0, r2, lsl #24
    6518:	002a9a00 	eoreq	r9, sl, r0, lsl #20
    651c:	6e200000 	cdpvs	0, 2, cr0, cr0, cr0, {0}
    6520:	0100002e 	tsteq	r0, lr, lsr #32
    6524:	000002d1 	ldrdeq	r0, [r0], -r1
    6528:	00220000 	eoreq	r0, r2, r0
    652c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6530:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    6534:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6538:	02d10100 	sbcseq	r0, r1, #0, 2
    653c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6540:	12145001 	andsne	r5, r4, #1
    6544:	0100002a 	tsteq	r0, sl, lsr #32
    6548:	08b102d1 	ldmeq	r1!, {r0, r4, r6, r7, r9}
    654c:	51010000 	mrspl	r0, (UNDEF: 1)
    6550:	6f041200 	svcvs	0x00041200
    6554:	20000004 	andcs	r0, r0, r4
    6558:	00002f13 	andeq	r2, r0, r3, lsl pc
    655c:	0002ee01 	andeq	lr, r2, r1, lsl #28
    6560:	12000000 	andne	r0, r0, #0
    6564:	01000000 	mrseq	r0, (UNDEF: 0)
    6568:	0008dc9c 	muleq	r8, ip, ip
    656c:	2a7e1400 	bcs	1f8b574 <__Stack_Size+0x1f8b174>
    6570:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    6574:	0006e802 	andeq	lr, r6, r2, lsl #16
    6578:	00500100 	subseq	r0, r0, r0, lsl #2
    657c:	00283420 	eoreq	r3, r8, r0, lsr #8
    6580:	03000100 	movweq	r0, #256	; 0x100
    6584:	00000000 	andeq	r0, r0, r0
    6588:	00000014 	andeq	r0, r0, r4, lsl r0
    658c:	09019c01 	stmdbeq	r1, {r0, sl, fp, ip, pc}
    6590:	98140000 	ldmdals	r4, {}	; <UNPREDICTABLE>
    6594:	0100002c 	tsteq	r0, ip, lsr #32
    6598:	074d0300 	strbeq	r0, [sp, -r0, lsl #6]
    659c:	50010000 	andpl	r0, r1, r0
    65a0:	26d82000 	ldrbcs	r2, [r8], r0
    65a4:	15010000 	strne	r0, [r1, #-0]
    65a8:	00000003 	andeq	r0, r0, r3
    65ac:	00001000 	andeq	r1, r0, r0
    65b0:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
    65b4:	14000009 	strne	r0, [r0], #-9
    65b8:	00002bff 	strdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    65bc:	26031501 	strcs	r1, [r3], -r1, lsl #10
    65c0:	01000009 	tsteq	r0, r9
    65c4:	04120050 	ldreq	r0, [r2], #-80	; 0x50
    65c8:	00000407 	andeq	r0, r0, r7, lsl #8
    65cc:	002f8e20 	eoreq	r8, pc, r0, lsr #28
    65d0:	03270100 	teqeq	r7, #0, 2
    65d4:	00000000 	andeq	r0, r0, r0
    65d8:	00000012 	andeq	r0, r0, r2, lsl r0
    65dc:	09519c01 	ldmdbeq	r1, {r0, sl, fp, ip, pc}^
    65e0:	12140000 	andsne	r0, r4, #0
    65e4:	0100002a 	tsteq	r0, sl, lsr #32
    65e8:	08b10327 	ldmeq	r1!, {r0, r1, r2, r5, r8, r9}
    65ec:	50010000 	andpl	r0, r1, r0
    65f0:	045a2000 	ldrbeq	r2, [sl], #-0
    65f4:	3c010000 	stccc	0, cr0, [r1], {-0}
    65f8:	00116003 	andseq	r6, r1, r3
    65fc:	00001808 	andeq	r1, r0, r8, lsl #16
    6600:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    6604:	14000009 	strne	r0, [r0], #-9
    6608:	000028e3 	andeq	r2, r0, r3, ror #17
    660c:	ac033c01 	stcge	12, cr3, [r3], {1}
    6610:	01000004 	tsteq	r0, r4
    6614:	19791450 	ldmdbne	r9!, {r4, r6, sl, ip}^
    6618:	3c010000 	stccc	0, cr0, [r1], {-0}
    661c:	0000cf03 	andeq	ip, r0, r3, lsl #30
    6620:	00510100 	subseq	r0, r1, r0, lsl #2
    6624:	002e4820 	eoreq	r4, lr, r0, lsr #16
    6628:	03570100 	cmpeq	r7, #0, 2
    662c:	00000000 	andeq	r0, r0, r0
    6630:	0000001c 	andeq	r0, r0, ip, lsl r0
    6634:	09b79c01 	ldmibeq	r7!, {r0, sl, fp, ip, pc}
    6638:	e3140000 	tst	r4, #0
    663c:	01000028 	tsteq	r0, r8, lsr #32
    6640:	04ac0357 	strteq	r0, [ip], #855	; 0x357
    6644:	50010000 	andpl	r0, r1, r0
    6648:	00197914 	andseq	r7, r9, r4, lsl r9
    664c:	03570100 	cmpeq	r7, #0, 2
    6650:	000000cf 	andeq	r0, r0, pc, asr #1
    6654:	20005101 	andcs	r5, r0, r1, lsl #2
    6658:	00000814 	andeq	r0, r0, r4, lsl r8
    665c:	78037d01 	stmdavc	r3, {r0, r8, sl, fp, ip, sp, lr}
    6660:	12080011 	andne	r0, r8, #17
    6664:	01000000 	mrseq	r0, (UNDEF: 0)
    6668:	0009fa9c 	muleq	r9, ip, sl
    666c:	28e31400 	stmiacs	r3!, {sl, ip}^
    6670:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6674:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6678:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    667c:	00003000 	andeq	r3, r0, r0
    6680:	4c037d01 	stcmi	13, cr7, [r3], {1}
    6684:	c4000000 	strgt	r0, [r0], #-0
    6688:	1400002a 	strne	r0, [r0], #-42	; 0x2a
    668c:	00001979 	andeq	r1, r0, r9, ror r9
    6690:	cf037d01 	svcgt	0x00037d01
    6694:	01000000 	mrseq	r0, (UNDEF: 0)
    6698:	59200052 	stmdbpl	r0!, {r1, r4, r6}
    669c:	0100002b 	tsteq	r0, fp, lsr #32
    66a0:	000003a0 	andeq	r0, r0, r0, lsr #7
    66a4:	00040000 	andeq	r0, r4, r0
    66a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    66ac:	00000a2d 	andeq	r0, r0, sp, lsr #20
    66b0:	0028e314 	eoreq	lr, r8, r4, lsl r3
    66b4:	03a00100 	moveq	r0, #0, 2
    66b8:	000004ac 	andeq	r0, r0, ip, lsr #9
    66bc:	1c145001 	ldcne	0, cr5, [r4], {1}
    66c0:	0100002d 	tsteq	r0, sp, lsr #32
    66c4:	004c03a0 	subeq	r0, ip, r0, lsr #7
    66c8:	51010000 	mrspl	r0, (UNDEF: 1)
    66cc:	2a042000 	bcs	10e6d4 <__Stack_Size+0x10e2d4>
    66d0:	bf010000 	svclt	0x00010000
    66d4:	00000003 	andeq	r0, r0, r3
    66d8:	00000800 	andeq	r0, r0, r0, lsl #16
    66dc:	709c0100 	addsvc	r0, ip, r0, lsl #2
    66e0:	1400000a 	strne	r0, [r0], #-10
    66e4:	000028e3 	andeq	r2, r0, r3, ror #17
    66e8:	ac03bf01 	stcge	15, cr11, [r3], {1}
    66ec:	01000004 	tsteq	r0, r4
    66f0:	2b241450 	blcs	90b838 <__Stack_Size+0x90b438>
    66f4:	bf010000 	svclt	0x00010000
    66f8:	00004c03 	andeq	r4, r0, r3, lsl #24
    66fc:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    6700:	000029a9 	andeq	r2, r0, r9, lsr #19
    6704:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    6708:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    670c:	0000002a 	andeq	r0, r0, sl, lsr #32
    6710:	002f0820 	eoreq	r0, pc, r0, lsr #16
    6714:	03dc0100 	bicseq	r0, ip, #0, 2
    6718:	00000000 	andeq	r0, r0, r0
    671c:	00000012 	andeq	r0, r0, r2, lsl r0
    6720:	0ab39c01 	beq	feced72c <SCS_BASE+0x1ecdf72c>
    6724:	e3140000 	tst	r4, #0
    6728:	01000028 	tsteq	r0, r8, lsr #32
    672c:	04ac03dc 	strteq	r0, [ip], #988	; 0x3dc
    6730:	50010000 	andpl	r0, r1, r0
    6734:	00303315 	eorseq	r3, r0, r5, lsl r3
    6738:	03dc0100 	bicseq	r0, ip, #0, 2
    673c:	0000004c 	andeq	r0, r0, ip, asr #32
    6740:	00002b1f 	andeq	r2, r0, pc, lsl fp
    6744:	00197914 	andseq	r7, r9, r4, lsl r9
    6748:	03dc0100 	bicseq	r0, ip, #0, 2
    674c:	000000cf 	andeq	r0, r0, pc, asr #1
    6750:	20005201 	andcs	r5, r0, r1, lsl #4
    6754:	00002d81 	andeq	r2, r0, r1, lsl #27
    6758:	0003f801 	andeq	pc, r3, r1, lsl #16
    675c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6760:	01000000 	mrseq	r0, (UNDEF: 0)
    6764:	000ad89c 	muleq	sl, ip, r8
    6768:	28e31400 	stmiacs	r3!, {sl, ip}^
    676c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    6770:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6774:	00500100 	subseq	r0, r0, r0, lsl #2
    6778:	0029e820 	eoreq	lr, r9, r0, lsr #16
    677c:	040e0100 	streq	r0, [lr], #-256	; 0x100
    6780:	00000000 	andeq	r0, r0, r0
    6784:	0000001a 	andeq	r0, r0, sl, lsl r0
    6788:	0b419c01 	bleq	106d794 <__Stack_Size+0x106d394>
    678c:	e3140000 	tst	r4, #0
    6790:	01000028 	tsteq	r0, r8, lsr #32
    6794:	04ac040e 	strteq	r0, [ip], #1038	; 0x40e
    6798:	50010000 	andpl	r0, r1, r0
    679c:	0027cb15 	eoreq	ip, r7, r5, lsl fp
    67a0:	040e0100 	streq	r0, [lr], #-256	; 0x100
    67a4:	0000004c 	andeq	r0, r0, ip, asr #32
    67a8:	00002b59 	andeq	r2, r0, r9, asr fp
    67ac:	00047a21 	andeq	r7, r4, r1, lsr #20
    67b0:	00000000 	andeq	r0, r0, r0
    67b4:	00000e00 	andeq	r0, r0, r0, lsl #28
    67b8:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    67bc:	00049322 	andeq	r9, r4, r2, lsr #6
    67c0:	002b5900 	eoreq	r5, fp, r0, lsl #18
    67c4:	04872300 	streq	r2, [r7], #768	; 0x300
    67c8:	50010000 	andpl	r0, r1, r0
    67cc:	00000024 	andeq	r0, r0, r4, lsr #32
    67d0:	00000e00 	andeq	r0, r0, r0, lsl #28
    67d4:	049f2500 	ldreq	r2, [pc], #1280	; 67dc <__Stack_Size+0x63dc>
    67d8:	2b7a0000 	blcs	1e867e0 <__Stack_Size+0x1e863e0>
    67dc:	00000000 	andeq	r0, r0, r0
    67e0:	2ea22000 	cdpcs	0, 10, cr2, cr2, cr0, {0}
    67e4:	2d010000 	stccs	0, cr0, [r1, #-0]
    67e8:	00000004 	andeq	r0, r0, r4
    67ec:	00003400 	andeq	r3, r0, r0, lsl #8
    67f0:	f09c0100 			; <UNDEFINED> instruction: 0xf09c0100
    67f4:	1500000b 	strne	r0, [r0, #-11]
    67f8:	000028e3 	andeq	r2, r0, r3, ror #17
    67fc:	ac042d01 	stcge	13, cr2, [r4], {1}
    6800:	af000004 	svcge	0x00000004
    6804:	1500002b 	strne	r0, [r0, #-43]	; 0x2b
    6808:	00002bbd 			; <UNDEFINED> instruction: 0x00002bbd
    680c:	4c042d01 	stcmi	13, cr2, [r4], {1}
    6810:	e3000000 	movw	r0, #0
    6814:	1500002b 	strne	r0, [r0, #-43]	; 0x2b
    6818:	00002e39 	andeq	r2, r0, r9, lsr lr
    681c:	4c042e01 	stcmi	14, cr2, [r4], {1}
    6820:	04000000 	streq	r0, [r0], #-0
    6824:	1500002c 	strne	r0, [r0, #-44]	; 0x2c
    6828:	0000302a 	andeq	r3, r0, sl, lsr #32
    682c:	4c042e01 	stcmi	14, cr2, [r4], {1}
    6830:	25000000 	strcs	r0, [r0, #-0]
    6834:	2600002c 	strcs	r0, [r0], -ip, lsr #32
    6838:	0000047a 	andeq	r0, r0, sl, ror r4
    683c:	00000000 	andeq	r0, r0, r0
    6840:	0000000e 	andeq	r0, r0, lr
    6844:	cd044101 	stfgts	f4, [r4, #-4]
    6848:	2300000b 	movwcs	r0, #11
    684c:	00000493 	muleq	r0, r3, r4
    6850:	87235501 	strhi	r5, [r3, -r1, lsl #10]!
    6854:	01000004 	tsteq	r0, r4
    6858:	00002454 	andeq	r2, r0, r4, asr r4
    685c:	000e0000 	andeq	r0, lr, r0
    6860:	9f250000 	svcls	0x00250000
    6864:	5f000004 	svcpl	0x00000004
    6868:	0000002c 	andeq	r0, r0, ip, lsr #32
    686c:	00001a00 	andeq	r1, r0, r0, lsl #20
    6870:	05270000 	streq	r0, [r7, #-0]!
    6874:	0be60000 	bleq	ff98687c <SCS_BASE+0x1f97887c>
    6878:	011b0000 	tsteq	fp, r0
    687c:	1b310152 	blne	c46dcc <__Stack_Size+0xc469cc>
    6880:	74025001 	strvc	r5, [r2], #-1
    6884:	00270000 	eoreq	r0, r7, r0
    6888:	b2000000 	andlt	r0, r0, #0
    688c:	00000004 	andeq	r0, r0, r4
    6890:	002ced20 	eoreq	lr, ip, r0, lsr #26
    6894:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    6898:	00000000 	andeq	r0, r0, r0
    689c:	00000014 	andeq	r0, r0, r4, lsl r0
    68a0:	0c539c01 	mrrceq	12, 0, r9, r3, cr1
    68a4:	e3140000 	tst	r4, #0
    68a8:	01000028 	tsteq	r0, r8, lsr #32
    68ac:	04ac04b1 	strteq	r0, [ip], #1201	; 0x4b1
    68b0:	50010000 	andpl	r0, r1, r0
    68b4:	0027e215 	eoreq	lr, r7, r5, lsl r2
    68b8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    68bc:	0000004c 	andeq	r0, r0, ip, asr #32
    68c0:	00002c89 	andeq	r2, r0, r9, lsl #25
    68c4:	002fc714 	eoreq	ip, pc, r4, lsl r7	; <UNPREDICTABLE>
    68c8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    68cc:	0000004c 	andeq	r0, r0, ip, asr #32
    68d0:	a9155201 	ldmdbge	r5, {r0, r9, ip, lr}
    68d4:	0100002c 	tsteq	r0, ip, lsr #32
    68d8:	004c04b2 	strheq	r0, [ip], #-66	; 0xffffffbe
    68dc:	2caa0000 	stccs	0, cr0, [sl]
    68e0:	c9160000 	ldmdbgt	r6, {}	; <UNPREDICTABLE>
    68e4:	01000028 	tsteq	r0, r8, lsr #32
    68e8:	004c04b4 	strheq	r0, [ip], #-68	; 0xffffffbc
    68ec:	2ccb0000 	stclcs	0, cr0, [fp], {0}
    68f0:	20000000 	andcs	r0, r0, r0
    68f4:	00002dd9 	ldrdeq	r2, [r0], -r9
    68f8:	00045b01 	andeq	r5, r4, r1, lsl #22
    68fc:	1a000000 	bne	6904 <__Stack_Size+0x6504>
    6900:	01000000 	mrseq	r0, (UNDEF: 0)
    6904:	000cca9c 	muleq	ip, ip, sl
    6908:	28e31500 	stmiacs	r3!, {r8, sl, ip}^
    690c:	5b010000 	blpl	46914 <__Stack_Size+0x46514>
    6910:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6914:	002cfa00 	eoreq	pc, ip, r0, lsl #20
    6918:	27e21500 	strbcs	r1, [r2, r0, lsl #10]!
    691c:	5b010000 	blpl	46924 <__Stack_Size+0x46524>
    6920:	00004c04 	andeq	r4, r0, r4, lsl #24
    6924:	002d1800 	eoreq	r1, sp, r0, lsl #16
    6928:	2fc71500 	svccs	0x00c71500
    692c:	5b010000 	blpl	46934 <__Stack_Size+0x46534>
    6930:	00004c04 	andeq	r4, r0, r4, lsl #24
    6934:	002d3900 	eoreq	r3, sp, r0, lsl #18
    6938:	2ca91500 	cfstr32cs	mvfx1, [r9]
    693c:	5c010000 	stcpl	0, cr0, [r1], {-0}
    6940:	00004c04 	andeq	r4, r0, r4, lsl #24
    6944:	002d5a00 	eoreq	r5, sp, r0, lsl #20
    6948:	28c91600 	stmiacs	r9, {r9, sl, ip}^
    694c:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    6950:	00004c04 	andeq	r4, r0, r4, lsl #24
    6954:	002d7b00 	eoreq	r7, sp, r0, lsl #22
    6958:	00002800 	andeq	r2, r0, r0, lsl #16
    695c:	0bf00000 	bleq	ffc06964 <SCS_BASE+0x1fbf8964>
    6960:	011b0000 	tsteq	fp, r0
    6964:	00740250 	rsbseq	r0, r4, r0, asr r2
    6968:	4c200000 	stcmi	0, cr0, [r0], #-0
    696c:	01000029 	tsteq	r0, r9, lsr #32
    6970:	0000048d 	andeq	r0, r0, sp, lsl #9
    6974:	00140000 	andseq	r0, r4, r0
    6978:	9c010000 	stcls	0, cr0, [r1], {-0}
    697c:	00000d31 	andeq	r0, r0, r1, lsr sp
    6980:	0028e315 	eoreq	lr, r8, r5, lsl r3
    6984:	048d0100 	streq	r0, [sp], #256	; 0x100
    6988:	000004ac 	andeq	r0, r0, ip, lsr #9
    698c:	00002db8 			; <UNDEFINED> instruction: 0x00002db8
    6990:	0027e215 	eoreq	lr, r7, r5, lsl r2
    6994:	048d0100 	streq	r0, [sp], #256	; 0x100
    6998:	0000004c 	andeq	r0, r0, ip, asr #32
    699c:	00002dd6 	ldrdeq	r2, [r0], -r6
    69a0:	002fc715 	eoreq	ip, pc, r5, lsl r7	; <UNPREDICTABLE>
    69a4:	048e0100 	streq	r0, [lr], #256	; 0x100
    69a8:	0000004c 	andeq	r0, r0, ip, asr #32
    69ac:	00002df7 	strdeq	r2, [r0], -r7
    69b0:	002ca915 	eoreq	sl, ip, r5, lsl r9
    69b4:	048e0100 	streq	r0, [lr], #256	; 0x100
    69b8:	0000004c 	andeq	r0, r0, ip, asr #32
    69bc:	00002e18 	andeq	r2, r0, r8, lsl lr
    69c0:	00000028 	andeq	r0, r0, r8, lsr #32
    69c4:	000bf000 	andeq	pc, fp, r0
    69c8:	50011b00 	andpl	r1, r1, r0, lsl #22
    69cc:	00007402 	andeq	r7, r0, r2, lsl #8
    69d0:	0ba22000 	bleq	fe88e9d8 <SCS_BASE+0x1e8809d8>
    69d4:	d6010000 	strle	r0, [r1], -r0
    69d8:	00118a04 	andseq	r8, r1, r4, lsl #20
    69dc:	00000608 	andeq	r0, r0, r8, lsl #12
    69e0:	729c0100 	addsvc	r0, ip, #0, 2
    69e4:	1400000d 	strne	r0, [r0], #-13
    69e8:	000028e3 	andeq	r2, r0, r3, ror #17
    69ec:	ac04d601 	stcge	6, cr13, [r4], {1}
    69f0:	01000004 	tsteq	r0, r4
    69f4:	2da31450 	cfstrscs	mvf1, [r3, #320]!	; 0x140
    69f8:	d6010000 	strle	r0, [r1], -r0
    69fc:	00004c04 	andeq	r4, r0, r4, lsl #24
    6a00:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    6a04:	00002af6 	strdeq	r2, [r0], -r6
    6a08:	4c04d601 	stcmi	6, cr13, [r4], {1}
    6a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    6a10:	1b200052 	blne	806b60 <__Stack_Size+0x806760>
    6a14:	0100002c 	tsteq	r0, ip, lsr #32
    6a18:	000004f2 	strdeq	r0, [r0], -r2
    6a1c:	00100000 	andseq	r0, r0, r0
    6a20:	9c010000 	stcls	0, cr0, [r1], {-0}
    6a24:	00000db7 			; <UNDEFINED> instruction: 0x00000db7
    6a28:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6a2c:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    6a30:	000004ac 	andeq	r0, r0, ip, lsr #9
    6a34:	02155001 	andseq	r5, r5, #1
    6a38:	01000005 	tsteq	r0, r5
    6a3c:	004c04f2 	strdeq	r0, [ip], #-66	; 0xffffffbe
    6a40:	2e390000 	cdpcs	0, 3, cr0, cr9, cr0, {0}
    6a44:	39160000 	ldmdbcc	r6, {}	; <UNPREDICTABLE>
    6a48:	01000029 	tsteq	r0, r9, lsr #32
    6a4c:	004c04f4 	strdeq	r0, [ip], #-68	; 0xffffffbc
    6a50:	2e5a0000 	cdpcs	0, 5, cr0, cr10, cr0, {0}
    6a54:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    6a58:	0000047a 	andeq	r0, r0, sl, ror r4
    6a5c:	00000000 	andeq	r0, r0, r0
    6a60:	00000010 	andeq	r0, r0, r0, lsl r0
    6a64:	0de49c01 	stcleq	12, cr9, [r4, #4]!
    6a68:	87230000 	strhi	r0, [r3, -r0]!
    6a6c:	01000004 	tsteq	r0, r4
    6a70:	04932250 	ldreq	r2, [r3], #592	; 0x250
    6a74:	2e8f0000 	cdpcs	0, 8, cr0, cr15, cr0, {0}
    6a78:	9f250000 	svcls	0x00250000
    6a7c:	b0000004 	andlt	r0, r0, r4
    6a80:	0000002e 	andeq	r0, r0, lr, lsr #32
    6a84:	002b7f20 	eoreq	r7, fp, r0, lsr #30
    6a88:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    6a8c:	00000000 	andeq	r0, r0, r0
    6a90:	0000003c 	andeq	r0, r0, ip, lsr r0
    6a94:	0e699c01 	cdpeq	12, 6, cr9, cr9, cr1, {0}
    6a98:	e3140000 	tst	r4, #0
    6a9c:	01000028 	tsteq	r0, r8, lsr #32
    6aa0:	04ac0545 	strteq	r0, [ip], #1349	; 0x545
    6aa4:	50010000 	andpl	r0, r1, r0
    6aa8:	002aca15 	eoreq	ip, sl, r5, lsl sl
    6aac:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    6ab0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ab4:	00002ee5 	andeq	r2, r0, r5, ror #29
    6ab8:	00289915 	eoreq	r9, r8, r5, lsl r9
    6abc:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    6ac0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ac4:	00002f06 	andeq	r2, r0, r6, lsl #30
    6ac8:	0028f915 	eoreq	pc, r8, r5, lsl r9	; <UNPREDICTABLE>
    6acc:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    6ad0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ad4:	00002f27 	andeq	r2, r0, r7, lsr #30
    6ad8:	0028c916 	eoreq	ip, r8, r6, lsl r9
    6adc:	05480100 	strbeq	r0, [r8, #-256]	; 0x100
    6ae0:	0000004c 	andeq	r0, r0, ip, asr #32
    6ae4:	00002f48 	andeq	r2, r0, r8, asr #30
    6ae8:	002d2c16 	eoreq	r2, sp, r6, lsl ip
    6aec:	05490100 	strbeq	r0, [r9, #-256]	; 0x100
    6af0:	0000004c 	andeq	r0, r0, ip, asr #32
    6af4:	00002f7d 	andeq	r2, r0, sp, ror pc
    6af8:	002a2516 	eoreq	r2, sl, r6, lsl r5
    6afc:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    6b00:	0000004c 	andeq	r0, r0, ip, asr #32
    6b04:	00002fa7 	andeq	r2, r0, r7, lsr #31
    6b08:	2f2a2000 	svccs	0x002a2000
    6b0c:	7f010000 	svcvc	0x00010000
    6b10:	00000005 	andeq	r0, r0, r5
    6b14:	00001000 	andeq	r1, r0, r0
    6b18:	ae9c0100 	fmlgee	f0, f4, f0
    6b1c:	1400000e 	strne	r0, [r0], #-14
    6b20:	000028e3 	andeq	r2, r0, r3, ror #17
    6b24:	ac057f01 	stcge	15, cr7, [r5], {1}
    6b28:	01000004 	tsteq	r0, r4
    6b2c:	28e81550 	stmiacs	r8!, {r4, r6, r8, sl, ip}^
    6b30:	7f010000 	svcvc	0x00010000
    6b34:	00004c05 	andeq	r4, r0, r5, lsl #24
    6b38:	002fd100 	eoreq	sp, pc, r0, lsl #2
    6b3c:	2d2c1600 	stccs	6, cr1, [ip, #-0]
    6b40:	81010000 	mrshi	r0, (UNDEF: 1)
    6b44:	00004c05 	andeq	r4, r0, r5, lsl #24
    6b48:	002ff200 	eoreq	pc, pc, r0, lsl #4
    6b4c:	20200000 	eorcs	r0, r0, r0
    6b50:	01000028 	tsteq	r0, r8, lsr #32
    6b54:	000005a1 	andeq	r0, r0, r1, lsr #11
    6b58:	00140000 	andseq	r0, r4, r0
    6b5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6b60:	00000ef3 	strdeq	r0, [r0], -r3
    6b64:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6b68:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    6b6c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6b70:	e8155001 	ldmda	r5, {r0, ip, lr}
    6b74:	01000028 	tsteq	r0, r8, lsr #32
    6b78:	004c05a1 	subeq	r0, ip, r1, lsr #11
    6b7c:	30270000 	eorcc	r0, r7, r0
    6b80:	2c160000 	ldccs	0, cr0, [r6], {-0}
    6b84:	0100002d 	tsteq	r0, sp, lsr #32
    6b88:	004c05a3 	subeq	r0, ip, r3, lsr #11
    6b8c:	30480000 	subcc	r0, r8, r0
    6b90:	20000000 	andcs	r0, r0, r0
    6b94:	00003007 	andeq	r3, r0, r7
    6b98:	0005c301 	andeq	ip, r5, r1, lsl #6
    6b9c:	10000000 	andne	r0, r0, r0
    6ba0:	01000000 	mrseq	r0, (UNDEF: 0)
    6ba4:	000f389c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
    6ba8:	28e31400 	stmiacs	r3!, {sl, ip}^
    6bac:	c3010000 	movwgt	r0, #4096	; 0x1000
    6bb0:	0004ac05 	andeq	sl, r4, r5, lsl #24
    6bb4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6bb8:	000028e8 	andeq	r2, r0, r8, ror #17
    6bbc:	4c05c301 	stcmi	3, cr12, [r5], {1}
    6bc0:	7d000000 	stcvc	0, cr0, [r0, #-0]
    6bc4:	16000030 			; <UNDEFINED> instruction: 0x16000030
    6bc8:	00002d35 	andeq	r2, r0, r5, lsr sp
    6bcc:	4c05c501 	cfstr32mi	mvfx12, [r5], {1}
    6bd0:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    6bd4:	00000030 	andeq	r0, r0, r0, lsr r0
    6bd8:	002c5d20 	eoreq	r5, ip, r0, lsr #26
    6bdc:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    6be0:	00000000 	andeq	r0, r0, r0
    6be4:	00000014 	andeq	r0, r0, r4, lsl r0
    6be8:	0f7d9c01 	svceq	0x007d9c01
    6bec:	e3140000 	tst	r4, #0
    6bf0:	01000028 	tsteq	r0, r8, lsr #32
    6bf4:	04ac05e5 	strteq	r0, [ip], #1509	; 0x5e5
    6bf8:	50010000 	andpl	r0, r1, r0
    6bfc:	0028e815 	eoreq	lr, r8, r5, lsl r8
    6c00:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    6c04:	0000004c 	andeq	r0, r0, ip, asr #32
    6c08:	000030d3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    6c0c:	002d3516 	eoreq	r3, sp, r6, lsl r5
    6c10:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    6c14:	0000004c 	andeq	r0, r0, ip, asr #32
    6c18:	000030f4 	strdeq	r3, [r0], -r4
    6c1c:	2e8d2000 	cdpcs	0, 8, cr2, cr13, cr0, {0}
    6c20:	02010000 	andeq	r0, r1, #0
    6c24:	00000006 	andeq	r0, r0, r6
    6c28:	00001800 	andeq	r1, r0, r0, lsl #16
    6c2c:	b09c0100 	addslt	r0, ip, r0, lsl #2
    6c30:	1400000f 	strne	r0, [r0], #-15
    6c34:	000028e3 	andeq	r2, r0, r3, ror #17
    6c38:	ac060201 	sfmge	f0, 4, [r6], {1}
    6c3c:	01000004 	tsteq	r0, r4
    6c40:	19791450 	ldmdbne	r9!, {r4, r6, sl, ip}^
    6c44:	02010000 	andeq	r0, r1, #0
    6c48:	0000cf06 	andeq	ip, r0, r6, lsl #30
    6c4c:	00510100 	subseq	r0, r1, r0, lsl #2
    6c50:	002d4a20 	eoreq	r4, sp, r0, lsr #20
    6c54:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    6c58:	00000000 	andeq	r0, r0, r0
    6c5c:	00000018 	andeq	r0, r0, r8, lsl r0
    6c60:	0fe39c01 	svceq	0x00e39c01
    6c64:	e3140000 	tst	r4, #0
    6c68:	01000028 	tsteq	r0, r8, lsr #32
    6c6c:	04ac061d 	strteq	r0, [ip], #1565	; 0x61d
    6c70:	50010000 	andpl	r0, r1, r0
    6c74:	00197914 	andseq	r7, r9, r4, lsl r9
    6c78:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    6c7c:	000000cf 	andeq	r0, r0, pc, asr #1
    6c80:	20005101 	andcs	r5, r0, r1, lsl #2
    6c84:	0000285d 	andeq	r2, r0, sp, asr r8
    6c88:	00063901 	andeq	r3, r6, r1, lsl #18
    6c8c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6c90:	01000000 	mrseq	r0, (UNDEF: 0)
    6c94:	0010169c 	mulseq	r0, ip, r6
    6c98:	28e31400 	stmiacs	r3!, {sl, ip}^
    6c9c:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    6ca0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    6ca4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6ca8:	00001979 	andeq	r1, r0, r9, ror r9
    6cac:	cf063901 	svcgt	0x00063901
    6cb0:	01000000 	mrseq	r0, (UNDEF: 0)
    6cb4:	58200051 	stmdapl	r0!, {r0, r4, r6}
    6cb8:	0100002d 	tsteq	r0, sp, lsr #32
    6cbc:	00000655 	andeq	r0, r0, r5, asr r6
    6cc0:	00180000 	andseq	r0, r8, r0
    6cc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    6cc8:	00001049 	andeq	r1, r0, r9, asr #32
    6ccc:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6cd0:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    6cd4:	000004ac 	andeq	r0, r0, ip, lsr #9
    6cd8:	79145001 	ldmdbvc	r4, {r0, ip, lr}
    6cdc:	01000019 	tsteq	r0, r9, lsl r0
    6ce0:	00cf0655 	sbceq	r0, pc, r5, asr r6	; <UNPREDICTABLE>
    6ce4:	51010000 	mrspl	r0, (UNDEF: 1)
    6ce8:	28842000 	stmcs	r4, {sp}
    6cec:	74010000 	strvc	r0, [r1], #-0
    6cf0:	00000006 	andeq	r0, r0, r6
    6cf4:	00001000 	andeq	r1, r0, r0
    6cf8:	8e9c0100 	fmlhie	f0, f4, f0
    6cfc:	14000010 	strne	r0, [r0], #-16
    6d00:	000028e3 	andeq	r2, r0, r3, ror #17
    6d04:	ac067401 	cfstrsge	mvf7, [r6], {1}
    6d08:	01000004 	tsteq	r0, r4
    6d0c:	27451550 	smlsldcs	r1, r5, r0, r5
    6d10:	74010000 	strvc	r0, [r1], #-0
    6d14:	00004c06 	andeq	r4, r0, r6, lsl #24
    6d18:	00312900 	eorseq	r2, r1, r0, lsl #18
    6d1c:	2d2c1600 	stccs	6, cr1, [ip, #-0]
    6d20:	76010000 	strvc	r0, [r1], -r0
    6d24:	00004c06 	andeq	r4, r0, r6, lsl #24
    6d28:	00314a00 	eorseq	r4, r1, r0, lsl #20
    6d2c:	0b200000 	bleq	806d34 <__Stack_Size+0x806934>
    6d30:	01000028 	tsteq	r0, r8, lsr #32
    6d34:	00000695 	muleq	r0, r5, r6
    6d38:	00140000 	andseq	r0, r4, r0
    6d3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6d40:	000010d3 	ldrdeq	r1, [r0], -r3
    6d44:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6d48:	06950100 	ldreq	r0, [r5], r0, lsl #2
    6d4c:	000004ac 	andeq	r0, r0, ip, lsr #9
    6d50:	45155001 	ldrmi	r5, [r5, #-1]
    6d54:	01000027 	tsteq	r0, r7, lsr #32
    6d58:	004c0695 	umaaleq	r0, ip, r5, r6
    6d5c:	317f0000 	cmncc	pc, r0
    6d60:	2c160000 	ldccs	0, cr0, [r6], {-0}
    6d64:	0100002d 	tsteq	r0, sp, lsr #32
    6d68:	004c0697 	umaaleq	r0, ip, r7, r6
    6d6c:	31a00000 	movcc	r0, r0
    6d70:	20000000 	andcs	r0, r0, r0
    6d74:	00002774 	andeq	r2, r0, r4, ror r7
    6d78:	0006b601 	andeq	fp, r6, r1, lsl #12
    6d7c:	10000000 	andne	r0, r0, r0
    6d80:	01000000 	mrseq	r0, (UNDEF: 0)
    6d84:	0011189c 	mulseq	r1, ip, r8
    6d88:	28e31400 	stmiacs	r3!, {sl, ip}^
    6d8c:	b6010000 	strlt	r0, [r1], -r0
    6d90:	0004ac06 	andeq	sl, r4, r6, lsl #24
    6d94:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6d98:	00002745 	andeq	r2, r0, r5, asr #14
    6d9c:	4c06b601 	stcmi	6, cr11, [r6], {1}
    6da0:	d5000000 	strle	r0, [r0, #-0]
    6da4:	16000031 			; <UNDEFINED> instruction: 0x16000031
    6da8:	00002d35 	andeq	r2, r0, r5, lsr sp
    6dac:	4c06b801 	stcmi	8, cr11, [r6], {1}
    6db0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    6db4:	00000031 	andeq	r0, r0, r1, lsr r0
    6db8:	0026e920 	eoreq	lr, r6, r0, lsr #18
    6dbc:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    6dc0:	00000000 	andeq	r0, r0, r0
    6dc4:	00000014 	andeq	r0, r0, r4, lsl r0
    6dc8:	115d9c01 	cmpne	sp, r1, lsl #24
    6dcc:	e3140000 	tst	r4, #0
    6dd0:	01000028 	tsteq	r0, r8, lsr #32
    6dd4:	04ac06d7 	strteq	r0, [ip], #1751	; 0x6d7
    6dd8:	50010000 	andpl	r0, r1, r0
    6ddc:	00274515 	eoreq	r4, r7, r5, lsl r5
    6de0:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    6de4:	0000004c 	andeq	r0, r0, ip, asr #32
    6de8:	0000322b 	andeq	r3, r0, fp, lsr #4
    6dec:	002d3516 	eoreq	r3, sp, r6, lsl r5
    6df0:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    6df4:	0000004c 	andeq	r0, r0, ip, asr #32
    6df8:	0000324c 	andeq	r3, r0, ip, asr #4
    6dfc:	2cca2000 	stclcs	0, cr2, [sl], {0}
    6e00:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    6e04:	00000006 	andeq	r0, r0, r6
    6e08:	00001000 	andeq	r1, r0, r0
    6e0c:	a29c0100 	addsge	r0, ip, #0, 2
    6e10:	14000011 	strne	r0, [r0], #-17
    6e14:	000028e3 	andeq	r2, r0, r3, ror #17
    6e18:	ac06f701 	stcge	7, cr15, [r6], {1}
    6e1c:	01000004 	tsteq	r0, r4
    6e20:	27a61550 	sbfxcs	r1, r0, #10, #7
    6e24:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    6e28:	00004c06 	andeq	r4, r0, r6, lsl #24
    6e2c:	00328100 	eorseq	r8, r2, r0, lsl #2
    6e30:	2d2c1600 	stccs	6, cr1, [ip, #-0]
    6e34:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    6e38:	00004c06 	andeq	r4, r0, r6, lsl #24
    6e3c:	0032a200 	eorseq	sl, r2, r0, lsl #4
    6e40:	42200000 	eormi	r0, r0, #0
    6e44:	0100002a 	tsteq	r0, sl, lsr #32
    6e48:	00000718 	andeq	r0, r0, r8, lsl r7
    6e4c:	00140000 	andseq	r0, r4, r0
    6e50:	9c010000 	stcls	0, cr0, [r1], {-0}
    6e54:	000011e7 	andeq	r1, r0, r7, ror #3
    6e58:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6e5c:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    6e60:	000004ac 	andeq	r0, r0, ip, lsr #9
    6e64:	a6155001 	ldrge	r5, [r5], -r1
    6e68:	01000027 	tsteq	r0, r7, lsr #32
    6e6c:	004c0718 	subeq	r0, ip, r8, lsl r7
    6e70:	32d70000 	sbcscc	r0, r7, #0
    6e74:	2c160000 	ldccs	0, cr0, [r6], {-0}
    6e78:	0100002d 	tsteq	r0, sp, lsr #32
    6e7c:	004c071a 	subeq	r0, ip, sl, lsl r7
    6e80:	32f80000 	rscscc	r0, r8, #0
    6e84:	20000000 	andcs	r0, r0, r0
    6e88:	000028d1 	ldrdeq	r2, [r0], -r1
    6e8c:	00073901 	andeq	r3, r7, r1, lsl #18
    6e90:	10000000 	andne	r0, r0, r0
    6e94:	01000000 	mrseq	r0, (UNDEF: 0)
    6e98:	00122c9c 	mulseq	r2, ip, ip
    6e9c:	28e31400 	stmiacs	r3!, {sl, ip}^
    6ea0:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    6ea4:	0004ac07 	andeq	sl, r4, r7, lsl #24
    6ea8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6eac:	000027a6 	andeq	r2, r0, r6, lsr #15
    6eb0:	4c073901 	stcmi	9, cr3, [r7], {1}
    6eb4:	2d000000 	stccs	0, cr0, [r0, #-0]
    6eb8:	16000033 			; <UNDEFINED> instruction: 0x16000033
    6ebc:	00002d35 	andeq	r2, r0, r5, lsr sp
    6ec0:	4c073b01 	stcmi	11, cr3, [r7], {1}
    6ec4:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    6ec8:	00000033 	andeq	r0, r0, r3, lsr r0
    6ecc:	0026b020 	eoreq	fp, r6, r0, lsr #32
    6ed0:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    6ed4:	00000000 	andeq	r0, r0, r0
    6ed8:	00000014 	andeq	r0, r0, r4, lsl r0
    6edc:	12719c01 	rsbsne	r9, r1, #256	; 0x100
    6ee0:	e3140000 	tst	r4, #0
    6ee4:	01000028 	tsteq	r0, r8, lsr #32
    6ee8:	04ac075a 	strteq	r0, [ip], #1882	; 0x75a
    6eec:	50010000 	andpl	r0, r1, r0
    6ef0:	0027a615 	eoreq	sl, r7, r5, lsl r6
    6ef4:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    6ef8:	0000004c 	andeq	r0, r0, ip, asr #32
    6efc:	00003383 	andeq	r3, r0, r3, lsl #7
    6f00:	002d3516 	eoreq	r3, sp, r6, lsl r5
    6f04:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    6f08:	0000004c 	andeq	r0, r0, ip, asr #32
    6f0c:	000033a4 	andeq	r3, r0, r4, lsr #7
    6f10:	2fa12000 	svccs	0x00a12000
    6f14:	7b010000 	blvc	46f1c <__Stack_Size+0x46b1c>
    6f18:	00000007 	andeq	r0, r0, r7
    6f1c:	00001000 	andeq	r1, r0, r0
    6f20:	b69c0100 	ldrlt	r0, [ip], r0, lsl #2
    6f24:	14000012 	strne	r0, [r0], #-18
    6f28:	000028e3 	andeq	r2, r0, r3, ror #17
    6f2c:	ac077b01 	stcge	11, cr7, [r7], {1}
    6f30:	01000004 	tsteq	r0, r4
    6f34:	2aea1550 	bcs	ffa8c47c <SCS_BASE+0x1fa7e47c>
    6f38:	7b010000 	blvc	46f40 <__Stack_Size+0x46b40>
    6f3c:	00004c07 	andeq	r4, r0, r7, lsl #24
    6f40:	0033d900 	eorseq	sp, r3, r0, lsl #18
    6f44:	2d2c1600 	stccs	6, cr1, [ip, #-0]
    6f48:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6f4c:	00004c07 	andeq	r4, r0, r7, lsl #24
    6f50:	0033fa00 	eorseq	pc, r3, r0, lsl #20
    6f54:	7d200000 	stcvc	0, cr0, [r0, #-0]
    6f58:	0100002e 	tsteq	r0, lr, lsr #32
    6f5c:	0000079b 	muleq	r0, fp, r7
    6f60:	00100000 	andseq	r0, r0, r0
    6f64:	9c010000 	stcls	0, cr0, [r1], {-0}
    6f68:	000012fb 	strdeq	r1, [r0], -fp
    6f6c:	0028e314 	eoreq	lr, r8, r4, lsl r3
    6f70:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    6f74:	000004ac 	andeq	r0, r0, ip, lsr #9
    6f78:	ea155001 	b	55af84 <__Stack_Size+0x55ab84>
    6f7c:	0100002a 	tsteq	r0, sl, lsr #32
    6f80:	004c079b 	umaaleq	r0, ip, fp, r7
    6f84:	342f0000 	strtcc	r0, [pc], #-0	; 6f8c <__Stack_Size+0x6b8c>
    6f88:	2c160000 	ldccs	0, cr0, [r6], {-0}
    6f8c:	0100002d 	tsteq	r0, sp, lsr #32
    6f90:	004c079d 	umaaleq	r0, ip, sp, r7
    6f94:	34500000 	ldrbcc	r0, [r0], #-0
    6f98:	20000000 	andcs	r0, r0, r0
    6f9c:	00002c41 	andeq	r2, r0, r1, asr #24
    6fa0:	0007bb01 	andeq	fp, r7, r1, lsl #22
    6fa4:	10000000 	andne	r0, r0, r0
    6fa8:	01000000 	mrseq	r0, (UNDEF: 0)
    6fac:	0013409c 	mulseq	r3, ip, r0
    6fb0:	28e31400 	stmiacs	r3!, {sl, ip}^
    6fb4:	bb010000 	bllt	46fbc <__Stack_Size+0x46bbc>
    6fb8:	0004ac07 	andeq	sl, r4, r7, lsl #24
    6fbc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6fc0:	00002aea 	andeq	r2, r0, sl, ror #21
    6fc4:	4c07bb01 	stcmi	11, cr11, [r7], {1}
    6fc8:	7a000000 	bvc	6fd0 <__Stack_Size+0x6bd0>
    6fcc:	16000034 			; <UNDEFINED> instruction: 0x16000034
    6fd0:	00002d35 	andeq	r2, r0, r5, lsr sp
    6fd4:	4c07bd01 	stcmi	13, cr11, [r7], {1}
    6fd8:	9b000000 	blls	6fe0 <__Stack_Size+0x6be0>
    6fdc:	00000034 	andeq	r0, r0, r4, lsr r0
    6fe0:	0029d820 	eoreq	sp, r9, r0, lsr #16
    6fe4:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    6fe8:	00000000 	andeq	r0, r0, r0
    6fec:	00000010 	andeq	r0, r0, r0, lsl r0
    6ff0:	13859c01 	orrne	r9, r5, #256	; 0x100
    6ff4:	e3140000 	tst	r4, #0
    6ff8:	01000028 	tsteq	r0, r8, lsr #32
    6ffc:	04ac07db 	strteq	r0, [ip], #2011	; 0x7db
    7000:	50010000 	andpl	r0, r1, r0
    7004:	002aea15 	eoreq	lr, sl, r5, lsl sl
    7008:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    700c:	0000004c 	andeq	r0, r0, ip, asr #32
    7010:	000034d0 	ldrdeq	r3, [r0], -r0
    7014:	002d3516 	eoreq	r3, sp, r6, lsl r5
    7018:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    701c:	0000004c 	andeq	r0, r0, ip, asr #32
    7020:	000034f1 	strdeq	r3, [r0], -r1
    7024:	26c22000 	strbcs	r2, [r2], r0
    7028:	fb010000 	blx	47032 <__Stack_Size+0x46c32>
    702c:	00000007 	andeq	r0, r0, r7
    7030:	00001000 	andeq	r1, r0, r0
    7034:	ca9c0100 	bgt	fe70743c <SCS_BASE+0x1e6f943c>
    7038:	14000013 	strne	r0, [r0], #-19
    703c:	000028e3 	andeq	r2, r0, r3, ror #17
    7040:	ac07fb01 	stcge	11, cr15, [r7], {1}
    7044:	01000004 	tsteq	r0, r4
    7048:	27651550 			; <UNDEFINED> instruction: 0x27651550
    704c:	fb010000 	blx	47056 <__Stack_Size+0x46c56>
    7050:	00004c07 	andeq	r4, r0, r7, lsl #24
    7054:	00351b00 	eorseq	r1, r5, r0, lsl #22
    7058:	2a251600 	bcs	94c860 <__Stack_Size+0x94c460>
    705c:	fd010000 	stc2	0, cr0, [r1, #-0]
    7060:	00004c07 	andeq	r4, r0, r7, lsl #24
    7064:	00353c00 	eorseq	r3, r5, r0, lsl #24
    7068:	fb200000 	blx	807072 <__Stack_Size+0x806c72>
    706c:	0100002c 	tsteq	r0, ip, lsr #32
    7070:	00000818 	andeq	r0, r0, r8, lsl r8
    7074:	00100000 	andseq	r0, r0, r0
    7078:	9c010000 	stcls	0, cr0, [r1], {-0}
    707c:	0000140f 	andeq	r1, r0, pc, lsl #8
    7080:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7084:	08180100 	ldmdaeq	r8, {r8}
    7088:	000004ac 	andeq	r0, r0, ip, lsr #9
    708c:	ad155001 	ldcge	0, cr5, [r5, #-4]
    7090:	0100002b 	tsteq	r0, fp, lsr #32
    7094:	004c0818 	subeq	r0, ip, r8, lsl r8
    7098:	35710000 	ldrbcc	r0, [r1, #-0]!
    709c:	25160000 	ldrcs	r0, [r6, #-0]
    70a0:	0100002a 	tsteq	r0, sl, lsr #32
    70a4:	004c081a 	subeq	r0, ip, sl, lsl r8
    70a8:	35920000 	ldrcc	r0, [r2]
    70ac:	20000000 	andcs	r0, r0, r0
    70b0:	00003072 	andeq	r3, r0, r2, ror r0
    70b4:	00083601 	andeq	r3, r8, r1, lsl #12
    70b8:	14000000 	strne	r0, [r0], #-0
    70bc:	01000000 	mrseq	r0, (UNDEF: 0)
    70c0:	0014549c 	mulseq	r4, ip, r4
    70c4:	28e31400 	stmiacs	r3!, {sl, ip}^
    70c8:	36010000 	strcc	r0, [r1], -r0
    70cc:	0004ac08 	andeq	sl, r4, r8, lsl #24
    70d0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    70d4:	00002765 	andeq	r2, r0, r5, ror #14
    70d8:	4c083601 	stcmi	6, cr3, [r8], {1}
    70dc:	c7000000 	strgt	r0, [r0, -r0]
    70e0:	16000035 			; <UNDEFINED> instruction: 0x16000035
    70e4:	00002a25 	andeq	r2, r0, r5, lsr #20
    70e8:	4c083801 	stcmi	8, cr3, [r8], {1}
    70ec:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    70f0:	00000035 	andeq	r0, r0, r5, lsr r0
    70f4:	002f6120 	eoreq	r6, pc, r0, lsr #2
    70f8:	08530100 	ldmdaeq	r3, {r8}^
    70fc:	00000000 	andeq	r0, r0, r0
    7100:	00000014 	andeq	r0, r0, r4, lsl r0
    7104:	14999c01 	ldrne	r9, [r9], #3073	; 0xc01
    7108:	e3140000 	tst	r4, #0
    710c:	01000028 	tsteq	r0, r8, lsr #32
    7110:	04ac0853 	strteq	r0, [ip], #2131	; 0x853
    7114:	50010000 	andpl	r0, r1, r0
    7118:	002bad15 	eoreq	sl, fp, r5, lsl sp
    711c:	08530100 	ldmdaeq	r3, {r8}^
    7120:	0000004c 	andeq	r0, r0, ip, asr #32
    7124:	0000361d 	andeq	r3, r0, sp, lsl r6
    7128:	002a2516 	eoreq	r2, sl, r6, lsl r5
    712c:	08550100 	ldmdaeq	r5, {r8}^
    7130:	0000004c 	andeq	r0, r0, ip, asr #32
    7134:	0000363e 	andeq	r3, r0, lr, lsr r6
    7138:	2fb12000 	svccs	0x00b12000
    713c:	71010000 	mrsvc	r0, (UNDEF: 1)
    7140:	00000008 	andeq	r0, r0, r8
    7144:	00001400 	andeq	r1, r0, r0, lsl #8
    7148:	de9c0100 	fmllee	f0, f4, f0
    714c:	14000014 	strne	r0, [r0], #-20
    7150:	000028e3 	andeq	r2, r0, r3, ror #17
    7154:	ac087101 	stfges	f7, [r8], {1}
    7158:	01000004 	tsteq	r0, r4
    715c:	27651550 			; <UNDEFINED> instruction: 0x27651550
    7160:	71010000 	mrsvc	r0, (UNDEF: 1)
    7164:	00004c08 	andeq	r4, r0, r8, lsl #24
    7168:	00367300 	eorseq	r7, r6, r0, lsl #6
    716c:	2a251600 	bcs	94c974 <__Stack_Size+0x94c574>
    7170:	73010000 	movwvc	r0, #4096	; 0x1000
    7174:	00004c08 	andeq	r4, r0, r8, lsl #24
    7178:	00369400 	eorseq	r9, r6, r0, lsl #8
    717c:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    7180:	01000027 	tsteq	r0, r7, lsr #32
    7184:	0000088e 	andeq	r0, r0, lr, lsl #17
    7188:	00140000 	andseq	r0, r4, r0
    718c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7190:	00001523 	andeq	r1, r0, r3, lsr #10
    7194:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7198:	088e0100 	stmeq	lr, {r8}
    719c:	000004ac 	andeq	r0, r0, ip, lsr #9
    71a0:	ad155001 	ldcge	0, cr5, [r5, #-4]
    71a4:	0100002b 	tsteq	r0, fp, lsr #32
    71a8:	004c088e 	subeq	r0, ip, lr, lsl #17
    71ac:	36c90000 	strbcc	r0, [r9], r0
    71b0:	25160000 	ldrcs	r0, [r6, #-0]
    71b4:	0100002a 	tsteq	r0, sl, lsr #32
    71b8:	004c0890 	umaaleq	r0, ip, r0, r8
    71bc:	36ea0000 	strbtcc	r0, [sl], r0
    71c0:	20000000 	andcs	r0, r0, r0
    71c4:	00002f78 	andeq	r2, r0, r8, ror pc
    71c8:	0008ac01 	andeq	sl, r8, r1, lsl #24
    71cc:	14000000 	strne	r0, [r0], #-0
    71d0:	01000000 	mrseq	r0, (UNDEF: 0)
    71d4:	0015689c 	mulseq	r5, ip, r8
    71d8:	28e31400 	stmiacs	r3!, {sl, ip}^
    71dc:	ac010000 	stcge	0, cr0, [r1], {-0}
    71e0:	0004ac08 	andeq	sl, r4, r8, lsl #24
    71e4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    71e8:	00002765 	andeq	r2, r0, r5, ror #14
    71ec:	4c08ac01 	stcmi	12, cr10, [r8], {1}
    71f0:	1f000000 	svcne	0x00000000
    71f4:	16000037 			; <UNDEFINED> instruction: 0x16000037
    71f8:	00002a25 	andeq	r2, r0, r5, lsr #20
    71fc:	4c08ae01 	stcmi	14, cr10, [r8], {1}
    7200:	40000000 	andmi	r0, r0, r0
    7204:	00000037 	andeq	r0, r0, r7, lsr r0
    7208:	002b0820 	eoreq	r0, fp, r0, lsr #16
    720c:	08ce0100 	stmiaeq	lr, {r8}^
    7210:	00000000 	andeq	r0, r0, r0
    7214:	0000001c 	andeq	r0, r0, ip, lsl r0
    7218:	15ab9c01 	strne	r9, [fp, #3073]!	; 0xc01
    721c:	e3140000 	tst	r4, #0
    7220:	01000028 	tsteq	r0, r8, lsr #32
    7224:	04ac08ce 	strteq	r0, [ip], #2254	; 0x8ce
    7228:	50010000 	andpl	r0, r1, r0
    722c:	002d3e14 	eoreq	r3, sp, r4, lsl lr
    7230:	08ce0100 	stmiaeq	lr, {r8}^
    7234:	0000004c 	andeq	r0, r0, ip, asr #32
    7238:	ad155101 	ldfges	f5, [r5, #-4]
    723c:	0100002d 	tsteq	r0, sp, lsr #32
    7240:	004c08ce 	subeq	r0, ip, lr, asr #17
    7244:	37750000 	ldrbcc	r0, [r5, -r0]!
    7248:	20000000 	andcs	r0, r0, r0
    724c:	000027f6 	strdeq	r2, [r0], -r6
    7250:	0008ea01 	andeq	lr, r8, r1, lsl #20
    7254:	1c000000 	stcne	0, cr0, [r0], {-0}
    7258:	01000000 	mrseq	r0, (UNDEF: 0)
    725c:	0015ee9c 	mulseq	r5, ip, lr
    7260:	28e31400 	stmiacs	r3!, {sl, ip}^
    7264:	ea010000 	b	4726c <__Stack_Size+0x46e6c>
    7268:	0004ac08 	andeq	sl, r4, r8, lsl #24
    726c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7270:	00002d3e 	andeq	r2, r0, lr, lsr sp
    7274:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    7278:	01000000 	mrseq	r0, (UNDEF: 0)
    727c:	2b9a1551 	blcs	fe68c7c8 <SCS_BASE+0x1e67e7c8>
    7280:	ea010000 	b	47288 <__Stack_Size+0x46e88>
    7284:	00004c08 	andeq	r4, r0, r8, lsl #24
    7288:	00379600 	eorseq	r9, r7, r0, lsl #12
    728c:	95200000 	strls	r0, [r0, #-0]!
    7290:	0100002a 	tsteq	r0, sl, lsr #32
    7294:	00000912 	andeq	r0, r0, r2, lsl r9
    7298:	00440000 	subeq	r0, r4, r0
    729c:	9c010000 	stcls	0, cr0, [r1], {-0}
    72a0:	00001635 	andeq	r1, r0, r5, lsr r6
    72a4:	0028e315 	eoreq	lr, r8, r5, lsl r3
    72a8:	09120100 	ldmdbeq	r2, {r8}
    72ac:	000004ac 	andeq	r0, r0, ip, lsr #9
    72b0:	000037b7 			; <UNDEFINED> instruction: 0x000037b7
    72b4:	002d3e15 	eoreq	r3, sp, r5, lsl lr
    72b8:	09120100 	ldmdbeq	r2, {r8}
    72bc:	0000004c 	andeq	r0, r0, ip, asr #32
    72c0:	000037d7 	ldrdeq	r3, [r0], -r7
    72c4:	002e1115 	eoreq	r1, lr, r5, lsl r1
    72c8:	09120100 	ldmdbeq	r2, {r8}
    72cc:	0000004c 	andeq	r0, r0, ip, asr #32
    72d0:	00003811 	andeq	r3, r0, r1, lsl r8
    72d4:	2bd62000 	blcs	ff58f2dc <SCS_BASE+0x1f5812dc>
    72d8:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    72dc:	00000009 	andeq	r0, r0, r9
    72e0:	00001800 	andeq	r1, r0, r0, lsl #16
    72e4:	689c0100 	ldmvs	ip, {r8}
    72e8:	14000016 	strne	r0, [r0], #-22
    72ec:	000028e3 	andeq	r2, r0, r3, ror #17
    72f0:	ac093801 	stcge	8, cr3, [r9], {1}
    72f4:	01000004 	tsteq	r0, r4
    72f8:	19791450 	ldmdbne	r9!, {r4, r6, sl, ip}^
    72fc:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    7300:	0000cf09 	andeq	ip, r0, r9, lsl #30
    7304:	00510100 	subseq	r0, r1, r0, lsl #2
    7308:	00284520 	eoreq	r4, r8, r0, lsr #10
    730c:	09550100 	ldmdbeq	r5, {r8}^
    7310:	00000000 	andeq	r0, r0, r0
    7314:	00000018 	andeq	r0, r0, r8, lsl r0
    7318:	169b9c01 	ldrne	r9, [fp], r1, lsl #24
    731c:	e3140000 	tst	r4, #0
    7320:	01000028 	tsteq	r0, r8, lsr #32
    7324:	04ac0955 	strteq	r0, [ip], #2389	; 0x955
    7328:	50010000 	andpl	r0, r1, r0
    732c:	002bee14 	eoreq	lr, fp, r4, lsl lr
    7330:	09550100 	ldmdbeq	r5, {r8}^
    7334:	0000004c 	andeq	r0, r0, ip, asr #32
    7338:	20005101 	andcs	r5, r0, r1, lsl #2
    733c:	00002b44 	andeq	r2, r0, r4, asr #22
    7340:	00097001 	andeq	r7, r9, r1
    7344:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    7348:	01000000 	mrseq	r0, (UNDEF: 0)
    734c:	0016ce9c 	mulseq	r6, ip, lr
    7350:	28e31400 	stmiacs	r3!, {sl, ip}^
    7354:	70010000 	andvc	r0, r1, r0
    7358:	0004ac09 	andeq	sl, r4, r9, lsl #24
    735c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7360:	00001979 	andeq	r1, r0, r9, ror r9
    7364:	cf097001 	svcgt	0x00097001
    7368:	01000000 	mrseq	r0, (UNDEF: 0)
    736c:	fa200051 	blx	8074b8 <__Stack_Size+0x8070b8>
    7370:	0100002d 	tsteq	r0, sp, lsr #32
    7374:	0000098d 	andeq	r0, r0, sp, lsl #19
    7378:	00160000 	andseq	r0, r6, r0
    737c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7380:	00001703 	andeq	r1, r0, r3, lsl #14
    7384:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7388:	098d0100 	stmibeq	sp, {r8}
    738c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7390:	6d155001 	ldcvs	0, cr5, [r5, #-4]
    7394:	01000028 	tsteq	r0, r8, lsr #32
    7398:	004c098d 	subeq	r0, ip, sp, lsl #19
    739c:	38320000 	ldmdacc	r2!, {}	; <UNPREDICTABLE>
    73a0:	20000000 	andcs	r0, r0, r0
    73a4:	00002a66 	andeq	r2, r0, r6, ror #20
    73a8:	0009ae01 	andeq	sl, r9, r1, lsl #28
    73ac:	16000000 	strne	r0, [r0], -r0
    73b0:	01000000 	mrseq	r0, (UNDEF: 0)
    73b4:	0017389c 	mulseq	r7, ip, r8
    73b8:	28e31400 	stmiacs	r3!, {sl, ip}^
    73bc:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    73c0:	0004ac09 	andeq	sl, r4, r9, lsl #24
    73c4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    73c8:	00002e1c 	andeq	r2, r0, ip, lsl lr
    73cc:	4c09ae01 	stcmi	14, cr10, [r9], {1}
    73d0:	53000000 	movwpl	r0, #0
    73d4:	00000038 	andeq	r0, r0, r8, lsr r0
    73d8:	002cb620 	eoreq	fp, ip, r0, lsr #12
    73dc:	09ca0100 	stmibeq	sl, {r8}^
    73e0:	00000000 	andeq	r0, r0, r0
    73e4:	00000016 	andeq	r0, r0, r6, lsl r0
    73e8:	176d9c01 	strbne	r9, [sp, -r1, lsl #24]!
    73ec:	e3140000 	tst	r4, #0
    73f0:	01000028 	tsteq	r0, r8, lsr #32
    73f4:	04ac09ca 	strteq	r0, [ip], #2506	; 0x9ca
    73f8:	50010000 	andpl	r0, r1, r0
    73fc:	00291d15 	eoreq	r1, r9, r5, lsl sp
    7400:	09ca0100 	stmibeq	sl, {r8}^
    7404:	0000004c 	andeq	r0, r0, ip, asr #32
    7408:	00003874 	andeq	r3, r0, r4, ror r8
    740c:	30412000 	subcc	r2, r1, r0
    7410:	e4010000 	str	r0, [r1], #-0
    7414:	00000009 	andeq	r0, r0, r9
    7418:	00001600 	andeq	r1, r0, r0, lsl #12
    741c:	a29c0100 	addsge	r0, ip, #0, 2
    7420:	14000017 	strne	r0, [r0], #-23
    7424:	000028e3 	andeq	r2, r0, r3, ror #17
    7428:	ac09e401 	cfstrsge	mvf14, [r9], {1}
    742c:	01000004 	tsteq	r0, r4
    7430:	2ebd1550 	mrccs	5, 5, r1, cr13, cr0, {2}
    7434:	e4010000 	str	r0, [r1], #-0
    7438:	00004c09 	andeq	r4, r0, r9, lsl #24
    743c:	00389500 	eorseq	r9, r8, r0, lsl #10
    7440:	bb200000 	bllt	807448 <__Stack_Size+0x807048>
    7444:	0100002a 	tsteq	r0, sl, lsr #32
    7448:	000009f9 	strdeq	r0, [r0], -r9
    744c:	00040000 	andeq	r0, r4, r0
    7450:	9c010000 	stcls	0, cr0, [r1], {-0}
    7454:	000017d5 	ldrdeq	r1, [r0], -r5
    7458:	0028e314 	eoreq	lr, r8, r4, lsl r3
    745c:	09f90100 	ldmibeq	r9!, {r8}^
    7460:	000004ac 	andeq	r0, r0, ip, lsr #9
    7464:	fd145001 	ldc2	0, cr5, [r4, #-4]
    7468:	01000030 	tsteq	r0, r0, lsr r0
    746c:	004c09f9 	strdeq	r0, [ip], #-153	; 0xffffff67
    7470:	51010000 	mrspl	r0, (UNDEF: 1)
    7474:	2ee52000 	cdpcs	0, 14, cr2, cr5, cr0, {0}
    7478:	0a010000 	beq	47480 <__Stack_Size+0x47080>
    747c:	0000000a 	andeq	r0, r0, sl
    7480:	00000400 	andeq	r0, r0, r0, lsl #8
    7484:	089c0100 	ldmeq	ip, {r8}
    7488:	14000018 	strne	r0, [r0], #-24
    748c:	000028e3 	andeq	r2, r0, r3, ror #17
    7490:	ac0a0a01 	stcge	10, cr0, [sl], {1}
    7494:	01000004 	tsteq	r0, r4
    7498:	2eec1450 	mcrcs	4, 7, r1, cr12, cr0, {2}
    749c:	0a010000 	beq	474a4 <__Stack_Size+0x470a4>
    74a0:	00004c0a 	andeq	r4, r0, sl, lsl #24
    74a4:	00510100 	subseq	r0, r1, r0, lsl #2
    74a8:	0026fe20 	eoreq	pc, r6, r0, lsr #28
    74ac:	0a1c0100 	beq	7078b4 <__Stack_Size+0x7074b4>
    74b0:	00000000 	andeq	r0, r0, r0
    74b4:	00000004 	andeq	r0, r0, r4
    74b8:	183b9c01 	ldmdane	fp!, {r0, sl, fp, ip, pc}
    74bc:	e3140000 	tst	r4, #0
    74c0:	01000028 	tsteq	r0, r8, lsr #32
    74c4:	04ac0a1c 	strteq	r0, [ip], #2588	; 0xa1c
    74c8:	50010000 	andpl	r0, r1, r0
    74cc:	00270514 	eoreq	r0, r7, r4, lsl r5
    74d0:	0a1c0100 	beq	7078d8 <__Stack_Size+0x7074d8>
    74d4:	0000004c 	andeq	r0, r0, ip, asr #32
    74d8:	20005101 	andcs	r5, r0, r1, lsl #2
    74dc:	0000270e 	andeq	r2, r0, lr, lsl #14
    74e0:	000a2e01 	andeq	r2, sl, r1, lsl #28
    74e4:	04000000 	streq	r0, [r0], #-0
    74e8:	01000000 	mrseq	r0, (UNDEF: 0)
    74ec:	00186e9c 	mulseq	r8, ip, lr
    74f0:	28e31400 	stmiacs	r3!, {sl, ip}^
    74f4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    74f8:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    74fc:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7500:	00002715 	andeq	r2, r0, r5, lsl r7
    7504:	4c0a2e01 	stcmi	14, cr2, [sl], {1}
    7508:	01000000 	mrseq	r0, (UNDEF: 0)
    750c:	31200051 	qsubcc	r0, r1, r0
    7510:	0100002c 	tsteq	r0, ip, lsr #32
    7514:	00000a40 	andeq	r0, r0, r0, asr #20
    7518:	00040000 	andeq	r0, r4, r0
    751c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7520:	000018a1 	andeq	r1, r0, r1, lsr #17
    7524:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7528:	0a400100 	beq	1007930 <__Stack_Size+0x1007530>
    752c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7530:	38145001 	ldmdacc	r4, {r0, ip, lr}
    7534:	0100002c 	tsteq	r0, ip, lsr #32
    7538:	004c0a40 	subeq	r0, ip, r0, asr #20
    753c:	51010000 	mrspl	r0, (UNDEF: 1)
    7540:	271e2000 	ldrcs	r2, [lr, -r0]
    7544:	52010000 	andpl	r0, r1, #0
    7548:	0000000a 	andeq	r0, r0, sl
    754c:	00000600 	andeq	r0, r0, r0, lsl #12
    7550:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    7554:	14000018 	strne	r0, [r0], #-24
    7558:	000028e3 	andeq	r2, r0, r3, ror #17
    755c:	ac0a5201 	sfmge	f5, 4, [sl], {1}
    7560:	01000004 	tsteq	r0, r4
    7564:	27251450 			; <UNDEFINED> instruction: 0x27251450
    7568:	52010000 	andpl	r0, r1, #0
    756c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7570:	00510100 	subseq	r0, r1, r0, lsl #2
    7574:	002d9920 	eoreq	r9, sp, r0, lsr #18
    7578:	0a6a0100 	beq	1a87980 <__Stack_Size+0x1a87580>
    757c:	00000000 	andeq	r0, r0, r0
    7580:	00000016 	andeq	r0, r0, r6, lsl r0
    7584:	19099c01 	stmdbne	r9, {r0, sl, fp, ip, pc}
    7588:	e3140000 	tst	r4, #0
    758c:	01000028 	tsteq	r0, r8, lsr #32
    7590:	04ac0a6a 	strteq	r0, [ip], #2666	; 0xa6a
    7594:	50010000 	andpl	r0, r1, r0
    7598:	002d1215 	eoreq	r1, sp, r5, lsl r2
    759c:	0a6a0100 	beq	1a879a4 <__Stack_Size+0x1a875a4>
    75a0:	0000004c 	andeq	r0, r0, ip, asr #32
    75a4:	000038b6 			; <UNDEFINED> instruction: 0x000038b6
    75a8:	2b6b2000 	blcs	1acf5b0 <__Stack_Size+0x1acf1b0>
    75ac:	86010000 	strhi	r0, [r1], -r0
    75b0:	0000000a 	andeq	r0, r0, sl
    75b4:	00001a00 	andeq	r1, r0, r0, lsl #20
    75b8:	3e9c0100 	fmlcce	f0, f4, f0
    75bc:	14000019 	strne	r0, [r0], #-25
    75c0:	000028e3 	andeq	r2, r0, r3, ror #17
    75c4:	ac0a8601 	stcge	6, cr8, [sl], {1}
    75c8:	01000004 	tsteq	r0, r4
    75cc:	2d121550 	cfldr32cs	mvfx1, [r2, #-320]	; 0xfffffec0
    75d0:	86010000 	strhi	r0, [r1], -r0
    75d4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    75d8:	0038d700 	eorseq	sp, r8, r0, lsl #14
    75dc:	da200000 	ble	8075e4 <__Stack_Size+0x8071e4>
    75e0:	0100002f 	tsteq	r0, pc, lsr #32
    75e4:	0000028a 	andeq	r0, r0, sl, lsl #5
    75e8:	006e0000 	rsbeq	r0, lr, r0
    75ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    75f0:	00001a40 	andeq	r1, r0, r0, asr #20
    75f4:	0028e315 	eoreq	lr, r8, r5, lsl r3
    75f8:	028a0100 	addeq	r0, sl, #0, 2
    75fc:	000004ac 	andeq	r0, r0, ip, lsr #9
    7600:	000038f8 	strdeq	r3, [r0], -r8
    7604:	002bff15 	eoreq	pc, fp, r5, lsl pc	; <UNPREDICTABLE>
    7608:	028a0100 	addeq	r0, sl, #0, 2
    760c:	00000926 	andeq	r0, r0, r6, lsr #18
    7610:	0000395e 	andeq	r3, r0, lr, asr r9
    7614:	002e5b16 	eoreq	r5, lr, r6, lsl fp
    7618:	028c0100 	addeq	r0, ip, #0, 2
    761c:	0000004c 	andeq	r0, r0, ip, asr #32
    7620:	000039a3 	andeq	r3, r0, r3, lsr #19
    7624:	002d6d16 	eoreq	r6, sp, r6, lsl sp
    7628:	028d0100 	addeq	r0, sp, #0, 2
    762c:	0000004c 	andeq	r0, r0, ip, asr #32
    7630:	000039cd 	andeq	r3, r0, sp, asr #19
    7634:	0000001a 	andeq	r0, r0, sl, lsl r0
    7638:	0004b200 	andeq	fp, r4, r0, lsl #4
    763c:	0019a800 	andseq	sl, r9, r0, lsl #16
    7640:	50011b00 	andpl	r1, r1, r0, lsl #22
    7644:	00007502 	andeq	r7, r0, r2, lsl #10
    7648:	0000001a 	andeq	r0, r0, sl, lsl r0
    764c:	0018d400 	andseq	sp, r8, r0, lsl #8
    7650:	0019bc00 	andseq	fp, r9, r0, lsl #24
    7654:	50011b00 	andpl	r1, r1, r0, lsl #22
    7658:	00007502 	andeq	r7, r0, r2, lsl #10
    765c:	0000001a 	andeq	r0, r0, sl, lsl r0
    7660:	00052700 	andeq	r2, r5, r0, lsl #14
    7664:	0019dc00 	andseq	sp, r9, r0, lsl #24
    7668:	52011b00 	andpl	r1, r1, #0, 22
    766c:	1b007602 	blne	24e7c <__Stack_Size+0x24a7c>
    7670:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    7674:	50011b00 	andpl	r1, r1, r0, lsl #22
    7678:	00007502 	andeq	r7, r0, r2, lsl #10
    767c:	0000001c 	andeq	r0, r0, ip, lsl r0
    7680:	00190900 	andseq	r0, r9, r0, lsl #18
    7684:	0019f100 	andseq	pc, r9, r0, lsl #2
    7688:	50011b00 	andpl	r1, r1, r0, lsl #22
    768c:	5001f303 	andpl	pc, r1, r3, lsl #6
    7690:	00002700 	andeq	r2, r0, r0, lsl #14
    7694:	05270000 	streq	r0, [r7, #-0]!
    7698:	001a0000 	andseq	r0, sl, r0
    769c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    76a0:	0e000019 	mcreq	0, 0, r0, cr0, cr9, {0}
    76a4:	1b00001a 	blne	7714 <__Stack_Size+0x7314>
    76a8:	75025001 	strvc	r5, [r2, #-1]
    76ac:	001a0000 	andseq	r0, sl, r0
    76b0:	b2000000 	andlt	r0, r0, #0
    76b4:	2e000004 	cdpcs	0, 0, cr0, cr0, cr4, {0}
    76b8:	1b00001a 	blne	7728 <__Stack_Size+0x7328>
    76bc:	76025201 	strvc	r5, [r2], -r1, lsl #4
    76c0:	51011b00 	tstpl	r1, r0, lsl #22
    76c4:	1b007702 	blne	252d4 <__Stack_Size+0x24ed4>
    76c8:	75025001 	strvc	r5, [r2, #-1]
    76cc:	001d0000 	andseq	r0, sp, r0
    76d0:	d4000000 	strle	r0, [r0], #-0
    76d4:	1b000018 	blne	773c <__Stack_Size+0x733c>
    76d8:	f3035001 	vhadd.u8	d5, d3, d1
    76dc:	00005001 	andeq	r5, r0, r1
    76e0:	002db520 	eoreq	fp, sp, r0, lsr #10
    76e4:	0aa20100 	beq	fe887aec <SCS_BASE+0x1e879aec>
    76e8:	00000000 	andeq	r0, r0, r0
    76ec:	00000016 	andeq	r0, r0, r6, lsl r0
    76f0:	1a759c01 	bne	1d6e6fc <__Stack_Size+0x1d6e2fc>
    76f4:	e3140000 	tst	r4, #0
    76f8:	01000028 	tsteq	r0, r8, lsr #32
    76fc:	04ac0aa2 	strteq	r0, [ip], #2722	; 0xaa2
    7700:	50010000 	andpl	r0, r1, r0
    7704:	002d1215 	eoreq	r1, sp, r5, lsl r2
    7708:	0aa20100 	beq	fe887b10 <SCS_BASE+0x1e879b10>
    770c:	0000004c 	andeq	r0, r0, ip, asr #32
    7710:	000039f7 	strdeq	r3, [r0], -r7
    7714:	29092000 	stmdbcs	r9, {sp}
    7718:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    771c:	0000000a 	andeq	r0, r0, sl
    7720:	00001a00 	andeq	r1, r0, r0, lsl #20
    7724:	aa9c0100 	bge	fe707b2c <SCS_BASE+0x1e6f9b2c>
    7728:	1400001a 	strne	r0, [r0], #-26
    772c:	000028e3 	andeq	r2, r0, r3, ror #17
    7730:	ac0abe01 	stcge	14, cr11, [sl], {1}
    7734:	01000004 	tsteq	r0, r4
    7738:	2d121550 	cfldr32cs	mvfx1, [r2, #-320]	; 0xfffffec0
    773c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    7740:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7744:	003a1800 	eorseq	r1, sl, r0, lsl #16
    7748:	102a0000 	eorne	r0, sl, r0
    774c:	0100002c 	tsteq	r0, ip, lsr #32
    7750:	0c010c4b 	stceq	12, cr0, [r1], {75}	; 0x4b
    7754:	1000001b 	andne	r0, r0, fp, lsl r0
    7758:	000028e3 	andeq	r2, r0, r3, ror #17
    775c:	ac0c4b01 	stcge	11, cr4, [ip], {1}
    7760:	10000004 	andne	r0, r0, r4
    7764:	00002e39 	andeq	r2, r0, r9, lsr lr
    7768:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    776c:	10000000 	andne	r0, r0, r0
    7770:	00002dc9 	andeq	r2, r0, r9, asr #27
    7774:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    7778:	10000000 	andne	r0, r0, r0
    777c:	00003026 	andeq	r3, r0, r6, lsr #32
    7780:	4c0c4c01 	stcmi	12, cr4, [ip], {1}
    7784:	11000000 	mrsne	r0, (UNDEF: 0)
    7788:	00002d35 	andeq	r2, r0, r5, lsr sp
    778c:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    7790:	11000000 	mrsne	r0, (UNDEF: 0)
    7794:	00002a25 	andeq	r2, r0, r5, lsr #20
    7798:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    779c:	2b000000 	blcs	77a4 <__Stack_Size+0x73a4>
    77a0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    77a4:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    77a8:	00000000 	andeq	r0, r0, r0
    77ac:	002f3e2a 	eoreq	r3, pc, sl, lsr #28
    77b0:	0c7a0100 	ldfeqe	f0, [sl], #-0
    77b4:	001b6e01 	andseq	r6, fp, r1, lsl #28
    77b8:	28e31000 	stmiacs	r3!, {ip}^
    77bc:	7a010000 	bvc	477c4 <__Stack_Size+0x473c4>
    77c0:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    77c4:	2e391000 	cdpcs	0, 3, cr1, cr9, cr0, {0}
    77c8:	7a010000 	bvc	477d0 <__Stack_Size+0x473d0>
    77cc:	00004c0c 	andeq	r4, r0, ip, lsl #24
    77d0:	2dc91000 	stclcs	0, cr1, [r9]
    77d4:	7a010000 	bvc	477dc <__Stack_Size+0x473dc>
    77d8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    77dc:	30261000 	eorcc	r1, r6, r0
    77e0:	7b010000 	blvc	477e8 <__Stack_Size+0x473e8>
    77e4:	00004c0c 	andeq	r4, r0, ip, lsl #24
    77e8:	2d351100 	ldfcss	f1, [r5, #-0]
    77ec:	7d010000 	stcvc	0, cr0, [r1, #-0]
    77f0:	00004c0c 	andeq	r4, r0, ip, lsl #24
    77f4:	2a251100 	bcs	94bbfc <__Stack_Size+0x94b7fc>
    77f8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    77fc:	00004c0c 	andeq	r4, r0, ip, lsl #24
    7800:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    7804:	7d010070 	stcvc	0, cr0, [r1, #-448]	; 0xfffffe40
    7808:	00004c0c 	andeq	r4, r0, ip, lsl #24
    780c:	1b200000 	blne	807814 <__Stack_Size+0x807414>
    7810:	01000030 	tsteq	r0, r0, lsr r0
    7814:	00000249 	andeq	r0, r0, r9, asr #4
    7818:	00b40000 	adcseq	r0, r4, r0
    781c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7820:	00001cca 	andeq	r1, r0, sl, asr #25
    7824:	0028e315 	eoreq	lr, r8, r5, lsl r3
    7828:	02490100 	subeq	r0, r9, #0, 2
    782c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7830:	00003a39 	andeq	r3, r0, r9, lsr sl
    7834:	002bff15 	eoreq	pc, fp, r5, lsl pc	; <UNPREDICTABLE>
    7838:	02490100 	subeq	r0, r9, #0, 2
    783c:	00000926 	andeq	r0, r0, r6, lsr #18
    7840:	00003ad1 	ldrdeq	r3, [r0], -r1
    7844:	001aaa2c 	andseq	sl, sl, ip, lsr #20
    7848:	00000000 	andeq	r0, r0, r0
    784c:	0007a800 	andeq	sl, r7, r0, lsl #16
    7850:	026a0100 	rsbeq	r0, sl, #0, 2
    7854:	00001bfe 	strdeq	r1, [r0], -lr
    7858:	001adb22 	andseq	sp, sl, r2, lsr #22
    785c:	003b4800 	eorseq	r4, fp, r0, lsl #16
    7860:	1acf2200 	bne	ff3d0068 <SCS_BASE+0x1f3c2068>
    7864:	3b6a0000 	blcc	1a8786c <__Stack_Size+0x1a8746c>
    7868:	c3220000 	teqgt	r2, #0
    786c:	8c00001a 	stchi	0, cr0, [r0], {26}
    7870:	2200003b 	andcs	r0, r0, #59	; 0x3b
    7874:	00001ab7 			; <UNDEFINED> instruction: 0x00001ab7
    7878:	00003bae 	andeq	r3, r0, lr, lsr #23
    787c:	0007a82d 	andeq	sl, r7, sp, lsr #16
    7880:	1ae72500 	bne	ff9d0c88 <SCS_BASE+0x1f9c2c88>
    7884:	3bcf0000 	blcc	ff3c788c <SCS_BASE+0x1f3b988c>
    7888:	f3250000 	vhadd.u32	d0, d5, d0
    788c:	f900001a 			; <UNDEFINED> instruction: 0xf900001a
    7890:	2500003b 	strcs	r0, [r0, #-59]	; 0x3b
    7894:	00001aff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    7898:	00003c57 	andeq	r3, r0, r7, asr ip
    789c:	0c260000 	stceq	0, cr0, [r6], #-0
    78a0:	0000001b 	andeq	r0, r0, fp, lsl r0
    78a4:	34000000 	strcc	r0, [r0], #-0
    78a8:	01000000 	mrseq	r0, (UNDEF: 0)
    78ac:	1c5c0274 	lfmne	f0, 2, [ip], {116}	; 0x74
    78b0:	3d220000 	stccc	0, cr0, [r2, #-0]
    78b4:	8e00001b 	mcrhi	0, 0, r0, cr0, cr11, {0}
    78b8:	2200003c 	andcs	r0, r0, #60	; 0x3c
    78bc:	00001b31 	andeq	r1, r0, r1, lsr fp
    78c0:	00003cb0 			; <UNDEFINED> instruction: 0x00003cb0
    78c4:	001b2522 	andseq	r2, fp, r2, lsr #10
    78c8:	003cd200 	eorseq	sp, ip, r0, lsl #4
    78cc:	1b192200 	blne	6500d4 <__Stack_Size+0x64fcd4>
    78d0:	3cf40000 	ldclcc	0, cr0, [r4]
    78d4:	00240000 	eoreq	r0, r4, r0
    78d8:	34000000 	strcc	r0, [r0], #-0
    78dc:	25000000 	strcs	r0, [r0, #-0]
    78e0:	00001b49 	andeq	r1, r0, r9, asr #22
    78e4:	00003d15 	andeq	r3, r0, r5, lsl sp
    78e8:	001b5525 	andseq	r5, fp, r5, lsr #10
    78ec:	003d3f00 	eorseq	r3, sp, r0, lsl #30
    78f0:	1b612500 	blne	1850cf8 <__Stack_Size+0x18508f8>
    78f4:	3d9d0000 	ldccc	0, cr0, [sp]
    78f8:	00000000 	andeq	r0, r0, r0
    78fc:	0000001a 	andeq	r0, r0, sl, lsl r0
    7900:	0004b200 	andeq	fp, r4, r0, lsl #4
    7904:	001c7000 	andseq	r7, ip, r0
    7908:	50011b00 	andpl	r1, r1, r0, lsl #22
    790c:	00007402 	andeq	r7, r0, r2, lsl #8
    7910:	0000001c 	andeq	r0, r0, ip, lsl r0
    7914:	0018d400 	andseq	sp, r8, r0, lsl #8
    7918:	001c8500 	andseq	r8, ip, r0, lsl #10
    791c:	50011b00 	andpl	r1, r1, r0, lsl #22
    7920:	5001f303 	andpl	pc, r1, r3, lsl #6
    7924:	00002700 	andeq	r2, r0, r0, lsl #14
    7928:	05270000 	streq	r0, [r7, #-0]!
    792c:	001c0000 	andseq	r0, ip, r0
    7930:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    7934:	a3000019 	movwge	r0, #25
    7938:	1b00001c 	blne	79b0 <__Stack_Size+0x75b0>
    793c:	f3035001 	vhadd.u8	d5, d3, d1
    7940:	1c005001 	stcne	0, cr5, [r0], {1}
    7944:	00000000 	andeq	r0, r0, r0
    7948:	00001a40 	andeq	r1, r0, r0, asr #20
    794c:	00001cb8 			; <UNDEFINED> instruction: 0x00001cb8
    7950:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7954:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7958:	0000001d 	andeq	r0, r0, sp, lsl r0
    795c:	001a7500 	andseq	r7, sl, r0, lsl #10
    7960:	50011b00 	andpl	r1, r1, r0, lsl #22
    7964:	5001f303 	andpl	pc, r1, r3, lsl #6
    7968:	2d200000 	stccs	0, cr0, [r0, #-0]
    796c:	0100002a 	tsteq	r0, sl, lsr #32
    7970:	00000ad8 	ldrdeq	r0, [r0], -r8
    7974:	00100000 	andseq	r0, r0, r0
    7978:	9c010000 	stcls	0, cr0, [r1], {-0}
    797c:	00001cff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    7980:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7984:	0ad80100 	beq	ff607d8c <SCS_BASE+0x1f5f9d8c>
    7988:	000004ac 	andeq	r0, r0, ip, lsr #9
    798c:	b1155001 	tstlt	r5, r1
    7990:	01000027 	tsteq	r0, r7, lsr #32
    7994:	004c0ad8 	ldrdeq	r0, [ip], #-168	; 0xffffff58
    7998:	3dd40000 	ldclcc	0, cr0, [r4]
    799c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    79a0:	000028a9 	andeq	r2, r0, r9, lsr #17
    79a4:	4c0aec01 	stcmi	12, cr14, [sl], {1}
    79a8:	00000000 	andeq	r0, r0, r0
    79ac:	06000000 	streq	r0, [r0], -r0
    79b0:	01000000 	mrseq	r0, (UNDEF: 0)
    79b4:	001d2a9c 	mulseq	sp, ip, sl
    79b8:	28e31500 	stmiacs	r3!, {r8, sl, ip}^
    79bc:	ec010000 	stc	0, cr0, [r1], {-0}
    79c0:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    79c4:	003df500 	eorseq	pc, sp, r0, lsl #10
    79c8:	6f2e0000 	svcvs	0x002e0000
    79cc:	01000029 	tsteq	r0, r9, lsr #32
    79d0:	004c0afd 	strdeq	r0, [ip], #-173	; 0xffffff53
    79d4:	00000000 	andeq	r0, r0, r0
    79d8:	00060000 	andeq	r0, r6, r0
    79dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    79e0:	00001d55 	andeq	r1, r0, r5, asr sp
    79e4:	0028e315 	eoreq	lr, r8, r5, lsl r3
    79e8:	0afd0100 	beq	fff47df0 <SCS_BASE+0x1ff39df0>
    79ec:	000004ac 	andeq	r0, r0, ip, lsr #9
    79f0:	00003e16 	andeq	r3, r0, r6, lsl lr
    79f4:	297f2e00 	ldmdbcs	pc!, {r9, sl, fp, sp}^	; <UNPREDICTABLE>
    79f8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    79fc:	00004c0b 	andeq	r4, r0, fp, lsl #24
    7a00:	00000000 	andeq	r0, r0, r0
    7a04:	00000600 	andeq	r0, r0, r0, lsl #12
    7a08:	809c0100 	addshi	r0, ip, r0, lsl #2
    7a0c:	1500001d 	strne	r0, [r0, #-29]
    7a10:	000028e3 	andeq	r2, r0, r3, ror #17
    7a14:	ac0b0e01 	stcge	14, cr0, [fp], {1}
    7a18:	37000004 	strcc	r0, [r0, -r4]
    7a1c:	0000003e 	andeq	r0, r0, lr, lsr r0
    7a20:	00298f2e 	eoreq	r8, r9, lr, lsr #30
    7a24:	0b1f0100 	bleq	7c7e2c <__Stack_Size+0x7c7a2c>
    7a28:	0000004c 	andeq	r0, r0, ip, asr #32
    7a2c:	00000000 	andeq	r0, r0, r0
    7a30:	00000008 	andeq	r0, r0, r8
    7a34:	1dab9c01 	stcne	12, cr9, [fp, #4]!
    7a38:	e3150000 	tst	r5, #0
    7a3c:	01000028 	tsteq	r0, r8, lsr #32
    7a40:	04ac0b1f 	strteq	r0, [ip], #2847	; 0xb1f
    7a44:	3e580000 	cdpcc	0, 5, cr0, cr8, cr0, {0}
    7a48:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7a4c:	00002c89 	andeq	r2, r0, r9, lsl #25
    7a50:	4c0b2f01 	stcmi	15, cr2, [fp], {1}
    7a54:	00000000 	andeq	r0, r0, r0
    7a58:	06000000 	streq	r0, [r0], -r0
    7a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    7a60:	001dd69c 	mulseq	sp, ip, r6
    7a64:	28e31500 	stmiacs	r3!, {r8, sl, ip}^
    7a68:	2f010000 	svccs	0x00010000
    7a6c:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7a70:	003e7900 	eorseq	r7, lr, r0, lsl #18
    7a74:	132e0000 	teqne	lr, #0
    7a78:	0100002b 	tsteq	r0, fp, lsr #32
    7a7c:	004c0b3f 	subeq	r0, ip, pc, lsr fp
    7a80:	00000000 	andeq	r0, r0, r0
    7a84:	00060000 	andeq	r0, r6, r0
    7a88:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a8c:	00001e01 	andeq	r1, r0, r1, lsl #28
    7a90:	0028e315 	eoreq	lr, r8, r5, lsl r3
    7a94:	0b3f0100 	bleq	fc7e9c <__Stack_Size+0xfc7a9c>
    7a98:	000004ac 	andeq	r0, r0, ip, lsr #9
    7a9c:	00003e9a 	muleq	r0, sl, lr
    7aa0:	27892e00 	strcs	r2, [r9, r0, lsl #28]
    7aa4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    7aa8:	0000a40b 	andeq	sl, r0, fp, lsl #8
    7aac:	00000000 	andeq	r0, r0, r0
    7ab0:	00000c00 	andeq	r0, r0, r0, lsl #24
    7ab4:	4a9c0100 	bmi	fe707ebc <SCS_BASE+0x1e6f9ebc>
    7ab8:	1500001e 	strne	r0, [r0, #-30]
    7abc:	000028e3 	andeq	r2, r0, r3, ror #17
    7ac0:	ac0b5d01 	stcge	13, cr5, [fp], {1}
    7ac4:	bb000004 	bllt	7adc <__Stack_Size+0x76dc>
    7ac8:	1400003e 	strne	r0, [r0], #-62	; 0x3e
    7acc:	00002aa4 	andeq	r2, r0, r4, lsr #21
    7ad0:	4c0b5d01 	stcmi	13, cr5, [fp], {1}
    7ad4:	01000000 	mrseq	r0, (UNDEF: 0)
    7ad8:	1b491651 	blne	124d424 <__Stack_Size+0x124d024>
    7adc:	5f010000 	svcpl	0x00010000
    7ae0:	0000af0b 	andeq	sl, r0, fp, lsl #30
    7ae4:	003edc00 	eorseq	sp, lr, r0, lsl #24
    7ae8:	2b200000 	blcs	807af0 <__Stack_Size+0x8076f0>
    7aec:	01000002 	tsteq	r0, r2
    7af0:	11900b86 	orrsne	r0, r0, r6, lsl #23
    7af4:	00080800 	andeq	r0, r8, r0, lsl #16
    7af8:	9c010000 	stcls	0, cr0, [r1], {-0}
    7afc:	00001e7f 	andeq	r1, r0, pc, ror lr
    7b00:	0028e314 	eoreq	lr, r8, r4, lsl r3
    7b04:	0b860100 	bleq	fe187f0c <SCS_BASE+0x1e179f0c>
    7b08:	000004ac 	andeq	r0, r0, ip, lsr #9
    7b0c:	a4155001 	ldrge	r5, [r5], #-1
    7b10:	0100002a 	tsteq	r0, sl, lsr #32
    7b14:	004c0b86 	subeq	r0, ip, r6, lsl #23
    7b18:	3f040000 	svccc	0x00040000
    7b1c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7b20:	00002fe9 	andeq	r2, r0, r9, ror #31
    7b24:	af0ba201 	svcge	0x000ba201
    7b28:	00000000 	andeq	r0, r0, r0
    7b2c:	16000000 	strne	r0, [r0], -r0
    7b30:	01000000 	mrseq	r0, (UNDEF: 0)
    7b34:	001ee89c 	mulseq	lr, ip, r8
    7b38:	28e31500 	stmiacs	r3!, {r8, sl, ip}^
    7b3c:	a2010000 	andge	r0, r1, #0
    7b40:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7b44:	003f2500 	eorseq	r2, pc, r0, lsl #10
    7b48:	30001400 	andcc	r1, r0, r0, lsl #8
    7b4c:	a2010000 	andge	r0, r1, #0
    7b50:	00004c0b 	andeq	r4, r0, fp, lsl #24
    7b54:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    7b58:	00001b49 	andeq	r1, r0, r9, asr #22
    7b5c:	af0ba401 	svcge	0x000ba401
    7b60:	46000000 	strmi	r0, [r0], -r0
    7b64:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    7b68:	00001b4a 	andeq	r1, r0, sl, asr #22
    7b6c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    7b70:	65000000 	strvs	r0, [r0, #-0]
    7b74:	1600003f 			; <UNDEFINED> instruction: 0x1600003f
    7b78:	00002802 	andeq	r2, r0, r2, lsl #16
    7b7c:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    7b80:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    7b84:	0000003f 	andeq	r0, r0, pc, lsr r0
    7b88:	000d8020 	andeq	r8, sp, r0, lsr #32
    7b8c:	0bcd0100 	bleq	ff347f94 <SCS_BASE+0x1f339f94>
    7b90:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
    7b94:	00000008 	andeq	r0, r0, r8
    7b98:	1f1d9c01 	svcne	0x001d9c01
    7b9c:	e3140000 	tst	r4, #0
    7ba0:	01000028 	tsteq	r0, r8, lsr #32
    7ba4:	04ac0bcd 	strteq	r0, [ip], #3021	; 0xbcd
    7ba8:	50010000 	andpl	r0, r1, r0
    7bac:	00300015 	eorseq	r0, r0, r5, lsl r0
    7bb0:	0bcd0100 	bleq	ff347fb8 <SCS_BASE+0x1f339fb8>
    7bb4:	0000004c 	andeq	r0, r0, ip, asr #32
    7bb8:	00003fad 	andeq	r3, r0, sp, lsr #31
    7bbc:	24b42f00 	ldrtcs	r2, [r4], #3840	; 0xf00
    7bc0:	15050000 	strne	r0, [r5, #-0]
    7bc4:	001f3401 	andseq	r3, pc, r1, lsl #8
    7bc8:	003a3000 	eorseq	r3, sl, r0
    7bcc:	cf300000 	svcgt	0x00300000
    7bd0:	00000000 	andeq	r0, r0, r0
    7bd4:	001e5231 	andseq	r5, lr, r1, lsr r2
    7bd8:	01140500 	tsteq	r4, r0, lsl #10
    7bdc:	00003a30 	andeq	r3, r0, r0, lsr sl
    7be0:	00cf3000 	sbceq	r3, pc, r0
    7be4:	00000000 	andeq	r0, r0, r0
    7be8:	00000207 	andeq	r0, r0, r7, lsl #4
    7bec:	1a7b0004 	bne	1ec7c04 <__Stack_Size+0x1ec7804>
    7bf0:	01040000 	mrseq	r0, (UNDEF: 4)
    7bf4:	000002ec 	andeq	r0, r0, ip, ror #5
    7bf8:	00309b01 	eorseq	r9, r0, r1, lsl #22
    7bfc:	00053100 	andeq	r3, r5, r0, lsl #2
    7c00:	000a9000 	andeq	r9, sl, r0
    7c04:	00000000 	andeq	r0, r0, r0
    7c08:	00248c00 	eoreq	r8, r4, r0, lsl #24
    7c0c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    7c10:	000007c1 	andeq	r0, r0, r1, asr #15
    7c14:	93050202 	movwls	r0, #20994	; 0x5202
    7c18:	02000007 	andeq	r0, r0, #7
    7c1c:	093e0601 	ldmdbeq	lr!, {r0, r9, sl}
    7c20:	75030000 	strvc	r0, [r3, #-0]
    7c24:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    7c28:	00004527 	andeq	r4, r0, r7, lsr #10
    7c2c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    7c30:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    7c34:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    7c38:	0300000b 	movweq	r0, #11
    7c3c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7c40:	00005d29 	andeq	r5, r0, r9, lsr #26
    7c44:	08010200 	stmdaeq	r1, {r9}
    7c48:	0000093c 	andeq	r0, r0, ip, lsr r9
    7c4c:	0003d204 	andeq	sp, r3, r4, lsl #4
    7c50:	6f2f0200 	svcvs	0x002f0200
    7c54:	05000000 	streq	r0, [r0, #-0]
    7c58:	00000045 	andeq	r0, r0, r5, asr #32
    7c5c:	0022ac04 	eoreq	sl, r2, r4, lsl #24
    7c60:	7f330200 	svcvc	0x00330200
    7c64:	06000000 	streq	r0, [r0], -r0
    7c68:	0000006f 	andeq	r0, r0, pc, rrx
    7c6c:	3c020107 	stfccs	f0, [r2], {7}
    7c70:	00000099 	muleq	r0, r9, r0
    7c74:	00009408 	andeq	r9, r0, r8, lsl #8
    7c78:	53090000 	movwpl	r0, #36864	; 0x9000
    7c7c:	01005445 	tsteq	r0, r5, asr #8
    7c80:	07220400 	streq	r0, [r2, -r0, lsl #8]!
    7c84:	3c020000 	stccc	0, cr0, [r2], {-0}
    7c88:	00000084 	andeq	r0, r0, r4, lsl #1
    7c8c:	3e020107 	adfccs	f0, f2, f7
    7c90:	000000b9 	strheq	r0, [r0], -r9
    7c94:	0004ab08 	andeq	sl, r4, r8, lsl #22
    7c98:	9a080000 	bls	207ca0 <__Stack_Size+0x2078a0>
    7c9c:	01000008 	tsteq	r0, r8
    7ca0:	00ae0400 	adceq	r0, lr, r0, lsl #8
    7ca4:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    7ca8:	000000a4 	andeq	r0, r0, r4, lsr #1
    7cac:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    7cb0:	0a000008 	beq	7cd8 <__Stack_Size+0x78d8>
    7cb4:	02020310 	andeq	r0, r2, #16, 6	; 0x40000000
    7cb8:	00000109 	andeq	r0, r0, r9, lsl #2
    7cbc:	0030f00b 	eorseq	pc, r0, fp
    7cc0:	02040300 	andeq	r0, r4, #0, 6
    7cc4:	00000064 	andeq	r0, r0, r4, rrx
    7cc8:	311d0b00 	tstcc	sp, r0, lsl #22
    7ccc:	05030000 	streq	r0, [r3, #-0]
    7cd0:	00006402 	andeq	r6, r0, r2, lsl #8
    7cd4:	560c0400 	strpl	r0, [ip], -r0, lsl #8
    7cd8:	03004c41 	movweq	r4, #3137	; 0xc41
    7cdc:	00640206 	rsbeq	r0, r4, r6, lsl #4
    7ce0:	0b080000 	bleq	207ce8 <__Stack_Size+0x2078e8>
    7ce4:	000030da 	ldrdeq	r3, [r0], -sl
    7ce8:	74020703 	strvc	r0, [r2], #-1795	; 0x703
    7cec:	0c000000 	stceq	0, cr0, [r0], {-0}
    7cf0:	30e00d00 	rsccc	r0, r0, r0, lsl #26
    7cf4:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    7cf8:	0000cb02 	andeq	ip, r0, r2, lsl #22
    7cfc:	31050e00 	tstcc	r5, r0, lsl #28
    7d00:	2b010000 	blcs	47d08 <__Stack_Size+0x47908>
    7d04:	00000000 	andeq	r0, r0, r0
    7d08:	00000018 	andeq	r0, r0, r8, lsl r0
    7d0c:	01389c01 	teqeq	r8, r1, lsl #24
    7d10:	220f0000 	andcs	r0, pc, #0
    7d14:	01000031 	tsteq	r0, r1, lsr r0
    7d18:	00003a2b 	andeq	r3, r0, fp, lsr #20
    7d1c:	00500100 	subseq	r0, r0, r0, lsl #2
    7d20:	0001640e 	andeq	r6, r1, lr, lsl #8
    7d24:	a0420100 	subge	r0, r2, r0, lsl #2
    7d28:	0c080011 	stceq	0, cr0, [r8], {17}
    7d2c:	01000000 	mrseq	r0, (UNDEF: 0)
    7d30:	00015b9c 	muleq	r1, ip, fp
    7d34:	05d80f00 	ldrbeq	r0, [r8, #3840]	; 0xf00
    7d38:	42010000 	andmi	r0, r1, #0
    7d3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7d40:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    7d44:	00000821 	andeq	r0, r0, r1, lsr #16
    7d48:	11ac5501 			; <UNDEFINED> instruction: 0x11ac5501
    7d4c:	00280800 	eoreq	r0, r8, r0, lsl #16
    7d50:	9c010000 	stcls	0, cr0, [r1], {-0}
    7d54:	00000180 	andeq	r0, r0, r0, lsl #3
    7d58:	0030f510 	eorseq	pc, r0, r0, lsl r5	; <UNPREDICTABLE>
    7d5c:	3a550100 	bcc	1548164 <__Stack_Size+0x1547d64>
    7d60:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    7d64:	0000003f 	andeq	r0, r0, pc, lsr r0
    7d68:	0006f90e 	andeq	pc, r6, lr, lsl #18
    7d6c:	d4700100 	ldrbtle	r0, [r0], #-256	; 0x100
    7d70:	18080011 	stmdane	r8, {r0, r4}
    7d74:	01000000 	mrseq	r0, (UNDEF: 0)
    7d78:	0001a39c 	muleq	r1, ip, r3
    7d7c:	19790f00 	ldmdbne	r9!, {r8, r9, sl, fp}^
    7d80:	70010000 	andvc	r0, r1, r0
    7d84:	000000b9 	strheq	r0, [r0], -r9
    7d88:	11005001 	tstne	r0, r1
    7d8c:	00003088 	andeq	r3, r0, r8, lsl #1
    7d90:	003a8601 	eorseq	r8, sl, r1, lsl #12
    7d94:	00000000 	andeq	r0, r0, r0
    7d98:	000c0000 	andeq	r0, ip, r0
    7d9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7da0:	0030b712 	eorseq	fp, r0, r2, lsl r7
    7da4:	99960100 	ldmibls	r6, {r8}
    7da8:	00000000 	andeq	r0, r0, r0
    7dac:	1c000000 	stcne	0, cr0, [r0], {-0}
    7db0:	01000000 	mrseq	r0, (UNDEF: 0)
    7db4:	30cd109c 	smullcc	r1, sp, ip, r0
    7db8:	96010000 	strls	r0, [r1], -r0
    7dbc:	00000053 	andeq	r0, r0, r3, asr r0
    7dc0:	00004009 	andeq	r4, r0, r9
    7dc4:	00250713 	eoreq	r0, r5, r3, lsl r7
    7dc8:	3a980100 	bcc	fe6081d0 <SCS_BASE+0x1e5fa1d0>
    7dcc:	2a000000 	bcs	7dd4 <__Stack_Size+0x79d4>
    7dd0:	14000040 	strne	r0, [r0], #-64	; 0x40
    7dd4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    7dd8:	003a9801 	eorseq	r9, sl, r1, lsl #16
    7ddc:	40490000 	submi	r0, r9, r0
    7de0:	49130000 	ldmdbmi	r3, {}	; <UNPREDICTABLE>
    7de4:	0100001b 	tsteq	r0, fp, lsl r0
    7de8:	00009999 	muleq	r0, r9, r9
    7dec:	00406300 	subeq	r6, r0, r0, lsl #6
    7df0:	26000000 	strcs	r0, [r0], -r0
    7df4:	0400000a 	streq	r0, [r0], #-10
    7df8:	001ba300 	andseq	sl, fp, r0, lsl #6
    7dfc:	ec010400 	cfstrs	mvf0, [r1], {-0}
    7e00:	01000002 	tsteq	r0, r2
    7e04:	000032d5 	ldrdeq	r3, [r0], -r5
    7e08:	00000531 	andeq	r0, r0, r1, lsr r5
    7e0c:	00000ac8 	andeq	r0, r0, r8, asr #21
    7e10:	00000000 	andeq	r0, r0, r0
    7e14:	0000256e 	andeq	r2, r0, lr, ror #10
    7e18:	c2070402 	andgt	r0, r7, #33554432	; 0x2000000
    7e1c:	02000008 	andeq	r0, r0, #8
    7e20:	07c10504 	strbeq	r0, [r1, r4, lsl #10]
    7e24:	02020000 	andeq	r0, r2, #0
    7e28:	00079305 	andeq	r9, r7, r5, lsl #6
    7e2c:	06010200 	streq	r0, [r1], -r0, lsl #4
    7e30:	0000093e 	andeq	r0, r0, lr, lsr r9
    7e34:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    7e38:	4c270200 	sfmmi	f0, 4, [r7], #-0
    7e3c:	02000000 	andeq	r0, r0, #0
    7e40:	08bd0704 	popeq	{r2, r8, r9, sl}
    7e44:	75030000 	strvc	r0, [r3, #-0]
    7e48:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    7e4c:	00005e28 	andeq	r5, r0, r8, lsr #28
    7e50:	07020200 	streq	r0, [r2, -r0, lsl #4]
    7e54:	00000b25 	andeq	r0, r0, r5, lsr #22
    7e58:	00387503 	eorseq	r7, r8, r3, lsl #10
    7e5c:	006f2902 	rsbeq	r2, pc, r2, lsl #18
    7e60:	01020000 	mrseq	r0, (UNDEF: 2)
    7e64:	00093c08 	andeq	r3, r9, r8, lsl #24
    7e68:	03d20400 	bicseq	r0, r2, #0, 8
    7e6c:	2f020000 	svccs	0x00020000
    7e70:	00000081 	andeq	r0, r0, r1, lsl #1
    7e74:	00004c05 	andeq	r4, r0, r5, lsl #24
    7e78:	023e0400 	eorseq	r0, lr, #0, 8
    7e7c:	30020000 	andcc	r0, r2, r0
    7e80:	00000091 	muleq	r0, r1, r0
    7e84:	00005e05 	andeq	r5, r0, r5, lsl #28
    7e88:	02010600 	andeq	r0, r1, #0, 12
    7e8c:	0000ab3c 	andeq	sl, r0, ip, lsr fp
    7e90:	00940700 	addseq	r0, r4, r0, lsl #14
    7e94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7e98:	00544553 	subseq	r4, r4, r3, asr r5
    7e9c:	22040001 	andcs	r0, r4, #1
    7ea0:	02000007 	andeq	r0, r0, #7
    7ea4:	0000963c 	andeq	r9, r0, ip, lsr r6
    7ea8:	241f0400 	ldrcs	r0, [pc], #-1024	; 7eb0 <__Stack_Size+0x7ab0>
    7eac:	3c020000 	stccc	0, cr0, [r2], {-0}
    7eb0:	00000096 	muleq	r0, r6, r0
    7eb4:	3e020106 	adfccs	f0, f2, f6
    7eb8:	000000d6 	ldrdeq	r0, [r0], -r6
    7ebc:	0004ab07 	andeq	sl, r4, r7, lsl #22
    7ec0:	9a070000 	bls	1c7ec8 <__Stack_Size+0x1c7ac8>
    7ec4:	01000008 	tsteq	r0, r8
    7ec8:	00ae0400 	adceq	r0, lr, r0, lsl #8
    7ecc:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    7ed0:	000000c1 	andeq	r0, r0, r1, asr #1
    7ed4:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    7ed8:	09000008 	stmdbeq	r0, {r3}
    7edc:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    7ee0:	000001a6 	andeq	r0, r0, r6, lsr #3
    7ee4:	0052530a 	subseq	r5, r2, sl, lsl #6
    7ee8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
    7eec:	00000000 	andeq	r0, r0, r0
    7ef0:	00074d0b 	andeq	r4, r7, fp, lsl #26
    7ef4:	023b0300 	eorseq	r0, fp, #0, 6
    7ef8:	00000053 	andeq	r0, r0, r3, asr r0
    7efc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    7f00:	023c0300 	eorseq	r0, ip, #0, 6
    7f04:	00000086 	andeq	r0, r0, r6, lsl #1
    7f08:	07570b04 	ldrbeq	r0, [r7, -r4, lsl #22]
    7f0c:	3d030000 	stccc	0, cr0, [r3, #-0]
    7f10:	00005302 	andeq	r5, r0, r2, lsl #6
    7f14:	420a0600 	andmi	r0, sl, #0, 12
    7f18:	03005252 	movweq	r5, #594	; 0x252
    7f1c:	0086023e 	addeq	r0, r6, lr, lsr r2
    7f20:	0b080000 	bleq	207f28 <__Stack_Size+0x207b28>
    7f24:	00000761 	andeq	r0, r0, r1, ror #14
    7f28:	53023f03 	movwpl	r3, #12035	; 0x2f03
    7f2c:	0a000000 	beq	7f34 <__Stack_Size+0x7b34>
    7f30:	3152430a 	cmpcc	r2, sl, lsl #6
    7f34:	02400300 	subeq	r0, r0, #0, 6
    7f38:	00000086 	andeq	r0, r0, r6, lsl #1
    7f3c:	076b0b0c 	strbeq	r0, [fp, -ip, lsl #22]!
    7f40:	41030000 	mrsmi	r0, (UNDEF: 3)
    7f44:	00005302 	andeq	r5, r0, r2, lsl #6
    7f48:	430a0e00 	movwmi	r0, #44544	; 0xae00
    7f4c:	03003252 	movweq	r3, #594	; 0x252
    7f50:	00860242 	addeq	r0, r6, r2, asr #4
    7f54:	0b100000 	bleq	407f5c <__Stack_Size+0x407b5c>
    7f58:	00000775 	andeq	r0, r0, r5, ror r7
    7f5c:	53024303 	movwpl	r4, #8963	; 0x2303
    7f60:	12000000 	andne	r0, r0, #0
    7f64:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    7f68:	02440300 	subeq	r0, r4, #0, 6
    7f6c:	00000086 	andeq	r0, r0, r6, lsl #1
    7f70:	077f0b14 			; <UNDEFINED> instruction: 0x077f0b14
    7f74:	45030000 	strmi	r0, [r3, #-0]
    7f78:	00005302 	andeq	r5, r0, r2, lsl #6
    7f7c:	c70b1600 	strgt	r1, [fp, -r0, lsl #12]
    7f80:	03000001 	movweq	r0, #1
    7f84:	00860246 	addeq	r0, r6, r6, asr #4
    7f88:	0b180000 	bleq	607f90 <__Stack_Size+0x607b90>
    7f8c:	00000789 	andeq	r0, r0, r9, lsl #15
    7f90:	53024703 	movwpl	r4, #9987	; 0x2703
    7f94:	1a000000 	bne	7f9c <__Stack_Size+0x7b9c>
    7f98:	04170c00 	ldreq	r0, [r7], #-3072	; 0xc00
    7f9c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    7fa0:	0000e802 	andeq	lr, r0, r2, lsl #16
    7fa4:	04100d00 	ldreq	r0, [r0], #-3328	; 0xd00
    7fa8:	0002031a 	andeq	r0, r2, sl, lsl r3
    7fac:	02050e00 	andeq	r0, r5, #0, 28
    7fb0:	1c040000 	stcne	0, cr0, [r4], {-0}
    7fb4:	00000041 	andeq	r0, r0, r1, asr #32
    7fb8:	01090e00 	tsteq	r9, r0, lsl #28
    7fbc:	1d040000 	stcne	0, cr0, [r4, #-0]
    7fc0:	00000053 	andeq	r0, r0, r3, asr r0
    7fc4:	013d0e04 	teqeq	sp, r4, lsl #28
    7fc8:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    7fcc:	00000053 	andeq	r0, r0, r3, asr r0
    7fd0:	0a700e06 	beq	1c0b7f0 <__Stack_Size+0x1c0b3f0>
    7fd4:	1f040000 	svcne	0x00040000
    7fd8:	00000053 	andeq	r0, r0, r3, asr r0
    7fdc:	05210e08 	streq	r0, [r1, #-3592]!	; 0xe08
    7fe0:	20040000 	andcs	r0, r4, r0
    7fe4:	00000053 	andeq	r0, r0, r3, asr r0
    7fe8:	05660e0a 	strbeq	r0, [r6, #-3594]!	; 0xe0a
    7fec:	21040000 	mrscs	r0, (UNDEF: 4)
    7ff0:	00000053 	andeq	r0, r0, r3, asr r0
    7ff4:	4304000c 	movwmi	r0, #16396	; 0x400c
    7ff8:	0400000a 	streq	r0, [r0], #-10
    7ffc:	0001b222 	andeq	fp, r1, r2, lsr #4
    8000:	04080d00 	streq	r0, [r8], #-3328	; 0xd00
    8004:	00024725 	andeq	r4, r2, r5, lsr #14
    8008:	33480e00 	movtcc	r0, #36352	; 0x8e00
    800c:	27040000 	strcs	r0, [r4, -r0]
    8010:	00000053 	andeq	r0, r0, r3, asr r0
    8014:	340a0e00 	strcc	r0, [sl], #-3584	; 0xe00
    8018:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    801c:	00000053 	andeq	r0, r0, r3, asr r0
    8020:	31430e02 	cmpcc	r3, r2, lsl #28
    8024:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    8028:	00000053 	andeq	r0, r0, r3, asr r0
    802c:	341c0e04 	ldrcc	r0, [ip], #-3588	; 0xe04
    8030:	2a040000 	bcs	108038 <__Stack_Size+0x107c38>
    8034:	00000053 	andeq	r0, r0, r3, asr r0
    8038:	7c040006 	stcvc	0, cr0, [r4], {6}
    803c:	04000031 	streq	r0, [r0], #-49	; 0x31
    8040:	00020e2b 	andeq	r0, r2, fp, lsr #28
    8044:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xd00
    8048:	00029719 	andeq	r9, r2, r9, lsl r7
    804c:	25b80e00 	ldrcs	r0, [r8, #3584]!	; 0xe00
    8050:	1b050000 	blne	148058 <__Stack_Size+0x147c58>
    8054:	00000041 	andeq	r0, r0, r1, asr #32
    8058:	247e0e00 	ldrbtcs	r0, [lr], #-3584	; 0xe00
    805c:	1c050000 	stcne	0, cr0, [r5], {-0}
    8060:	00000041 	andeq	r0, r0, r1, asr #32
    8064:	26100e04 	ldrcs	r0, [r0], -r4, lsl #28
    8068:	1d050000 	stcne	0, cr0, [r5, #-0]
    806c:	00000041 	andeq	r0, r0, r1, asr #32
    8070:	25d40e08 	ldrbcs	r0, [r4, #3592]	; 0xe08
    8074:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    8078:	00000041 	andeq	r0, r0, r1, asr #32
    807c:	25590e0c 	ldrbcs	r0, [r9, #-3596]	; 0xe0c
    8080:	1f050000 	svcne	0x00050000
    8084:	00000041 	andeq	r0, r0, r1, asr #32
    8088:	46040010 			; <UNDEFINED> instruction: 0x46040010
    808c:	05000024 	streq	r0, [r0, #-36]	; 0x24
    8090:	00025220 	andeq	r5, r2, r0, lsr #4
    8094:	09820f00 	stmibeq	r2, {r8, r9, sl, fp}
    8098:	5a010000 	bpl	480a0 <__Stack_Size+0x47ca0>
    809c:	00000000 	andeq	r0, r0, r0
    80a0:	00000094 	muleq	r0, r4, r0
    80a4:	03729c01 	cmneq	r2, #256	; 0x100
    80a8:	ce100000 	cdpgt	0, 1, cr0, cr0, cr0, {0}
    80ac:	01000032 	tsteq	r0, r2, lsr r0
    80b0:	0003725a 	andeq	r7, r3, sl, asr r2
    80b4:	00408c00 	subeq	r8, r0, r0, lsl #24
    80b8:	00001100 	andeq	r1, r0, r0, lsl #2
    80bc:	09e30000 	stmibeq	r3!, {}^	; <UNPREDICTABLE>
    80c0:	02e00000 	rsceq	r0, r0, #0
    80c4:	01120000 	tsteq	r2, r0
    80c8:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    80cc:	0a035001 	beq	dc0d8 <__Stack_Size+0xdbcd8>
    80d0:	13004000 	movwne	r4, #0
    80d4:	00000000 	andeq	r0, r0, r0
    80d8:	000009e3 	andeq	r0, r0, r3, ror #19
    80dc:	000002fa 	strdeq	r0, [r0], -sl
    80e0:	01510112 	cmpeq	r1, r2, lsl r1
    80e4:	50011230 	andpl	r1, r1, r0, lsr r2
    80e8:	40000a03 	andmi	r0, r0, r3, lsl #20
    80ec:	00001100 	andeq	r1, r0, r0, lsl #2
    80f0:	09fa0000 	ldmibeq	sl!, {}^	; <UNPREDICTABLE>
    80f4:	03140000 	tsteq	r4, #0
    80f8:	01120000 	tsteq	r2, r0
    80fc:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    8100:	40035001 	andmi	r5, r3, r1
    8104:	1100243d 	tstne	r0, sp, lsr r4
    8108:	00000000 	andeq	r0, r0, r0
    810c:	000009fa 	strdeq	r0, [r0], -sl
    8110:	0000032e 	andeq	r0, r0, lr, lsr #6
    8114:	01510112 	cmpeq	r1, r2, lsl r1
    8118:	50011231 	andpl	r1, r1, r1, lsr r2
    811c:	243e4003 	ldrtcs	r4, [lr], #-3
    8120:	00001100 	andeq	r1, r0, r0, lsl #2
    8124:	09fa0000 	ldmibeq	sl!, {}^	; <UNPREDICTABLE>
    8128:	03480000 	movteq	r0, #32768	; 0x8000
    812c:	01120000 	tsteq	r2, r0
    8130:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    8134:	40035001 	andmi	r5, r3, r1
    8138:	1100243f 	tstne	r0, pc, lsr r4
    813c:	00000000 	andeq	r0, r0, r0
    8140:	000009fa 	strdeq	r0, [r0], -sl
    8144:	00000362 	andeq	r0, r0, r2, ror #6
    8148:	01510112 	cmpeq	r1, r2, lsl r1
    814c:	50011231 	andpl	r1, r1, r1, lsr r2
    8150:	24404003 	strbcs	r4, [r0], #-3
    8154:	00001400 	andeq	r1, r0, r0, lsl #8
    8158:	09fa0000 	ldmibeq	sl!, {}^	; <UNPREDICTABLE>
    815c:	01120000 	tsteq	r2, r0
    8160:	00300151 	eorseq	r0, r0, r1, asr r1
    8164:	a6041500 	strge	r1, [r4], -r0, lsl #10
    8168:	0f000001 	svceq	0x00000001
    816c:	000000d8 	ldrdeq	r0, [r0], -r8
    8170:	00008c01 	andeq	r8, r0, r1, lsl #24
    8174:	00880000 	addeq	r0, r8, r0
    8178:	9c010000 	stcls	0, cr0, [r1], {-0}
    817c:	00000415 	andeq	r0, r0, r5, lsl r4
    8180:	0032ce10 	eorseq	ip, r2, r0, lsl lr
    8184:	728c0100 	addvc	r0, ip, #0, 2
    8188:	1c000003 	stcne	0, cr0, [r0], {3}
    818c:	10000041 	andne	r0, r0, r1, asr #32
    8190:	000032ef 	andeq	r3, r0, pc, ror #5
    8194:	04158c01 	ldreq	r8, [r5], #-3073	; 0xc01
    8198:	41480000 	mrsmi	r0, (UNDEF: 72)
    819c:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
    81a0:	0100001e 	tsteq	r0, lr, lsl r0
    81a4:	0000418e 	andeq	r4, r0, lr, lsl #3
    81a8:	00417400 	subeq	r7, r1, r0, lsl #8
    81ac:	31e81600 	mvncc	r1, r0, lsl #12
    81b0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    81b4:	00000041 	andeq	r0, r0, r1, asr #32
    81b8:	000042bc 			; <UNDEFINED> instruction: 0x000042bc
    81bc:	00313416 	eorseq	r3, r1, r6, lsl r4
    81c0:	418f0100 	orrmi	r0, pc, r0, lsl #2
    81c4:	35000000 	strcc	r0, [r0, #-0]
    81c8:	16000043 	strne	r0, [r0], -r3, asr #32
    81cc:	00003387 	andeq	r3, r0, r7, lsl #7
    81d0:	00419001 	subeq	r9, r1, r1
    81d4:	43ae0000 			; <UNDEFINED> instruction: 0x43ae0000
    81d8:	7e160000 	cdpvc	0, 1, cr0, cr6, cr0, {0}
    81dc:	01000032 	tsteq	r0, r2, lsr r0
    81e0:	00004191 	muleq	r0, r1, r1
    81e4:	00411c00 	subeq	r1, r1, r0, lsl #24
    81e8:	32891700 	addcc	r1, r9, #0, 14
    81ec:	92010000 	andls	r0, r1, #0
    81f0:	00000297 	muleq	r0, r7, r2
    81f4:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    81f8:	00000000 	andeq	r0, r0, r0
    81fc:	00000a11 	andeq	r0, r0, r1, lsl sl
    8200:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    8204:	00005c91 	muleq	r0, r1, ip
    8208:	02030415 	andeq	r0, r3, #352321536	; 0x15000000
    820c:	330f0000 	movwcc	r0, #61440	; 0xf000
    8210:	01000034 	tsteq	r0, r4, lsr r0
    8214:	000000e8 	andeq	r0, r0, r8, ror #1
    8218:	00001600 	andeq	r1, r0, r0, lsl #12
    821c:	3e9c0100 	fmlcce	f0, f4, f0
    8220:	19000004 	stmdbne	r0, {r2}
    8224:	000032ef 	andeq	r3, r0, pc, ror #5
    8228:	0415e801 	ldreq	lr, [r5], #-2049	; 0x801
    822c:	50010000 	andpl	r0, r1, r0
    8230:	33d70f00 	bicscc	r0, r7, #0, 30
    8234:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    8238:	00000000 	andeq	r0, r0, r0
    823c:	00000020 	andeq	r0, r0, r0, lsr #32
    8240:	04809c01 	streq	r9, [r0], #3073	; 0xc01
    8244:	ce190000 	cdpgt	0, 1, cr0, cr9, cr0, {0}
    8248:	01000032 	tsteq	r0, r2, lsr r0
    824c:	000372ff 	strdeq	r7, [r3], -pc	; <UNPREDICTABLE>
    8250:	10500100 	subsne	r0, r0, r0, lsl #2
    8254:	00003245 	andeq	r3, r0, r5, asr #4
    8258:	0480ff01 	streq	pc, [r0], #3841	; 0xf01
    825c:	44d60000 	ldrbmi	r0, [r6], #0
    8260:	281a0000 	ldmdacs	sl, {}	; <UNPREDICTABLE>
    8264:	0100001e 	tsteq	r0, lr, lsl r0
    8268:	00410101 	subeq	r0, r1, r1, lsl #2
    826c:	44f70000 	ldrbtmi	r0, [r7], #0
    8270:	15000000 	strne	r0, [r0, #-0]
    8274:	00024704 	andeq	r4, r2, r4, lsl #14
    8278:	32681b00 	rsbcc	r1, r8, #0, 22
    827c:	23010000 	movwcs	r0, #4096	; 0x1000
    8280:	00000001 	andeq	r0, r0, r1
    8284:	00000c00 	andeq	r0, r0, r0, lsl #24
    8288:	ab9c0100 	blge	fe708690 <SCS_BASE+0x1e6fa690>
    828c:	1c000004 	stcne	0, cr0, [r0], {4}
    8290:	00003245 	andeq	r3, r0, r5, asr #4
    8294:	80012301 	andhi	r2, r1, r1, lsl #6
    8298:	01000004 	tsteq	r0, r4
    829c:	ee1b0050 	mrc	0, 0, r0, cr11, cr0, {2}
    82a0:	01000001 	tsteq	r0, r1
    82a4:	00000137 	andeq	r0, r0, r7, lsr r1
    82a8:	00180000 	andseq	r0, r8, r0
    82ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    82b0:	000004de 	ldrdeq	r0, [r0], -lr
    82b4:	0032ce1c 	eorseq	ip, r2, ip, lsl lr
    82b8:	01370100 	teqeq	r7, r0, lsl #2
    82bc:	00000372 	andeq	r0, r0, r2, ror r3
    82c0:	791c5001 	ldmdbvc	ip, {r0, ip, lr}
    82c4:	01000019 	tsteq	r0, r9, lsl r0
    82c8:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    82cc:	51010000 	mrspl	r0, (UNDEF: 1)
    82d0:	032b1b00 	teqeq	fp, #0, 22
    82d4:	62010000 	andvs	r0, r1, #0
    82d8:	00000001 	andeq	r0, r0, r1
    82dc:	00003000 	andeq	r3, r0, r0
    82e0:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    82e4:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    82e8:	000032ce 	andeq	r3, r0, lr, asr #5
    82ec:	72016201 	andvc	r6, r1, #268435456	; 0x10000000
    82f0:	31000003 	tstcc	r0, r3
    82f4:	1d000045 	stcne	0, cr0, [r0, #-276]	; 0xfffffeec
    82f8:	000031d0 	ldrdeq	r3, [r0], -r0
    82fc:	53016201 	movwpl	r6, #4609	; 0x1201
    8300:	6a000000 	bvs	8308 <__Stack_Size+0x7f08>
    8304:	1c000045 	stcne	0, cr0, [r0], {69}	; 0x45
    8308:	00001979 	andeq	r1, r0, r9, ror r9
    830c:	d6016201 	strle	r6, [r1], -r1, lsl #4
    8310:	01000000 	mrseq	r0, (UNDEF: 0)
    8314:	342a1a52 	strtcc	r1, [sl], #-2642	; 0xa52
    8318:	64010000 	strvs	r0, [r1], #-0
    831c:	00004101 	andeq	r4, r0, r1, lsl #2
    8320:	00458b00 	subeq	r8, r5, r0, lsl #22
    8324:	330f1a00 	movwcc	r1, #64000	; 0xfa00
    8328:	64010000 	strvs	r0, [r1], #-0
    832c:	00004101 	andeq	r4, r0, r1, lsl #2
    8330:	0045aa00 	subeq	sl, r5, r0, lsl #20
    8334:	34151a00 	ldrcc	r1, [r5], #-2560	; 0xa00
    8338:	64010000 	strvs	r0, [r1], #-0
    833c:	00004101 	andeq	r4, r0, r1, lsl #2
    8340:	0045d100 	subeq	sp, r5, r0, lsl #2
    8344:	327e1e00 	rsbscc	r1, lr, #0, 28
    8348:	65010000 	strvs	r0, [r1, #-0]
    834c:	00004101 	andeq	r4, r0, r1, lsl #2
    8350:	00500100 	subseq	r0, r0, r0, lsl #2
    8354:	0031c31b 	eorseq	ip, r1, fp, lsl r3
    8358:	019d0100 	orrseq	r0, sp, r0, lsl #2
    835c:	00000000 	andeq	r0, r0, r0
    8360:	00000012 	andeq	r0, r0, r2, lsl r0
    8364:	05a49c01 	streq	r9, [r4, #3073]!	; 0xc01
    8368:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    836c:	01000032 	tsteq	r0, r2, lsr r0
    8370:	0372019d 	cmneq	r2, #1073741863	; 0x40000027
    8374:	50010000 	andpl	r0, r1, r0
    8378:	00325b1d 	eorseq	r5, r2, sp, lsl fp
    837c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8380:	00000053 	andeq	r0, r0, r3, asr r0
    8384:	000045fb 	strdeq	r4, [r0], -fp
    8388:	0019791c 	andseq	r7, r9, ip, lsl r9
    838c:	019d0100 	orrseq	r0, sp, r0, lsl #2
    8390:	000000d6 	ldrdeq	r0, [r0], -r6
    8394:	1b005201 	blne	1cba0 <__Stack_Size+0x1c7a0>
    8398:	0000329a 	muleq	r0, sl, r2
    839c:	0001bc01 	andeq	fp, r1, r1, lsl #24
    83a0:	16000000 	strne	r0, [r0], -r0
    83a4:	01000000 	mrseq	r0, (UNDEF: 0)
    83a8:	0005d99c 	muleq	r5, ip, r9
    83ac:	32ce1c00 	sbccc	r1, lr, #0, 24
    83b0:	bc010000 	stclt	0, cr0, [r1], {-0}
    83b4:	00037201 	andeq	r7, r3, r1, lsl #4
    83b8:	1d500100 	ldfnee	f0, [r0, #-0]
    83bc:	00003300 	andeq	r3, r0, r0, lsl #6
    83c0:	6501bc01 	strvs	fp, [r1, #-3073]	; 0xc01
    83c4:	35000000 	strcc	r0, [r0, #-0]
    83c8:	00000046 	andeq	r0, r0, r6, asr #32
    83cc:	0033e71b 	eorseq	lr, r3, fp, lsl r7
    83d0:	01d50100 	bicseq	r0, r5, r0, lsl #2
    83d4:	00000000 	andeq	r0, r0, r0
    83d8:	00000016 	andeq	r0, r0, r6, lsl r0
    83dc:	060e9c01 	streq	r9, [lr], -r1, lsl #24
    83e0:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    83e4:	01000032 	tsteq	r0, r2, lsr r0
    83e8:	037201d5 	cmneq	r2, #1073741877	; 0x40000035
    83ec:	50010000 	andpl	r0, r1, r0
    83f0:	0031b61d 	eorseq	fp, r1, sp, lsl r6
    83f4:	01d50100 	bicseq	r0, r5, r0, lsl #2
    83f8:	00000053 	andeq	r0, r0, r3, asr r0
    83fc:	00004656 	andeq	r4, r0, r6, asr r6
    8400:	33541b00 	cmpcc	r4, #0, 22
    8404:	ea010000 	b	4840c <__Stack_Size+0x4800c>
    8408:	00000001 	andeq	r0, r0, r1
    840c:	00001800 	andeq	r1, r0, r0, lsl #16
    8410:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    8414:	1c000006 	stcne	0, cr0, [r0], {6}
    8418:	000032ce 	andeq	r3, r0, lr, asr #5
    841c:	7201ea01 	andvc	lr, r1, #4096	; 0x1000
    8420:	01000003 	tsteq	r0, r3
    8424:	19791c50 	ldmdbne	r9!, {r4, r6, sl, fp, ip}^
    8428:	ea010000 	b	48430 <__Stack_Size+0x48030>
    842c:	0000d601 	andeq	sp, r0, r1, lsl #12
    8430:	00510100 	subseq	r0, r1, r0, lsl #2
    8434:	0032191b 	eorseq	r1, r2, fp, lsl r9
    8438:	020a0100 	andeq	r0, sl, #0, 2
    843c:	00000000 	andeq	r0, r0, r0
    8440:	00000016 	andeq	r0, r0, r6, lsl r0
    8444:	06769c01 	ldrbteq	r9, [r6], -r1, lsl #24
    8448:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    844c:	01000032 	tsteq	r0, r2, lsr r0
    8450:	0372020a 	cmneq	r2, #-1610612736	; 0xa0000000
    8454:	50010000 	andpl	r0, r1, r0
    8458:	0031611d 	eorseq	r6, r1, sp, lsl r1
    845c:	020a0100 	andeq	r0, sl, #0, 2
    8460:	00000053 	andeq	r0, r0, r3, asr r0
    8464:	00004677 	andeq	r4, r0, r7, ror r6
    8468:	337a1b00 	cmncc	sl, #0, 22
    846c:	1f010000 	svcne	0x00010000
    8470:	00000002 	andeq	r0, r0, r2
    8474:	00001800 	andeq	r1, r0, r0, lsl #16
    8478:	a99c0100 	ldmibge	ip, {r8}
    847c:	1c000006 	stcne	0, cr0, [r0], {6}
    8480:	000032ce 	andeq	r3, r0, lr, asr #5
    8484:	72021f01 	andvc	r1, r2, #1, 30
    8488:	01000003 	tsteq	r0, r3
    848c:	19791c50 	ldmdbne	r9!, {r4, r6, sl, fp, ip}^
    8490:	1f010000 	svcne	0x00010000
    8494:	0000d602 	andeq	sp, r0, r2, lsl #12
    8498:	00510100 	subseq	r0, r1, r0, lsl #2
    849c:	0031931b 	eorseq	r9, r1, fp, lsl r3
    84a0:	023b0100 	eorseq	r0, fp, #0, 2
    84a4:	00000000 	andeq	r0, r0, r0
    84a8:	00000008 	andeq	r0, r0, r8
    84ac:	06de9c01 	ldrbeq	r9, [lr], r1, lsl #24
    84b0:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    84b4:	01000032 	tsteq	r0, r2, lsr r0
    84b8:	0372023b 	cmneq	r2, #-1342177277	; 0xb0000003
    84bc:	50010000 	andpl	r0, r1, r0
    84c0:	001bbf1d 	andseq	fp, fp, sp, lsl pc
    84c4:	023b0100 	eorseq	r0, fp, #0, 2
    84c8:	00000053 	andeq	r0, r0, r3, asr r0
    84cc:	00004698 	muleq	r0, r8, r6
    84d0:	0d4d1f00 	stcleq	15, cr1, [sp, #-0]
    84d4:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    84d8:	00005302 	andeq	r5, r0, r2, lsl #6
    84dc:	0011ec00 	andseq	lr, r1, r0, lsl #24
    84e0:	00000808 	andeq	r0, r0, r8, lsl #16
    84e4:	099c0100 	ldmibeq	ip, {r8}
    84e8:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    84ec:	000032ce 	andeq	r3, r0, lr, asr #5
    84f0:	72024e01 	andvc	r4, r2, #1, 28
    84f4:	b9000003 	stmdblt	r0, {r0, r1}
    84f8:	00000046 	andeq	r0, r0, r6, asr #32
    84fc:	0032be1b 	eorseq	fp, r2, fp, lsl lr
    8500:	02600100 	rsbeq	r0, r0, #0, 2
    8504:	00000000 	andeq	r0, r0, r0
    8508:	0000000c 	andeq	r0, r0, ip
    850c:	072e9c01 	streq	r9, [lr, -r1, lsl #24]!
    8510:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    8514:	01000032 	tsteq	r0, r2, lsr r0
    8518:	03720260 	cmneq	r2, #96, 4
    851c:	50010000 	andpl	r0, r1, r0
    8520:	32ab1b00 	adccc	r1, fp, #0, 22
    8524:	73010000 	movwvc	r0, #4096	; 0x1000
    8528:	00000002 	andeq	r0, r0, r2
    852c:	00001200 	andeq	r1, r0, r0, lsl #4
    8530:	639c0100 	orrsvs	r0, ip, #0, 2
    8534:	1c000007 	stcne	0, cr0, [r0], {7}
    8538:	000032ce 	andeq	r3, r0, lr, asr #5
    853c:	72027301 	andvc	r7, r2, #67108864	; 0x4000000
    8540:	01000003 	tsteq	r0, r3
    8544:	32091d50 	andcc	r1, r9, #80, 26	; 0x1400
    8548:	73010000 	movwvc	r0, #4096	; 0x1000
    854c:	00006502 	andeq	r6, r0, r2, lsl #10
    8550:	0046da00 	subeq	sp, r6, r0, lsl #20
    8554:	4e1b0000 	cdpmi	0, 1, cr0, cr11, cr0, {0}
    8558:	01000031 	tsteq	r0, r1, lsr r0
    855c:	00000289 	andeq	r0, r0, r9, lsl #5
    8560:	00120000 	andseq	r0, r2, r0
    8564:	9c010000 	stcls	0, cr0, [r1], {-0}
    8568:	00000798 	muleq	r0, r8, r7
    856c:	0032ce1c 	eorseq	ip, r2, ip, lsl lr
    8570:	02890100 	addeq	r0, r9, #0, 2
    8574:	00000372 	andeq	r0, r0, r2, ror r3
    8578:	fa1d5001 	blx	75c584 <__Stack_Size+0x75c184>
    857c:	01000033 	tsteq	r0, r3, lsr r0
    8580:	00650289 	rsbeq	r0, r5, r9, lsl #5
    8584:	46fb0000 	ldrbtmi	r0, [fp], r0
    8588:	1b000000 	blne	8590 <__Stack_Size+0x8190>
    858c:	000033c4 	andeq	r3, r0, r4, asr #7
    8590:	00029f01 	andeq	r9, r2, r1, lsl #30
    8594:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8598:	01000000 	mrseq	r0, (UNDEF: 0)
    859c:	0007cb9c 	muleq	r7, ip, fp
    85a0:	32ce1c00 	sbccc	r1, lr, #0, 24
    85a4:	9f010000 	svcls	0x00010000
    85a8:	00037202 	andeq	r7, r3, r2, lsl #4
    85ac:	1c500100 	ldfnee	f0, [r0], {-0}
    85b0:	00001979 	andeq	r1, r0, r9, ror r9
    85b4:	d6029f01 	strle	r9, [r2], -r1, lsl #30
    85b8:	01000000 	mrseq	r0, (UNDEF: 0)
    85bc:	991b0051 	ldmdbls	fp, {r0, r4, r6}
    85c0:	01000033 	tsteq	r0, r3, lsr r0
    85c4:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    85c8:	00180000 	andseq	r0, r8, r0
    85cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    85d0:	000007fe 	strdeq	r0, [r0], -lr
    85d4:	0032ce1c 	eorseq	ip, r2, ip, lsl lr
    85d8:	02bc0100 	adcseq	r0, ip, #0, 2
    85dc:	00000372 	andeq	r0, r0, r2, ror r3
    85e0:	791c5001 	ldmdbvc	ip, {r0, ip, lr}
    85e4:	01000019 	tsteq	r0, r9, lsl r0
    85e8:	00d602bc 	ldrheq	r0, [r6], #44	; 0x2c
    85ec:	51010000 	mrspl	r0, (UNDEF: 1)
    85f0:	31a21b00 			; <UNDEFINED> instruction: 0x31a21b00
    85f4:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    85f8:	00000002 	andeq	r0, r0, r2
    85fc:	00001800 	andeq	r1, r0, r0, lsl #16
    8600:	319c0100 	orrscc	r0, ip, r0, lsl #2
    8604:	1c000008 	stcne	0, cr0, [r0], {8}
    8608:	000032ce 	andeq	r3, r0, lr, asr #5
    860c:	7202d901 	andvc	sp, r2, #16384	; 0x4000
    8610:	01000003 	tsteq	r0, r3
    8614:	19791c50 	ldmdbne	r9!, {r4, r6, sl, fp, ip}^
    8618:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    861c:	0000d602 	andeq	sp, r0, r2, lsl #12
    8620:	00510100 	subseq	r0, r1, r0, lsl #2
    8624:	0033371b 	eorseq	r3, r3, fp, lsl r7
    8628:	02f80100 	rscseq	r0, r8, #0, 2
    862c:	00000000 	andeq	r0, r0, r0
    8630:	00000016 	andeq	r0, r0, r6, lsl r0
    8634:	08669c01 	stmdaeq	r6!, {r0, sl, fp, ip, pc}^
    8638:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    863c:	01000032 	tsteq	r0, r2, lsr r0
    8640:	037202f8 	cmneq	r2, #248, 4	; 0x8000000f
    8644:	50010000 	andpl	r0, r1, r0
    8648:	0031d91d 	eorseq	sp, r1, sp, lsl r9
    864c:	02f80100 	rscseq	r0, r8, #0, 2
    8650:	00000053 	andeq	r0, r0, r3, asr r0
    8654:	0000471c 	andeq	r4, r0, ip, lsl r7
    8658:	336c1b00 	cmncc	ip, #0, 22
    865c:	0d010000 	stceq	0, cr0, [r1, #-0]
    8660:	00000003 	andeq	r0, r0, r3
    8664:	00001800 	andeq	r1, r0, r0, lsl #16
    8668:	999c0100 	ldmibls	ip, {r8}
    866c:	1c000008 	stcne	0, cr0, [r0], {8}
    8670:	000032ce 	andeq	r3, r0, lr, asr #5
    8674:	72030d01 	andvc	r0, r3, #1, 26	; 0x40
    8678:	01000003 	tsteq	r0, r3
    867c:	19791c50 	ldmdbne	r9!, {r4, r6, sl, fp, ip}^
    8680:	0d010000 	stceq	0, cr0, [r1, #-0]
    8684:	0000d603 	andeq	sp, r0, r3, lsl #12
    8688:	00510100 	subseq	r0, r1, r0, lsl #2
    868c:	0033b01f 	eorseq	fp, r3, pc, lsl r0
    8690:	03350100 	teqeq	r5, #0, 2
    8694:	000000ab 	andeq	r0, r0, fp, lsr #1
    8698:	00000000 	andeq	r0, r0, r0
    869c:	0000000c 	andeq	r0, r0, ip
    86a0:	08e29c01 	stmiaeq	r2!, {r0, sl, fp, ip, pc}^
    86a4:	ce1d0000 	cdpgt	0, 1, cr0, cr13, cr0, {0}
    86a8:	01000032 	tsteq	r0, r2, lsr r0
    86ac:	03720335 	cmneq	r2, #-738197504	; 0xd4000000
    86b0:	473d0000 	ldrmi	r0, [sp, -r0]!
    86b4:	3a1c0000 	bcc	7086bc <__Stack_Size+0x7082bc>
    86b8:	01000032 	tsteq	r0, r2, lsr r0
    86bc:	00530335 	subseq	r0, r3, r5, lsr r3
    86c0:	51010000 	mrspl	r0, (UNDEF: 1)
    86c4:	001b491a 	andseq	r4, fp, sl, lsl r9
    86c8:	03370100 	teqeq	r7, #0, 2
    86cc:	000000ab 	andeq	r0, r0, fp, lsr #1
    86d0:	0000475e 	andeq	r4, r0, lr, asr r7
    86d4:	33151b00 	tstcc	r5, #0, 22
    86d8:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    86dc:	00000003 	andeq	r0, r0, r3
    86e0:	00000800 	andeq	r0, r0, r0, lsl #16
    86e4:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    86e8:	1c000009 	stcne	0, cr0, [r0], {9}
    86ec:	000032ce 	andeq	r3, r0, lr, asr #5
    86f0:	72036901 	andvc	r6, r3, #16384	; 0x4000
    86f4:	01000003 	tsteq	r0, r3
    86f8:	323a1d50 	eorscc	r1, sl, #80, 26	; 0x1400
    86fc:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    8700:	00005303 	andeq	r5, r0, r3, lsl #6
    8704:	00478600 	subeq	r8, r7, r0, lsl #12
    8708:	251f0000 	ldrcs	r0, [pc, #-0]	; 8710 <__Stack_Size+0x8310>
    870c:	01000033 	tsteq	r0, r3, lsr r0
    8710:	00b6038a 	adcseq	r0, r6, sl, lsl #7
    8714:	00000000 	andeq	r0, r0, r0
    8718:	00400000 	subeq	r0, r0, r0
    871c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8720:	00000992 	muleq	r0, r2, r9
    8724:	0032ce1d 	eorseq	ip, r2, sp, lsl lr
    8728:	038a0100 	orreq	r0, sl, #0, 2
    872c:	00000372 	andeq	r0, r0, r2, ror r3
    8730:	000047a7 	andeq	r4, r0, r7, lsr #15
    8734:	0031d01d 	eorseq	sp, r1, sp, lsl r0
    8738:	038a0100 	orreq	r0, sl, #0, 2
    873c:	00000053 	andeq	r0, r0, r3, asr r0
    8740:	000047e1 	andeq	r4, r0, r1, ror #15
    8744:	00330e1a 	eorseq	r0, r3, sl, lsl lr
    8748:	038c0100 	orreq	r0, ip, #0, 2
    874c:	00000041 	andeq	r0, r0, r1, asr #32
    8750:	0000480d 	andeq	r4, r0, sp, lsl #16
    8754:	0034151a 	eorseq	r1, r4, sl, lsl r5
    8758:	038c0100 	orreq	r0, ip, #0, 2
    875c:	00000041 	andeq	r0, r0, r1, asr #32
    8760:	0000486e 	andeq	r4, r0, lr, ror #16
    8764:	00342a1a 	eorseq	r2, r4, sl, lsl sl
    8768:	038c0100 	orreq	r0, ip, #0, 2
    876c:	00000041 	andeq	r0, r0, r1, asr #32
    8770:	000048b6 			; <UNDEFINED> instruction: 0x000048b6
    8774:	001b491a 	andseq	r4, fp, sl, lsl r9
    8778:	038d0100 	orreq	r0, sp, #0, 2
    877c:	000000b6 	strheq	r0, [r0], -r6
    8780:	000048d5 	ldrdeq	r4, [r0], -r5
    8784:	31f11b00 	mvnscc	r1, r0, lsl #22
    8788:	da010000 	ble	48790 <__Stack_Size+0x48390>
    878c:	00000003 	andeq	r0, r0, r3
    8790:	00000e00 	andeq	r0, r0, r0, lsl #28
    8794:	e39c0100 	orrs	r0, ip, #0, 2
    8798:	1c000009 	stcne	0, cr0, [r0], {9}
    879c:	000032ce 	andeq	r3, r0, lr, asr #5
    87a0:	7203da01 	andvc	sp, r3, #4096	; 0x1000
    87a4:	01000003 	tsteq	r0, r3
    87a8:	31d01d50 	bicscc	r1, r0, r0, asr sp
    87ac:	da010000 	ble	487b4 <__Stack_Size+0x483b4>
    87b0:	00005303 	andeq	r5, r0, r3, lsl #6
    87b4:	0048f400 	subeq	pc, r8, r0, lsl #8
    87b8:	330e1a00 	movwcc	r1, #59904	; 0xea00
    87bc:	dc010000 	stcle	0, cr0, [r1], {-0}
    87c0:	00005303 	andeq	r5, r0, r3, lsl #6
    87c4:	00491500 	subeq	r1, r9, r0, lsl #10
    87c8:	34152000 	ldrcc	r2, [r5], #-0
    87cc:	dc010000 	stcle	0, cr0, [r1], {-0}
    87d0:	00005303 	andeq	r5, r0, r3, lsl #6
    87d4:	52210000 	eorpl	r0, r1, #0
    87d8:	0500001e 	streq	r0, [r0, #-30]
    87dc:	09fa0114 	ldmibeq	sl!, {r2, r4, r8}^
    87e0:	41220000 	teqmi	r2, r0
    87e4:	22000000 	andcs	r0, r0, #0
    87e8:	000000d6 	ldrdeq	r0, [r0], -r6
    87ec:	24b42100 	ldrtcs	r2, [r4], #256	; 0x100
    87f0:	15050000 	strne	r0, [r5, #-0]
    87f4:	000a1101 	andeq	r1, sl, r1, lsl #2
    87f8:	00412200 	subeq	r2, r1, r0, lsl #4
    87fc:	d6220000 	strtle	r0, [r2], -r0
    8800:	00000000 	andeq	r0, r0, r0
    8804:	00263f21 	eoreq	r3, r6, r1, lsr #30
    8808:	01100500 	tsteq	r0, r0, lsl #10
    880c:	00000a23 	andeq	r0, r0, r3, lsr #20
    8810:	000a2322 	andeq	r2, sl, r2, lsr #6
    8814:	04150000 	ldreq	r0, [r5], #-0
    8818:	00000297 	muleq	r0, r7, r2
    881c:	0000ec00 	andeq	lr, r0, r0, lsl #24
    8820:	90000400 	andls	r0, r0, r0, lsl #8
    8824:	0400001d 	streq	r0, [r0], #-29
    8828:	0002ec01 	andeq	lr, r2, r1, lsl #24
    882c:	34520100 	ldrbcc	r0, [r2], #-256	; 0x100
    8830:	05310000 	ldreq	r0, [r1, #-0]!
    8834:	0ba80000 	bleq	fea0883c <SCS_BASE+0x1e9fa83c>
    8838:	00000000 	andeq	r0, r0, r0
    883c:	28950000 	ldmcs	r5, {}	; <UNPREDICTABLE>
    8840:	84020000 	strhi	r0, [r2], #-0
    8844:	01000034 	tsteq	r0, r4, lsr r0
    8848:	0011f4d7 			; <UNDEFINED> instruction: 0x0011f4d7
    884c:	00005008 	andeq	r5, r0, r8
    8850:	5e9c0100 	fmlple	f0, f4, f0
    8854:	03000000 	movweq	r0, #0
    8858:	0000347d 	andeq	r3, r0, sp, ror r4
    885c:	005ed901 	subseq	sp, lr, r1, lsl #18
    8860:	6d040000 	stcvs	0, cr0, [r4, #-0]
    8864:	01000034 	tsteq	r0, r4, lsr r0
    8868:	00005ed9 	ldrdeq	r5, [r0], -r9
    886c:	00493c00 	subeq	r3, r9, r0, lsl #24
    8870:	12280500 	eorne	r0, r8, #0, 10
    8874:	00dd0800 	sbcseq	r0, sp, r0, lsl #16
    8878:	06000000 	streq	r0, [r0], -r0
    887c:	00006404 	andeq	r6, r0, r4, lsl #8
    8880:	07040700 	streq	r0, [r4, -r0, lsl #14]
    8884:	000008bd 			; <UNDEFINED> instruction: 0x000008bd
    8888:	00347508 	eorseq	r7, r4, r8, lsl #10
    888c:	645f0100 	ldrbvs	r0, [pc], #-256	; 8894 <__Stack_Size+0x8494>
    8890:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8894:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    8898:	00646101 	rsbeq	r6, r4, r1, lsl #2
    889c:	ac080000 	stcge	0, cr0, [r8], {-0}
    88a0:	01000034 	tsteq	r0, r4, lsr r0
    88a4:	00006463 	andeq	r6, r0, r3, ror #8
    88a8:	34a60800 	strtcc	r0, [r6], #2048	; 0x800
    88ac:	66010000 	strvs	r0, [r1], -r0
    88b0:	00000064 	andeq	r0, r0, r4, rrx
    88b4:	00344408 	eorseq	r4, r4, r8, lsl #8
    88b8:	64680100 	strbtvs	r0, [r8], #-256	; 0x100
    88bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    88c0:	0000344a 	andeq	r3, r0, sl, asr #8
    88c4:	c00a6b01 	andgt	r6, sl, r1, lsl #22
    88c8:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    88cc:	0b000000 	bleq	88d4 <__Stack_Size+0x84d4>
    88d0:	000000b9 	strheq	r0, [r0], -r9
    88d4:	0407004c 	streq	r0, [r7], #-76	; 0x4c
    88d8:	0008b407 	andeq	fp, r8, r7, lsl #8
    88dc:	c6040600 	strgt	r0, [r4], -r0, lsl #12
    88e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    88e4:	0034920d 	eorseq	r9, r4, sp, lsl #4
    88e8:	d87f0100 	ldmdale	pc!, {r8}^	; <UNPREDICTABLE>
    88ec:	05000000 	streq	r0, [r0, #-0]
    88f0:	00000003 	andeq	r0, r0, r3
    88f4:	00a90e08 	adceq	r0, r9, r8, lsl #28
    88f8:	410f0000 	mrsmi	r0, CPSR
    88fc:	0100000b 	tsteq	r0, fp
    8900:	0000e872 	andeq	lr, r0, r2, ror r8
    8904:	05041000 	streq	r1, [r4, #-0]
    8908:	00746e69 	rsbseq	r6, r4, r9, ror #28
    890c:	0003f600 	andeq	pc, r3, r0, lsl #12
    8910:	68000400 	stmdavs	r0, {sl}
    8914:	0400001e 	streq	r0, [r0], #-30
    8918:	0002ec01 	andeq	lr, r2, r1, lsl #24
    891c:	34d50100 	ldrbcc	r0, [r5], #256	; 0x100
    8920:	05310000 	ldreq	r0, [r1, #-0]!
    8924:	0bb80000 	bleq	fee0892c <SCS_BASE+0x1edfa92c>
    8928:	00000000 	andeq	r0, r0, r0
    892c:	28f20000 	ldmcs	r2!, {}^	; <UNPREDICTABLE>
    8930:	04020000 	streq	r0, [r2], #-0
    8934:	0007c105 	andeq	ip, r7, r5, lsl #2
    8938:	05020200 	streq	r0, [r2, #-512]	; 0x200
    893c:	00000793 	muleq	r0, r3, r7
    8940:	3e060102 	adfccs	f0, f6, f2
    8944:	02000009 	andeq	r0, r0, #9
    8948:	08bd0704 	popeq	{r2, r8, r9, sl}
    894c:	75030000 	strvc	r0, [r3, #-0]
    8950:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    8954:	00004c28 	andeq	r4, r0, r8, lsr #24
    8958:	07020200 	streq	r0, [r2, -r0, lsl #4]
    895c:	00000b25 	andeq	r0, r0, r5, lsr #22
    8960:	00387503 	eorseq	r7, r8, r3, lsl #10
    8964:	005d2902 	subseq	r2, sp, r2, lsl #18
    8968:	01020000 	mrseq	r0, (UNDEF: 2)
    896c:	00093c08 	andeq	r3, r9, r8, lsl #24
    8970:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8974:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    8978:	00530404 	subseq	r0, r3, r4, lsl #8
    897c:	f4050000 	vst4.8	{d0-d3}, [r5], r0
    8980:	01000012 	tsteq	r0, r2, lsl r0
    8984:	00963003 	addseq	r3, r6, r3
    8988:	08060000 	stmdaeq	r6, {}	; <UNPREDICTABLE>
    898c:	00000013 	andeq	r0, r0, r3, lsl r0
    8990:	00139e06 	andseq	r9, r3, r6, lsl #28
    8994:	31060100 	mrscc	r0, (UNDEF: 22)
    8998:	02000013 	andeq	r0, r0, #19
    899c:	00139006 	andseq	r9, r3, r6
    89a0:	07000300 	streq	r0, [r0, -r0, lsl #6]
    89a4:	000012f5 	strdeq	r1, [r0], -r5
    89a8:	00713703 	rsbseq	r3, r1, r3, lsl #14
    89ac:	46080000 	strmi	r0, [r8], -r0
    89b0:	0c000017 	stceq	0, cr0, [r0], {23}
    89b4:	00de3b03 	sbcseq	r3, lr, r3, lsl #22
    89b8:	d2090000 	andle	r0, r9, #0
    89bc:	03000014 	movweq	r0, #20
    89c0:	00004153 	andeq	r4, r0, r3, asr r1
    89c4:	92090000 	andls	r0, r9, #0
    89c8:	03000018 	movweq	r0, #24
    89cc:	00004154 	andeq	r4, r0, r4, asr r1
    89d0:	a0090200 	andge	r0, r9, r0, lsl #4
    89d4:	03000036 	movweq	r0, #54	; 0x36
    89d8:	00004155 	andeq	r4, r0, r5, asr r1
    89dc:	b5090400 	strlt	r0, [r9, #-1024]	; 0x400
    89e0:	03000017 	movweq	r0, #23
    89e4:	0000ed56 	andeq	lr, r0, r6, asr sp
    89e8:	0a000800 	beq	a9f0 <__Stack_Size+0xa5f0>
    89ec:	0000006b 	andeq	r0, r0, fp, rrx
    89f0:	000000ed 	andeq	r0, r0, sp, ror #1
    89f4:	0000410b 	andeq	r4, r0, fp, lsl #2
    89f8:	04040000 	streq	r0, [r4], #-0
    89fc:	000000de 	ldrdeq	r0, [r0], -lr
    8a00:	00174707 	andseq	r4, r7, r7, lsl #14
    8a04:	a1570300 	cmpge	r7, r0, lsl #6
    8a08:	0c000000 	stceq	0, cr0, [r0], {-0}
    8a0c:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    8a10:	01226503 	teqeq	r2, r3, lsl #10
    8a14:	620d0000 	andvs	r0, sp, #0
    8a18:	03003162 	movweq	r3, #354	; 0x162
    8a1c:	00005367 	andeq	r5, r0, r7, ror #6
    8a20:	620d0000 	andvs	r0, sp, #0
    8a24:	03003062 	movweq	r3, #98	; 0x62
    8a28:	00005368 	andeq	r5, r0, r8, ror #6
    8a2c:	0e000100 	adfeqs	f0, f0, f0
    8a30:	3e620302 	cdpcc	3, 6, cr0, cr2, cr2, {0}
    8a34:	0f000001 	svceq	0x00000001
    8a38:	64030077 	strvs	r0, [r3], #-119	; 0x77
    8a3c:	00000041 	andeq	r0, r0, r1, asr #32
    8a40:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    8a44:	00fe6a03 	rscseq	r6, lr, r3, lsl #20
    8a48:	07000000 	streq	r0, [r0, -r0]
    8a4c:	00001907 	andeq	r1, r0, r7, lsl #18
    8a50:	01226b03 	teqeq	r2, r3, lsl #22
    8a54:	39080000 	stmdbcc	r8, {}	; <UNPREDICTABLE>
    8a58:	1c000014 	stcne	0, cr0, [r0], {20}
    8a5c:	01da6d03 	bicseq	r6, sl, r3, lsl #26
    8a60:	f5090000 			; <UNDEFINED> instruction: 0xf5090000
    8a64:	03000017 	movweq	r0, #23
    8a68:	0000536f 	andeq	r5, r0, pc, ror #6
    8a6c:	a8090000 	stmdage	r9, {}	; <UNPREDICTABLE>
    8a70:	03000013 	movweq	r0, #19
    8a74:	00005370 	andeq	r5, r0, r0, ror r3
    8a78:	84090100 	strhi	r0, [r9], #-256	; 0x100
    8a7c:	03000015 	movweq	r0, #21
    8a80:	00013e71 	andeq	r3, r1, r1, ror lr
    8a84:	5f090200 	svcpl	0x00090200
    8a88:	03000014 	movweq	r0, #20
    8a8c:	00013e72 	andeq	r3, r1, r2, ror lr
    8a90:	64090400 	strvs	r0, [r9], #-1024	; 0x400
    8a94:	03000016 	movweq	r0, #22
    8a98:	00013e73 	andeq	r3, r1, r3, ror lr
    8a9c:	94090600 	strls	r0, [r9], #-1536	; 0x600
    8aa0:	03000017 	movweq	r0, #23
    8aa4:	00005375 	andeq	r5, r0, r5, ror r3
    8aa8:	82090800 	andhi	r0, r9, #0, 16
    8aac:	03000018 	movweq	r0, #24
    8ab0:	00005376 	andeq	r5, r0, r6, ror r3
    8ab4:	70090900 	andvc	r0, r9, r0, lsl #18
    8ab8:	03000016 	movweq	r0, #22
    8abc:	00005377 	andeq	r5, r0, r7, ror r3
    8ac0:	be090a00 	vmlalt.f32	s0, s18, s0
    8ac4:	03000016 	movweq	r0, #22
    8ac8:	00005378 	andeq	r5, r0, r8, ror r3
    8acc:	2d090b00 	vstrcs	d0, [r9, #-0]
    8ad0:	03000017 	movweq	r0, #23
    8ad4:	00005379 	andeq	r5, r0, r9, ror r3
    8ad8:	66090c00 	strvs	r0, [r9], -r0, lsl #24
    8adc:	03000018 	movweq	r0, #24
    8ae0:	0000f37c 	andeq	pc, r0, ip, ror r3	; <UNPREDICTABLE>
    8ae4:	07001000 	streq	r1, [r0, -r0]
    8ae8:	0000143a 	andeq	r1, r0, sl, lsr r4
    8aec:	01497d03 	cmpeq	r9, r3, lsl #26
    8af0:	a7080000 	strge	r0, [r8, -r0]
    8af4:	30000012 	andcc	r0, r0, r2, lsl r0
    8af8:	02827f03 	addeq	r7, r2, #3, 30
    8afc:	7f090000 	svcvc	0x00090000
    8b00:	03000028 	movweq	r0, #40	; 0x28
    8b04:	00028381 	andeq	r8, r2, r1, lsl #7
    8b08:	d4090000 	strle	r0, [r9], #-0
    8b0c:	03000015 	movweq	r0, #21
    8b10:	00028382 	andeq	r8, r2, r2, lsl #7
    8b14:	77090400 	strvc	r0, [r9, -r0, lsl #8]
    8b18:	03000013 	movweq	r0, #19
    8b1c:	00028385 	andeq	r8, r2, r5, lsl #7
    8b20:	14090800 	strne	r0, [r9], #-2048	; 0x800
    8b24:	03000013 	movweq	r0, #19
    8b28:	00028386 	andeq	r8, r2, r6, lsl #7
    8b2c:	4a090c00 	bmi	24bb34 <__Stack_Size+0x24b734>
    8b30:	03000013 	movweq	r0, #19
    8b34:	00029898 	muleq	r2, r8, r8
    8b38:	cb091000 	blgt	24cb40 <__Stack_Size+0x24c740>
    8b3c:	03000012 	movweq	r0, #18
    8b40:	000298a3 	andeq	r9, r2, r3, lsr #17
    8b44:	5b091400 	blpl	24db4c <__Stack_Size+0x24d74c>
    8b48:	03000013 	movweq	r0, #19
    8b4c:	0002b2ad 	andeq	fp, r2, sp, lsr #5
    8b50:	a0091800 	andge	r1, r9, r0, lsl #16
    8b54:	03000015 	movweq	r0, #21
    8b58:	0000edaf 	andeq	lr, r0, pc, lsr #27
    8b5c:	e3091c00 	movw	r1, #39936	; 0x9c00
    8b60:	03000018 	movweq	r0, #24
    8b64:	0000edb0 			; <UNDEFINED> instruction: 0x0000edb0
    8b68:	e1092000 	mrs	r2, (UNDEF: 9)
    8b6c:	03000017 	movweq	r0, #23
    8b70:	0000edb1 			; <UNDEFINED> instruction: 0x0000edb1
    8b74:	b4092400 	strlt	r2, [r9], #-1024	; 0x400
    8b78:	03000012 	movweq	r0, #18
    8b7c:	0002b8b5 			; <UNDEFINED> instruction: 0x0002b8b5
    8b80:	9d092800 	stcls	8, cr2, [r9, #-0]
    8b84:	03000036 	movweq	r0, #54	; 0x36
    8b88:	000053b7 			; <UNDEFINED> instruction: 0x000053b7
    8b8c:	10002c00 	andne	r2, r0, r0, lsl #24
    8b90:	02820404 	addeq	r0, r2, #4, 8	; 0x4000000
    8b94:	960a0000 	strls	r0, [sl], -r0
    8b98:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    8b9c:	0b000002 	bleq	8bac <__Stack_Size+0x87ac>
    8ba0:	00000053 	andeq	r0, r0, r3, asr r0
    8ba4:	89040400 	stmdbhi	r4, {sl}
    8ba8:	0a000002 	beq	8bb8 <__Stack_Size+0x87b8>
    8bac:	00000096 	muleq	r0, r6, r0
    8bb0:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    8bb4:	0000530b 	andeq	r5, r0, fp, lsl #6
    8bb8:	00530b00 	subseq	r0, r3, r0, lsl #22
    8bbc:	04000000 	streq	r0, [r0], #-0
    8bc0:	00029e04 	andeq	r9, r2, r4, lsl #28
    8bc4:	07041100 	streq	r1, [r4, -r0, lsl #2]
    8bc8:	000012a8 	andeq	r1, r0, r8, lsr #5
    8bcc:	01e5b903 	mvneq	fp, r3, lsl #18
    8bd0:	fa080000 	blx	208bd8 <__Stack_Size+0x2087d8>
    8bd4:	24000013 	strcs	r0, [r0], #-19
    8bd8:	033ebb03 	teqeq	lr, #3072	; 0xc00
    8bdc:	fc090000 	stc2	0, cr0, [r9], {-0}
    8be0:	03000016 	movweq	r0, #22
    8be4:	000283bd 			; <UNDEFINED> instruction: 0x000283bd
    8be8:	f8090000 			; <UNDEFINED> instruction: 0xf8090000
    8bec:	03000015 	movweq	r0, #21
    8bf0:	000283be 			; <UNDEFINED> instruction: 0x000283be
    8bf4:	72090400 	andvc	r0, r9, #0, 8
    8bf8:	03000015 	movweq	r0, #21
    8bfc:	000283bf 			; <UNDEFINED> instruction: 0x000283bf
    8c00:	0e090800 	cdpeq	8, 0, cr0, cr9, cr0, {0}
    8c04:	03000016 	movweq	r0, #22
    8c08:	000283c0 	andeq	r8, r2, r0, asr #7
    8c0c:	12090c00 	andne	r0, r9, #0, 24
    8c10:	03000014 	movweq	r0, #20
    8c14:	000283c1 	andeq	r8, r2, r1, asr #7
    8c18:	be091000 	cdplt	0, 0, cr1, cr9, cr0, {0}
    8c1c:	03000017 	movweq	r0, #23
    8c20:	000283c2 	andeq	r8, r2, r2, asr #7
    8c24:	9e091400 	cfcpysls	mvf1, mvf9
    8c28:	03000018 	movweq	r0, #24
    8c2c:	000283c3 	andeq	r8, r2, r3, asr #7
    8c30:	bc091800 	stclt	8, cr1, [r9], {-0}
    8c34:	03000014 	movweq	r0, #20
    8c38:	000283c4 	andeq	r8, r2, r4, asr #7
    8c3c:	6a091c00 	bvs	24fc44 <__Stack_Size+0x24f844>
    8c40:	03000014 	movweq	r0, #20
    8c44:	000283c5 	andeq	r8, r2, r5, asr #7
    8c48:	07002000 	streq	r2, [r0, -r0]
    8c4c:	000013fb 	strdeq	r1, [r0], -fp
    8c50:	02c5c703 	sbceq	ip, r5, #786432	; 0xc0000
    8c54:	d7120000 	ldrle	r0, [r2, -r0]
    8c58:	01000002 	tsteq	r0, r2
    8c5c:	00124435 	andseq	r4, r2, r5, lsr r4
    8c60:	00003808 	andeq	r3, r0, r8, lsl #16
    8c64:	139c0100 	orrsne	r0, ip, #0, 2
    8c68:	000012de 	ldrdeq	r1, [r0], -lr
    8c6c:	02baee03 	adcseq	lr, sl, #3, 28	; 0x30
    8c70:	be130000 	cdplt	0, 1, cr0, cr3, cr0, {0}
    8c74:	03000034 	movweq	r0, #52	; 0x34
    8c78:	00033eef 	andeq	r3, r3, pc, ror #29
    8c7c:	185a1400 	ldmdane	sl, {sl, ip}^
    8c80:	27010000 	strcs	r0, [r1, -r0]
    8c84:	000001da 	ldrdeq	r0, [r0], -sl
    8c88:	06400305 	strbeq	r0, [r0], -r5, lsl #6
    8c8c:	f0142000 			; <UNDEFINED> instruction: 0xf0142000
    8c90:	01000034 	tsteq	r0, r4, lsr r0
    8c94:	00005318 	andeq	r5, r0, r8, lsl r3
    8c98:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    8c9c:	14200006 	strtne	r0, [r0], #-6
    8ca0:	000014de 	ldrdeq	r1, [r0], -lr
    8ca4:	03a31d01 			; <UNDEFINED> instruction: 0x03a31d01
    8ca8:	03050000 	movweq	r0, #20480	; 0x5000
    8cac:	20000660 	andcs	r0, r0, r0, ror #12
    8cb0:	01da0404 	bicseq	r0, sl, r4, lsl #8
    8cb4:	f8140000 			; <UNDEFINED> instruction: 0xf8140000
    8cb8:	01000034 	tsteq	r0, r4, lsr r0
    8cbc:	0003ba20 	andeq	fp, r3, r0, lsr #20
    8cc0:	38030500 	stmdacc	r3, {r8, sl}
    8cc4:	04200006 	strteq	r0, [r0], #-6
    8cc8:	0002ba04 	andeq	fp, r2, r4, lsl #20
    8ccc:	34bd1400 	ldrtcc	r1, [sp], #1024	; 0x400
    8cd0:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    8cd4:	000003d1 	ldrdeq	r0, [r0], -r1
    8cd8:	065c0305 	ldrbeq	r0, [ip], -r5, lsl #6
    8cdc:	04042000 	streq	r2, [r4], #-0
    8ce0:	0000033e 	andeq	r0, r0, lr, lsr r3
    8ce4:	0034b314 	eorseq	fp, r4, r4, lsl r3
    8ce8:	41250100 	teqmi	r5, r0, lsl #2
    8cec:	05000000 	streq	r0, [r0, #-0]
    8cf0:	00063403 	andeq	r3, r6, r3, lsl #8
    8cf4:	19821420 	stmibne	r2, {r5, sl, ip}
    8cf8:	26010000 	strcs	r0, [r1], -r0
    8cfc:	00000041 	andeq	r0, r0, r1, asr #32
    8d00:	06640305 	strbteq	r0, [r4], -r5, lsl #6
    8d04:	10002000 	andne	r2, r0, r0
    8d08:	0400000e 	streq	r0, [r0], #-14
    8d0c:	001f7200 	andseq	r7, pc, r0, lsl #4
    8d10:	ec010400 	cfstrs	mvf0, [r1], {-0}
    8d14:	01000002 	tsteq	r0, r2
    8d18:	00003522 	andeq	r3, r0, r2, lsr #10
    8d1c:	00000531 	andeq	r0, r0, r1, lsr r5
    8d20:	00000c00 	andeq	r0, r0, r0, lsl #24
    8d24:	00000000 	andeq	r0, r0, r0
    8d28:	00002981 	andeq	r2, r0, r1, lsl #19
    8d2c:	c1050402 	tstgt	r5, r2, lsl #8
    8d30:	02000007 	andeq	r0, r0, #7
    8d34:	07930502 	ldreq	r0, [r3, r2, lsl #10]
    8d38:	01020000 	mrseq	r0, (UNDEF: 2)
    8d3c:	00093e06 	andeq	r3, r9, r6, lsl #28
    8d40:	33750300 	cmncc	r5, #0, 6
    8d44:	27020032 	smladxcs	r2, r2, r0, r0
    8d48:	00000045 	andeq	r0, r0, r5, asr #32
    8d4c:	bd070402 	cfstrslt	mvf0, [r7, #-8]
    8d50:	03000008 	movweq	r0, #8
    8d54:	00363175 	eorseq	r3, r6, r5, ror r1
    8d58:	00572802 	subseq	r2, r7, r2, lsl #16
    8d5c:	02020000 	andeq	r0, r2, #0
    8d60:	000b2507 	andeq	r2, fp, r7, lsl #10
    8d64:	38750300 	ldmdacc	r5!, {r8, r9}^
    8d68:	68290200 	stmdavs	r9!, {r9}
    8d6c:	02000000 	andeq	r0, r0, #0
    8d70:	093c0801 	ldmdbeq	ip!, {r0, fp}
    8d74:	01040000 	mrseq	r0, (UNDEF: 4)
    8d78:	00843a02 	addeq	r3, r4, r2, lsl #20
    8d7c:	fa050000 	blx	148d84 <__Stack_Size+0x148984>
    8d80:	00000007 	andeq	r0, r0, r7
    8d84:	00021405 	andeq	r1, r2, r5, lsl #8
    8d88:	06000100 	streq	r0, [r0], -r0, lsl #2
    8d8c:	000005a9 	andeq	r0, r0, r9, lsr #11
    8d90:	006f3a02 	rsbeq	r3, pc, r2, lsl #20
    8d94:	04020000 	streq	r0, [r2], #-0
    8d98:	0008b407 	andeq	fp, r8, r7, lsl #8
    8d9c:	151e0700 	ldrne	r0, [lr, #-1792]	; 0x700
    8da0:	03010000 	movweq	r0, #4096	; 0x1000
    8da4:	0000bb16 	andeq	fp, r0, r6, lsl fp
    8da8:	16860500 	strne	r0, [r6], r0, lsl #10
    8dac:	05000000 	streq	r0, [r0, #-0]
    8db0:	000017a1 	andeq	r1, r0, r1, lsr #15
    8db4:	14a90501 	strtne	r0, [r9], #1281	; 0x501
    8db8:	05020000 	streq	r0, [r2, #-0]
    8dbc:	000018f7 	strdeq	r1, [r0], -r7
    8dc0:	ff070003 			; <UNDEFINED> instruction: 0xff070003
    8dc4:	01000013 	tsteq	r0, r3, lsl r0
    8dc8:	011c1f03 	tsteq	ip, r3, lsl #30
    8dcc:	6d050000 	stcvs	0, cr0, [r5, #-0]
    8dd0:	00000038 	andeq	r0, r0, r8, lsr r0
    8dd4:	00373005 	eorseq	r3, r7, r5
    8dd8:	57050100 	strpl	r0, [r5, -r0, lsl #2]
    8ddc:	02000007 	andeq	r0, r0, #7
    8de0:	0035c905 	eorseq	ip, r5, r5, lsl #18
    8de4:	61050300 	mrsvs	r0, SP_abt
    8de8:	04000007 	streq	r0, [r0], #-7
    8dec:	00362b05 	eorseq	r2, r6, r5, lsl #22
    8df0:	93050500 	movwls	r0, #21760	; 0x5500
    8df4:	06000037 			; <UNDEFINED> instruction: 0x06000037
    8df8:	00368505 	eorseq	r8, r6, r5, lsl #10
    8dfc:	b8050700 	stmdalt	r5, {r8, r9, sl}
    8e00:	08000038 	stmdaeq	r0, {r3, r4, r5}
    8e04:	00391405 	eorseq	r1, r9, r5, lsl #8
    8e08:	f7050900 			; <UNDEFINED> instruction: 0xf7050900
    8e0c:	0a000036 	beq	8eec <__Stack_Size+0x8aec>
    8e10:	00375305 	eorseq	r5, r7, r5, lsl #6
    8e14:	4e050b00 	vmlami.f64	d0, d5, d0
    8e18:	0c000036 	stceq	0, cr0, [r0], {54}	; 0x36
    8e1c:	00384705 	eorseq	r4, r8, r5, lsl #14
    8e20:	07000c00 	streq	r0, [r0, -r0, lsl #24]
    8e24:	00003511 	andeq	r3, r0, r1, lsl r5
    8e28:	47320301 	ldrmi	r0, [r2, -r1, lsl #6]!
    8e2c:	05000001 	streq	r0, [r0, #-1]
    8e30:	000038ca 	andeq	r3, r0, sl, asr #17
    8e34:	35a20501 	strcc	r0, [r2, #1281]!	; 0x501
    8e38:	05020000 	streq	r0, [r2, #-0]
    8e3c:	000037a2 	andeq	r3, r0, r2, lsr #15
    8e40:	389e0503 	ldmcc	lr, {r0, r1, r8, sl}
    8e44:	05040000 	streq	r0, [r4, #-0]
    8e48:	00003878 	andeq	r3, r0, r8, ror r8
    8e4c:	d5070005 	strle	r0, [r7, #-5]
    8e50:	01000035 	tsteq	r0, r5, lsr r0
    8e54:	01603c03 	cmneq	r0, r3, lsl #24
    8e58:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    8e5c:	00000036 	andeq	r0, r0, r6, lsr r0
    8e60:	0035e705 	eorseq	lr, r5, r5, lsl #14
    8e64:	07000100 	streq	r0, [r0, -r0, lsl #2]
    8e68:	00003502 	andeq	r3, r0, r2, lsl #10
    8e6c:	a9190401 	ldmdbge	r9, {r0, sl}
    8e70:	05000001 	streq	r0, [r0, #-1]
    8e74:	0000360c 	andeq	r3, r0, ip, lsl #12
    8e78:	36b30500 	ldrtcc	r0, [r3], r0, lsl #10
    8e7c:	05010000 	streq	r0, [r1, #-0]
    8e80:	00003623 	andeq	r3, r0, r3, lsr #12
    8e84:	35580502 	ldrbcc	r0, [r8, #-1282]	; 0x502
    8e88:	05030000 	streq	r0, [r3, #-0]
    8e8c:	0000361e 	andeq	r3, r0, lr, lsl r6
    8e90:	35530504 	ldrbcc	r0, [r3, #-1284]	; 0x504
    8e94:	05050000 	streq	r0, [r5, #-0]
    8e98:	000037f7 	strdeq	r3, [r0], -r7
    8e9c:	35fc0506 	ldrbcc	r0, [ip, #1286]!	; 0x506
    8ea0:	05070000 	streq	r0, [r7, #-0]
    8ea4:	0000373e 	andeq	r3, r0, lr, lsr r7
    8ea8:	38060508 	stmdacc	r6, {r3, r8, sl}
    8eac:	00090000 	andeq	r0, r9, r0
    8eb0:	0013e008 	andseq	lr, r3, r8
    8eb4:	27040800 	strcs	r0, [r4, -r0, lsl #16]
    8eb8:	000001ce 	andeq	r0, r0, lr, asr #3
    8ebc:	00164f09 	andseq	r4, r6, r9, lsl #30
    8ec0:	ce290400 	cdpgt	4, 2, cr0, cr9, cr0, {0}
    8ec4:	00000001 	andeq	r0, r0, r1
    8ec8:	0015da09 	andseq	sp, r5, r9, lsl #20
    8ecc:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    8ed0:	04000000 	streq	r0, [r0], #-0
    8ed4:	5e040a00 	vmlapl.f32	s0, s8, s0
    8ed8:	06000000 	streq	r0, [r0], -r0
    8edc:	000016d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    8ee0:	01a92c04 			; <UNDEFINED> instruction: 0x01a92c04
    8ee4:	f4070000 	vst4.8	{d0-d3}, [r7], r0
    8ee8:	01000012 	tsteq	r0, r2, lsl r0
    8eec:	02043004 	andeq	r3, r4, #4
    8ef0:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    8ef4:	00000013 	andeq	r0, r0, r3, lsl r0
    8ef8:	00139e05 	andseq	r9, r3, r5, lsl #28
    8efc:	31050100 	mrscc	r0, (UNDEF: 21)
    8f00:	02000013 	andeq	r0, r0, #19
    8f04:	00139005 	andseq	r9, r3, r5
    8f08:	06000300 	streq	r0, [r0], -r0, lsl #6
    8f0c:	000012f5 	strdeq	r1, [r0], -r5
    8f10:	01df3704 	bicseq	r3, pc, r4, lsl #14
    8f14:	46080000 	strmi	r0, [r8], -r0
    8f18:	0c000017 	stceq	0, cr0, [r0], {23}
    8f1c:	024c3b04 	subeq	r3, ip, #4, 22	; 0x1000
    8f20:	d2090000 	andle	r0, r9, #0
    8f24:	04000014 	streq	r0, [r0], #-20
    8f28:	00004c53 	andeq	r4, r0, r3, asr ip
    8f2c:	92090000 	andls	r0, r9, #0
    8f30:	04000018 	streq	r0, [r0], #-24
    8f34:	00004c54 	andeq	r4, r0, r4, asr ip
    8f38:	a0090200 	andge	r0, r9, r0, lsl #4
    8f3c:	04000036 	streq	r0, [r0], #-54	; 0x36
    8f40:	00004c55 	andeq	r4, r0, r5, asr ip
    8f44:	b5090400 	strlt	r0, [r9, #-1024]	; 0x400
    8f48:	04000017 	streq	r0, [r0], #-23
    8f4c:	00025b56 	andeq	r5, r2, r6, asr fp
    8f50:	0b000800 	bleq	af58 <__Stack_Size+0xab58>
    8f54:	000001ce 	andeq	r0, r0, lr, asr #3
    8f58:	0000025b 	andeq	r0, r0, fp, asr r2
    8f5c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    8f60:	040a0000 	streq	r0, [sl], #-0
    8f64:	0000024c 	andeq	r0, r0, ip, asr #4
    8f68:	00174706 	andseq	r4, r7, r6, lsl #14
    8f6c:	0f570400 	svceq	0x00570400
    8f70:	08000002 	stmdaeq	r0, {r1}
    8f74:	0000178c 	andeq	r1, r0, ip, lsl #15
    8f78:	915b0402 	cmpls	fp, r2, lsl #8
    8f7c:	09000002 	stmdbeq	r0, {r1}
    8f80:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    8f84:	005e5d04 	subseq	r5, lr, r4, lsl #26
    8f88:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8f8c:	000016e0 	andeq	r1, r0, r0, ror #13
    8f90:	005e5e04 	subseq	r5, lr, r4, lsl #28
    8f94:	00010000 	andeq	r0, r1, r0
    8f98:	00178d06 	andseq	r8, r7, r6, lsl #26
    8f9c:	6c600400 	cfstrdvs	mvd0, [r0], #-0
    8fa0:	0d000002 	stceq	0, cr0, [r0, #-8]
    8fa4:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    8fa8:	02c06504 	sbceq	r6, r0, #4, 10	; 0x1000000
    8fac:	620e0000 	andvs	r0, lr, #0
    8fb0:	04003162 	streq	r3, [r0], #-354	; 0x162
    8fb4:	00005e67 	andeq	r5, r0, r7, ror #28
    8fb8:	620e0000 	andvs	r0, lr, #0
    8fbc:	04003062 	streq	r3, [r0], #-98	; 0x62
    8fc0:	00005e68 	andeq	r5, r0, r8, ror #28
    8fc4:	0f000100 	svceq	0x00000100
    8fc8:	dc620402 	cfstrdle	mvd0, [r2], #-8
    8fcc:	10000002 	andne	r0, r0, r2
    8fd0:	64040077 	strvs	r0, [r4], #-119	; 0x77
    8fd4:	0000004c 	andeq	r0, r0, ip, asr #32
    8fd8:	00776210 	rsbseq	r6, r7, r0, lsl r2
    8fdc:	029c6a04 	addseq	r6, ip, #4, 20	; 0x4000
    8fe0:	06000000 	streq	r0, [r0], -r0
    8fe4:	00001907 	andeq	r1, r0, r7, lsl #18
    8fe8:	02c06b04 	sbceq	r6, r0, #4, 22	; 0x1000
    8fec:	39080000 	stmdbcc	r8, {}	; <UNPREDICTABLE>
    8ff0:	1c000014 	stcne	0, cr0, [r0], {20}
    8ff4:	03786d04 	cmneq	r8, #4, 26	; 0x100
    8ff8:	f5090000 			; <UNDEFINED> instruction: 0xf5090000
    8ffc:	04000017 	streq	r0, [r0], #-23
    9000:	00005e6f 	andeq	r5, r0, pc, ror #28
    9004:	a8090000 	stmdage	r9, {}	; <UNPREDICTABLE>
    9008:	04000013 	streq	r0, [r0], #-19
    900c:	00005e70 	andeq	r5, r0, r0, ror lr
    9010:	84090100 	strhi	r0, [r9], #-256	; 0x100
    9014:	04000015 	streq	r0, [r0], #-21
    9018:	0002dc71 	andeq	sp, r2, r1, ror ip
    901c:	5f090200 	svcpl	0x00090200
    9020:	04000014 	streq	r0, [r0], #-20
    9024:	0002dc72 	andeq	sp, r2, r2, ror ip
    9028:	64090400 	strvs	r0, [r9], #-1024	; 0x400
    902c:	04000016 	streq	r0, [r0], #-22
    9030:	0002dc73 	andeq	sp, r2, r3, ror ip
    9034:	94090600 	strls	r0, [r9], #-1536	; 0x600
    9038:	04000017 	streq	r0, [r0], #-23
    903c:	00005e75 	andeq	r5, r0, r5, ror lr
    9040:	82090800 	andhi	r0, r9, #0, 16
    9044:	04000018 	streq	r0, [r0], #-24
    9048:	00005e76 	andeq	r5, r0, r6, ror lr
    904c:	70090900 	andvc	r0, r9, r0, lsl #18
    9050:	04000016 	streq	r0, [r0], #-22
    9054:	00005e77 	andeq	r5, r0, r7, ror lr
    9058:	be090a00 	vmlalt.f32	s0, s18, s0
    905c:	04000016 	streq	r0, [r0], #-22
    9060:	00005e78 	andeq	r5, r0, r8, ror lr
    9064:	2d090b00 	vstrcs	d0, [r9, #-0]
    9068:	04000017 	streq	r0, [r0], #-23
    906c:	00005e79 	andeq	r5, r0, r9, ror lr
    9070:	66090c00 	strvs	r0, [r9], -r0, lsl #24
    9074:	04000018 	streq	r0, [r0], #-24
    9078:	0002617c 	andeq	r6, r2, ip, ror r1
    907c:	06001000 	streq	r1, [r0], -r0
    9080:	0000143a 	andeq	r1, r0, sl, lsr r4
    9084:	02e77d04 	rsceq	r7, r7, #4, 26	; 0x100
    9088:	a7080000 	strge	r0, [r8, -r0]
    908c:	30000012 	andcc	r0, r0, r2, lsl r0
    9090:	04207f04 	strteq	r7, [r0], #-3844	; 0xf04
    9094:	7f090000 	svcvc	0x00090000
    9098:	04000028 	streq	r0, [r0], #-40	; 0x28
    909c:	00042181 	andeq	r2, r4, r1, lsl #3
    90a0:	d4090000 	strle	r0, [r9], #-0
    90a4:	04000015 	streq	r0, [r0], #-21
    90a8:	00042182 	andeq	r2, r4, r2, lsl #3
    90ac:	77090400 	strvc	r0, [r9, -r0, lsl #8]
    90b0:	04000013 	streq	r0, [r0], #-19
    90b4:	00042185 	andeq	r2, r4, r5, lsl #3
    90b8:	14090800 	strne	r0, [r9], #-2048	; 0x800
    90bc:	04000013 	streq	r0, [r0], #-19
    90c0:	00042186 	andeq	r2, r4, r6, lsl #3
    90c4:	4a090c00 	bmi	24c0cc <__Stack_Size+0x24bccc>
    90c8:	04000013 	streq	r0, [r0], #-19
    90cc:	00043698 	muleq	r4, r8, r6
    90d0:	cb091000 	blgt	24d0d8 <__Stack_Size+0x24ccd8>
    90d4:	04000012 	streq	r0, [r0], #-18
    90d8:	000436a3 	andeq	r3, r4, r3, lsr #13
    90dc:	5b091400 	blpl	24e0e4 <__Stack_Size+0x24dce4>
    90e0:	04000013 	streq	r0, [r0], #-19
    90e4:	000450ad 	andeq	r5, r4, sp, lsr #1
    90e8:	a0091800 	andge	r1, r9, r0, lsl #16
    90ec:	04000015 	streq	r0, [r0], #-21
    90f0:	00025baf 	andeq	r5, r2, pc, lsr #23
    90f4:	e3091c00 	movw	r1, #39936	; 0x9c00
    90f8:	04000018 	streq	r0, [r0], #-24
    90fc:	00025bb0 			; <UNDEFINED> instruction: 0x00025bb0
    9100:	e1092000 	mrs	r2, (UNDEF: 9)
    9104:	04000017 	streq	r0, [r0], #-23
    9108:	00025bb1 			; <UNDEFINED> instruction: 0x00025bb1
    910c:	b4092400 	strlt	r2, [r9], #-1024	; 0x400
    9110:	04000012 	streq	r0, [r0], #-18
    9114:	000456b5 			; <UNDEFINED> instruction: 0x000456b5
    9118:	9d092800 	stcls	8, cr2, [r9, #-0]
    911c:	04000036 	streq	r0, [r0], #-54	; 0x36
    9120:	00005eb7 			; <UNDEFINED> instruction: 0x00005eb7
    9124:	11002c00 	tstne	r0, r0, lsl #24
    9128:	0420040a 	strteq	r0, [r0], #-1034	; 0x40a
    912c:	040b0000 	streq	r0, [fp], #-0
    9130:	36000002 	strcc	r0, [r0], -r2
    9134:	0c000004 	stceq	0, cr0, [r0], {4}
    9138:	0000005e 	andeq	r0, r0, lr, asr r0
    913c:	27040a00 	strcs	r0, [r4, -r0, lsl #20]
    9140:	0b000004 	bleq	9158 <__Stack_Size+0x8d58>
    9144:	00000204 	andeq	r0, r0, r4, lsl #4
    9148:	00000450 	andeq	r0, r0, r0, asr r4
    914c:	00005e0c 	andeq	r5, r0, ip, lsl #28
    9150:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9154:	0a000000 	beq	915c <__Stack_Size+0x8d5c>
    9158:	00043c04 	andeq	r3, r4, r4, lsl #24
    915c:	06041200 	streq	r1, [r4], -r0, lsl #4
    9160:	000012a8 	andeq	r1, r0, r8, lsr #5
    9164:	0383b904 	orreq	fp, r3, #4, 18	; 0x10000
    9168:	fa080000 	blx	209170 <__Stack_Size+0x208d70>
    916c:	24000013 	strcs	r0, [r0], #-19
    9170:	04dcbb04 	ldrbeq	fp, [ip], #2820	; 0xb04
    9174:	fc090000 	stc2	0, cr0, [r9], {-0}
    9178:	04000016 	streq	r0, [r0], #-22
    917c:	000421bd 			; <UNDEFINED> instruction: 0x000421bd
    9180:	f8090000 			; <UNDEFINED> instruction: 0xf8090000
    9184:	04000015 	streq	r0, [r0], #-21
    9188:	000421be 			; <UNDEFINED> instruction: 0x000421be
    918c:	72090400 	andvc	r0, r9, #0, 8
    9190:	04000015 	streq	r0, [r0], #-21
    9194:	000421bf 			; <UNDEFINED> instruction: 0x000421bf
    9198:	0e090800 	cdpeq	8, 0, cr0, cr9, cr0, {0}
    919c:	04000016 	streq	r0, [r0], #-22
    91a0:	000421c0 	andeq	r2, r4, r0, asr #3
    91a4:	12090c00 	andne	r0, r9, #0, 24
    91a8:	04000014 	streq	r0, [r0], #-20
    91ac:	000421c1 	andeq	r2, r4, r1, asr #3
    91b0:	be091000 	cdplt	0, 0, cr1, cr9, cr0, {0}
    91b4:	04000017 	streq	r0, [r0], #-23
    91b8:	000421c2 	andeq	r2, r4, r2, asr #3
    91bc:	9e091400 	cfcpysls	mvf1, mvf9
    91c0:	04000018 	streq	r0, [r0], #-24
    91c4:	000421c3 	andeq	r2, r4, r3, asr #3
    91c8:	bc091800 	stclt	8, cr1, [r9], {-0}
    91cc:	04000014 	streq	r0, [r0], #-20
    91d0:	000421c4 	andeq	r2, r4, r4, asr #3
    91d4:	6a091c00 	bvs	2501dc <__Stack_Size+0x24fddc>
    91d8:	04000014 	streq	r0, [r0], #-20
    91dc:	000421c5 	andeq	r2, r4, r5, asr #3
    91e0:	06002000 	streq	r2, [r0], -r0
    91e4:	000013fb 	strdeq	r1, [r0], -fp
    91e8:	0463c704 	strbteq	ip, [r3], #-1796	; 0x704
    91ec:	88130000 	ldmdahi	r3, {}	; <UNPREDICTABLE>
    91f0:	01000035 	tsteq	r0, r5, lsr r0
    91f4:	0001ce3d 	andeq	ip, r1, sp, lsr lr
    91f8:	00127c00 	andseq	r7, r2, r0, lsl #24
    91fc:	00002408 	andeq	r2, r0, r8, lsl #8
    9200:	109c0100 	addsne	r0, ip, r0, lsl #2
    9204:	14000005 	strne	r0, [r0], #-5
    9208:	00003c97 	muleq	r0, r7, ip
    920c:	004c3d01 	subeq	r3, ip, r1, lsl #26
    9210:	497d0000 	ldmdbmi	sp!, {}^	; <UNPREDICTABLE>
    9214:	13000000 	movwne	r0, #0
    9218:	00003761 	andeq	r3, r0, r1, ror #14
    921c:	01ce6b01 	biceq	r6, lr, r1, lsl #22
    9220:	12a00000 	adcne	r0, r0, #0
    9224:	00240800 	eoreq	r0, r4, r0, lsl #16
    9228:	9c010000 	stcls	0, cr0, [r1], {-0}
    922c:	00000539 	andeq	r0, r0, r9, lsr r5
    9230:	003c9714 	eorseq	r9, ip, r4, lsl r7
    9234:	4c6b0100 	stfmie	f0, [fp], #-0
    9238:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    923c:	00000049 	andeq	r0, r0, r9, asr #32
    9240:	0038dc13 	eorseq	sp, r8, r3, lsl ip
    9244:	cea30100 	fdvgts	f0, f3, f0
    9248:	c4000001 	strgt	r0, [r0], #-1
    924c:	90080012 	andls	r0, r8, r2, lsl r0
    9250:	01000000 	mrseq	r0, (UNDEF: 0)
    9254:	0005a39c 	muleq	r5, ip, r3
    9258:	3c971400 	cfldrscc	mvf1, [r7], {0}
    925c:	a3010000 	movwge	r0, #4096	; 0x1000
    9260:	0000004c 	andeq	r0, r0, ip, asr #32
    9264:	000049bf 			; <UNDEFINED> instruction: 0x000049bf
    9268:	0012e415 	andseq	lr, r2, r5, lsl r4
    926c:	00001c08 	andeq	r1, r0, r8, lsl #24
    9270:	00057e00 	andeq	r7, r5, r0, lsl #28
    9274:	188a1600 	stmne	sl, {r9, sl, ip}
    9278:	b1010000 	mrslt	r0, (UNDEF: 1)
    927c:	0000005e 	andeq	r0, r0, lr, asr r0
    9280:	000049e0 	andeq	r4, r0, r0, ror #19
    9284:	13081700 	movwne	r1, #34560	; 0x8700
    9288:	00300800 	eorseq	r0, r0, r0, lsl #16
    928c:	77160000 	ldrvc	r0, [r6, -r0]
    9290:	01000037 	tsteq	r0, r7, lsr r0
    9294:	00005ecf 	andeq	r5, r0, pc, asr #29
    9298:	0049f400 	subeq	pc, r9, r0, lsl #8
    929c:	365d1800 	ldrbcc	r1, [sp], -r0, lsl #16
    92a0:	d0010000 	andle	r0, r1, r0
    92a4:	0000005e 	andeq	r0, r0, lr, asr r0
    92a8:	b4190000 	ldrlt	r0, [r9], #-0
    92ac:	01000037 	tsteq	r0, r7, lsr r0
    92b0:	135401f4 	cmpne	r4, #244, 2	; 0x3d
    92b4:	00a80800 	adceq	r0, r8, r0, lsl #16
    92b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    92bc:	00000668 	andeq	r0, r0, r8, ror #12
    92c0:	0036ab1a 	eorseq	sl, r6, sl, lsl fp
    92c4:	01f60100 	mvnseq	r0, r0, lsl #2
    92c8:	00000668 	andeq	r0, r0, r8, ror #12
    92cc:	00004a25 	andeq	r4, r0, r5, lsr #20
    92d0:	0036651a 	eorseq	r6, r6, sl, lsl r5
    92d4:	01f70100 	mvnseq	r0, r0, lsl #2
    92d8:	0000003a 	andeq	r0, r0, sl, lsr r0
    92dc:	00004a3a 	andeq	r4, r0, sl, lsr sl
    92e0:	0017941a 	andseq	r9, r7, sl, lsl r4
    92e4:	01f80100 	mvnseq	r0, r0, lsl #2
    92e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    92ec:	00004a7e 	andeq	r4, r0, lr, ror sl
    92f0:	0037881a 	eorseq	r8, r7, sl, lsl r8
    92f4:	01fa0100 	mvnseq	r0, r0, lsl #2
    92f8:	000001ce 	andeq	r0, r0, lr, asr #3
    92fc:	00004ac9 	andeq	r4, r0, r9, asr #21
    9300:	003c971a 	eorseq	r9, ip, sl, lsl r7
    9304:	01fb0100 	mvnseq	r0, r0, lsl #2
    9308:	0000003a 	andeq	r0, r0, sl, lsr r0
    930c:	00004ae7 	andeq	r4, r0, r7, ror #21
    9310:	0037e51b 	eorseq	lr, r7, fp, lsl r5
    9314:	022f0100 	eoreq	r0, pc, #0, 2
    9318:	080013d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip}
    931c:	0013a61c 	andseq	sl, r3, ip, lsl r6
    9320:	00062508 	andeq	r2, r6, r8, lsl #10
    9324:	50011d00 	andpl	r1, r1, r0, lsl #26
    9328:	00007502 	andeq	r7, r0, r2, lsl #10
    932c:	0013ae1e 	andseq	sl, r3, lr, lsl lr
    9330:	000d3608 	andeq	r3, sp, r8, lsl #12
    9334:	00063800 	andeq	r3, r6, r0, lsl #16
    9338:	50011d00 	andpl	r1, r1, r0, lsl #26
    933c:	1e003001 	cdpne	0, 0, cr3, cr0, cr1, {0}
    9340:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
    9344:	00000d4c 	andeq	r0, r0, ip, asr #26
    9348:	00000652 	andeq	r0, r0, r2, asr r6
    934c:	0252011d 	subseq	r0, r2, #1073741831	; 0x40000007
    9350:	011d0075 	tsteq	sp, r5, ror r0
    9354:	00790250 	rsbseq	r0, r9, r0, asr r2
    9358:	13c01f00 	bicne	r1, r0, #0, 30
    935c:	0d670800 	stcleq	8, cr0, [r7, #-0]
    9360:	011d0000 	tsteq	sp, r0
    9364:	00750251 	rsbseq	r0, r5, r1, asr r2
    9368:	0150011d 	cmpeq	r0, sp, lsl r1
    936c:	0a000030 	beq	9434 <__Stack_Size+0x9034>
    9370:	00026104 	andeq	r6, r2, r4, lsl #2
    9374:	38fa2000 	ldmcc	sl!, {sp}^
    9378:	52010000 	andpl	r0, r1, #0
    937c:	00000204 	andeq	r0, r0, r4, lsl #4
    9380:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    9384:	00000038 	andeq	r0, r0, r8, lsr r0
    9388:	0c139c01 	ldceq	12, cr9, [r3], {1}
    938c:	01000038 	tsteq	r0, r8, lsr r0
    9390:	00020480 	andeq	r0, r2, r0, lsl #9
    9394:	00143400 	andseq	r3, r4, r0, lsl #8
    9398:	00004808 	andeq	r4, r0, r8, lsl #16
    939c:	ab9c0100 	blge	fe7097a4 <SCS_BASE+0x1e6fb7a4>
    93a0:	21000006 	tstcs	r0, r6
    93a4:	01006552 	tsteq	r0, r2, asr r5
    93a8:	00020482 	andeq	r0, r2, r2, lsl #9
    93ac:	004b2500 	subeq	r2, fp, r0, lsl #10
    93b0:	3d130000 	ldccc	0, cr0, [r3, #-0]
    93b4:	01000035 	tsteq	r0, r5, lsr r0
    93b8:	000204f5 	strdeq	r0, [r2], -r5
    93bc:	00147c00 	andseq	r7, r4, r0, lsl #24
    93c0:	0000d808 	andeq	sp, r0, r8, lsl #16
    93c4:	879c0100 	ldrhi	r0, [ip, r0, lsl #2]
    93c8:	16000007 	strne	r0, [r0], -r7
    93cc:	0000356e 	andeq	r3, r0, lr, ror #10
    93d0:	003af701 	eorseq	pc, sl, r1, lsl #14
    93d4:	4b430000 	blmi	10c93dc <__Stack_Size+0x10c8fdc>
    93d8:	b1160000 	tstlt	r6, r0
    93dc:	01000025 	tsteq	r0, r5, lsr #32
    93e0:	00003af8 	strdeq	r3, [r0], -r8
    93e4:	004b7b00 	subeq	r7, fp, r0, lsl #22
    93e8:	14981700 	ldrne	r1, [r8], #1792	; 0x700
    93ec:	00a80800 	adceq	r0, r8, r0, lsl #16
    93f0:	b3220000 	teqlt	r2, #0
    93f4:	01000038 	tsteq	r0, r8, lsr r0
    93f8:	07870102 	streq	r0, [r7, r2, lsl #2]
    93fc:	771a0000 	ldrvc	r0, [sl, -r0]
    9400:	01000037 	tsteq	r0, r7, lsr r0
    9404:	003a0103 	eorseq	r0, sl, r3, lsl #2
    9408:	4ba40000 	blmi	fe909410 <SCS_BASE+0x1e8fb410>
    940c:	5d1a0000 	ldcpl	0, cr0, [sl, #-0]
    9410:	01000036 	tsteq	r0, r6, lsr r0
    9414:	003a0104 	eorseq	r0, sl, r4, lsl #2
    9418:	4bcd0000 	blmi	ff349420 <SCS_BASE+0x1f33b420>
    941c:	72230000 	eorvc	r0, r3, #0
    9420:	01005045 	tsteq	r0, r5, asr #32
    9424:	003a0105 	eorseq	r0, sl, r5, lsl #2
    9428:	4ba40000 	blmi	fe909430 <SCS_BASE+0x1e8fb430>
    942c:	1a150000 	bne	549434 <__Stack_Size+0x549034>
    9430:	1a080015 	bne	20948c <__Stack_Size+0x20908c>
    9434:	45000000 	strmi	r0, [r0, #-0]
    9438:	1a000007 	bne	945c <__Stack_Size+0x905c>
    943c:	000037cd 	andeq	r3, r0, sp, asr #15
    9440:	4c013f01 	stcmi	15, cr3, [r1], {1}
    9444:	e5000000 	str	r0, [r0, #-0]
    9448:	0000004b 	andeq	r0, r0, fp, asr #32
    944c:	0014f41e 	andseq	pc, r4, lr, lsl r4	; <UNPREDICTABLE>
    9450:	000d7e08 	andeq	r7, sp, r8, lsl #28
    9454:	00075900 	andeq	r5, r7, r0, lsl #18
    9458:	50011d00 	andpl	r1, r1, r0, lsl #26
    945c:	00007402 	andeq	r7, r0, r2, lsl #8
    9460:	0014fc1e 	andseq	pc, r4, lr, lsl ip	; <UNPREDICTABLE>
    9464:	000d9008 	andeq	r9, sp, r8
    9468:	00077300 	andeq	r7, r7, r0, lsl #6
    946c:	51011d00 	tstpl	r1, r0, lsl #26
    9470:	1d300802 	ldcne	8, cr0, [r0, #-8]!
    9474:	74025001 	strvc	r5, [r2], #-1
    9478:	14240000 	strtne	r0, [r4], #-0
    947c:	a7080015 	smladge	r8, r5, r0, r0
    9480:	2400000d 	strcs	r0, [r0], #-13
    9484:	0800151a 	stmdaeq	r0, {r1, r3, r4, r8, sl, ip}
    9488:	00000dbe 			; <UNDEFINED> instruction: 0x00000dbe
    948c:	040a0000 	streq	r0, [sl], #-0
    9490:	00000291 	muleq	r0, r1, r2
    9494:	0036be25 	eorseq	fp, r6, r5, lsr #28
    9498:	01520100 	cmpeq	r2, r0, lsl #2
    949c:	00000204 	andeq	r0, r0, r4, lsl #4
    94a0:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    94a4:	0000008c 	andeq	r0, r0, ip, lsl #1
    94a8:	081c9c01 	ldmdaeq	ip, {r0, sl, fp, ip, pc}
    94ac:	5d1a0000 	ldcpl	0, cr0, [sl, #-0]
    94b0:	01000036 	tsteq	r0, r6, lsr r0
    94b4:	003a0154 	eorseq	r0, sl, r4, asr r1
    94b8:	4c130000 	ldcmi	0, cr0, [r3], {-0}
    94bc:	771a0000 	ldrvc	r0, [sl, -r0]
    94c0:	01000037 	tsteq	r0, r7, lsr r0
    94c4:	003a0155 	eorseq	r0, sl, r5, asr r1
    94c8:	4c3b0000 	ldcmi	0, cr0, [fp], #-0
    94cc:	72230000 	eorvc	r0, r3, #0
    94d0:	01005045 	tsteq	r0, r5, asr #32
    94d4:	003a0156 	eorseq	r0, sl, r6, asr r1
    94d8:	4c3b0000 	ldcmi	0, cr0, [fp], #-0
    94dc:	b11a0000 	tstlt	sl, r0
    94e0:	01000025 	tsteq	r0, r5, lsr #32
    94e4:	003a0157 	eorseq	r0, sl, r7, asr r1
    94e8:	4c700000 	ldclmi	0, cr0, [r0], #-0
    94ec:	c8260000 	stmdagt	r6!, {}	; <UNPREDICTABLE>
    94f0:	0100000b 	tsteq	r0, fp
    94f4:	1a000008 	bne	951c <__Stack_Size+0x911c>
    94f8:	000037cd 	andeq	r3, r0, sp, asr #15
    94fc:	4c017301 	stcmi	3, cr7, [r1], {1}
    9500:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    9504:	0000004c 	andeq	r0, r0, ip, asr #32
    9508:	0015ac17 	andseq	sl, r5, r7, lsl ip
    950c:	00001808 	andeq	r1, r0, r8, lsl #16
    9510:	37cd1a00 	strbcc	r1, [sp, r0, lsl #20]
    9514:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9518:	00004c01 	andeq	r4, r0, r1, lsl #24
    951c:	004cb600 	subeq	fp, ip, r0, lsl #12
    9520:	27000000 	strcs	r0, [r0, -r0]
    9524:	0000382d 	andeq	r3, r0, sp, lsr #16
    9528:	04018801 	streq	r8, [r1], #-2049	; 0x801
    952c:	e0000002 	and	r0, r0, r2
    9530:	24080015 	strcs	r0, [r8], #-21
    9534:	01000000 	mrseq	r0, (UNDEF: 0)
    9538:	152e289c 	strne	r2, [lr, #-2204]!	; 0x89c
    953c:	a2010000 	andge	r0, r1, #0
    9540:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9544:	00160400 	andseq	r0, r6, r0, lsl #8
    9548:	00001c08 	andeq	r1, r0, r8, lsl #24
    954c:	7d9c0100 	ldfvcs	f0, [ip]
    9550:	29000008 	stmdbcs	r0, {r3}
    9554:	00003c97 	muleq	r0, r7, ip
    9558:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    955c:	cf000000 	svcgt	0x00000000
    9560:	2900004c 	stmdbcs	r0, {r2, r3, r6}
    9564:	00003867 	andeq	r3, r0, r7, ror #16
    9568:	7d01a201 	sfmvc	f2, 1, [r1, #-4]
    956c:	f0000008 			; <UNDEFINED> instruction: 0xf0000008
    9570:	1a00004c 	bne	96a8 <__Stack_Size+0x92a8>
    9574:	00001896 	muleq	r0, r6, r8
    9578:	3a01a401 	bcc	72584 <__Stack_Size+0x72184>
    957c:	1c000000 	stcne	0, cr0, [r0], {-0}
    9580:	0000004d 	andeq	r0, r0, sp, asr #32
    9584:	01d4040a 	bicseq	r0, r4, sl, lsl #8
    9588:	da280000 	ble	a09590 <__Stack_Size+0xa09190>
    958c:	01000036 	tsteq	r0, r6, lsr r0
    9590:	005e03f6 	ldrsheq	r0, [lr], #-54	; 0xffffffca
    9594:	16200000 	strtne	r0, [r0], -r0
    9598:	00400800 	subeq	r0, r0, r0, lsl #16
    959c:	9c010000 	stcls	0, cr0, [r1], {-0}
    95a0:	000008ad 	andeq	r0, r0, sp, lsr #17
    95a4:	00162e1f 	andseq	r2, r6, pc, lsl lr
    95a8:	000da708 	andeq	sl, sp, r8, lsl #14
    95ac:	50011d00 	andpl	r1, r1, r0, lsl #26
    95b0:	00003001 	andeq	r3, r0, r1
    95b4:	0036772a 	eorseq	r7, r6, sl, lsr #14
    95b8:	023a0100 	eorseq	r0, sl, #0, 2
    95bc:	0008e701 	andeq	lr, r8, r1, lsl #14
    95c0:	388c2200 	stmcc	ip, {r9, sp}
    95c4:	3c010000 	stccc	0, cr0, [r1], {-0}
    95c8:	00020402 	andeq	r0, r2, r2, lsl #8
    95cc:	165a2200 	ldrbne	r2, [sl], -r0, lsl #4
    95d0:	3d010000 	stccc	0, cr0, [r1, #-0]
    95d4:	00003a02 	andeq	r3, r0, r2, lsl #20
    95d8:	17942200 	ldrne	r2, [r4, r0, lsl #4]
    95dc:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    95e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    95e4:	36722b00 	ldrbtcc	r2, [r2], -r0, lsl #22
    95e8:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    95ec:	792a0002 	stmdbvc	sl!, {r1}
    95f0:	01000036 	tsteq	r0, r6, lsr r0
    95f4:	690102ba 	stmdbvs	r1, {r1, r3, r4, r5, r7, r9}
    95f8:	22000009 	andcs	r0, r0, #9
    95fc:	00001777 	andeq	r1, r0, r7, ror r7
    9600:	5b02bc01 	blpl	b860c <__Stack_Size+0xb820c>
    9604:	22000002 	andcs	r0, r0, #2
    9608:	0000388c 	andeq	r3, r0, ip, lsl #17
    960c:	0402bd01 	streq	fp, [r2], #-3329	; 0xd01
    9610:	22000002 	andcs	r0, r0, #2
    9614:	00003822 	andeq	r3, r0, r2, lsr #16
    9618:	3a02be01 	bcc	b8e24 <__Stack_Size+0xb8a24>
    961c:	22000000 	andcs	r0, r0, #0
    9620:	00003777 	andeq	r3, r0, r7, ror r7
    9624:	3a02c001 	bcc	b9630 <__Stack_Size+0xb9230>
    9628:	22000000 	andcs	r0, r0, #0
    962c:	000035b4 			; <UNDEFINED> instruction: 0x000035b4
    9630:	3a02c001 	bcc	b963c <__Stack_Size+0xb923c>
    9634:	22000000 	andcs	r0, r0, #0
    9638:	00001896 	muleq	r0, r6, r8
    963c:	3a02c101 	bcc	b9a48 <__Stack_Size+0xb9648>
    9640:	22000000 	andcs	r0, r0, #0
    9644:	000025b1 			; <UNDEFINED> instruction: 0x000025b1
    9648:	3a02c101 	bcc	b9a54 <__Stack_Size+0xb9654>
    964c:	2c000000 	stccs	0, cr0, [r0], {-0}
    9650:	0000095a 	andeq	r0, r0, sl, asr r9
    9654:	00370522 	eorseq	r0, r7, r2, lsr #10
    9658:	02cd0100 	sbceq	r0, sp, #0, 2
    965c:	0000005e 	andeq	r0, r0, lr, asr r0
    9660:	d6222d00 	strtle	r2, [r2], -r0, lsl #26
    9664:	01000014 	tsteq	r0, r4, lsl r0
    9668:	09690346 	stmdbeq	r9!, {r1, r2, r6, r8, r9}^
    966c:	00000000 	andeq	r0, r0, r0
    9670:	00003a2e 	andeq	r3, r0, lr, lsr #20
    9674:	37d62500 	ldrbcc	r2, [r6, r0, lsl #10]
    9678:	6d010000 	stcvs	0, cr0, [r1, #-0]
    967c:	00005e03 	andeq	r5, r0, r3, lsl #28
    9680:	00166000 	andseq	r6, r6, r0
    9684:	0002e808 	andeq	lr, r2, r8, lsl #16
    9688:	fb9c0100 	blx	fe709a92 <SCS_BASE+0x1e6fba92>
    968c:	2f00000a 	svccs	0x0000000a
    9690:	03700104 	cmneq	r0, #4, 2
    9694:	000009a6 	andeq	r0, r0, r6, lsr #19
    9698:	01006230 	tsteq	r0, r0, lsr r2
    969c:	01ce0372 	biceq	r0, lr, r2, ror r3
    96a0:	77300000 	ldrvc	r0, [r0, -r0]!
    96a4:	03730100 	cmneq	r3, #0, 2
    96a8:	00000afb 	strdeq	r0, [r0], -fp
    96ac:	35771a00 	ldrbcc	r1, [r7, #-2560]!	; 0xa00
    96b0:	74010000 	strvc	r0, [r1], #-0
    96b4:	00098803 	andeq	r8, r9, r3, lsl #16
    96b8:	004d4d00 	subeq	r4, sp, r0, lsl #26
    96bc:	36173100 	ldrcc	r3, [r7], -r0, lsl #2
    96c0:	7d010000 	stcvc	0, cr0, [r1, #-0]
    96c4:	00004c03 	andeq	r4, r0, r3, lsl #24
    96c8:	ad320100 	ldfges	f0, [r2, #-0]
    96cc:	b4000008 	strlt	r0, [r0], #-8
    96d0:	c4080016 	strgt	r0, [r8], #-22
    96d4:	01000000 	mrseq	r0, (UNDEF: 0)
    96d8:	0a430392 	beq	10ca528 <__Stack_Size+0x10ca128>
    96dc:	b4170000 	ldrlt	r0, [r7], #-0
    96e0:	c4080016 	strgt	r0, [r8], #-22
    96e4:	33000000 	movwcc	r0, #0
    96e8:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
    96ec:	00004db4 			; <UNDEFINED> instruction: 0x00004db4
    96f0:	0008c633 	andeq	ip, r8, r3, lsr r6
    96f4:	004e5d00 	subeq	r5, lr, r0, lsl #26
    96f8:	08d23300 	ldmeq	r2, {r8, r9, ip, sp}^
    96fc:	4e700000 	cdpmi	0, 7, cr0, cr0, cr0, {0}
    9700:	de340000 	cdple	0, 3, cr0, cr4, cr0, {0}
    9704:	72000008 	andvc	r0, r0, #8
    9708:	24080017 	strcs	r0, [r8], #-23
    970c:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    9710:	0000066e 	andeq	r0, r0, lr, ror #12
    9714:	0016fe1c 	andseq	pc, r6, ip, lsl lr	; <UNPREDICTABLE>
    9718:	000a1d08 	andeq	r1, sl, r8, lsl #26
    971c:	50011d00 	andpl	r1, r1, r0, lsl #26
    9720:	00007402 	andeq	r7, r0, r2, lsl #8
    9724:	00171424 	andseq	r1, r7, r4, lsr #8
    9728:	00081c08 	andeq	r1, r8, r8, lsl #24
    972c:	17302400 	ldrne	r2, [r0, -r0, lsl #8]!
    9730:	06ab0800 	strteq	r0, [fp], r0, lsl #16
    9734:	3e240000 	cdpcc	0, 2, cr0, cr4, cr0, {0}
    9738:	83080017 	movwhi	r0, #32791	; 0x8017
    973c:	24000006 	strcs	r0, [r0], #-6
    9740:	08001750 	stmdaeq	r0, {r4, r6, r8, r9, sl, ip}
    9744:	0000078d 	andeq	r0, r0, sp, lsl #15
    9748:	e7350000 	ldr	r0, [r5, -r0]!
    974c:	78000008 	stmdavc	r0, {r3}
    9750:	e8080017 	stmda	r8, {r0, r1, r2, r4}
    9754:	0100000b 	tsteq	r0, fp
    9758:	0adf0397 	beq	ff7ca5bc <SCS_BASE+0x1f7bc5bc>
    975c:	e8360000 	ldmda	r6!, {}	; <UNPREDICTABLE>
    9760:	3300000b 	movwcc	r0, #11
    9764:	000008f4 	strdeq	r0, [r0], -r4
    9768:	00004e8f 	andeq	r4, r0, pc, lsl #29
    976c:	00090033 	andeq	r0, r9, r3, lsr r0
    9770:	004f0f00 	subeq	r0, pc, r0, lsl #30
    9774:	090c3300 	stmdbeq	ip, {r8, r9, ip, sp}
    9778:	4f4f0000 	svcmi	0x004f0000
    977c:	18330000 	ldmdane	r3!, {}	; <UNPREDICTABLE>
    9780:	78000009 	stmdavc	r0, {r0, r3}
    9784:	3300004f 	movwcc	r0, #79	; 0x4f
    9788:	00000924 	andeq	r0, r0, r4, lsr #18
    978c:	00004f8b 	andeq	r4, r0, fp, lsl #31
    9790:	00093033 	andeq	r3, r9, r3, lsr r0
    9794:	004fa600 	subeq	sl, pc, r0, lsl #12
    9798:	093c3300 	ldmdbeq	ip!, {r8, r9, ip, sp}
    979c:	4fc60000 	svcmi	0x00c60000
    97a0:	82150000 	andshi	r0, r5, #0
    97a4:	22080017 	andcs	r0, r8, #23
    97a8:	b2000000 	andlt	r0, r0, #0
    97ac:	3300000a 	movwcc	r0, #10
    97b0:	0000094d 	andeq	r0, r0, sp, asr #18
    97b4:	00004fd9 	ldrdeq	r4, [r0], -r9
    97b8:	18cc1500 	stmiane	ip, {r8, sl, ip}^
    97bc:	00420800 	subeq	r0, r2, r0, lsl #16
    97c0:	0ad10000 	beq	ff4497c8 <SCS_BASE+0x1f43b7c8>
    97c4:	5b370000 	blpl	dc97cc <__Stack_Size+0xdc93cc>
    97c8:	02000009 	andeq	r0, r0, #9
    97cc:	0c246491 	cfstrseq	mvf6, [r4], #-580	; 0xfffffdbc
    97d0:	a3080019 	movwge	r0, #32793	; 0x8019
    97d4:	00000005 	andeq	r0, r0, r5
    97d8:	00187038 	andseq	r7, r8, r8, lsr r0
    97dc:	50011d08 	andpl	r1, r1, r8, lsl #26
    97e0:	00007402 	andeq	r7, r0, r2, lsl #8
    97e4:	94240000 	strtls	r0, [r4], #-0
    97e8:	d0080016 	andle	r0, r8, r6, lsl r0
    97ec:	2400000d 	strcs	r0, [r0], #-13
    97f0:	0800169e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, ip}
    97f4:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    97f8:	00191e24 	andseq	r1, r9, r4, lsr #28
    97fc:	00088308 	andeq	r8, r8, r8, lsl #6
    9800:	040a0000 	streq	r0, [sl], #-0
    9804:	0000004c 	andeq	r0, r0, ip, asr #32
    9808:	0037462a 	eorseq	r4, r7, sl, lsr #12
    980c:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    9810:	000b4101 	andeq	r4, fp, r1, lsl #2
    9814:	36ab2200 	strtcc	r2, [fp], r0, lsl #4
    9818:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    981c:	00066801 	andeq	r6, r6, r1, lsl #16
    9820:	37232200 	strcc	r2, [r3, -r0, lsl #4]!
    9824:	ba010000 	blt	4982c <__Stack_Size+0x4942c>
    9828:	00003a01 	andeq	r3, r0, r1, lsl #20
    982c:	31222d00 	teqcc	r2, r0, lsl #26
    9830:	01000000 	mrseq	r0, (UNDEF: 0)
    9834:	01ce01c0 	biceq	r0, lr, r0, asr #3
    9838:	97220000 	strls	r0, [r2, -r0]!
    983c:	0100003c 	tsteq	r0, ip, lsr r0
    9840:	003a01c1 	eorseq	r0, sl, r1, asr #3
    9844:	00000000 	andeq	r0, r0, r0
    9848:	00356125 	eorseq	r6, r5, r5, lsr #2
    984c:	03cb0100 	biceq	r0, fp, #0, 2
    9850:	0000005e 	andeq	r0, r0, lr, asr r0
    9854:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
    9858:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    985c:	0c139c01 	ldceq	12, cr9, [r3], {1}
    9860:	941a0000 	ldrls	r0, [sl], #-0
    9864:	01000017 	tsteq	r0, r7, lsl r0
    9868:	003a03cd 	eorseq	r0, sl, sp, asr #7
    986c:	500b0000 	andpl	r0, fp, r0
    9870:	01320000 	teqeq	r2, r0
    9874:	6000000b 	andvs	r0, r0, fp
    9878:	7e080019 	mcrvc	0, 0, r0, cr8, cr9, {0}
    987c:	01000000 	mrseq	r0, (UNDEF: 0)
    9880:	0c0903d6 	stceq	3, cr0, [r9], {214}	; 0xd6
    9884:	60170000 	andsvs	r0, r7, r0
    9888:	7e080019 	mcrvc	0, 0, r0, cr8, cr9, {0}
    988c:	33000000 	movwcc	r0, #0
    9890:	00000b0e 	andeq	r0, r0, lr, lsl #22
    9894:	00005058 	andeq	r5, r0, r8, asr r0
    9898:	000b1a33 	andeq	r1, fp, r3, lsr sl
    989c:	00506d00 	subseq	r6, r0, r0, lsl #26
    98a0:	19681500 	stmdbne	r8!, {r8, sl, ip}^
    98a4:	002a0800 	eoreq	r0, sl, r0, lsl #16
    98a8:	0bf30000 	bleq	ffcc98b0 <SCS_BASE+0x1fcbb8b0>
    98ac:	27330000 	ldrcs	r0, [r3, -r0]!
    98b0:	8000000b 	andhi	r0, r0, fp
    98b4:	33000050 	movwcc	r0, #80	; 0x50
    98b8:	00000b33 	andeq	r0, r0, r3, lsr fp
    98bc:	0000509e 	muleq	r0, lr, r0
    98c0:	0019741c 	andseq	r7, r9, ip, lsl r4
    98c4:	000bc908 	andeq	ip, fp, r8, lsl #18
    98c8:	50011d00 	andpl	r1, r1, r0, lsl #26
    98cc:	00007602 	andeq	r7, r0, r2, lsl #12
    98d0:	0019881e 	andseq	r8, r9, lr, lsl r8
    98d4:	000de608 	andeq	lr, sp, r8, lsl #12
    98d8:	000bdc00 	andeq	sp, fp, r0, lsl #24
    98dc:	50011d00 	andpl	r1, r1, r0, lsl #26
    98e0:	1f003001 	svcne	0x00003001
    98e4:	08001992 	stmdaeq	r0, {r1, r4, r7, r8, fp, ip}
    98e8:	00000dfc 	strdeq	r0, [r0], -ip
    98ec:	0252011d 	subseq	r0, r2, #1073741831	; 0x40000007
    98f0:	011d0076 	tsteq	sp, r6, ror r0
    98f4:	00770250 	rsbseq	r0, r7, r0, asr r2
    98f8:	a61f0000 	ldrge	r0, [pc], -r0
    98fc:	67080019 	smladvs	r8, r9, r0, r0
    9900:	1d00000d 	stcne	0, cr0, [r0, #-52]	; 0xffffffcc
    9904:	30015101 	andcc	r5, r1, r1, lsl #2
    9908:	0150011d 	cmpeq	r0, sp, lsl r1
    990c:	00000030 	andeq	r0, r0, r0, lsr r0
    9910:	0019fe39 	andseq	pc, r9, r9, lsr lr	; <UNPREDICTABLE>
    9914:	00088308 	andeq	r8, r8, r8, lsl #6
    9918:	6f3a0000 	svcvs	0x003a0000
    991c:	01000014 	tsteq	r0, r4, lsl r0
    9920:	1a180422 	bne	60a9b0 <__Stack_Size+0x60a5b0>
    9924:	00400800 	subeq	r0, r0, r0, lsl #16
    9928:	9c010000 	stcls	0, cr0, [r1], {-0}
    992c:	00000c58 	andeq	r0, r0, r8, asr ip
    9930:	6c61563b 	stclvs	6, cr5, [r1], #-236	; 0xffffff14
    9934:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9938:	0000005e 	andeq	r0, r0, lr, asr r0
    993c:	000050d1 	ldrdeq	r5, [r0], -r1
    9940:	01006923 	tsteq	r0, r3, lsr #18
    9944:	003a0427 	eorseq	r0, sl, r7, lsr #8
    9948:	50f20000 	rscspl	r0, r2, r0
    994c:	6e230000 	cdpvs	0, 2, cr0, cr3, cr0, {0}
    9950:	01005045 	tsteq	r0, r5, asr #32
    9954:	003a0428 	eorseq	r0, sl, r8, lsr #8
    9958:	51110000 	tstpl	r1, r0
    995c:	25000000 	strcs	r0, [r0, #-0]
    9960:	000035bd 			; <UNDEFINED> instruction: 0x000035bd
    9964:	5e03a301 	cdppl	3, 0, cr10, cr3, cr1, {0}
    9968:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    996c:	5c08001a 	stcpl	0, cr0, [r8], {26}
    9970:	01000000 	mrseq	r0, (UNDEF: 0)
    9974:	000c9e9c 	muleq	ip, ip, lr
    9978:	17941a00 	ldrne	r1, [r4, r0, lsl #20]
    997c:	a5010000 	strge	r0, [r1, #-0]
    9980:	00003a03 	andeq	r3, r0, r3, lsl #20
    9984:	00512400 	subseq	r2, r1, r0, lsl #8
    9988:	1a6c2400 	bne	1b12990 <__Stack_Size+0x1b12590>
    998c:	05a30800 	streq	r0, [r3, #2048]!	; 0x800
    9990:	88240000 	stmdahi	r4!, {}	; <UNPREDICTABLE>
    9994:	1308001a 	movwne	r0, #32794	; 0x801a
    9998:	3900000c 	stmdbcc	r0, {r2, r3}
    999c:	08001aa6 	stmdaeq	r0, {r1, r2, r5, r7, r9, fp, ip}
    99a0:	00000883 	andeq	r0, r0, r3, lsl #17
    99a4:	39263c00 	stmdbcc	r6!, {sl, fp, ip, sp}
    99a8:	3a010000 	bcc	499b0 <__Stack_Size+0x495b0>
    99ac:	001ab404 	andseq	fp, sl, r4, lsl #8
    99b0:	00000208 	andeq	r0, r0, r8, lsl #4
    99b4:	3d9c0100 	ldfccs	f0, [ip]
    99b8:	000012de 	ldrdeq	r1, [r0], -lr
    99bc:	0458ee04 	ldrbeq	lr, [r8], #-3588	; 0xe04
    99c0:	053d0000 	ldreq	r0, [sp, #-0]!
    99c4:	04000015 	streq	r0, [r0], #-21
    99c8:	000291f0 	strdeq	r9, [r2], -r0
    99cc:	38933d00 	ldmcc	r3, {r8, sl, fp, ip, sp}
    99d0:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    99d4:	00000cd1 	ldrdeq	r0, [r0], -r1
    99d8:	00004c2e 	andeq	r4, r0, lr, lsr #24
    99dc:	38ef3d00 	stmiacc	pc!, {r8, sl, fp, ip, sp}^	; <UNPREDICTABLE>
    99e0:	f5040000 			; <UNDEFINED> instruction: 0xf5040000
    99e4:	00000cd1 	ldrdeq	r0, [r0], -r1
    99e8:	0014de3d 	andseq	sp, r4, sp, lsr lr
    99ec:	ec220500 	cfstr32	mvfx0, [r2], #-0
    99f0:	0a00000c 	beq	9a28 <__Stack_Size+0x9628>
    99f4:	00037804 	andeq	r7, r3, r4, lsl #16
    99f8:	34f83d00 	ldrbtcc	r3, [r8], #3328	; 0xd00
    99fc:	25050000 	strcs	r0, [r5, #-0]
    9a00:	00000cfd 	strdeq	r0, [r0], -sp
    9a04:	0458040a 	ldrbeq	r0, [r8], #-1034	; 0x40a
    9a08:	bd3d0000 	ldclt	0, cr0, [sp, #-0]
    9a0c:	05000034 	streq	r0, [r0, #-52]	; 0x34
    9a10:	000d0e2a 	andeq	r0, sp, sl, lsr #28
    9a14:	dc040a00 	stcle	10, cr0, [r4], {-0}
    9a18:	3e000004 	cdpcc	0, 0, cr0, cr0, cr4, {0}
    9a1c:	00003643 	andeq	r3, r0, r3, asr #12
    9a20:	02dc2b01 	sbcseq	r2, ip, #1024	; 0x400
    9a24:	03050000 	movweq	r0, #20480	; 0x5000
    9a28:	20000666 	andcs	r0, r0, r6, ror #12
    9a2c:	0036943e 	eorseq	r9, r6, lr, lsr r4
    9a30:	842d0100 	strthi	r0, [sp], #-256	; 0x100
    9a34:	05000000 	streq	r0, [r0, #-0]
    9a38:	00017c03 	andeq	r7, r1, r3, lsl #24
    9a3c:	36373f20 	ldrtcc	r3, [r7], -r0, lsr #30
    9a40:	85070000 	strhi	r0, [r7, #-0]
    9a44:	00004c02 	andeq	r4, r0, r2, lsl #24
    9a48:	000d4c00 	andeq	r4, sp, r0, lsl #24
    9a4c:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9a50:	40000000 	andmi	r0, r0, r0
    9a54:	000019dc 	ldrdeq	r1, [r0], -ip
    9a58:	0d671906 	stcleq	9, cr1, [r7, #-24]!	; 0xffffffe8
    9a5c:	ce0c0000 	cdpgt	0, 0, cr0, cr12, cr0, {0}
    9a60:	0c000001 	stceq	0, cr0, [r0], {1}
    9a64:	0000004c 	andeq	r0, r0, ip, asr #32
    9a68:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9a6c:	6c410000 	marvs	acc0, r0, r1
    9a70:	07000019 	smladeq	r0, r9, r0, r0
    9a74:	0d7e0288 	lfmeq	f0, 2, [lr, #-544]!	; 0xfffffde0
    9a78:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    9a7c:	0c000000 	stceq	0, cr0, [r0], {-0}
    9a80:	0000004c 	andeq	r0, r0, ip, asr #32
    9a84:	37c04100 	strbcc	r4, [r0, r0, lsl #2]
    9a88:	80070000 	andhi	r0, r7, r0
    9a8c:	000d9002 	andeq	r9, sp, r2
    9a90:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9a94:	41000000 	mrsmi	r0, (UNDEF: 0)
    9a98:	000013c8 	andeq	r1, r0, r8, asr #7
    9a9c:	a7026c07 	strge	r6, [r2, -r7, lsl #24]
    9aa0:	0c00000d 	stceq	0, cr0, [r0], {13}
    9aa4:	0000005e 	andeq	r0, r0, lr, asr r0
    9aa8:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9aac:	30410000 	subcc	r0, r1, r0
    9ab0:	07000019 	smladeq	r0, r9, r0, r0
    9ab4:	0dbe0289 	lfmeq	f0, 4, [lr, #548]!	; 0x224
    9ab8:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    9abc:	0c000000 	stceq	0, cr0, [r0], {-0}
    9ac0:	0000004c 	andeq	r0, r0, ip, asr #32
    9ac4:	37164100 	ldrcc	r4, [r6, -r0, lsl #2]
    9ac8:	7f070000 	svcvc	0x00070000
    9acc:	000dd002 	andeq	sp, sp, r2
    9ad0:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9ad4:	3f000000 	svccc	0x00000000
    9ad8:	0000370d 	andeq	r3, r0, sp, lsl #14
    9adc:	4c029907 	stcmi	9, cr9, [r2], {7}
    9ae0:	e6000000 	str	r0, [r0], -r0
    9ae4:	0c00000d 	stceq	0, cr0, [r0], {13}
    9ae8:	0000004c 	andeq	r0, r0, ip, asr #32
    9aec:	357c3f00 	ldrbcc	r3, [ip, #-3840]!	; 0xf00
    9af0:	86070000 	strhi	r0, [r7], -r0
    9af4:	00004c02 	andeq	r4, r0, r2, lsl #24
    9af8:	000dfc00 	andeq	pc, sp, r0, lsl #24
    9afc:	005e0c00 	subseq	r0, lr, r0, lsl #24
    9b00:	42000000 	andmi	r0, r0, #0
    9b04:	00003853 	andeq	r3, r0, r3, asr r8
    9b08:	ce0c1a06 	vmlagt.f32	s2, s24, s12
    9b0c:	0c000001 	stceq	0, cr0, [r0], {1}
    9b10:	0000004c 	andeq	r0, r0, ip, asr #32
    9b14:	00004c0c 	andeq	r4, r0, ip, lsl #24
    9b18:	77000000 	strvc	r0, [r0, -r0]
    9b1c:	04000001 	streq	r0, [r0], #-1
    9b20:	00232900 	eoreq	r2, r3, r0, lsl #18
    9b24:	ec010400 	cfstrs	mvf0, [r1], {-0}
    9b28:	01000002 	tsteq	r0, r2
    9b2c:	00003962 	andeq	r3, r0, r2, ror #18
    9b30:	00000531 	andeq	r0, r0, r1, lsr r5
    9b34:	00000c88 	andeq	r0, r0, r8, lsl #25
    9b38:	00000000 	andeq	r0, r0, r0
    9b3c:	00002d11 	andeq	r2, r0, r1, lsl sp
    9b40:	c1050402 	tstgt	r5, r2, lsl #8
    9b44:	02000007 	andeq	r0, r0, #7
    9b48:	07930502 	ldreq	r0, [r3, r2, lsl #10]
    9b4c:	01020000 	mrseq	r0, (UNDEF: 2)
    9b50:	00093e06 	andeq	r3, r9, r6, lsl #28
    9b54:	33750300 	cmncc	r5, #0, 6
    9b58:	27020032 	smladxcs	r2, r2, r0, r0
    9b5c:	00000045 	andeq	r0, r0, r5, asr #32
    9b60:	bd070402 	cfstrslt	mvf0, [r7, #-8]
    9b64:	03000008 	movweq	r0, #8
    9b68:	00363175 	eorseq	r3, r6, r5, ror r1
    9b6c:	00572802 	subseq	r2, r7, r2, lsl #16
    9b70:	02020000 	andeq	r0, r2, #0
    9b74:	000b2507 	andeq	r2, fp, r7, lsl #10
    9b78:	38750300 	ldmdacc	r5!, {r8, r9}^
    9b7c:	68290200 	stmdavs	r9!, {r9}
    9b80:	02000000 	andeq	r0, r0, #0
    9b84:	093c0801 	ldmdbeq	ip!, {r0, fp}
    9b88:	04020000 	streq	r0, [r2], #-0
    9b8c:	0008b407 	andeq	fp, r8, r7, lsl #8
    9b90:	5e040400 	cfcpyspl	mvf0, mvf4
    9b94:	05000000 	streq	r0, [r0, #-0]
    9b98:	000019dc 	ldrdeq	r1, [r0], -ip
    9b9c:	1ab62401 	bne	fed92ba8 <SCS_BASE+0x1ed84ba8>
    9ba0:	00300800 	eorseq	r0, r0, r0, lsl #16
    9ba4:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ba8:	00000104 	andeq	r0, r0, r4, lsl #2
    9bac:	00393206 	eorseq	r3, r9, r6, lsl #4
    9bb0:	76240100 	strtvc	r0, [r4], -r0, lsl #2
    9bb4:	6a000000 	bvs	9bbc <__Stack_Size+0x97bc>
    9bb8:	06000051 			; <UNDEFINED> instruction: 0x06000051
    9bbc:	0000394f 	andeq	r3, r0, pc, asr #18
    9bc0:	004c2401 	subeq	r2, ip, r1, lsl #8
    9bc4:	51af0000 			; <UNDEFINED> instruction: 0x51af0000
    9bc8:	3b060000 	blcc	189bd0 <__Stack_Size+0x1897d0>
    9bcc:	01000039 	tsteq	r0, r9, lsr r0
    9bd0:	00004c24 	andeq	r4, r0, r4, lsr #24
    9bd4:	0051d000 	subseq	sp, r1, r0
    9bd8:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    9bdc:	003a2601 	eorseq	r2, sl, r1, lsl #12
    9be0:	52010000 	andpl	r0, r1, #0
    9be4:	01006908 	tsteq	r0, r8, lsl #18
    9be8:	00003a27 	andeq	r3, r0, r7, lsr #20
    9bec:	0051f100 	subseq	pc, r1, r0, lsl #2
    9bf0:	39430900 	stmdbcc	r3, {r8, fp}^
    9bf4:	27010000 	strcs	r0, [r1, -r0]
    9bf8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9bfc:	00005250 	andeq	r5, r0, r0, asr r2
    9c00:	00394909 	eorseq	r4, r9, r9, lsl #18
    9c04:	3a270100 	bcc	9ca00c <__Stack_Size+0x9c9c0c>
    9c08:	87000000 	strhi	r0, [r0, -r0]
    9c0c:	09000052 	stmdbeq	r0, {r1, r4, r6}
    9c10:	0000395b 	andeq	r3, r0, fp, asr r9
    9c14:	01042801 	tsteq	r4, r1, lsl #16
    9c18:	52ab0000 	adcpl	r0, fp, #0
    9c1c:	04000000 	streq	r0, [r0], #-0
    9c20:	00004c04 	andeq	r4, r0, r4, lsl #24
    9c24:	38530500 	ldmdacc	r3, {r8, sl}^
    9c28:	3d010000 	stccc	0, cr0, [r1, #-0]
    9c2c:	08001ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip}
    9c30:	00000024 	andeq	r0, r0, r4, lsr #32
    9c34:	01749c01 	cmneq	r4, r1, lsl #24
    9c38:	32060000 	andcc	r0, r6, #0
    9c3c:	01000039 	tsteq	r0, r9, lsr r0
    9c40:	0000763d 	andeq	r7, r0, sp, lsr r6
    9c44:	0052e600 	subseq	lr, r2, r0, lsl #12
    9c48:	394f0600 	stmdbcc	pc, {r9, sl}^	; <UNPREDICTABLE>
    9c4c:	3d010000 	stccc	0, cr0, [r1, #-0]
    9c50:	0000004c 	andeq	r0, r0, ip, asr #32
    9c54:	00005321 	andeq	r5, r0, r1, lsr #6
    9c58:	00393b06 	eorseq	r3, r9, r6, lsl #22
    9c5c:	4c3d0100 	ldfmis	f0, [sp], #-0
    9c60:	42000000 	andmi	r0, r0, #0
    9c64:	07000053 	smlsdeq	r0, r3, r0, r0
    9c68:	3f01006e 	svccc	0x0001006e
    9c6c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9c70:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    9c74:	3a400100 	bcc	100a07c <__Stack_Size+0x1009c7c>
    9c78:	63000000 	movwvs	r0, #0
    9c7c:	09000053 	stmdbeq	r0, {r0, r1, r4, r6}
    9c80:	0000395b 	andeq	r3, r0, fp, asr r9
    9c84:	01744101 	cmneq	r4, r1, lsl #2
    9c88:	53c20000 	bicpl	r0, r2, #0
    9c8c:	04000000 	streq	r0, [r0], #-0
    9c90:	00003a04 	andeq	r3, r0, r4, lsl #20
    9c94:	0c930000 	ldceq	0, cr0, [r3], {0}
    9c98:	00040000 	andeq	r0, r4, r0
    9c9c:	000023b4 			; <UNDEFINED> instruction: 0x000023b4
    9ca0:	02ec0104 	rsceq	r0, ip, #4, 2
    9ca4:	af010000 	svcge	0x00010000
    9ca8:	3100003a 	tstcc	r0, sl, lsr r0
    9cac:	50000005 	andpl	r0, r0, r5
    9cb0:	0000000d 	andeq	r0, r0, sp
    9cb4:	ba000000 	blt	9cbc <__Stack_Size+0x98bc>
    9cb8:	0200002d 	andeq	r0, r0, #45	; 0x2d
    9cbc:	07c10504 	strbeq	r0, [r1, r4, lsl #10]
    9cc0:	02020000 	andeq	r0, r2, #0
    9cc4:	00079305 	andeq	r9, r7, r5, lsl #6
    9cc8:	06010200 	streq	r0, [r1], -r0, lsl #4
    9ccc:	0000093e 	andeq	r0, r0, lr, lsr r9
    9cd0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9cd4:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    9cd8:	02000000 	andeq	r0, r0, #0
    9cdc:	08bd0704 	popeq	{r2, r8, r9, sl}
    9ce0:	75030000 	strvc	r0, [r3, #-0]
    9ce4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    9ce8:	00005728 	andeq	r5, r0, r8, lsr #14
    9cec:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9cf0:	00000b25 	andeq	r0, r0, r5, lsr #22
    9cf4:	00387503 	eorseq	r7, r8, r3, lsl #10
    9cf8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    9cfc:	01020000 	mrseq	r0, (UNDEF: 2)
    9d00:	00093c08 	andeq	r3, r9, r8, lsl #24
    9d04:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9d08:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    9d0c:	0039e204 	eorseq	lr, r9, r4, lsl #4
    9d10:	18030100 	stmdane	r3, {r8}
    9d14:	00000095 	muleq	r0, r5, r0
    9d18:	00397c05 	eorseq	r7, r9, r5, lsl #24
    9d1c:	7b050000 	blvc	149d24 <__Stack_Size+0x149924>
    9d20:	0100003b 	tsteq	r0, fp, lsr r0
    9d24:	003a1605 	eorseq	r1, sl, r5, lsl #12
    9d28:	06000200 	streq	r0, [r0], -r0, lsl #4
    9d2c:	000039e3 	andeq	r3, r0, r3, ror #19
    9d30:	00761e03 	rsbseq	r1, r6, r3, lsl #28
    9d34:	1e070000 	cdpne	0, 0, cr0, cr7, cr0, {0}
    9d38:	0100003c 	tsteq	r0, ip, lsr r0
    9d3c:	00004c9c 	muleq	r0, ip, ip
    9d40:	00bc0100 	adcseq	r0, ip, r0, lsl #2
    9d44:	f7080000 			; <UNDEFINED> instruction: 0xf7080000
    9d48:	0100003a 	tsteq	r0, sl, lsr r0
    9d4c:	00005e9c 	muleq	r0, ip, lr
    9d50:	43090000 	movwmi	r0, #36864	; 0x9000
    9d54:	0100003a 	tsteq	r0, sl, lsr r0
    9d58:	00000023 	andeq	r0, r0, r3, lsr #32
    9d5c:	00000c00 	andeq	r0, r0, r0, lsl #24
    9d60:	df9c0100 	svcle	0x009c0100
    9d64:	0a000000 	beq	9d6c <__Stack_Size+0x996c>
    9d68:	00003c14 	andeq	r3, r0, r4, lsl ip
    9d6c:	004c2301 	subeq	r2, ip, r1, lsl #6
    9d70:	50010000 	andpl	r0, r1, r0
    9d74:	3a4b0b00 	bcc	12cc97c <__Stack_Size+0x12cc57c>
    9d78:	2f010000 	svccs	0x00010000
    9d7c:	0000004c 	andeq	r0, r0, ip, asr #32
    9d80:	00000000 	andeq	r0, r0, r0
    9d84:	0000000c 	andeq	r0, r0, ip
    9d88:	b8099c01 	stmdalt	r9, {r0, sl, fp, ip, pc}
    9d8c:	01000039 	tsteq	r0, r9, lsr r0
    9d90:	0000003b 	andeq	r0, r0, fp, lsr r0
    9d94:	00000c00 	andeq	r0, r0, r0, lsl #24
    9d98:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    9d9c:	0a000001 	beq	9da8 <__Stack_Size+0x99a8>
    9da0:	00003c14 	andeq	r3, r0, r4, lsl ip
    9da4:	004c3b01 	subeq	r3, ip, r1, lsl #22
    9da8:	50010000 	andpl	r0, r1, r0
    9dac:	3bc70b00 	blcc	ff1cc9b4 <SCS_BASE+0x1f1be9b4>
    9db0:	47010000 	strmi	r0, [r1, -r0]
    9db4:	0000004c 	andeq	r0, r0, ip, asr #32
    9db8:	00000000 	andeq	r0, r0, r0
    9dbc:	0000000c 	andeq	r0, r0, ip
    9dc0:	5a0b9c01 	bpl	2f0dcc <__Stack_Size+0x2f09cc>
    9dc4:	0100003a 	tsteq	r0, sl, lsr r0
    9dc8:	00004c53 	andeq	r4, r0, r3, asr ip
    9dcc:	00000000 	andeq	r0, r0, r0
    9dd0:	00000c00 	andeq	r0, r0, r0, lsl #24
    9dd4:	099c0100 	ldmibeq	ip, {r8}
    9dd8:	00003aee 	andeq	r3, r0, lr, ror #21
    9ddc:	00005f01 	andeq	r5, r0, r1, lsl #30
    9de0:	000c0000 	andeq	r0, ip, r0
    9de4:	9c010000 	stcls	0, cr0, [r1], {-0}
    9de8:	00000164 	andeq	r0, r0, r4, ror #2
    9dec:	003c140a 	eorseq	r1, ip, sl, lsl #8
    9df0:	4c5f0100 	ldfmie	f0, [pc], {-0}
    9df4:	01000000 	mrseq	r0, (UNDEF: 0)
    9df8:	670b0050 	smlsdvs	fp, r0, r0, r0
    9dfc:	0100003a 	tsteq	r0, sl, lsr r0
    9e00:	00004c6b 	andeq	r4, r0, fp, ror #24
    9e04:	00000000 	andeq	r0, r0, r0
    9e08:	00000c00 	andeq	r0, r0, r0, lsl #24
    9e0c:	099c0100 	ldmibeq	ip, {r8}
    9e10:	00001568 	andeq	r1, r0, r8, ror #10
    9e14:	1b0c7701 	blne	327a20 <__Stack_Size+0x327620>
    9e18:	00100800 	andseq	r0, r0, r0, lsl #16
    9e1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e20:	0000019c 	muleq	r0, ip, r1
    9e24:	003c140a 	eorseq	r1, ip, sl, lsl #8
    9e28:	4c770100 	ldfmie	f0, [r7], #-0
    9e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    9e30:	ae0b0050 	mcrge	0, 0, r0, cr11, cr0, {2}
    9e34:	01000039 	tsteq	r0, r9, lsr r0
    9e38:	00004c83 	andeq	r4, r0, r3, lsl #25
    9e3c:	00000000 	andeq	r0, r0, r0
    9e40:	00000c00 	andeq	r0, r0, r0, lsl #24
    9e44:	099c0100 	ldmibeq	ip, {r8}
    9e48:	00003a0a 	andeq	r3, r0, sl, lsl #20
    9e4c:	00009001 	andeq	r9, r0, r1
    9e50:	000e0000 	andeq	r0, lr, r0
    9e54:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e58:	000001e3 	andeq	r0, r0, r3, ror #3
    9e5c:	003af70c 	eorseq	pc, sl, ip, lsl #14
    9e60:	5e900100 	fmlpls	f0, f0, f0
    9e64:	fd000000 	stc2	0, cr0, [r0, #-0]
    9e68:	0a000053 	beq	9fbc <__Stack_Size+0x9bbc>
    9e6c:	00003c14 	andeq	r3, r0, r4, lsl ip
    9e70:	004c9001 	subeq	r9, ip, r1
    9e74:	51010000 	mrspl	r0, (UNDEF: 1)
    9e78:	00a00d00 	adceq	r0, r0, r0, lsl #26
    9e7c:	00000000 	andeq	r0, r0, r0
    9e80:	00100000 	andseq	r0, r0, r0
    9e84:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e88:	00000200 	andeq	r0, r0, r0, lsl #4
    9e8c:	0000b00e 	andeq	fp, r0, lr
    9e90:	00541e00 	subseq	r1, r4, r0, lsl #28
    9e94:	d6090000 	strle	r0, [r9], -r0
    9e98:	01000013 	tsteq	r0, r3, lsl r0
    9e9c:	001b1ca9 	andseq	r1, fp, r9, lsr #25
    9ea0:	00001c08 	andeq	r1, r0, r8, lsl #24
    9ea4:	349c0100 	ldrcc	r0, [ip], #256	; 0x100
    9ea8:	0c000002 	stceq	0, cr0, [r0], {2}
    9eac:	00003af7 	strdeq	r3, [r0], -r7
    9eb0:	005ea901 	subseq	sl, lr, r1, lsl #18
    9eb4:	543f0000 	ldrtpl	r0, [pc], #-0	; 9ebc <__Stack_Size+0x9abc>
    9eb8:	610c0000 	mrsvs	r0, (UNDEF: 12)
    9ebc:	0100003a 	tsteq	r0, sl, lsr r0
    9ec0:	00004ca9 	andeq	r4, r0, r9, lsr #25
    9ec4:	00546000 	subseq	r6, r4, r0
    9ec8:	810f0000 	mrshi	r0, CPSR
    9ecc:	0100003c 	tsteq	r0, ip, lsr r0
    9ed0:	00004cb5 			; <UNDEFINED> instruction: 0x00004cb5
    9ed4:	00000000 	andeq	r0, r0, r0
    9ed8:	00001200 	andeq	r1, r0, r0, lsl #4
    9edc:	5d9c0100 	ldfpls	f0, [ip]
    9ee0:	0c000002 	stceq	0, cr0, [r0], {2}
    9ee4:	00003af7 	strdeq	r3, [r0], -r7
    9ee8:	005eb501 	subseq	fp, lr, r1, lsl #10
    9eec:	54810000 	strpl	r0, [r1], #0
    9ef0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9ef4:	000013c8 	andeq	r1, r0, r8, asr #7
    9ef8:	1b38c201 	blne	e3a704 <__Stack_Size+0xe3a304>
    9efc:	00320800 	eorseq	r0, r2, r0, lsl #16
    9f00:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f04:	000002a8 	andeq	r0, r0, r8, lsr #5
    9f08:	003af70c 	eorseq	pc, sl, ip, lsl #14
    9f0c:	5ec20100 	polpls	f0, f2, f0
    9f10:	a2000000 	andge	r0, r0, #0
    9f14:	0a000054 	beq	a06c <__Stack_Size+0x9c6c>
    9f18:	0000197b 	andeq	r1, r0, fp, ror r9
    9f1c:	004cc201 	subeq	ip, ip, r1, lsl #4
    9f20:	51010000 	mrspl	r0, (UNDEF: 1)
    9f24:	001b3810 	andseq	r3, fp, r0, lsl r8
    9f28:	00003208 	andeq	r3, r0, r8, lsl #4
    9f2c:	37cd1100 	strbcc	r1, [sp, r0, lsl #2]
    9f30:	c4010000 	strgt	r0, [r1], #-0
    9f34:	0000004c 	andeq	r0, r0, ip, asr #32
    9f38:	000054c3 	andeq	r5, r0, r3, asr #9
    9f3c:	ea090000 	b	249f44 <__Stack_Size+0x249b44>
    9f40:	01000015 	tsteq	r0, r5, lsl r0
    9f44:	001b6acf 	andseq	r6, fp, pc, asr #21
    9f48:	00003208 	andeq	r3, r0, r8, lsl #4
    9f4c:	f39c0100 	vaddw.u16	q0, q6, d0
    9f50:	0c000002 	stceq	0, cr0, [r0], {2}
    9f54:	00003af7 	strdeq	r3, [r0], -r7
    9f58:	005ecf01 	subseq	ip, lr, r1, lsl #30
    9f5c:	54d60000 	ldrbpl	r0, [r6], #0
    9f60:	7b0a0000 	blvc	289f68 <__Stack_Size+0x289b68>
    9f64:	01000019 	tsteq	r0, r9, lsl r0
    9f68:	00004ccf 	andeq	r4, r0, pc, asr #25
    9f6c:	10510100 	subsne	r0, r1, r0, lsl #2
    9f70:	08001b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, ip}
    9f74:	00000032 	andeq	r0, r0, r2, lsr r0
    9f78:	0037cd11 	eorseq	ip, r7, r1, lsl sp
    9f7c:	4cd10100 	ldfmie	f0, [r1], {0}
    9f80:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    9f84:	00000054 	andeq	r0, r0, r4, asr r0
    9f88:	3bff0900 	blcc	fffcc390 <SCS_BASE+0x1ffbe390>
    9f8c:	dc010000 	stcle	0, cr0, [r1], {-0}
    9f90:	00000000 	andeq	r0, r0, r0
    9f94:	00000024 	andeq	r0, r0, r4, lsr #32
    9f98:	03499c01 	movteq	r9, #39937	; 0x9c01
    9f9c:	f70c0000 			; <UNDEFINED> instruction: 0xf70c0000
    9fa0:	0100003a 	tsteq	r0, sl, lsr r0
    9fa4:	00005edc 	ldrdeq	r5, [r0], -ip
    9fa8:	00550a00 	subseq	r0, r5, r0, lsl #20
    9fac:	3b870a00 	blcc	fe1cc7b4 <SCS_BASE+0x1e1be7b4>
    9fb0:	dc010000 	stcle	0, cr0, [r1], {-0}
    9fb4:	0000005e 	andeq	r0, r0, lr, asr r0
    9fb8:	cd125101 	ldfgts	f5, [r2, #-4]
    9fbc:	01000039 	tsteq	r0, r9, lsr r0
    9fc0:	00004cde 	ldrdeq	r4, [r0], -lr
    9fc4:	00a01300 	adceq	r1, r0, r0, lsl #6
    9fc8:	00000000 	andeq	r0, r0, r0
    9fcc:	0ca00000 	stceq	0, cr0, [r0]
    9fd0:	df010000 	svcle	0x00010000
    9fd4:	0000b00e 	andeq	fp, r0, lr
    9fd8:	00550a00 	subseq	r0, r5, r0, lsl #20
    9fdc:	0f000000 	svceq	0x00000000
    9fe0:	00003a81 	andeq	r3, r0, r1, lsl #21
    9fe4:	004cf101 	subeq	pc, ip, r1, lsl #2
    9fe8:	00000000 	andeq	r0, r0, r0
    9fec:	00120000 	andseq	r0, r2, r0
    9ff0:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ff4:	00000372 	andeq	r0, r0, r2, ror r3
    9ff8:	003af70c 	eorseq	pc, sl, ip, lsl #14
    9ffc:	5ef10100 	cdppl	1, 15, cr0, cr1, cr0, {0}
    a000:	2b000000 	blcs	a008 <__Stack_Size+0x9c08>
    a004:	00000055 	andeq	r0, r0, r5, asr r0
    a008:	003acf0f 	eorseq	ip, sl, pc, lsl #30
    a00c:	4cfd0100 	ldfmie	f0, [sp]
    a010:	00000000 	andeq	r0, r0, r0
    a014:	12000000 	andne	r0, r0, #0
    a018:	01000000 	mrseq	r0, (UNDEF: 0)
    a01c:	00039b9c 	muleq	r3, ip, fp
    a020:	3af70c00 	bcc	ffdcd028 <SCS_BASE+0x1fdbf028>
    a024:	fd010000 	stc2	0, cr0, [r1, #-0]
    a028:	0000005e 	andeq	r0, r0, lr, asr r0
    a02c:	0000554c 	andeq	r5, r0, ip, asr #10
    a030:	19f01400 	ldmibne	r0!, {sl, ip}^
    a034:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a038:	001b9c01 	andseq	r9, fp, r1, lsl #24
    a03c:	00002608 	andeq	r2, r0, r8, lsl #12
    a040:	dc9c0100 	ldfles	f0, [ip], {0}
    a044:	15000003 	strne	r0, [r0, #-3]
    a048:	00003af7 	strdeq	r3, [r0], -r7
    a04c:	5e010901 	cdppl	9, 0, cr0, cr1, cr1, {0}
    a050:	6d000000 	stcvs	0, cr0, [r0, #-0]
    a054:	10000055 	andne	r0, r0, r5, asr r0
    a058:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
    a05c:	00000026 	andeq	r0, r0, r6, lsr #32
    a060:	0037cd16 	eorseq	ip, r7, r6, lsl sp
    a064:	010b0100 	mrseq	r0, (UNDEF: 27)
    a068:	0000004c 	andeq	r0, r0, ip, asr #32
    a06c:	0000558e 	andeq	r5, r0, lr, lsl #11
    a070:	8c140000 	ldchi	0, cr0, [r4], {-0}
    a074:	01000012 	tsteq	r0, r2, lsl r0
    a078:	1bc20115 	blne	ff08a4d4 <SCS_BASE+0x1f07c4d4>
    a07c:	00260800 	eoreq	r0, r6, r0, lsl #16
    a080:	9c010000 	stcls	0, cr0, [r1], {-0}
    a084:	0000041d 	andeq	r0, r0, sp, lsl r4
    a088:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a08c:	01150100 	tsteq	r5, r0, lsl #2
    a090:	0000005e 	andeq	r0, r0, lr, asr r0
    a094:	000055b9 			; <UNDEFINED> instruction: 0x000055b9
    a098:	001bc210 	andseq	ip, fp, r0, lsl r2
    a09c:	00002608 	andeq	r2, r0, r8, lsl #12
    a0a0:	37cd1600 	strbcc	r1, [sp, r0, lsl #12]
    a0a4:	17010000 	strne	r0, [r1, -r0]
    a0a8:	00004c01 	andeq	r4, r0, r1, lsl #24
    a0ac:	0055da00 	subseq	sp, r5, r0, lsl #20
    a0b0:	14000000 	strne	r0, [r0], #-0
    a0b4:	00003c48 	andeq	r3, r0, r8, asr #24
    a0b8:	00012101 	andeq	r2, r1, r1, lsl #2
    a0bc:	20000000 	andcs	r0, r0, r0
    a0c0:	01000000 	mrseq	r0, (UNDEF: 0)
    a0c4:	0004449c 	muleq	r4, ip, r4
    a0c8:	3af71500 	bcc	ffdcf4d0 <SCS_BASE+0x1fdc14d0>
    a0cc:	21010000 	mrscs	r0, (UNDEF: 1)
    a0d0:	00005e01 	andeq	r5, r0, r1, lsl #28
    a0d4:	00560800 	subseq	r0, r6, r0, lsl #16
    a0d8:	21140000 	tstcs	r4, r0
    a0dc:	0100003a 	tsteq	r0, sl, lsr r0
    a0e0:	0000012d 	andeq	r0, r0, sp, lsr #2
    a0e4:	00200000 	eoreq	r0, r0, r0
    a0e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a0ec:	0000046b 	andeq	r0, r0, fp, ror #8
    a0f0:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a0f4:	012d0100 	teqeq	sp, r0, lsl #2
    a0f8:	0000005e 	andeq	r0, r0, lr, asr r0
    a0fc:	00005629 	andeq	r5, r0, r9, lsr #12
    a100:	18221400 	stmdane	r2!, {sl, ip}
    a104:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a108:	001be801 	andseq	lr, fp, r1, lsl #16
    a10c:	00002008 	andeq	r2, r0, r8
    a110:	929c0100 	addsls	r0, ip, #0, 2
    a114:	15000004 	strne	r0, [r0, #-4]
    a118:	00003af7 	strdeq	r3, [r0], -r7
    a11c:	5e013801 	cdppl	8, 0, cr3, cr1, cr1, {0}
    a120:	4a000000 	bmi	a128 <__Stack_Size+0x9d28>
    a124:	00000056 	andeq	r0, r0, r6, asr r0
    a128:	003bb214 	eorseq	fp, fp, r4, lsl r2
    a12c:	01430100 	mrseq	r0, (UNDEF: 83)
    a130:	00000000 	andeq	r0, r0, r0
    a134:	00000020 	andeq	r0, r0, r0, lsr #32
    a138:	04b99c01 	ldrteq	r9, [r9], #3073	; 0xc01
    a13c:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a140:	0100003a 	tsteq	r0, sl, lsr r0
    a144:	005e0143 	subseq	r0, lr, r3, asr #2
    a148:	566b0000 	strbtpl	r0, [fp], -r0
    a14c:	14000000 	strne	r0, [r0], #-0
    a150:	00003c53 	andeq	r3, r0, r3, asr ip
    a154:	00014e01 	andeq	r4, r1, r1, lsl #28
    a158:	20000000 	andcs	r0, r0, r0
    a15c:	01000000 	mrseq	r0, (UNDEF: 0)
    a160:	0004e09c 	muleq	r4, ip, r0
    a164:	3af71500 	bcc	ffdcf56c <SCS_BASE+0x1fdc156c>
    a168:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a16c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a170:	00568c00 	subseq	r8, r6, r0, lsl #24
    a174:	9c140000 	ldcls	0, cr0, [r4], {-0}
    a178:	01000039 	tsteq	r0, r9, lsr r0
    a17c:	00000159 	andeq	r0, r0, r9, asr r1
    a180:	00200000 	eoreq	r0, r0, r0
    a184:	9c010000 	stcls	0, cr0, [r1], {-0}
    a188:	00000507 	andeq	r0, r0, r7, lsl #10
    a18c:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a190:	01590100 	cmpeq	r9, r0, lsl #2
    a194:	0000005e 	andeq	r0, r0, lr, asr r0
    a198:	000056ad 	andeq	r5, r0, sp, lsr #13
    a19c:	3b6a1700 	blcc	1a8fda4 <__Stack_Size+0x1a8f9a4>
    a1a0:	64010000 	strvs	r0, [r1], #-0
    a1a4:	00004c01 	andeq	r4, r0, r1, lsl #24
    a1a8:	00000000 	andeq	r0, r0, r0
    a1ac:	00001a00 	andeq	r1, r0, r0, lsl #20
    a1b0:	329c0100 	addscc	r0, ip, #0, 2
    a1b4:	15000005 	strne	r0, [r0, #-5]
    a1b8:	00003af7 	strdeq	r3, [r0], -r7
    a1bc:	5e016401 	cdppl	4, 0, cr6, cr1, cr1, {0}
    a1c0:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    a1c4:	00000056 	andeq	r0, r0, r6, asr r0
    a1c8:	003b3517 	eorseq	r3, fp, r7, lsl r5
    a1cc:	016f0100 	cmneq	pc, r0, lsl #2
    a1d0:	0000004c 	andeq	r0, r0, ip, asr #32
    a1d4:	00000000 	andeq	r0, r0, r0
    a1d8:	0000001a 	andeq	r0, r0, sl, lsl r0
    a1dc:	055d9c01 	ldrbeq	r9, [sp, #-3073]	; 0xc01
    a1e0:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a1e4:	0100003a 	tsteq	r0, sl, lsr r0
    a1e8:	005e016f 	subseq	r0, lr, pc, ror #2
    a1ec:	56ef0000 	strbtpl	r0, [pc], r0
    a1f0:	14000000 	strne	r0, [r0], #-0
    a1f4:	00003afe 	strdeq	r3, [r0], -lr
    a1f8:	00017a01 	andeq	r7, r1, r1, lsl #20
    a1fc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    a200:	01000000 	mrseq	r0, (UNDEF: 0)
    a204:	0005849c 	muleq	r5, ip, r4
    a208:	3af71500 	bcc	ffdcf610 <SCS_BASE+0x1fdc1610>
    a20c:	7a010000 	bvc	4a214 <__Stack_Size+0x49e14>
    a210:	00005e01 	andeq	r5, r0, r1, lsl #28
    a214:	00571000 	subseq	r1, r7, r0
    a218:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    a21c:	0100003a 	tsteq	r0, sl, lsr r0
    a220:	00000185 	andeq	r0, r0, r5, lsl #3
    a224:	001c0000 	andseq	r0, ip, r0
    a228:	9c010000 	stcls	0, cr0, [r1], {-0}
    a22c:	000005ab 	andeq	r0, r0, fp, lsr #11
    a230:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a234:	01850100 	orreq	r0, r5, r0, lsl #2
    a238:	0000005e 	andeq	r0, r0, lr, asr r0
    a23c:	00005731 	andeq	r5, r0, r1, lsr r7
    a240:	398e1400 	stmibcc	lr, {sl, ip}
    a244:	90010000 	andls	r0, r1, r0
    a248:	00000001 	andeq	r0, r0, r1
    a24c:	00002000 	andeq	r2, r0, r0
    a250:	d29c0100 	addsle	r0, ip, #0, 2
    a254:	15000005 	strne	r0, [r0, #-5]
    a258:	00003af7 	strdeq	r3, [r0], -r7
    a25c:	5e019001 	cdppl	0, 0, cr9, cr1, cr1, {0}
    a260:	52000000 	andpl	r0, r0, #0
    a264:	00000057 	andeq	r0, r0, r7, asr r0
    a268:	003b1d14 	eorseq	r1, fp, r4, lsl sp
    a26c:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a270:	00000000 	andeq	r0, r0, r0
    a274:	00000020 	andeq	r0, r0, r0, lsr #32
    a278:	05f99c01 	ldrbeq	r9, [r9, #3073]!	; 0xc01
    a27c:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a280:	0100003a 	tsteq	r0, sl, lsr r0
    a284:	005e019b 			; <UNDEFINED> instruction: 0x005e019b
    a288:	57730000 	ldrbpl	r0, [r3, -r0]!
    a28c:	14000000 	strne	r0, [r0], #-0
    a290:	00003716 	andeq	r3, r0, r6, lsl r7
    a294:	0801a601 	stmdaeq	r1, {r0, r9, sl, sp, pc}
    a298:	2408001c 	strcs	r0, [r8], #-28
    a29c:	01000000 	mrseq	r0, (UNDEF: 0)
    a2a0:	0006209c 	muleq	r6, ip, r0
    a2a4:	3af71500 	bcc	ffdcf6ac <SCS_BASE+0x1fdc16ac>
    a2a8:	a6010000 	strge	r0, [r1], -r0
    a2ac:	00005e01 	andeq	r5, r0, r1, lsl #28
    a2b0:	00579400 	subseq	r9, r7, r0, lsl #8
    a2b4:	c0140000 	andsgt	r0, r4, r0
    a2b8:	01000037 	tsteq	r0, r7, lsr r0
    a2bc:	1c2c01b1 	stfnes	f0, [ip], #-708	; 0xfffffd3c
    a2c0:	00240800 	eoreq	r0, r4, r0, lsl #16
    a2c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a2c8:	00000647 	andeq	r0, r0, r7, asr #12
    a2cc:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a2d0:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a2d4:	0000005e 	andeq	r0, r0, lr, asr r0
    a2d8:	000057b5 			; <UNDEFINED> instruction: 0x000057b5
    a2dc:	39c01400 	stmibcc	r0, {sl, ip}^
    a2e0:	bd010000 	stclt	0, cr0, [r1, #-0]
    a2e4:	00000001 	andeq	r0, r0, r1
    a2e8:	00002200 	andeq	r2, r0, r0, lsl #4
    a2ec:	7e9c0100 	fmlvce	f0, f4, f0
    a2f0:	15000006 	strne	r0, [r0, #-6]
    a2f4:	00003af7 	strdeq	r3, [r0], -r7
    a2f8:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a2fc:	d6000000 	strle	r0, [r0], -r0
    a300:	15000057 	strne	r0, [r0, #-87]	; 0x57
    a304:	00003a3d 	andeq	r3, r0, sp, lsr sl
    a308:	5e01bd01 	cdppl	13, 0, cr11, cr1, cr1, {0}
    a30c:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    a310:	00000057 	andeq	r0, r0, r7, asr r0
    a314:	003b9e17 	eorseq	r9, fp, r7, lsl lr
    a318:	01c80100 	biceq	r0, r8, r0, lsl #2
    a31c:	0000005e 	andeq	r0, r0, lr, asr r0
    a320:	00000000 	andeq	r0, r0, r0
    a324:	00000012 	andeq	r0, r0, r2, lsl r0
    a328:	06a99c01 	strteq	r9, [r9], r1, lsl #24
    a32c:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a330:	0100003a 	tsteq	r0, sl, lsr r0
    a334:	005e01c8 	subseq	r0, lr, r8, asr #3
    a338:	58180000 	ldmdapl	r8, {}	; <UNPREDICTABLE>
    a33c:	14000000 	strne	r0, [r0], #-0
    a340:	00001512 	andeq	r1, r0, r2, lsl r5
    a344:	5001d401 	andpl	sp, r1, r1, lsl #8
    a348:	2008001c 	andcs	r0, r8, ip, lsl r0
    a34c:	01000000 	mrseq	r0, (UNDEF: 0)
    a350:	0006e09c 	muleq	r6, ip, r0
    a354:	3af71500 	bcc	ffdcf75c <SCS_BASE+0x1fdc175c>
    a358:	d4010000 	strle	r0, [r1], #-0
    a35c:	00005e01 	andeq	r5, r0, r1, lsl #28
    a360:	00583900 	subseq	r3, r8, r0, lsl #18
    a364:	3bc11500 	blcc	ff04f76c <SCS_BASE+0x1f04176c>
    a368:	d4010000 	strle	r0, [r1], #-0
    a36c:	00004c01 	andeq	r4, r0, r1, lsl #24
    a370:	00585a00 	subseq	r5, r8, r0, lsl #20
    a374:	ee140000 	cdp	0, 1, cr0, cr4, cr0, {0}
    a378:	01000013 	tsteq	r0, r3, lsl r0
    a37c:	1c7001e0 	ldfnee	f0, [r0], #-896	; 0xfffffc80
    a380:	00200800 	eoreq	r0, r0, r0, lsl #16
    a384:	9c010000 	stcls	0, cr0, [r1], {-0}
    a388:	00000717 	andeq	r0, r0, r7, lsl r7
    a38c:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a390:	01e00100 	mvneq	r0, r0, lsl #2
    a394:	0000005e 	andeq	r0, r0, lr, asr r0
    a398:	0000587b 	andeq	r5, r0, fp, ror r8
    a39c:	003bc115 	eorseq	ip, fp, r5, lsl r1
    a3a0:	01e00100 	mvneq	r0, r0, lsl #2
    a3a4:	0000004c 	andeq	r0, r0, ip, asr #32
    a3a8:	0000589c 	muleq	r0, ip, r8
    a3ac:	36371700 	ldrtcc	r1, [r7], -r0, lsl #14
    a3b0:	eb010000 	bl	4a3b8 <__Stack_Size+0x49fb8>
    a3b4:	00004c01 	andeq	r4, r0, r1, lsl #24
    a3b8:	001c9000 	andseq	r9, ip, r0
    a3bc:	00001c08 	andeq	r1, r0, r8, lsl #24
    a3c0:	429c0100 	addsmi	r0, ip, #0, 2
    a3c4:	15000007 	strne	r0, [r0, #-7]
    a3c8:	00003af7 	strdeq	r3, [r0], -r7
    a3cc:	5e01eb01 	vmlapl.f64	d14, d1, d1
    a3d0:	bd000000 	stclt	0, cr0, [r0, #-0]
    a3d4:	00000058 	andeq	r0, r0, r8, asr r0
    a3d8:	00357c17 	eorseq	r7, r5, r7, lsl ip
    a3dc:	01f60100 	mvnseq	r0, r0, lsl #2
    a3e0:	0000004c 	andeq	r0, r0, ip, asr #32
    a3e4:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
    a3e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    a3ec:	076d9c01 	strbeq	r9, [sp, -r1, lsl #24]!
    a3f0:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a3f4:	0100003a 	tsteq	r0, sl, lsr r0
    a3f8:	005e01f6 	ldrsheq	r0, [lr], #-22	; 0xffffffea
    a3fc:	58de0000 	ldmpl	lr, {}^	; <UNPREDICTABLE>
    a400:	14000000 	strne	r0, [r0], #-0
    a404:	0000196c 	andeq	r1, r0, ip, ror #18
    a408:	c8020201 	stmdagt	r2, {r0, r9}
    a40c:	1c08001c 	stcne	0, cr0, [r8], {28}
    a410:	01000000 	mrseq	r0, (UNDEF: 0)
    a414:	0007a29c 	muleq	r7, ip, r2
    a418:	3af71500 	bcc	ffdcf820 <SCS_BASE+0x1fdc1820>
    a41c:	02010000 	andeq	r0, r1, #0
    a420:	00005e02 	andeq	r5, r0, r2, lsl #28
    a424:	0058ff00 	subseq	pc, r8, r0, lsl #30
    a428:	00111800 	andseq	r1, r1, r0, lsl #16
    a42c:	02010000 	andeq	r0, r1, #0
    a430:	00004c02 	andeq	r4, r0, r2, lsl #24
    a434:	00510100 	subseq	r0, r1, r0, lsl #2
    a438:	003b0d14 	eorseq	r0, fp, r4, lsl sp
    a43c:	020e0100 	andeq	r0, lr, #0, 2
    a440:	00000000 	andeq	r0, r0, r0
    a444:	00000026 	andeq	r0, r0, r6, lsr #32
    a448:	07f19c01 	ldrbeq	r9, [r1, r1, lsl #24]!
    a44c:	53180000 	tstpl	r8, #0
    a450:	0100003a 	tsteq	r0, sl, lsr r0
    a454:	07f1020e 	ldrbeq	r0, [r1, lr, lsl #4]!
    a458:	50010000 	andpl	r0, r1, r0
    a45c:	00001115 	andeq	r1, r0, r5, lsl r1
    a460:	020e0100 	andeq	r0, lr, #0, 2
    a464:	0000004c 	andeq	r0, r0, ip, asr #32
    a468:	00005920 	andeq	r5, r0, r0, lsr #18
    a46c:	00000010 	andeq	r0, r0, r0, lsl r0
    a470:	00002600 	andeq	r2, r0, r0, lsl #12
    a474:	3a011600 	bcc	4fc7c <__Stack_Size+0x4f87c>
    a478:	10010000 	andne	r0, r1, r0
    a47c:	00004c02 	andeq	r4, r0, r2, lsl #24
    a480:	00595a00 	subseq	r5, r9, r0, lsl #20
    a484:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    a488:	00003a04 	andeq	r3, r0, r4, lsl #20
    a48c:	19301400 	ldmdbne	r0!, {sl, ip}
    a490:	1a010000 	bne	4a498 <__Stack_Size+0x4a098>
    a494:	001ce402 	andseq	lr, ip, r2, lsl #8
    a498:	00004008 	andeq	r4, r0, r8
    a49c:	5c9c0100 	ldfpls	f0, [ip], {0}
    a4a0:	15000008 	strne	r0, [r0, #-8]
    a4a4:	00003af7 	strdeq	r3, [r0], -r7
    a4a8:	5e021a01 	vmlapl.f32	s2, s4, s2
    a4ac:	83000000 	movwhi	r0, #0
    a4b0:	15000059 	strne	r0, [r0, #-89]	; 0x59
    a4b4:	00000011 	andeq	r0, r0, r1, lsl r0
    a4b8:	4c021a01 	stcmi	10, cr1, [r2], {1}
    a4bc:	a4000000 	strge	r0, [r0], #-0
    a4c0:	10000059 	andne	r0, r0, r9, asr r0
    a4c4:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    a4c8:	00000040 	andeq	r0, r0, r0, asr #32
    a4cc:	003a531a 	eorseq	r5, sl, sl, lsl r3
    a4d0:	021c0100 	andseq	r0, ip, #0, 2
    a4d4:	000007f1 	strdeq	r0, [r0], -r1
    a4d8:	b81b5201 	ldmdalt	fp, {r0, r9, ip, lr}
    a4dc:	1600000c 	strne	r0, [r0], -ip
    a4e0:	00003a01 	andeq	r3, r0, r1, lsl #20
    a4e4:	4c021c01 	stcmi	12, cr1, [r2], {1}
    a4e8:	c5000000 	strgt	r0, [r0, #-0]
    a4ec:	00000059 	andeq	r0, r0, r9, asr r0
    a4f0:	2a170000 	bcs	5ca4f8 <__Stack_Size+0x5ca0f8>
    a4f4:	0100003c 	tsteq	r0, ip, lsr r0
    a4f8:	004c0225 	subeq	r0, ip, r5, lsr #4
    a4fc:	00000000 	andeq	r0, r0, r0
    a500:	00200000 	eoreq	r0, r0, r0
    a504:	9c010000 	stcls	0, cr0, [r1], {-0}
    a508:	00000887 	andeq	r0, r0, r7, lsl #17
    a50c:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a510:	02250100 	eoreq	r0, r5, #0, 2
    a514:	0000005e 	andeq	r0, r0, lr, asr r0
    a518:	000059fd 	strdeq	r5, [r0], -sp
    a51c:	3bcf1700 	blcc	ff3d0124 <SCS_BASE+0x1f3c2124>
    a520:	30010000 	andcc	r0, r1, r0
    a524:	00004c02 	andeq	r4, r0, r2, lsl #24
    a528:	001d2400 	andseq	r2, sp, r0, lsl #8
    a52c:	00002008 	andeq	r2, r0, r8
    a530:	b29c0100 	addslt	r0, ip, #0, 2
    a534:	15000008 	strne	r0, [r0, #-8]
    a538:	00003af7 	strdeq	r3, [r0], -r7
    a53c:	5e023001 	cdppl	0, 0, cr3, cr2, cr1, {0}
    a540:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    a544:	0000005a 	andeq	r0, r0, sl, asr r0
    a548:	003a8f14 	eorseq	r8, sl, r4, lsl pc
    a54c:	023d0100 	eorseq	r0, sp, #0, 2
    a550:	00000000 	andeq	r0, r0, r0
    a554:	00000038 	andeq	r0, r0, r8, lsr r0
    a558:	08f99c01 	ldmeq	r9!, {r0, sl, fp, ip, pc}^
    a55c:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a560:	0100003a 	tsteq	r0, sl, lsr r0
    a564:	005e023d 	subseq	r0, lr, sp, lsr r2
    a568:	5a3f0000 	bpl	fca570 <__Stack_Size+0xfca170>
    a56c:	2b150000 	blcs	54a574 <__Stack_Size+0x54a174>
    a570:	0100003b 	tsteq	r0, fp, lsr r0
    a574:	004c023d 	subeq	r0, ip, sp, lsr r2
    a578:	5a600000 	bpl	180a580 <__Stack_Size+0x180a180>
    a57c:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    a580:	0100003c 	tsteq	r0, ip, lsr r0
    a584:	004c023d 	subeq	r0, ip, sp, lsr r2
    a588:	5a810000 	bpl	fe04a590 <SCS_BASE+0x1e03c590>
    a58c:	14000000 	strne	r0, [r0], #-0
    a590:	00003add 	ldrdeq	r3, [r0], -sp
    a594:	00024901 	andeq	r4, r2, r1, lsl #18
    a598:	20000000 	andcs	r0, r0, r0
    a59c:	01000000 	mrseq	r0, (UNDEF: 0)
    a5a0:	0009309c 	muleq	r9, ip, r0
    a5a4:	3af71500 	bcc	ffdcf9ac <SCS_BASE+0x1fdc19ac>
    a5a8:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    a5ac:	00005e02 	andeq	r5, r0, r2, lsl #28
    a5b0:	005aa200 	subseq	sl, sl, r0, lsl #4
    a5b4:	3b2b1500 	blcc	acf9bc <__Stack_Size+0xacf5bc>
    a5b8:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    a5bc:	00004c02 	andeq	r4, r0, r2, lsl #24
    a5c0:	005ac300 	subseq	ip, sl, r0, lsl #6
    a5c4:	37140000 	ldrcc	r0, [r4, -r0]
    a5c8:	0100003c 	tsteq	r0, ip, lsr r0
    a5cc:	00000255 	andeq	r0, r0, r5, asr r2
    a5d0:	00200000 	eoreq	r0, r0, r0
    a5d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a5d8:	00000967 	andeq	r0, r0, r7, ror #18
    a5dc:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a5e0:	02550100 	subseq	r0, r5, #0, 2
    a5e4:	0000005e 	andeq	r0, r0, lr, asr r0
    a5e8:	00005ae4 	andeq	r5, r0, r4, ror #21
    a5ec:	003c6815 	eorseq	r6, ip, r5, lsl r8
    a5f0:	02550100 	subseq	r0, r5, #0, 2
    a5f4:	0000004c 	andeq	r0, r0, ip, asr #32
    a5f8:	00005b05 	andeq	r5, r0, r5, lsl #22
    a5fc:	3a701700 	bcc	1c10204 <__Stack_Size+0x1c0fe04>
    a600:	60010000 	andvs	r0, r1, r0
    a604:	00004c02 	andeq	r4, r0, r2, lsl #24
    a608:	00000000 	andeq	r0, r0, r0
    a60c:	00001c00 	andeq	r1, r0, r0, lsl #24
    a610:	929c0100 	addsls	r0, ip, #0, 2
    a614:	15000009 	strne	r0, [r0, #-9]
    a618:	00003af7 	strdeq	r3, [r0], -r7
    a61c:	5e026001 	cdppl	0, 0, cr6, cr2, cr1, {0}
    a620:	26000000 	strcs	r0, [r0], -r0
    a624:	0000005b 	andeq	r0, r0, fp, asr r0
    a628:	003bdc17 	eorseq	sp, fp, r7, lsl ip
    a62c:	026b0100 	rsbeq	r0, fp, #0, 2
    a630:	0000004c 	andeq	r0, r0, ip, asr #32
    a634:	00000000 	andeq	r0, r0, r0
    a638:	0000001c 	andeq	r0, r0, ip, lsl r0
    a63c:	09bd9c01 	ldmibeq	sp!, {r0, sl, fp, ip, pc}
    a640:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a644:	0100003a 	tsteq	r0, sl, lsr r0
    a648:	005e026b 	subseq	r0, lr, fp, ror #4
    a64c:	5b470000 	blpl	11ca654 <__Stack_Size+0x11ca254>
    a650:	14000000 	strne	r0, [r0], #-0
    a654:	00003bed 	andeq	r3, r0, sp, ror #23
    a658:	00027701 	andeq	r7, r2, r1, lsl #14
    a65c:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    a660:	01000000 	mrseq	r0, (UNDEF: 0)
    a664:	000a649c 	muleq	sl, ip, r4
    a668:	3af71500 	bcc	ffdcfa70 <SCS_BASE+0x1fdc1a70>
    a66c:	77010000 	strvc	r0, [r1, -r0]
    a670:	00005e02 	andeq	r5, r0, r2, lsl #28
    a674:	005b6800 	subseq	r6, fp, r0, lsl #16
    a678:	3b871500 	blcc	fe1cfa80 <SCS_BASE+0x1e1c1a80>
    a67c:	77010000 	strvc	r0, [r1, -r0]
    a680:	00005e02 	andeq	r5, r0, r2, lsl #28
    a684:	005bad00 	subseq	sl, fp, r0, lsl #26
    a688:	00111500 	andseq	r1, r1, r0, lsl #10
    a68c:	77010000 	strvc	r0, [r1, -r0]
    a690:	00004c02 	andeq	r4, r0, r2, lsl #24
    a694:	005bf200 	subseq	pc, fp, r0, lsl #4
    a698:	00001c00 	andeq	r1, r0, r0, lsl #24
    a69c:	003a0000 	eorseq	r0, sl, r0
    a6a0:	0a370000 	beq	dca6a8 <__Stack_Size+0xdca2a8>
    a6a4:	53160000 	tstpl	r6, #0
    a6a8:	0100003a 	tsteq	r0, sl, lsr r0
    a6ac:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    a6b0:	5c1e0000 	ldcpl	0, cr0, [lr], {-0}
    a6b4:	d01b0000 	andsle	r0, fp, r0
    a6b8:	1600000c 	strne	r0, [r0], -ip
    a6bc:	00003a01 	andeq	r3, r0, r1, lsl #20
    a6c0:	4c027901 	stcmi	9, cr7, [r2], {1}
    a6c4:	3c000000 	stccc	0, cr0, [r0], {-0}
    a6c8:	0000005c 	andeq	r0, r0, ip, asr r0
    a6cc:	0ce81b00 	vstmiaeq	r8!, {d17-d16}
    a6d0:	53160000 	tstpl	r6, #0
    a6d4:	0100003a 	tsteq	r0, sl, lsr r0
    a6d8:	07f10279 			; <UNDEFINED> instruction: 0x07f10279
    a6dc:	5c740000 	ldclpl	0, cr0, [r4], #-0
    a6e0:	001b0000 	andseq	r0, fp, r0
    a6e4:	1600000d 	strne	r0, [r0], -sp
    a6e8:	00003a01 	andeq	r3, r0, r1, lsl #20
    a6ec:	4c027901 	stcmi	9, cr7, [r2], {1}
    a6f0:	92000000 	andls	r0, r0, #0
    a6f4:	0000005c 	andeq	r0, r0, ip, asr r0
    a6f8:	58140000 	ldmdapl	r4, {}	; <UNPREDICTABLE>
    a6fc:	0100003b 	tsteq	r0, fp, lsr r0
    a700:	00000283 	andeq	r0, r0, r3, lsl #5
    a704:	005c0000 	subseq	r0, ip, r0
    a708:	9c010000 	stcls	0, cr0, [r1], {-0}
    a70c:	00000adb 	ldrdeq	r0, [r0], -fp
    a710:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a714:	02830100 	addeq	r0, r3, #0, 2
    a718:	0000005e 	andeq	r0, r0, lr, asr r0
    a71c:	00005cca 	andeq	r5, r0, sl, asr #25
    a720:	003b8715 	eorseq	r8, fp, r5, lsl r7
    a724:	02830100 	addeq	r0, r3, #0, 2
    a728:	0000005e 	andeq	r0, r0, lr, asr r0
    a72c:	00005d04 	andeq	r5, r0, r4, lsl #26
    a730:	00001115 	andeq	r1, r0, r5, lsl r1
    a734:	02830100 	addeq	r0, r3, #0, 2
    a738:	0000004c 	andeq	r0, r0, ip, asr #32
    a73c:	00005d30 	andeq	r5, r0, r0, lsr sp
    a740:	00000010 	andeq	r0, r0, r0, lsl r0
    a744:	00003800 	andeq	r3, r0, r0, lsl #16
    a748:	3a531600 	bcc	14cff50 <__Stack_Size+0x14cfb50>
    a74c:	85010000 	strhi	r0, [r1, #-0]
    a750:	0007f102 	andeq	pc, r7, r2, lsl #2
    a754:	005d5c00 	subseq	r5, sp, r0, lsl #24
    a758:	0d201b00 	vstmdbeq	r0!, {d1-d0}
    a75c:	01160000 	tsteq	r6, r0
    a760:	0100003a 	tsteq	r0, sl, lsr r0
    a764:	004c0285 	subeq	r0, ip, r5, lsl #5
    a768:	5d6f0000 	stclpl	0, cr0, [pc, #-0]	; a770 <__Stack_Size+0xa370>
    a76c:	00000000 	andeq	r0, r0, r0
    a770:	39ef1400 	stmibcc	pc!, {sl, ip}^	; <UNPREDICTABLE>
    a774:	8f010000 	svchi	0x00010000
    a778:	00000002 	andeq	r0, r0, r2
    a77c:	00005c00 	andeq	r5, r0, r0, lsl #24
    a780:	529c0100 	addspl	r0, ip, #0, 2
    a784:	1500000b 	strne	r0, [r0, #-11]
    a788:	00003af7 	strdeq	r3, [r0], -r7
    a78c:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    a790:	a7000000 	strge	r0, [r0, -r0]
    a794:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    a798:	00003b87 	andeq	r3, r0, r7, lsl #23
    a79c:	5e028f01 	cdppl	15, 0, cr8, cr2, cr1, {0}
    a7a0:	e1000000 	mrs	r0, (UNDEF: 0)
    a7a4:	1500005d 	strne	r0, [r0, #-93]	; 0x5d
    a7a8:	00000011 	andeq	r0, r0, r1, lsl r0
    a7ac:	4c028f01 	stcmi	15, cr8, [r2], {1}
    a7b0:	0d000000 	stceq	0, cr0, [r0, #-0]
    a7b4:	1000005e 	andne	r0, r0, lr, asr r0
    a7b8:	00000000 	andeq	r0, r0, r0
    a7bc:	00000038 	andeq	r0, r0, r8, lsr r0
    a7c0:	003a5316 	eorseq	r5, sl, r6, lsl r3
    a7c4:	02910100 	addseq	r0, r1, #0, 2
    a7c8:	000007f1 	strdeq	r0, [r0], -r1
    a7cc:	00005e39 	andeq	r5, r0, r9, lsr lr
    a7d0:	000d381b 	andeq	r3, sp, fp, lsl r8
    a7d4:	3a011600 	bcc	4ffdc <__Stack_Size+0x4fbdc>
    a7d8:	91010000 	mrsls	r0, (UNDEF: 1)
    a7dc:	00004c02 	andeq	r4, r0, r2, lsl #24
    a7e0:	005e4c00 	subseq	r4, lr, r0, lsl #24
    a7e4:	00000000 	andeq	r0, r0, r0
    a7e8:	003b4617 	eorseq	r4, fp, r7, lsl r6
    a7ec:	029b0100 	addseq	r0, fp, #0, 2
    a7f0:	0000004c 	andeq	r0, r0, ip, asr #32
    a7f4:	00000000 	andeq	r0, r0, r0
    a7f8:	00000020 	andeq	r0, r0, r0, lsr #32
    a7fc:	0b7d9c01 	bleq	1f71808 <__Stack_Size+0x1f71408>
    a800:	f7150000 			; <UNDEFINED> instruction: 0xf7150000
    a804:	0100003a 	tsteq	r0, sl, lsr r0
    a808:	005e029b 			; <UNDEFINED> instruction: 0x005e029b
    a80c:	5e840000 	cdppl	0, 8, cr0, cr4, cr0, {0}
    a810:	17000000 	strne	r0, [r0, -r0]
    a814:	00003b8c 	andeq	r3, r0, ip, lsl #23
    a818:	4c02a701 	stcmi	7, cr10, [r2], {1}
    a81c:	00000000 	andeq	r0, r0, r0
    a820:	20000000 	andcs	r0, r0, r0
    a824:	01000000 	mrseq	r0, (UNDEF: 0)
    a828:	000ba89c 	muleq	fp, ip, r8
    a82c:	3af71500 	bcc	ffdcfc34 <SCS_BASE+0x1fdc1c34>
    a830:	a7010000 	strge	r0, [r1, -r0]
    a834:	00005e02 	andeq	r5, r0, r2, lsl #28
    a838:	005ea500 	subseq	sl, lr, r0, lsl #10
    a83c:	a0170000 	andsge	r0, r7, r0
    a840:	0100003a 	tsteq	r0, sl, lsr r0
    a844:	009502b3 			; <UNDEFINED> instruction: 0x009502b3
    a848:	00000000 	andeq	r0, r0, r0
    a84c:	00440000 	subeq	r0, r4, r0
    a850:	9c010000 	stcls	0, cr0, [r1], {-0}
    a854:	00000bd3 	ldrdeq	r0, [r0], -r3
    a858:	003af715 	eorseq	pc, sl, r5, lsl r7	; <UNPREDICTABLE>
    a85c:	02b30100 	adcseq	r0, r3, #0, 2
    a860:	0000005e 	andeq	r0, r0, lr, asr r0
    a864:	00005ec6 	andeq	r5, r0, r6, asr #29
    a868:	3c721400 	cfldrdcc	mvd1, [r2], #-0
    a86c:	c4010000 	strgt	r0, [r1], #-0
    a870:	00000002 	andeq	r0, r0, r2
    a874:	00004200 	andeq	r4, r0, r0, lsl #4
    a878:	089c0100 	ldmeq	ip, {r8}
    a87c:	1500000c 	strne	r0, [r0, #-12]
    a880:	00003af7 	strdeq	r3, [r0], -r7
    a884:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    a888:	e7000000 	str	r0, [r0, -r0]
    a88c:	1800005e 	stmdane	r0, {r1, r2, r3, r4, r6}
    a890:	00003b87 	andeq	r3, r0, r7, lsl #23
    a894:	5e02c401 	cdppl	4, 0, cr12, cr2, cr1, {0}
    a898:	01000000 	mrseq	r0, (UNDEF: 0)
    a89c:	ab170051 	blge	5ca9e8 <__Stack_Size+0x5ca5e8>
    a8a0:	0100003b 	tsteq	r0, fp, lsr r0
    a8a4:	004c02d7 	ldrdeq	r0, [ip], #-39	; 0xffffffd9
    a8a8:	00000000 	andeq	r0, r0, r0
    a8ac:	00060000 	andeq	r0, r6, r0
    a8b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a8b4:	00000c4f 	andeq	r0, r0, pc, asr #24
    a8b8:	0068621d 	rsbeq	r6, r8, sp, lsl r2
    a8bc:	5e02d701 	cdppl	7, 0, cr13, cr2, cr1, {0}
    a8c0:	21000000 	mrscs	r0, (UNDEF: 0)
    a8c4:	1e00005f 	mcrne	0, 0, r0, cr0, cr15, {2}
    a8c8:	01006c62 	tsteq	r0, r2, ror #24
    a8cc:	005e02d7 	ldrsbeq	r0, [lr], #-39	; 0xffffffd9
    a8d0:	51010000 	mrspl	r0, (UNDEF: 1)
    a8d4:	003c6316 	eorseq	r6, ip, r6, lsl r3
    a8d8:	02d90100 	sbcseq	r0, r9, #0, 2
    a8dc:	0000004c 	andeq	r0, r0, ip, asr #32
    a8e0:	00005f42 	andeq	r5, r0, r2, asr #30
    a8e4:	370d1f00 	strcc	r1, [sp, -r0, lsl #30]
    a8e8:	e4010000 	str	r0, [r1], #-0
    a8ec:	00004c02 	andeq	r4, r0, r2, lsl #24
    a8f0:	001d4400 	andseq	r4, sp, r0, lsl #8
    a8f4:	00000a08 	andeq	r0, r0, r8, lsl #20
    a8f8:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    a8fc:	00003aca 	andeq	r3, r0, sl, asr #21
    a900:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    a904:	7b000000 	blvc	a90c <__Stack_Size+0xa50c>
    a908:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    a90c:	00003988 	andeq	r3, r0, r8, lsl #19
    a910:	5e02e601 	cfmadd32pl	mvax0, mvfx14, mvfx2, mvfx1
    a914:	9c000000 	stcls	0, cr0, [r0], {-0}
    a918:	1600005f 			; <UNDEFINED> instruction: 0x1600005f
    a91c:	00003c63 	andeq	r3, r0, r3, ror #24
    a920:	4c02e701 	stcmi	7, cr14, [r2], {1}
    a924:	af000000 	svcge	0x00000000
    a928:	0000005f 	andeq	r0, r0, pc, asr r0
    a92c:	00016100 	andeq	r6, r1, r0, lsl #2
    a930:	a9000400 	stmdbge	r0, {sl}
    a934:	04000025 	streq	r0, [r0], #-37	; 0x25
    a938:	0002ec01 	andeq	lr, r2, r1, lsl #24
    a93c:	3cad0100 	stfccs	f0, [sp]
    a940:	05310000 	ldreq	r0, [r1, #-0]!
    a944:	0f300000 	svceq	0x00300000
    a948:	00000000 	andeq	r0, r0, r0
    a94c:	32ac0000 	adccc	r0, ip, #0
    a950:	04020000 	streq	r0, [r2], #-0
    a954:	0007c105 	andeq	ip, r7, r5, lsl #2
    a958:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a95c:	00000793 	muleq	r0, r3, r7
    a960:	3e060102 	adfccs	f0, f6, f2
    a964:	03000009 	movweq	r0, #9
    a968:	00323375 	eorseq	r3, r2, r5, ror r3
    a96c:	00452702 	subeq	r2, r5, r2, lsl #14
    a970:	04020000 	streq	r0, [r2], #-0
    a974:	0008bd07 	andeq	fp, r8, r7, lsl #26
    a978:	31750300 	cmncc	r5, r0, lsl #6
    a97c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a980:	00000057 	andeq	r0, r0, r7, asr r0
    a984:	25070202 	strcs	r0, [r7, #-514]	; 0x202
    a988:	0300000b 	movweq	r0, #11
    a98c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a990:	00006829 	andeq	r6, r0, r9, lsr #16
    a994:	08010200 	stmdaeq	r1, {r9}
    a998:	0000093c 	andeq	r0, r0, ip, lsr r9
    a99c:	b4070402 	strlt	r0, [r7], #-1026	; 0x402
    a9a0:	04000008 	streq	r0, [r0], #-8
    a9a4:	00005e04 	andeq	r5, r0, r4, lsl #28
    a9a8:	142c0500 	strtne	r0, [ip], #-1280	; 0x500
    a9ac:	23010000 	movwcs	r0, #4096	; 0x1000
    a9b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    a9b4:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
    a9b8:	00000020 	andeq	r0, r0, r0, lsr #32
    a9bc:	57069c01 	strpl	r9, [r6, -r1, lsl #24]
    a9c0:	01000012 	tsteq	r0, r2, lsl r0
    a9c4:	00003a5f 	andeq	r3, r0, pc, asr sl
    a9c8:	001d7000 	andseq	r7, sp, r0
    a9cc:	00002408 	andeq	r2, r0, r8, lsl #8
    a9d0:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    a9d4:	07000001 	streq	r0, [r0, -r1]
    a9d8:	00003c8b 	andeq	r3, r0, fp, lsl #25
    a9dc:	005e5f01 	subseq	r5, lr, r1, lsl #30
    a9e0:	5fce0000 	svcpl	0x00ce0000
    a9e4:	9e070000 	cdpls	0, 0, cr0, cr7, cr0, {0}
    a9e8:	0100003c 	tsteq	r0, ip, lsr r0
    a9ec:	0000765f 	andeq	r7, r0, pc, asr r6
    a9f0:	005fef00 	subseq	lr, pc, r0, lsl #30
    a9f4:	3c930800 	ldccc	8, cr0, [r3], {0}
    a9f8:	61010000 	mrsvs	r0, (UNDEF: 1)
    a9fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    aa00:	0000600d 	andeq	r6, r0, sp
    aa04:	001d7e09 	andseq	r7, sp, r9, lsl #28
    aa08:	00012108 	andeq	r2, r1, r8, lsl #2
    aa0c:	0000eb00 	andeq	lr, r0, r0, lsl #22
    aa10:	50010a00 	andpl	r0, r1, r0, lsl #20
    aa14:	00007502 	andeq	r7, r0, r2, lsl #10
    aa18:	001d8609 	andseq	r8, sp, r9, lsl #12
    aa1c:	00013708 	andeq	r3, r1, r8, lsl #14
    aa20:	0000ff00 	andeq	pc, r0, r0, lsl #30
    aa24:	50010a00 	andpl	r0, r1, r0, lsl #20
    aa28:	00007502 	andeq	r7, r0, r2, lsl #10
    aa2c:	001d900b 	andseq	r9, sp, fp
    aa30:	00014d08 	andeq	r4, r1, r8, lsl #26
    aa34:	52010a00 	andpl	r0, r1, #0, 20
    aa38:	0a007402 	beq	27a48 <__Stack_Size+0x27648>
    aa3c:	76025001 	strvc	r5, [r2], -r1
    aa40:	0c000000 	stceq	0, cr0, [r0], {-0}
    aa44:	00001982 	andeq	r1, r0, r2, lsl #19
    aa48:	004c2d04 	subeq	r2, ip, r4, lsl #26
    aa4c:	cf0d0000 	svcgt	0x000d0000
    aa50:	0300003b 	movweq	r0, #59	; 0x3b
    aa54:	004c028b 	subeq	r0, ip, fp, lsl #5
    aa58:	01370000 	teqeq	r7, r0
    aa5c:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    aa60:	00000000 	andeq	r0, r0, r0
    aa64:	00357c0d 	eorseq	r7, r5, sp, lsl #24
    aa68:	02860300 	addeq	r0, r6, #0, 6
    aa6c:	0000004c 	andeq	r0, r0, ip, asr #32
    aa70:	0000014d 	andeq	r0, r0, sp, asr #2
    aa74:	00005e0e 	andeq	r5, r0, lr, lsl #28
    aa78:	530f0000 	movwpl	r0, #61440	; 0xf000
    aa7c:	05000038 	streq	r0, [r0, #-56]	; 0x38
    aa80:	00760e1a 	rsbseq	r0, r6, sl, lsl lr
    aa84:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    aa88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    aa8c:	0000004c 	andeq	r0, r0, ip, asr #32
    aa90:	019d0000 	orrseq	r0, sp, r0
    aa94:	00040000 	andeq	r0, r4, r0
    aa98:	00002694 	muleq	r0, r4, r6
    aa9c:	02ec0104 	rsceq	r0, ip, #4, 2
    aaa0:	d5010000 	strle	r0, [r1, #-0]
    aaa4:	3100003c 	tstcc	r0, ip, lsr r0
    aaa8:	48000005 	stmdami	r0, {r0, r2}
    aaac:	0000000f 	andeq	r0, r0, pc
    aab0:	6d000000 	stcvs	0, cr0, [r0, #-0]
    aab4:	02000033 	andeq	r0, r0, #51	; 0x33
    aab8:	07c10504 	strbeq	r0, [r1, r4, lsl #10]
    aabc:	02020000 	andeq	r0, r2, #0
    aac0:	00079305 	andeq	r9, r7, r5, lsl #6
    aac4:	06010200 	streq	r0, [r1], -r0, lsl #4
    aac8:	0000093e 	andeq	r0, r0, lr, lsr r9
    aacc:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    aad0:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    aad4:	02000000 	andeq	r0, r0, #0
    aad8:	08bd0704 	popeq	{r2, r8, r9, sl}
    aadc:	75030000 	strvc	r0, [r3, #-0]
    aae0:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    aae4:	00005728 	andeq	r5, r0, r8, lsr #14
    aae8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    aaec:	00000b25 	andeq	r0, r0, r5, lsr #22
    aaf0:	00387503 	eorseq	r7, r8, r3, lsl #10
    aaf4:	00682902 	rsbeq	r2, r8, r2, lsl #18
    aaf8:	01020000 	mrseq	r0, (UNDEF: 2)
    aafc:	00093c08 	andeq	r3, r9, r8, lsl #24
    ab00:	07040200 	streq	r0, [r4, -r0, lsl #4]
    ab04:	000008b4 			; <UNDEFINED> instruction: 0x000008b4
    ab08:	76040504 	strvc	r0, [r4], -r4, lsl #10
    ab0c:	06000000 	streq	r0, [r0], -r0
    ab10:	00001389 	andeq	r1, r0, r9, lsl #7
    ab14:	1d942a01 	vldrne	s4, [r4, #4]
    ab18:	016c0800 	cmneq	ip, r0, lsl #16
    ab1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab20:	000000f6 	strdeq	r0, [r0], -r6
    ab24:	003cce07 	eorseq	ip, ip, r7, lsl #28
    ab28:	f62c0100 			; <UNDEFINED> instruction: 0xf62c0100
    ab2c:	02000000 	andeq	r0, r0, #0
    ab30:	d6086e91 			; <UNDEFINED> instruction: 0xd6086e91
    ab34:	1a08001d 	bne	20abb0 <__Stack_Size+0x20a7b0>
    ab38:	bd000000 	stclt	0, cr0, [r0, #-0]
    ab3c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    ab40:	000037cd 	andeq	r3, r0, sp, asr #15
    ab44:	003a4001 	eorseq	r4, sl, r1
    ab48:	60430000 	subvs	r0, r3, r0
    ab4c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ab50:	08001e3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, fp, ip}
    ab54:	0000003e 	andeq	r0, r0, lr, lsr r0
    ab58:	000000da 	ldrdeq	r0, [r0], -sl
    ab5c:	0037cd09 	eorseq	ip, r7, r9, lsl #26
    ab60:	3a6d0100 	bcc	1b4af68 <__Stack_Size+0x1b4ab68>
    ab64:	a1000000 	mrsge	r0, (UNDEF: 0)
    ab68:	00000060 	andeq	r0, r0, r0, rrx
    ab6c:	001e040a 	andseq	r0, lr, sl, lsl #8
    ab70:	00017f08 	andeq	r7, r1, r8, lsl #30
    ab74:	1e240a00 	vmulne.f32	s0, s8, s0
    ab78:	018a0800 	orreq	r0, sl, r0, lsl #16
    ab7c:	3e0a0000 	cdpcc	0, 0, cr0, cr10, cr0, {0}
    ab80:	9508001e 	strls	r0, [r8, #-30]
    ab84:	00000001 	andeq	r0, r0, r1
    ab88:	00004c0b 	andeq	r4, r0, fp, lsl #24
    ab8c:	3cc70600 	stclcc	6, cr0, [r7], {0}
    ab90:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    ab94:	00000000 	andeq	r0, r0, r0
    ab98:	00000070 	andeq	r0, r0, r0, ror r0
    ab9c:	01209c01 	teqeq	r0, r1, lsl #24
    aba0:	ce090000 	cdpgt	0, 0, cr0, cr9, cr0, {0}
    aba4:	0100003c 	tsteq	r0, ip, lsr r0
    aba8:	00003a9a 	muleq	r0, sl, sl
    abac:	0060b400 	rsbeq	fp, r0, r0, lsl #8
    abb0:	ee0c0000 	cdp	0, 0, cr0, cr12, cr0, {0}
    abb4:	03000012 	movweq	r0, #18
    abb8:	00f6025b 	rscseq	r0, r6, fp, asr r2
    abbc:	930d0000 	movwls	r0, #53248	; 0xd000
    abc0:	01000038 	tsteq	r0, r8, lsr r0
    abc4:	0000f618 	andeq	pc, r0, r8, lsl r6	; <UNPREDICTABLE>
    abc8:	68030500 	stmdavs	r3, {r8, sl}
    abcc:	0d200006 	stceq	0, cr0, [r0, #-24]!	; 0xffffffe8
    abd0:	000038ef 	andeq	r3, r0, pc, ror #17
    abd4:	00f61901 	rscseq	r1, r6, r1, lsl #18
    abd8:	03050000 	movweq	r0, #20480	; 0x5000
    abdc:	2000066a 	andcs	r0, r0, sl, ror #12
    abe0:	0034f00e 	eorseq	pc, r4, lr
    abe4:	5e1d0400 	cfmulspl	mvf0, mvf13, mvf0
    abe8:	0f000000 	svceq	0x00000000
    abec:	00000077 	andeq	r0, r0, r7, ror r0
    abf0:	00000169 	andeq	r0, r0, r9, ror #2
    abf4:	00006f10 	andeq	r6, r0, r0, lsl pc
    abf8:	0e000600 	cfmadd32eq	mvax0, mvfx0, mvfx0, mvfx0
    abfc:	00001327 	andeq	r1, r0, r7, lsr #6
    ac00:	01591c01 	cmpeq	r9, r1, lsl #24
    ac04:	c00e0000 	andgt	r0, lr, r0
    ac08:	01000012 	tsteq	r0, r2, lsl r0
    ac0c:	0001591d 	andeq	r5, r1, sp, lsl r9
    ac10:	35bd1100 	ldrcc	r1, [sp, #256]!	; 0x100
    ac14:	de050000 	cdple	0, 0, cr0, cr5, cr0, {0}
    ac18:	0000005e 	andeq	r0, r0, lr, asr r0
    ac1c:	0037d611 	eorseq	sp, r7, r1, lsl r6
    ac20:	5edb0500 	cdppl	5, 13, cr0, cr11, cr0, {0}
    ac24:	11000000 	mrsne	r0, (UNDEF: 0)
    ac28:	00003561 	andeq	r3, r0, r1, ror #10
    ac2c:	005edd05 	subseq	sp, lr, r5, lsl #26
    ac30:	Address 0x000000000000ac30 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      28:	04000013 	streq	r0, [r0], #-19
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  SCB->SHPR[tmp1] |= tmppriority;
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	150f0000 	strne	r0, [pc, #-0]	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	00192700 	andseq	r2, r9, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	000f1000 	andeq	r1, pc, r0
      bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      c0:	04110000 	ldreq	r0, [r1], #-0
      c4:	0b0e0301 	bleq	380cd0 <__Stack_Size+0x3808d0>
      c8:	3b0b3a0b 	blcc	2ce8fc <__Stack_Size+0x2ce4fc>
      cc:	0013010b 	andseq	r0, r3, fp, lsl #2
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	0b201927 	bleq	806580 <__Stack_Size+0x806180>
      e0:	00001301 	andeq	r1, r0, r1, lsl #6
      e4:	03000513 	movweq	r0, #1299	; 0x513
      e8:	3b0b3a0e 	blcc	2ce928 <__Stack_Size+0x2ce528>
      ec:	00134905 	andseq	r4, r3, r5, lsl #18
      f0:	00341400 	eorseq	r1, r4, r0, lsl #8
      f4:	0b3a0e03 	bleq	e83908 <__Stack_Size+0xe83508>
      f8:	1349053b 	movtne	r0, #38203	; 0x953b
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	2019270b 	andscs	r2, r9, fp, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	08030005 	stmdaeq	r3, {r0, r2}
     114:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     118:	00001349 	andeq	r1, r0, r9, asr #6
     11c:	03003417 	movweq	r3, #1047	; 0x417
     120:	3b0b3a08 	blcc	2ce948 <__Stack_Size+0x2ce548>
     124:	00134905 	andseq	r4, r3, r5, lsl #18
     128:	00241800 	eoreq	r1, r4, r0, lsl #16
     12c:	0b3e0b0b 	bleq	f82d60 <__Stack_Size+0xf82960>
     130:	00000803 	andeq	r0, r0, r3, lsl #16
     134:	31002e19 	tstcc	r0, r9, lsl lr
     138:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     13c:	97184006 	ldrls	r4, [r8, -r6]
     140:	00001942 	andeq	r1, r0, r2, asr #18
     144:	3f002e1a 	svccc	0x00002e1a
     148:	3a0e0319 	bcc	380db4 <__Stack_Size+0x3809b4>
     14c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     150:	11134919 	tstne	r3, r9, lsl r9
     154:	40061201 	andmi	r1, r6, r1, lsl #4
     158:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     15c:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     160:	03193f00 	tsteq	r9, #0, 30
     164:	3b0b3a0e 	blcc	2ce9a4 <__Stack_Size+0x2ce5a4>
     168:	1119270b 	tstne	r9, fp, lsl #14
     16c:	40061201 	andmi	r1, r6, r1, lsl #4
     170:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     174:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     178:	03193f01 	tsteq	r9, #1, 30
     17c:	3b0b3a0e 	blcc	2ce9bc <__Stack_Size+0x2ce5bc>
     180:	1119270b 	tstne	r9, fp, lsl #14
     184:	40061201 	andmi	r1, r6, r1, lsl #4
     188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     18c:	00001301 	andeq	r1, r0, r1, lsl #6
     190:	0300341d 	movweq	r3, #1053	; 0x41d
     194:	3b0b3a0e 	blcc	2ce9d4 <__Stack_Size+0x2ce5d4>
     198:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     19c:	1e000018 	mcrne	0, 0, r0, cr0, cr8, {0}
     1a0:	01018289 	smlabbeq	r1, r9, r2, r8
     1a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     1a8:	00001301 	andeq	r1, r0, r1, lsl #6
     1ac:	01828a1f 	orreq	r8, r2, pc, lsl sl
     1b0:	91180200 	tstls	r8, r0, lsl #4
     1b4:	00001842 	andeq	r1, r0, r2, asr #16
     1b8:	01828920 	orreq	r8, r2, r0, lsr #18
     1bc:	31011101 	tstcc	r1, r1, lsl #2
     1c0:	21000013 	tstcs	r0, r3, lsl r0
     1c4:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     1c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     1cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     1d0:	00130119 	andseq	r0, r3, r9, lsl r1
     1d4:	00052200 	andeq	r2, r5, r0, lsl #4
     1d8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1dc:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     1e0:	03193f01 	tsteq	r9, #1, 30
     1e4:	3b0b3a0e 	blcc	2cea24 <__Stack_Size+0x2ce624>
     1e8:	11192705 	tstne	r9, r5, lsl #14
     1ec:	40061201 	andmi	r1, r6, r1, lsl #4
     1f0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1f4:	00001301 	andeq	r1, r0, r1, lsl #6
     1f8:	03000524 	movweq	r0, #1316	; 0x524
     1fc:	3b0b3a0e 	blcc	2cea3c <__Stack_Size+0x2ce63c>
     200:	02134905 	andseq	r4, r3, #81920	; 0x14000
     204:	25000018 	strcs	r0, [r0, #-24]
     208:	13310034 	teqne	r1, #52	; 0x34
     20c:	05260000 	streq	r0, [r6, #-0]!
     210:	3a0e0300 	bcc	380e18 <__Stack_Size+0x380a18>
     214:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     218:	00170213 	andseq	r0, r7, r3, lsl r2
     21c:	00342700 	eorseq	r2, r4, r0, lsl #14
     220:	0b3a0e03 	bleq	e83a34 <__Stack_Size+0xe83634>
     224:	1349053b 	movtne	r0, #38203	; 0x953b
     228:	00001702 	andeq	r1, r0, r2, lsl #14
     22c:	01828928 	orreq	r8, r2, r8, lsr #18
     230:	95011100 	strls	r1, [r1, #-256]	; 0x100
     234:	13311942 	teqne	r1, #1081344	; 0x108000
     238:	05290000 	streq	r0, [r9, #-0]!
     23c:	3a080300 	bcc	200e44 <__Stack_Size+0x200a44>
     240:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     244:	00170213 	andseq	r0, r7, r3, lsl r2
     248:	00342a00 	eorseq	r2, r4, r0, lsl #20
     24c:	0b3a0803 	bleq	e82260 <__Stack_Size+0xe81e60>
     250:	1349053b 	movtne	r0, #38203	; 0x953b
     254:	00001702 	andeq	r1, r0, r2, lsl #14
     258:	0182892b 	orreq	r8, r2, fp, lsr #18
     25c:	31011100 	mrscc	r1, (UNDEF: 17)
     260:	2c000013 	stccs	0, cr0, [r0], {19}
     264:	01018289 	smlabbeq	r1, r9, r2, r8
     268:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     26c:	00133119 	andseq	r3, r3, r9, lsl r1
     270:	002e2d00 	eoreq	r2, lr, r0, lsl #26
     274:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     27c:	13491927 	movtne	r1, #39207	; 0x9927
     280:	06120111 			; <UNDEFINED> instruction: 0x06120111
     284:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     288:	2e000019 	mcrcs	0, 0, r0, cr0, cr9, {0}
     28c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     290:	0b3a0e03 	bleq	e83aa4 <__Stack_Size+0xe836a4>
     294:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     298:	01111349 	tsteq	r1, r9, asr #6
     29c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2a4:	2f000013 	svccs	0x00000013
     2a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     2b0:	0b1c1349 	bleq	704fdc <__Stack_Size+0x704bdc>
     2b4:	34300000 	ldrtcc	r0, [r0], #-0
     2b8:	3a0e0300 	bcc	380ec0 <__Stack_Size+0x380ac0>
     2bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     2c0:	00180213 	andseq	r0, r8, r3, lsl r2
     2c4:	010b3100 	mrseq	r3, (UNDEF: 27)
     2c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2cc:	00001301 	andeq	r1, r0, r1, lsl #6
     2d0:	31001d32 	tstcc	r0, r2, lsr sp
     2d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2d8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     2dc:	33000005 	movwcc	r0, #5
     2e0:	00018289 	andeq	r8, r1, r9, lsl #5
     2e4:	42930111 	addsmi	r0, r3, #1073741828	; 0x40000004
     2e8:	34000018 	strcc	r0, [r0], #-24
     2ec:	13490101 	movtne	r0, #37121	; 0x9101
     2f0:	00001301 	andeq	r1, r0, r1, lsl #6
     2f4:	49002135 	stmdbmi	r0, {r0, r2, r4, r5, r8, sp}
     2f8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     2fc:	82893600 	addhi	r3, r9, #0, 12
     300:	01110101 	tsteq	r1, r1, lsl #2
     304:	31194295 			; <UNDEFINED> instruction: 0x31194295
     308:	00130113 	andseq	r0, r3, r3, lsl r1
     30c:	012e3700 	teqeq	lr, r0, lsl #14
     310:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     314:	0b3b0b3a 	bleq	ec3004 <__Stack_Size+0xec2c04>
     318:	13491927 	movtne	r1, #39207	; 0x9927
     31c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     320:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
     324:	00130119 	andseq	r0, r3, r9, lsl r1
     328:	00343800 	eorseq	r3, r4, r0, lsl #16
     32c:	0b3a0803 	bleq	e82340 <__Stack_Size+0xe81f40>
     330:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     334:	00001702 	andeq	r1, r0, r2, lsl #14
     338:	03003439 	movweq	r3, #1081	; 0x439
     33c:	3b0b3a0e 	blcc	2ceb7c <__Stack_Size+0x2ce77c>
     340:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     344:	3a000017 	bcc	3a8 <_Minimum_Stack_Size+0x2a8>
     348:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     34c:	0b3b0b3a 	bleq	ec303c <__Stack_Size+0xec2c3c>
     350:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     354:	00001802 	andeq	r1, r0, r2, lsl #16
     358:	4900213b 	stmdbmi	r0, {r0, r1, r3, r4, r5, r8, sp}
     35c:	00052f13 	andeq	r2, r5, r3, lsl pc
     360:	00343c00 	eorseq	r3, r4, r0, lsl #24
     364:	0b3a0e03 	bleq	e83b78 <__Stack_Size+0xe83778>
     368:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     36c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     370:	343d0000 	ldrtcc	r0, [sp], #-0
     374:	3a0e0300 	bcc	380f7c <__Stack_Size+0x380b7c>
     378:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     37c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     380:	3e000018 	mcrcc	0, 0, r0, cr0, cr8, {0}
     384:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     388:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     38c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     390:	0000193c 	andeq	r1, r0, ip, lsr r9
     394:	3f012e3f 	svccc	0x00012e3f
     398:	3a0e0319 	bcc	381004 <__Stack_Size+0x380c04>
     39c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     3a0:	01193c19 	tsteq	r9, r9, lsl ip
     3a4:	40000013 	andmi	r0, r0, r3, lsl r0
     3a8:	13490005 	movtne	r0, #36869	; 0x9005
     3ac:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b0:	03193f01 	tsteq	r9, #1, 30
     3b4:	3b0b3a0e 	blcc	2cebf4 <__Stack_Size+0x2ce7f4>
     3b8:	3c19270b 	ldccc	7, cr2, [r9], {11}
     3bc:	00130119 	andseq	r0, r3, r9, lsl r1
     3c0:	002e4200 	eoreq	r4, lr, r0, lsl #4
     3c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     3c8:	0b3b0b3a 	bleq	ec30b8 <__Stack_Size+0xec2cb8>
     3cc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     3d0:	2e430000 	cdpcs	0, 4, cr0, cr3, cr0, {0}
     3d4:	03193f01 	tsteq	r9, #1, 30
     3d8:	3b0b3a0e 	blcc	2cec18 <__Stack_Size+0x2ce818>
     3dc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     3e0:	01193c13 	tsteq	r9, r3, lsl ip
     3e4:	44000013 	strmi	r0, [r0], #-19
     3e8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3ec:	0b3a0e03 	bleq	e83c00 <__Stack_Size+0xe83800>
     3f0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3f4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3f8:	2e450000 	cdpcs	0, 4, cr0, cr5, cr0, {0}
     3fc:	03193f01 	tsteq	r9, #1, 30
     400:	3b0b3a0e 	blcc	2cec40 <__Stack_Size+0x2ce840>
     404:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     408:	01193c13 	tsteq	r9, r3, lsl ip
     40c:	46000013 			; <UNDEFINED> instruction: 0x46000013
     410:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     414:	0b3a0e03 	bleq	e83c28 <__Stack_Size+0xe83828>
     418:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     41c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     420:	2e470000 	cdpcs	0, 4, cr0, cr7, cr0, {0}
     424:	03193f00 	tsteq	r9, #0, 30
     428:	3b0b3a0e 	blcc	2cec68 <__Stack_Size+0x2ce868>
     42c:	3c192705 	ldccc	7, cr2, [r9], {5}
     430:	00000019 	andeq	r0, r0, r9, lsl r0
     434:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     438:	030b130e 	movweq	r1, #45838	; 0xb30e
     43c:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     440:	10011117 	andne	r1, r1, r7, lsl r1
     444:	02000017 	andeq	r0, r0, #23
     448:	0b0b0024 	bleq	2c04e0 <__Stack_Size+0x2c00e0>
     44c:	0e030b3e 	vmoveq.16	d3[0], r0
     450:	16030000 	strne	r0, [r3], -r0
     454:	3a080300 	bcc	20105c <__Stack_Size+0x200c5c>
     458:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     45c:	04000013 	streq	r0, [r0], #-19
     460:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     464:	0b3b0b3a 	bleq	ec3154 <__Stack_Size+0xec2d54>
     468:	00001349 	andeq	r1, r0, r9, asr #6
     46c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     470:	06000013 			; <UNDEFINED> instruction: 0x06000013
     474:	0b0b0113 	bleq	2c08c8 <__Stack_Size+0x2c04c8>
     478:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     47c:	00001301 	andeq	r1, r0, r1, lsl #6
     480:	03000d07 	movweq	r0, #3335	; 0xd07
     484:	3b0b3a08 	blcc	2cecac <__Stack_Size+0x2ce8ac>
     488:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     48c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     490:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     494:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     498:	0b381349 	bleq	e051c4 <__Stack_Size+0xe04dc4>
     49c:	16090000 	strne	r0, [r9], -r0
     4a0:	3a0e0300 	bcc	3810a8 <__Stack_Size+0x380ca8>
     4a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4a8:	0a000013 	beq	4fc <__Stack_Size+0xfc>
     4ac:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     4b0:	0b3a0e03 	bleq	e83cc4 <__Stack_Size+0xe838c4>
     4b4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4b8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4bc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4c0:	0b000019 	bleq	52c <__Stack_Size+0x12c>
     4c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     4c8:	0b3a0e03 	bleq	e83cdc <__Stack_Size+0xe838dc>
     4cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4d8:	0c000019 	stceq	0, cr0, [r0], {25}
     4dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4e0:	0b3a0e03 	bleq	e83cf4 <__Stack_Size+0xe838f4>
     4e4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     4e8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     4ec:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     4f0:	00130119 	andseq	r0, r3, r9, lsl r1
     4f4:	82890d00 	addhi	r0, r9, #0, 26
     4f8:	01110001 	tsteq	r1, r1
     4fc:	31194295 			; <UNDEFINED> instruction: 0x31194295
     500:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     504:	01018289 	smlabbeq	r1, r9, r2, r8
     508:	13310111 	teqne	r1, #1073741828	; 0x40000004
     50c:	00001301 	andeq	r1, r0, r1, lsl #6
     510:	01828a0f 	orreq	r8, r2, pc, lsl #20
     514:	91180200 	tstls	r8, r0, lsl #4
     518:	00001842 	andeq	r1, r0, r2, asr #16
     51c:	03003410 	movweq	r3, #1040	; 0x410
     520:	3b0b3a08 	blcc	2ced48 <__Stack_Size+0x2ce948>
     524:	02134905 	andseq	r4, r3, #81920	; 0x14000
     528:	11000018 	tstne	r0, r8, lsl r0
     52c:	01018289 	smlabbeq	r1, r9, r2, r8
     530:	13310111 	teqne	r1, #1073741828	; 0x40000004
     534:	34120000 	ldrcc	r0, [r2], #-0
     538:	3a0e0300 	bcc	381140 <__Stack_Size+0x380d40>
     53c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     540:	3c193f13 	ldccc	15, cr3, [r9], {19}
     544:	13000019 	movwne	r0, #25
     548:	13490101 	movtne	r0, #37121	; 0x9101
     54c:	00001301 	andeq	r1, r0, r1, lsl #6
     550:	49002114 	stmdbmi	r0, {r2, r4, r8, sp}
     554:	00052f13 	andeq	r2, r5, r3, lsl pc
     558:	00341500 	eorseq	r1, r4, r0, lsl #10
     55c:	0b3a0e03 	bleq	e83d70 <__Stack_Size+0xe83970>
     560:	1349053b 	movtne	r0, #38203	; 0x953b
     564:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     568:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     56c:	03193f00 	tsteq	r9, #0, 30
     570:	3b0b3a0e 	blcc	2cedb0 <__Stack_Size+0x2ce9b0>
     574:	3c19270b 	ldccc	7, cr2, [r9], {11}
     578:	17000019 	smladne	r0, r9, r0, r0
     57c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     580:	0b3a0e03 	bleq	e83d94 <__Stack_Size+0xe83994>
     584:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     588:	1301193c 	movwne	r1, #6460	; 0x193c
     58c:	05180000 	ldreq	r0, [r8, #-0]
     590:	00134900 	andseq	r4, r3, r0, lsl #18
     594:	000f1900 	andeq	r1, pc, r0, lsl #18
     598:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     59c:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     5a0:	03193f00 	tsteq	r9, #0, 30
     5a4:	3b0b3a0e 	blcc	2cede4 <__Stack_Size+0x2ce9e4>
     5a8:	3c192705 	ldccc	7, cr2, [r9], {5}
     5ac:	1b000019 	blne	618 <__Stack_Size+0x218>
     5b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5b4:	0b3a0e03 	bleq	e83dc8 <__Stack_Size+0xe839c8>
     5b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5bc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5c0:	00001301 	andeq	r1, r0, r1, lsl #6
     5c4:	01110100 	tsteq	r1, r0, lsl #2
     5c8:	0b130e25 	bleq	4c3e64 <__Stack_Size+0x4c3a64>
     5cc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     5d0:	00001710 	andeq	r1, r0, r0, lsl r7
     5d4:	0b002402 	bleq	95e4 <__Stack_Size+0x91e4>
     5d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5dc:	0300000e 	movweq	r0, #14
     5e0:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5e4:	0b3b0b3a 	bleq	ec32d4 <__Stack_Size+0xec2ed4>
     5e8:	00001349 	andeq	r1, r0, r9, asr #6
     5ec:	49010104 	stmdbmi	r1, {r2, r8}
     5f0:	00130113 	andseq	r0, r3, r3, lsl r1
     5f4:	00210500 	eoreq	r0, r1, r0, lsl #10
     5f8:	0b2f1349 	bleq	bc5324 <__Stack_Size+0xbc4f24>
     5fc:	34060000 	strcc	r0, [r6], #-0
     600:	3a0e0300 	bcc	381208 <__Stack_Size+0x380e08>
     604:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     608:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     60c:	07000018 	smladeq	r0, r8, r0, r0
     610:	13490026 	movtne	r0, #36902	; 0x9026
     614:	01000000 	mrseq	r0, (UNDEF: 0)
     618:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     61c:	0e030b13 	vmoveq.32	d3[0], r0
     620:	17550e1b 	smmlane	r5, fp, lr, r0
     624:	17100111 			; <UNDEFINED> instruction: 0x17100111
     628:	24020000 	strcs	r0, [r2], #-0
     62c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     630:	000e030b 	andeq	r0, lr, fp, lsl #6
     634:	00160300 	andseq	r0, r6, r0, lsl #6
     638:	0b3a0803 	bleq	e8264c <__Stack_Size+0xe8224c>
     63c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     640:	16040000 	strne	r0, [r4], -r0
     644:	3a0e0300 	bcc	38124c <__Stack_Size+0x380e4c>
     648:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     64c:	05000013 	streq	r0, [r0, #-19]
     650:	13490035 	movtne	r0, #36917	; 0x9035
     654:	04060000 	streq	r0, [r6], #-0
     658:	3a0b0b01 	bcc	2c3264 <__Stack_Size+0x2c2e64>
     65c:	010b3b0b 	tsteq	fp, fp, lsl #22
     660:	07000013 	smladeq	r0, r3, r0, r0
     664:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     668:	00000d1c 	andeq	r0, r0, ip, lsl sp
     66c:	0b000f08 	bleq	4294 <__Stack_Size+0x3e94>
     670:	0013490b 	andseq	r4, r3, fp, lsl #18
     674:	01040900 	tsteq	r4, r0, lsl #18
     678:	0b0b0e03 	bleq	2c3e8c <__Stack_Size+0x2c3a8c>
     67c:	0b3b0b3a 	bleq	ec336c <__Stack_Size+0xec2f6c>
     680:	00001301 	andeq	r1, r0, r1, lsl #6
     684:	3f002e0a 	svccc	0x00002e0a
     688:	3a0e0319 	bcc	3812f4 <__Stack_Size+0x380ef4>
     68c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     690:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     694:	97184006 	ldrls	r4, [r8, -r6]
     698:	00001942 	andeq	r1, r0, r2, asr #18
     69c:	3f012e0b 	svccc	0x00012e0b
     6a0:	3a0e0319 	bcc	38130c <__Stack_Size+0x380f0c>
     6a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6a8:	11134919 	tstne	r3, r9, lsl r9
     6ac:	40061201 	andmi	r1, r6, r1, lsl #4
     6b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     6b4:	00001301 	andeq	r1, r0, r1, lsl #6
     6b8:	0300050c 	movweq	r0, #1292	; 0x50c
     6bc:	3b0b3a0e 	blcc	2ceefc <__Stack_Size+0x2ceafc>
     6c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6c4:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     6c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6cc:	0b3b0b3a 	bleq	ec33bc <__Stack_Size+0xec2fbc>
     6d0:	17021349 	strne	r1, [r2, -r9, asr #6]
     6d4:	340e0000 	strcc	r0, [lr], #-0
     6d8:	3a0e0300 	bcc	3812e0 <__Stack_Size+0x380ee0>
     6dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6e0:	00180213 	andseq	r0, r8, r3, lsl r2
     6e4:	010b0f00 	tsteq	fp, r0, lsl #30
     6e8:	00001755 	andeq	r1, r0, r5, asr r7
     6ec:	01828910 	orreq	r8, r2, r0, lsl r9
     6f0:	31011100 	mrscc	r1, (UNDEF: 17)
     6f4:	11000013 	tstne	r0, r3, lsl r0
     6f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6fc:	0b3a0e03 	bleq	e83f10 <__Stack_Size+0xe83b10>
     700:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     704:	06120111 			; <UNDEFINED> instruction: 0x06120111
     708:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     70c:	00130119 	andseq	r0, r3, r9, lsl r1
     710:	010b1200 	mrseq	r1, R11_fiq
     714:	06120111 			; <UNDEFINED> instruction: 0x06120111
     718:	00001301 	andeq	r1, r0, r1, lsl #6
     71c:	3f012e13 	svccc	0x00012e13
     720:	3a0e0319 	bcc	38138c <__Stack_Size+0x380f8c>
     724:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     728:	01193c13 	tsteq	r9, r3, lsl ip
     72c:	14000013 	strne	r0, [r0], #-19
     730:	00000018 	andeq	r0, r0, r8, lsl r0
     734:	01828915 	orreq	r8, r2, r5, lsl r9
     738:	31011101 	tstcc	r1, r1, lsl #2
     73c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     740:	0001828a 	andeq	r8, r1, sl, lsl #5
     744:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     748:	17000018 	smladne	r0, r8, r0, r0
     74c:	01018289 	smlabbeq	r1, r9, r2, r8
     750:	13310111 	teqne	r1, #1073741828	; 0x40000004
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	01828918 	orreq	r8, r2, r8, lsl r9
     75c:	95011101 	strls	r1, [r1, #-257]	; 0x101
     760:	13311942 	teqne	r1, #1081344	; 0x108000
     764:	24190000 	ldrcs	r0, [r9], #-0
     768:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     76c:	0008030b 	andeq	r0, r8, fp, lsl #6
     770:	01011a00 	tsteq	r1, r0, lsl #20
     774:	13011349 	movwne	r1, #4937	; 0x1349
     778:	211b0000 	tstcs	fp, r0
     77c:	2f134900 	svccs	0x00134900
     780:	1c00000b 	stcne	0, cr0, [r0], {11}
     784:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     788:	0b3b0b3a 	bleq	ec3478 <__Stack_Size+0xec3078>
     78c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     790:	00001802 	andeq	r1, r0, r2, lsl #16
     794:	0000211d 	andeq	r2, r0, sp, lsl r1
     798:	00341e00 	eorseq	r1, r4, r0, lsl #28
     79c:	0b3a0e03 	bleq	e83fb0 <__Stack_Size+0xe83bb0>
     7a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7a4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     7a8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     7ac:	03193f01 	tsteq	r9, #1, 30
     7b0:	3b0b3a0e 	blcc	2ceff0 <__Stack_Size+0x2cebf0>
     7b4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7b8:	01193c13 	tsteq	r9, r3, lsl ip
     7bc:	20000013 	andcs	r0, r0, r3, lsl r0
     7c0:	13490005 	movtne	r0, #36869	; 0x9005
     7c4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     7c8:	03193f01 	tsteq	r9, #1, 30
     7cc:	3b0b3a0e 	blcc	2cf00c <__Stack_Size+0x2cec0c>
     7d0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     7d4:	00130119 	andseq	r0, r3, r9, lsl r1
     7d8:	012e2200 	teqeq	lr, r0, lsl #4
     7dc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     7e4:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     7e8:	01000000 	mrseq	r0, (UNDEF: 0)
     7ec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     7f0:	0e030b13 	vmoveq.32	d3[0], r0
     7f4:	17550e1b 	smmlane	r5, fp, lr, r0
     7f8:	17100111 			; <UNDEFINED> instruction: 0x17100111
     7fc:	24020000 	strcs	r0, [r2], #-0
     800:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     804:	000e030b 	andeq	r0, lr, fp, lsl #6
     808:	00160300 	andseq	r0, r6, r0, lsl #6
     80c:	0b3a0803 	bleq	e82820 <__Stack_Size+0xe82420>
     810:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     814:	0f040000 	svceq	0x00040000
     818:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     81c:	05000013 	streq	r0, [r0, #-19]
     820:	0e030104 	adfeqs	f0, f3, f4
     824:	0b3a0b0b 	bleq	e83458 <__Stack_Size+0xe83058>
     828:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     82c:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     830:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     834:	0700000d 	streq	r0, [r0, -sp]
     838:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     83c:	0b3b0b3a 	bleq	ec352c <__Stack_Size+0xec312c>
     840:	00001349 	andeq	r1, r0, r9, asr #6
     844:	27011508 	strcs	r1, [r1, -r8, lsl #10]
     848:	01134919 	tsteq	r3, r9, lsl r9
     84c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     850:	13490005 	movtne	r0, #36869	; 0x9005
     854:	130a0000 	movwne	r0, #40960	; 0xa000
     858:	0b0e0301 	bleq	381464 <__Stack_Size+0x381064>
     85c:	3b0b3a0b 	blcc	2cf090 <__Stack_Size+0x2cec90>
     860:	0013010b 	andseq	r0, r3, fp, lsl #2
     864:	000d0b00 	andeq	r0, sp, r0, lsl #22
     868:	0b3a0e03 	bleq	e8407c <__Stack_Size+0xe83c7c>
     86c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     870:	00000b38 	andeq	r0, r0, r8, lsr fp
     874:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
     878:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
     87c:	0b0b000f 	bleq	2c08c0 <__Stack_Size+0x2c04c0>
     880:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     884:	03193f01 	tsteq	r9, #1, 30
     888:	3b0b3a0e 	blcc	2cf0c8 <__Stack_Size+0x2cecc8>
     88c:	1119270b 	tstne	r9, fp, lsl #14
     890:	40061201 	andmi	r1, r6, r1, lsl #4
     894:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
     898:	00001301 	andeq	r1, r0, r1, lsl #6
     89c:	0182890f 	orreq	r8, r2, pc, lsl #18
     8a0:	31011100 	mrscc	r1, (UNDEF: 17)
     8a4:	10000013 	andne	r0, r0, r3, lsl r0
     8a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8ac:	0b3b0b3a 	bleq	ec359c <__Stack_Size+0xec319c>
     8b0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8b4:	00001802 	andeq	r1, r0, r2, lsl #16
     8b8:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     8bc:	12000013 	andne	r0, r0, #19
     8c0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8c4:	0b3b0b3a 	bleq	ec35b4 <__Stack_Size+0xec31b4>
     8c8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     8cc:	0000193c 	andeq	r1, r0, ip, lsr r9
     8d0:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     8d4:	00130113 	andseq	r0, r3, r3, lsl r1
     8d8:	00211400 	eoreq	r1, r1, r0, lsl #8
     8dc:	0b2f1349 	bleq	bc5608 <__Stack_Size+0xbc5208>
     8e0:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     8e4:	03193f00 	tsteq	r9, #0, 30
     8e8:	3b0b3a0e 	blcc	2cf128 <__Stack_Size+0x2ced28>
     8ec:	3c19270b 	ldccc	7, cr2, [r9], {11}
     8f0:	00000019 	andeq	r0, r0, r9, lsl r0
     8f4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     8f8:	030b130e 	movweq	r1, #45838	; 0xb30e
     8fc:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     900:	10011117 	andne	r1, r1, r7, lsl r1
     904:	02000017 	andeq	r0, r0, #23
     908:	0b0b0024 	bleq	2c09a0 <__Stack_Size+0x2c05a0>
     90c:	0e030b3e 	vmoveq.16	d3[0], r0
     910:	16030000 	strne	r0, [r3], -r0
     914:	3a080300 	bcc	20151c <__Stack_Size+0x20111c>
     918:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     91c:	04000013 	streq	r0, [r0], #-19
     920:	0e030104 	adfeqs	f0, f3, f4
     924:	0b3a0b0b 	bleq	e83558 <__Stack_Size+0xe83158>
     928:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     92c:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     930:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     934:	0600000d 	streq	r0, [r0], -sp
     938:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
     93c:	0b3a0b0b 	bleq	e83570 <__Stack_Size+0xe83170>
     940:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     944:	0d070000 	stceq	0, cr0, [r7, #-0]
     948:	3a0e0300 	bcc	381550 <__Stack_Size+0x381150>
     94c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     950:	000b3813 	andeq	r3, fp, r3, lsl r8
     954:	000f0800 	andeq	r0, pc, r0, lsl #16
     958:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     95c:	16090000 	strne	r0, [r9], -r0
     960:	3a0e0300 	bcc	381568 <__Stack_Size+0x381168>
     964:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     968:	0a000013 	beq	9bc <__Stack_Size+0x5bc>
     96c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
     970:	13011349 	movwne	r1, #4937	; 0x1349
     974:	050b0000 	streq	r0, [fp, #-0]
     978:	00134900 	andseq	r4, r3, r0, lsl #18
     97c:	01130c00 	tsteq	r3, r0, lsl #24
     980:	0b0b0803 	bleq	2c2994 <__Stack_Size+0x2c2594>
     984:	0b3b0b3a 	bleq	ec3674 <__Stack_Size+0xec3274>
     988:	00001301 	andeq	r1, r0, r1, lsl #6
     98c:	03000d0d 	movweq	r0, #3341	; 0xd0d
     990:	3b0b3a08 	blcc	2cf1b8 <__Stack_Size+0x2cedb8>
     994:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     998:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     99c:	0b0b0117 	bleq	2c0e00 <__Stack_Size+0x2c0a00>
     9a0:	0b3b0b3a 	bleq	ec3690 <__Stack_Size+0xec3290>
     9a4:	00001301 	andeq	r1, r0, r1, lsl #6
     9a8:	03000d0f 	movweq	r0, #3343	; 0xd0f
     9ac:	3b0b3a08 	blcc	2cf1d4 <__Stack_Size+0x2cedd4>
     9b0:	0013490b 	andseq	r4, r3, fp, lsl #18
     9b4:	00151000 	andseq	r1, r5, r0
     9b8:	00001927 	andeq	r1, r0, r7, lsr #18
     9bc:	0b000f11 	bleq	4608 <__Stack_Size+0x4208>
     9c0:	1200000b 	andne	r0, r0, #11
     9c4:	0b0b0113 	bleq	2c0e18 <__Stack_Size+0x2c0a18>
     9c8:	0b3b0b3a 	bleq	ec36b8 <__Stack_Size+0xec32b8>
     9cc:	00001301 	andeq	r1, r0, r1, lsl #6
     9d0:	3f012e13 	svccc	0x00012e13
     9d4:	3a0e0319 	bcc	381640 <__Stack_Size+0x381240>
     9d8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     9dc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     9e0:	97184006 	ldrls	r4, [r8, -r6]
     9e4:	13011942 	movwne	r1, #6466	; 0x1942
     9e8:	34140000 	ldrcc	r0, [r4], #-0
     9ec:	3a0e0300 	bcc	3815f4 <__Stack_Size+0x3811f4>
     9f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f4:	15000013 	strne	r0, [r0, #-19]
     9f8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     9fc:	0b3a0e03 	bleq	e84210 <__Stack_Size+0xe83e10>
     a00:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a04:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a08:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a0c:	16000019 			; <UNDEFINED> instruction: 0x16000019
     a10:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a14:	0b3a0e03 	bleq	e84228 <__Stack_Size+0xe83e28>
     a18:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     a1c:	01111349 	tsteq	r1, r9, asr #6
     a20:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a24:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a28:	17000013 	smladne	r0, r3, r0, r0
     a2c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a30:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a34:	17021349 	strne	r1, [r2, -r9, asr #6]
     a38:	34180000 	ldrcc	r0, [r8], #-0
     a3c:	3a0e0300 	bcc	381644 <__Stack_Size+0x381244>
     a40:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a44:	00170213 	andseq	r0, r7, r3, lsl r2
     a48:	82891900 	addhi	r1, r9, #0, 18
     a4c:	01110101 	tsteq	r1, r1, lsl #2
     a50:	8a1a0000 	bhi	680a58 <__Stack_Size+0x680658>
     a54:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     a58:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     a5c:	051b0000 	ldreq	r0, [fp, #-0]
     a60:	3a0e0300 	bcc	381668 <__Stack_Size+0x381268>
     a64:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a68:	00180213 	andseq	r0, r8, r3, lsl r2
     a6c:	82891c00 	addhi	r1, r9, #0, 24
     a70:	01110001 	tsteq	r1, r1
     a74:	00001331 	andeq	r1, r0, r1, lsr r3
     a78:	0182891d 	orreq	r8, r2, sp, lsl r9
     a7c:	31011101 	tstcc	r1, r1, lsl #2
     a80:	00130113 	andseq	r0, r3, r3, lsl r1
     a84:	82891e00 	addhi	r1, r9, #0, 28
     a88:	01110101 	tsteq	r1, r1, lsl #2
     a8c:	00001331 	andeq	r1, r0, r1, lsr r3
     a90:	0182891f 	orreq	r8, r2, pc, lsl r9
     a94:	95011101 	strls	r1, [r1, #-257]	; 0x101
     a98:	13311942 	teqne	r1, #1081344	; 0x108000
     a9c:	34200000 	strtcc	r0, [r0], #-0
     aa0:	3a0e0300 	bcc	3816a8 <__Stack_Size+0x3812a8>
     aa4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     aa8:	21000013 	tstcs	r0, r3, lsl r0
     aac:	00018289 	andeq	r8, r1, r9, lsl #5
     ab0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ab4:	00133119 	andseq	r3, r3, r9, lsl r1
     ab8:	00342200 	eorseq	r2, r4, r0, lsl #4
     abc:	0b3a0e03 	bleq	e842d0 <__Stack_Size+0xe83ed0>
     ac0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ac4:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ac8:	34230000 	strtcc	r0, [r3], #-0
     acc:	3a0e0300 	bcc	3816d4 <__Stack_Size+0x3812d4>
     ad0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad4:	3c193f13 	ldccc	15, cr3, [r9], {19}
     ad8:	24000019 	strcs	r0, [r0], #-25
     adc:	13490101 	movtne	r0, #37121	; 0x9101
     ae0:	00001301 	andeq	r1, r0, r1, lsl #6
     ae4:	49002125 	stmdbmi	r0, {r0, r2, r5, r8, sp}
     ae8:	000b2f13 	andeq	r2, fp, r3, lsl pc
     aec:	00262600 	eoreq	r2, r6, r0, lsl #12
     af0:	00001349 	andeq	r1, r0, r9, asr #6
     af4:	49003527 	stmdbmi	r0, {r0, r1, r2, r5, r8, sl, ip, sp}
     af8:	28000013 	stmdacs	r0, {r0, r1, r4}
     afc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     b04:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     b08:	00001802 	andeq	r1, r0, r2, lsl #16
     b0c:	0b002429 	bleq	9bb8 <__Stack_Size+0x97b8>
     b10:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b14:	2a000008 	bcs	b3c <__Stack_Size+0x73c>
     b18:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     b1c:	0b3a0e03 	bleq	e84330 <__Stack_Size+0xe83f30>
     b20:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b24:	0000193c 	andeq	r1, r0, ip, lsr r9
     b28:	3f002e2b 	svccc	0x00002e2b
     b2c:	3a0e0319 	bcc	381798 <__Stack_Size+0x381398>
     b30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b34:	3c134919 	ldccc	9, cr4, [r3], {25}
     b38:	2c000019 	stccs	0, cr0, [r0], {25}
     b3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b40:	0b3a0e03 	bleq	e84354 <__Stack_Size+0xe83f54>
     b44:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     b48:	1301193c 	movwne	r1, #6460	; 0x193c
     b4c:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     b50:	03193f01 	tsteq	r9, #1, 30
     b54:	3b0b3a0e 	blcc	2cf394 <__Stack_Size+0x2cef94>
     b58:	3c19270b 	ldccc	7, cr2, [r9], {11}
     b5c:	00130119 	andseq	r0, r3, r9, lsl r1
     b60:	012e2e00 	teqeq	lr, r0, lsl #28
     b64:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b68:	0b3b0b3a 	bleq	ec3858 <__Stack_Size+0xec3458>
     b6c:	13491927 	movtne	r1, #39207	; 0x9927
     b70:	0000193c 	andeq	r1, r0, ip, lsr r9
     b74:	01110100 	tsteq	r1, r0, lsl #2
     b78:	0b130e25 	bleq	4c4414 <__Stack_Size+0x4c4014>
     b7c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     b80:	01111755 	tsteq	r1, r5, asr r7
     b84:	00001710 	andeq	r1, r0, r0, lsl r7
     b88:	0b002402 	bleq	9b98 <__Stack_Size+0x9798>
     b8c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b90:	0300000e 	movweq	r0, #14
     b94:	08030016 	stmdaeq	r3, {r1, r2, r4}
     b98:	0b3b0b3a 	bleq	ec3888 <__Stack_Size+0xec3488>
     b9c:	00001349 	andeq	r1, r0, r9, asr #6
     ba0:	03001604 	movweq	r1, #1540	; 0x604
     ba4:	3b0b3a0e 	blcc	2cf3e4 <__Stack_Size+0x2cefe4>
     ba8:	0013490b 	andseq	r4, r3, fp, lsl #18
     bac:	00350500 	eorseq	r0, r5, r0, lsl #10
     bb0:	00001349 	andeq	r1, r0, r9, asr #6
     bb4:	0b010406 	bleq	41bd4 <__Stack_Size+0x417d4>
     bb8:	3b0b3a0b 	blcc	2cf3ec <__Stack_Size+0x2cefec>
     bbc:	0013010b 	andseq	r0, r3, fp, lsl #2
     bc0:	00280700 	eoreq	r0, r8, r0, lsl #14
     bc4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     bc8:	13080000 	movwne	r0, #32768	; 0x8000
     bcc:	3a0b0b01 	bcc	2c37d8 <__Stack_Size+0x2c33d8>
     bd0:	01053b0b 	tsteq	r5, fp, lsl #22
     bd4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     bd8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     bdc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     be0:	0b381349 	bleq	e0590c <__Stack_Size+0xe0550c>
     be4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     be8:	3a0e0300 	bcc	3817f0 <__Stack_Size+0x3813f0>
     bec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bf0:	000b3813 	andeq	r3, fp, r3, lsl r8
     bf4:	00160b00 	andseq	r0, r6, r0, lsl #22
     bf8:	0b3a0e03 	bleq	e8440c <__Stack_Size+0xe8400c>
     bfc:	1349053b 	movtne	r0, #38203	; 0x953b
     c00:	0f0c0000 	svceq	0x000c0000
     c04:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     c08:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     c0c:	0e030104 	adfeqs	f0, f3, f4
     c10:	0b3a0b0b 	bleq	e83844 <__Stack_Size+0xe83444>
     c14:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     c18:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     c1c:	03193f01 	tsteq	r9, #1, 30
     c20:	3b0b3a0e 	blcc	2cf460 <__Stack_Size+0x2cf060>
     c24:	20192705 	andscs	r2, r9, r5, lsl #14
     c28:	0013010b 	andseq	r0, r3, fp, lsl #2
     c2c:	00050f00 	andeq	r0, r5, r0, lsl #30
     c30:	0b3a0e03 	bleq	e84444 <__Stack_Size+0xe84044>
     c34:	1349053b 	movtne	r0, #38203	; 0x953b
     c38:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     c3c:	3a0e0301 	bcc	381848 <__Stack_Size+0x381448>
     c40:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c44:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     c48:	97184006 	ldrls	r4, [r8, -r6]
     c4c:	13011942 	movwne	r1, #6466	; 0x1942
     c50:	05110000 	ldreq	r0, [r1, #-0]
     c54:	3a0e0300 	bcc	38185c <__Stack_Size+0x38145c>
     c58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c5c:	00170213 	andseq	r0, r7, r3, lsl r2
     c60:	00051200 	andeq	r1, r5, r0, lsl #4
     c64:	0b3a0803 	bleq	e82c78 <__Stack_Size+0xe82878>
     c68:	1349053b 	movtne	r0, #38203	; 0x953b
     c6c:	00001702 	andeq	r1, r0, r2, lsl #14
     c70:	03003413 	movweq	r3, #1043	; 0x413
     c74:	3b0b3a08 	blcc	2cf49c <__Stack_Size+0x2cf09c>
     c78:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c7c:	14000017 	strne	r0, [r0], #-23
     c80:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c84:	0b3a0e03 	bleq	e84498 <__Stack_Size+0xe84098>
     c88:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c8c:	01111349 	tsteq	r1, r9, asr #6
     c90:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c94:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c98:	15000013 	strne	r0, [r0, #-19]
     c9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ca0:	0b3b0b3a 	bleq	ec3990 <__Stack_Size+0xec3590>
     ca4:	0b1c1349 	bleq	7059d0 <__Stack_Size+0x7055d0>
     ca8:	1d160000 	ldcne	0, cr0, [r6, #-0]
     cac:	11133101 	tstne	r3, r1, lsl #2
     cb0:	58061201 	stmdapl	r6, {r0, r9, ip}
     cb4:	000b590b 	andeq	r5, fp, fp, lsl #18
     cb8:	00051700 	andeq	r1, r5, r0, lsl #14
     cbc:	0b1c1331 	bleq	705988 <__Stack_Size+0x705588>
     cc0:	0b180000 	bleq	600cc8 <__Stack_Size+0x6008c8>
     cc4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     cc8:	19000006 	stmdbne	r0, {r1, r2}
     ccc:	01018289 	smlabbeq	r1, r9, r2, r8
     cd0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cd4:	8a1a0000 	bhi	680cdc <__Stack_Size+0x6808dc>
     cd8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cdc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ce0:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     ce4:	03193f01 	tsteq	r9, #1, 30
     ce8:	3b0b3a0e 	blcc	2cf528 <__Stack_Size+0x2cf128>
     cec:	1119270b 	tstne	r9, fp, lsl #14
     cf0:	40061201 	andmi	r1, r6, r1, lsl #4
     cf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cf8:	00001301 	andeq	r1, r0, r1, lsl #6
     cfc:	0182891c 	orreq	r8, r2, ip, lsl r9
     d00:	95011100 	strls	r1, [r1, #-256]	; 0x100
     d04:	13311942 	teqne	r1, #1081344	; 0x108000
     d08:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
     d0c:	11133101 	tstne	r3, r1, lsl #2
     d10:	40061201 	andmi	r1, r6, r1, lsl #4
     d14:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d18:	00001301 	andeq	r1, r0, r1, lsl #6
     d1c:	3100051e 	tstcc	r0, lr, lsl r5
     d20:	00170213 	andseq	r0, r7, r3, lsl r2
     d24:	010b1f00 	tsteq	fp, r0, lsl #30
     d28:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d2c:	00001301 	andeq	r1, r0, r1, lsl #6
     d30:	01828920 	orreq	r8, r2, r0, lsr #18
     d34:	95011101 	strls	r1, [r1, #-257]	; 0x101
     d38:	13311942 	teqne	r1, #1081344	; 0x108000
     d3c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     d40:	03193f01 	tsteq	r9, #1, 30
     d44:	3b0b3a0e 	blcc	2cf584 <__Stack_Size+0x2cf184>
     d48:	11192705 	tstne	r9, r5, lsl #14
     d4c:	40061201 	andmi	r1, r6, r1, lsl #4
     d50:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d54:	00001301 	andeq	r1, r0, r1, lsl #6
     d58:	03003422 	movweq	r3, #1058	; 0x422
     d5c:	3b0b3a0e 	blcc	2cf59c <__Stack_Size+0x2cf19c>
     d60:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d64:	23000017 	movwcs	r0, #23
     d68:	01018289 	smlabbeq	r1, r9, r2, r8
     d6c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d70:	00001301 	andeq	r1, r0, r1, lsl #6
     d74:	03003424 	movweq	r3, #1060	; 0x424
     d78:	3b0b3a0e 	blcc	2cf5b8 <__Stack_Size+0x2cf1b8>
     d7c:	3f13490b 	svccc	0x0013490b
     d80:	00193c19 	andseq	r3, r9, r9, lsl ip
     d84:	01012500 	tsteq	r1, r0, lsl #10
     d88:	13011349 	movwne	r1, #4937	; 0x1349
     d8c:	21260000 	teqcs	r6, r0
     d90:	2f134900 	svccs	0x00134900
     d94:	2700000b 	strcs	r0, [r0, -fp]
     d98:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d9c:	0b3b0b3a 	bleq	ec3a8c <__Stack_Size+0xec368c>
     da0:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     da4:	00001802 	andeq	r1, r0, r2, lsl #16
     da8:	3f012e28 	svccc	0x00012e28
     dac:	3a0e0319 	bcc	381a18 <__Stack_Size+0x381618>
     db0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db4:	01193c19 	tsteq	r9, r9, lsl ip
     db8:	29000013 	stmdbcs	r0, {r0, r1, r4}
     dbc:	13490005 	movtne	r0, #36869	; 0x9005
     dc0:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
     dc4:	03193f01 	tsteq	r9, #1, 30
     dc8:	3b0b3a0e 	blcc	2cf608 <__Stack_Size+0x2cf208>
     dcc:	3c192705 	ldccc	7, cr2, [r9], {5}
     dd0:	00130119 	andseq	r0, r3, r9, lsl r1
     dd4:	012e2b00 	teqeq	lr, r0, lsl #22
     dd8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     ddc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     de0:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     de4:	01000000 	mrseq	r0, (UNDEF: 0)
     de8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     dec:	0e030b13 	vmoveq.32	d3[0], r0
     df0:	17550e1b 	smmlane	r5, fp, lr, r0
     df4:	17100111 			; <UNDEFINED> instruction: 0x17100111
     df8:	24020000 	strcs	r0, [r2], #-0
     dfc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e00:	000e030b 	andeq	r0, lr, fp, lsl #6
     e04:	00160300 	andseq	r0, r6, r0, lsl #6
     e08:	0b3a0803 	bleq	e82e1c <__Stack_Size+0xe82a1c>
     e0c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e10:	16040000 	strne	r0, [r4], -r0
     e14:	3a0e0300 	bcc	381a1c <__Stack_Size+0x38161c>
     e18:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e1c:	05000013 	streq	r0, [r0, #-19]
     e20:	13490035 	movtne	r0, #36917	; 0x9035
     e24:	04060000 	streq	r0, [r6], #-0
     e28:	3a0b0b01 	bcc	2c3a34 <__Stack_Size+0x2c3634>
     e2c:	010b3b0b 	tsteq	fp, fp, lsl #22
     e30:	07000013 	smladeq	r0, r3, r0, r0
     e34:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e38:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e3c:	03002808 	movweq	r2, #2056	; 0x808
     e40:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e44:	01130900 	tsteq	r3, r0, lsl #18
     e48:	0b3a0b0b 	bleq	e83a7c <__Stack_Size+0xe8367c>
     e4c:	1301053b 	movwne	r0, #5435	; 0x153b
     e50:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e54:	3a080300 	bcc	201a5c <__Stack_Size+0x20165c>
     e58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e5c:	000b3813 	andeq	r3, fp, r3, lsl r8
     e60:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e64:	0b3a0e03 	bleq	e84678 <__Stack_Size+0xe84278>
     e68:	1349053b 	movtne	r0, #38203	; 0x953b
     e6c:	00000b38 	andeq	r0, r0, r8, lsr fp
     e70:	0300160c 	movweq	r1, #1548	; 0x60c
     e74:	3b0b3a0e 	blcc	2cf6b4 <__Stack_Size+0x2cf2b4>
     e78:	00134905 	andseq	r4, r3, r5, lsl #18
     e7c:	012e0d00 	teqeq	lr, r0, lsl #26
     e80:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e84:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e88:	13491927 	movtne	r1, #39207	; 0x9927
     e8c:	13010b20 	movwne	r0, #6944	; 0x1b20
     e90:	340e0000 	strcc	r0, [lr], #-0
     e94:	3a0e0300 	bcc	381a9c <__Stack_Size+0x38169c>
     e98:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e9c:	0f000013 	svceq	0x00000013
     ea0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ea4:	0b3a0e03 	bleq	e846b8 <__Stack_Size+0xe842b8>
     ea8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     eac:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eb0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb4:	00130119 	andseq	r0, r3, r9, lsl r1
     eb8:	00051000 	andeq	r1, r5, r0
     ebc:	0b3a0e03 	bleq	e846d0 <__Stack_Size+0xe842d0>
     ec0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec4:	00001702 	andeq	r1, r0, r2, lsl #14
     ec8:	3f002e11 	svccc	0x00002e11
     ecc:	3a0e0319 	bcc	381b38 <__Stack_Size+0x381738>
     ed0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ed8:	97184006 	ldrls	r4, [r8, -r6]
     edc:	00001942 	andeq	r1, r0, r2, asr #18
     ee0:	3f002e12 	svccc	0x00002e12
     ee4:	3a0e0319 	bcc	381b50 <__Stack_Size+0x381750>
     ee8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     eec:	11134919 	tstne	r3, r9, lsl r9
     ef0:	40061201 	andmi	r1, r6, r1, lsl #4
     ef4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     efc:	03193f01 	tsteq	r9, #1, 30
     f00:	3b0b3a0e 	blcc	2cf740 <__Stack_Size+0x2cf340>
     f04:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f0c:	97184006 	ldrls	r4, [r8, -r6]
     f10:	13011942 	movwne	r1, #6466	; 0x1942
     f14:	34140000 	ldrcc	r0, [r4], #-0
     f18:	3a0e0300 	bcc	381b20 <__Stack_Size+0x381720>
     f1c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f20:	00170213 	andseq	r0, r7, r3, lsl r2
     f24:	012e1500 	teqeq	lr, r0, lsl #10
     f28:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f2c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f30:	01111927 	tsteq	r1, r7, lsr #18
     f34:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f38:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f3c:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f40:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f44:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f48:	17021349 	strne	r1, [r2, -r9, asr #6]
     f4c:	05170000 	ldreq	r0, [r7, #-0]
     f50:	3a0e0300 	bcc	381b58 <__Stack_Size+0x381758>
     f54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f58:	00180213 	andseq	r0, r8, r3, lsl r2
     f5c:	012e1800 	teqeq	lr, r0, lsl #16
     f60:	01111331 	tsteq	r1, r1, lsr r3
     f64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f68:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f6c:	19000013 	stmdbne	r0, {r0, r1, r4}
     f70:	13310034 	teqne	r1, #52	; 0x34
     f74:	00001702 	andeq	r1, r0, r2, lsl #14
     f78:	11010b1a 	tstne	r1, sl, lsl fp
     f7c:	00061201 	andeq	r1, r6, r1, lsl #4
     f80:	00341b00 	eorseq	r1, r4, r0, lsl #22
     f84:	00001331 	andeq	r1, r0, r1, lsr r3
     f88:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     f8c:	3b0b3a0e 	blcc	2cf7cc <__Stack_Size+0x2cf3cc>
     f90:	20192705 	andscs	r2, r9, r5, lsl #14
     f94:	0013010b 	andseq	r0, r3, fp, lsl #2
     f98:	00341d00 	eorseq	r1, r4, r0, lsl #26
     f9c:	0b3a0803 	bleq	e82fb0 <__Stack_Size+0xe82bb0>
     fa0:	1349053b 	movtne	r0, #38203	; 0x953b
     fa4:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     fa8:	11133101 	tstne	r3, r1, lsl #2
     fac:	58061201 	stmdapl	r6, {r0, r9, ip}
     fb0:	0105590b 	tsteq	r5, fp, lsl #18
     fb4:	1f000013 	svcne	0x00000013
     fb8:	13310034 	teqne	r1, #52	; 0x34
     fbc:	00001802 	andeq	r1, r0, r2, lsl #16
     fc0:	01828920 	orreq	r8, r2, r0, lsr #18
     fc4:	31011100 	mrscc	r1, (UNDEF: 17)
     fc8:	21000013 	tstcs	r0, r3, lsl r0
     fcc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fd0:	0b3a0e03 	bleq	e847e4 <__Stack_Size+0xe843e4>
     fd4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd8:	01111349 	tsteq	r1, r9, asr #6
     fdc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fe0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe4:	22000013 	andcs	r0, r0, #19
     fe8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fec:	0b3b0b3a 	bleq	ec3cdc <__Stack_Size+0xec38dc>
     ff0:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff4:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     ff8:	11010182 	smlabbne	r1, r2, r1, r0
     ffc:	01133101 	tsteq	r3, r1, lsl #2
    1000:	24000013 	strcs	r0, [r0], #-19
    1004:	0001828a 	andeq	r8, r1, sl, lsl #5
    1008:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    100c:	25000018 	strcs	r0, [r0, #-24]
    1010:	01018289 	smlabbeq	r1, r9, r2, r8
    1014:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1018:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    101c:	03193f01 	tsteq	r9, #1, 30
    1020:	3b0b3a0e 	blcc	2cf860 <__Stack_Size+0x2cf460>
    1024:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1028:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    102c:	97184006 	ldrls	r4, [r8, -r6]
    1030:	00001942 	andeq	r1, r0, r2, asr #18
    1034:	01110100 	tsteq	r1, r0, lsl #2
    1038:	0b130e25 	bleq	4c48d4 <__Stack_Size+0x4c44d4>
    103c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1040:	01111755 	tsteq	r1, r5, asr r7
    1044:	00001710 	andeq	r1, r0, r0, lsl r7
    1048:	0b002402 	bleq	a058 <__Stack_Size+0x9c58>
    104c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1050:	0300000e 	movweq	r0, #14
    1054:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1058:	0b3b0b3a 	bleq	ec3d48 <__Stack_Size+0xec3948>
    105c:	00001349 	andeq	r1, r0, r9, asr #6
    1060:	03001604 	movweq	r1, #1540	; 0x604
    1064:	3b0b3a0e 	blcc	2cf8a4 <__Stack_Size+0x2cf4a4>
    1068:	0013490b 	andseq	r4, r3, fp, lsl #18
    106c:	00350500 	eorseq	r0, r5, r0, lsl #10
    1070:	00001349 	andeq	r1, r0, r9, asr #6
    1074:	0b010406 	bleq	42094 <__Stack_Size+0x41c94>
    1078:	3b0b3a0b 	blcc	2cf8ac <__Stack_Size+0x2cf4ac>
    107c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1080:	00280700 	eoreq	r0, r8, r0, lsl #14
    1084:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1088:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    108c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1090:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1094:	0b0b0113 	bleq	2c14e8 <__Stack_Size+0x2c10e8>
    1098:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    109c:	00001301 	andeq	r1, r0, r1, lsl #6
    10a0:	03000d0a 	movweq	r0, #3338	; 0xd0a
    10a4:	3b0b3a08 	blcc	2cf8cc <__Stack_Size+0x2cf4cc>
    10a8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10ac:	0b00000b 	bleq	10e0 <__Stack_Size+0xce0>
    10b0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10b8:	00001349 	andeq	r1, r0, r9, asr #6
    10bc:	3f012e0c 	svccc	0x00012e0c
    10c0:	3a0e0319 	bcc	381d2c <__Stack_Size+0x38192c>
    10c4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10cc:	97184006 	ldrls	r4, [r8, -r6]
    10d0:	13011942 	movwne	r1, #6466	; 0x1942
    10d4:	050d0000 	streq	r0, [sp, #-0]
    10d8:	3a0e0300 	bcc	381ce0 <__Stack_Size+0x3818e0>
    10dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10e0:	00180213 	andseq	r0, r8, r3, lsl r2
    10e4:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10ec:	0b3b0b3a 	bleq	ec3ddc <__Stack_Size+0xec39dc>
    10f0:	01111927 	tsteq	r1, r7, lsr #18
    10f4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f8:	00194297 	mulseq	r9, r7, r2
    10fc:	012e0f00 	teqeq	lr, r0, lsl #30
    1100:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1104:	0b3b0b3a 	bleq	ec3df4 <__Stack_Size+0xec39f4>
    1108:	13491927 	movtne	r1, #39207	; 0x9927
    110c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1110:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1114:	10000019 	andne	r0, r0, r9, lsl r0
    1118:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    111c:	0b3b0b3a 	bleq	ec3e0c <__Stack_Size+0xec3a0c>
    1120:	17021349 	strne	r1, [r2, -r9, asr #6]
    1124:	34110000 	ldrcc	r0, [r1], #-0
    1128:	3a0e0300 	bcc	381d30 <__Stack_Size+0x381930>
    112c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1130:	00170213 	andseq	r0, r7, r3, lsl r2
    1134:	11010000 	mrsne	r0, (UNDEF: 1)
    1138:	130e2501 	movwne	r2, #58625	; 0xe501
    113c:	1b0e030b 	blne	381d70 <__Stack_Size+0x381970>
    1140:	1117550e 	tstne	r7, lr, lsl #10
    1144:	00171001 	andseq	r1, r7, r1
    1148:	00240200 	eoreq	r0, r4, r0, lsl #4
    114c:	0b3e0b0b 	bleq	f83d80 <__Stack_Size+0xf83980>
    1150:	00000e03 	andeq	r0, r0, r3, lsl #28
    1154:	03001603 	movweq	r1, #1539	; 0x603
    1158:	3b0b3a08 	blcc	2cf980 <__Stack_Size+0x2cf580>
    115c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1160:	00160400 	andseq	r0, r6, r0, lsl #8
    1164:	0b3a0e03 	bleq	e84978 <__Stack_Size+0xe84578>
    1168:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    116c:	35050000 	strcc	r0, [r5, #-0]
    1170:	00134900 	andseq	r4, r3, r0, lsl #18
    1174:	01040600 	tsteq	r4, r0, lsl #12
    1178:	0b3a0b0b 	bleq	e83dac <__Stack_Size+0xe839ac>
    117c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1180:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1184:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1188:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    118c:	0b0b0113 	bleq	2c15e0 <__Stack_Size+0x2c11e0>
    1190:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1194:	00001301 	andeq	r1, r0, r1, lsl #6
    1198:	03000d09 	movweq	r0, #3337	; 0xd09
    119c:	3b0b3a08 	blcc	2cf9c4 <__Stack_Size+0x2cf5c4>
    11a0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a4:	0a00000b 	beq	11d8 <__Stack_Size+0xdd8>
    11a8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11b0:	0b381349 	bleq	e05edc <__Stack_Size+0xe05adc>
    11b4:	160b0000 	strne	r0, [fp], -r0
    11b8:	3a0e0300 	bcc	381dc0 <__Stack_Size+0x3819c0>
    11bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11c0:	0c000013 	stceq	0, cr0, [r0], {19}
    11c4:	13490101 	movtne	r0, #37121	; 0x9101
    11c8:	00001301 	andeq	r1, r0, r1, lsl #6
    11cc:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    11d0:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11d4:	01130e00 	tsteq	r3, r0, lsl #28
    11d8:	0b3a0b0b 	bleq	e83e0c <__Stack_Size+0xe83a0c>
    11dc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11e0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 11e8 <__Stack_Size+0xde8>
    11e4:	3a0e0300 	bcc	381dec <__Stack_Size+0x3819ec>
    11e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11ec:	000b3813 	andeq	r3, fp, r3, lsl r8
    11f0:	012e1000 	teqeq	lr, r0
    11f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11f8:	0b3b0b3a 	bleq	ec3ee8 <__Stack_Size+0xec3ae8>
    11fc:	01111927 	tsteq	r1, r7, lsr #18
    1200:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1204:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1208:	11000013 	tstne	r0, r3, lsl r0
    120c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1210:	0b3b0b3a 	bleq	ec3f00 <__Stack_Size+0xec3b00>
    1214:	17021349 	strne	r1, [r2, -r9, asr #6]
    1218:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    121c:	11010182 	smlabbne	r1, r2, r1, r0
    1220:	01133101 	tsteq	r3, r1, lsl #2
    1224:	13000013 	movwne	r0, #19
    1228:	0001828a 	andeq	r8, r1, sl, lsl #5
    122c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1230:	14000018 	strne	r0, [r0], #-24
    1234:	01018289 	smlabbeq	r1, r9, r2, r8
    1238:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    123c:	00133119 	andseq	r3, r3, r9, lsl r1
    1240:	000f1500 	andeq	r1, pc, r0, lsl #10
    1244:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1248:	05160000 	ldreq	r0, [r6, #-0]
    124c:	3a0e0300 	bcc	381e54 <__Stack_Size+0x381a54>
    1250:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1254:	00180213 	andseq	r0, r8, r3, lsl r2
    1258:	00341700 	eorseq	r1, r4, r0, lsl #14
    125c:	0b3a0e03 	bleq	e84a70 <__Stack_Size+0xe84670>
    1260:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1264:	00001702 	andeq	r1, r0, r2, lsl #14
    1268:	03003418 	movweq	r3, #1048	; 0x418
    126c:	3b0b3a08 	blcc	2cfa94 <__Stack_Size+0x2cf694>
    1270:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1274:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1278:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    127c:	0b3a0e03 	bleq	e84a90 <__Stack_Size+0xe84690>
    1280:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1284:	01111349 	tsteq	r1, r9, asr #6
    1288:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    128c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1290:	1a000013 	bne	12e4 <__Stack_Size+0xee4>
    1294:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1298:	0b3a0e03 	bleq	e84aac <__Stack_Size+0xe846ac>
    129c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    12a0:	01111349 	tsteq	r1, r9, asr #6
    12a4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12a8:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12ac:	1b000013 	blne	1300 <__Stack_Size+0xf00>
    12b0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b8:	17021349 	strne	r1, [r2, -r9, asr #6]
    12bc:	051c0000 	ldreq	r0, [ip, #-0]
    12c0:	3a0e0300 	bcc	381ec8 <__Stack_Size+0x381ac8>
    12c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c8:	00180213 	andseq	r0, r8, r3, lsl r2
    12cc:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12d0:	0b3a0e03 	bleq	e84ae4 <__Stack_Size+0xe846e4>
    12d4:	1349053b 	movtne	r0, #38203	; 0x953b
    12d8:	00001702 	andeq	r1, r0, r2, lsl #14
    12dc:	3f012e1e 	svccc	0x00012e1e
    12e0:	3a0e0319 	bcc	381f4c <__Stack_Size+0x381b4c>
    12e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    12ec:	97184006 	ldrls	r4, [r8, -r6]
    12f0:	13011942 	movwne	r1, #6466	; 0x1942
    12f4:	341f0000 	ldrcc	r0, [pc], #-0	; 12fc <__Stack_Size+0xefc>
    12f8:	3a080300 	bcc	201f00 <__Stack_Size+0x201b00>
    12fc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1300:	00170213 	andseq	r0, r7, r3, lsl r2
    1304:	012e2000 	teqeq	lr, r0
    1308:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    130c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1310:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1314:	05210000 	streq	r0, [r1, #-0]!
    1318:	00134900 	andseq	r4, r3, r0, lsl #18
    131c:	11010000 	mrsne	r0, (UNDEF: 1)
    1320:	130e2501 	movwne	r2, #58625	; 0xe501
    1324:	1b0e030b 	blne	381f58 <__Stack_Size+0x381b58>
    1328:	1117550e 	tstne	r7, lr, lsl #10
    132c:	00171001 	andseq	r1, r7, r1
    1330:	00240200 	eoreq	r0, r4, r0, lsl #4
    1334:	0b3e0b0b 	bleq	f83f68 <__Stack_Size+0xf83b68>
    1338:	00000e03 	andeq	r0, r0, r3, lsl #28
    133c:	03001603 	movweq	r1, #1539	; 0x603
    1340:	3b0b3a08 	blcc	2cfb68 <__Stack_Size+0x2cf768>
    1344:	0013490b 	andseq	r4, r3, fp, lsl #18
    1348:	00160400 	andseq	r0, r6, r0, lsl #8
    134c:	0b3a0e03 	bleq	e84b60 <__Stack_Size+0xe84760>
    1350:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1354:	35050000 	strcc	r0, [r5, #-0]
    1358:	00134900 	andseq	r4, r3, r0, lsl #18
    135c:	00260600 	eoreq	r0, r6, r0, lsl #12
    1360:	00001349 	andeq	r1, r0, r9, asr #6
    1364:	0b010407 	bleq	42388 <__Stack_Size+0x41f88>
    1368:	3b0b3a0b 	blcc	2cfb9c <__Stack_Size+0x2cf79c>
    136c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1370:	00280800 	eoreq	r0, r8, r0, lsl #16
    1374:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1378:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    137c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1380:	0a00000d 	beq	13bc <__Stack_Size+0xfbc>
    1384:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1388:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    138c:	00001301 	andeq	r1, r0, r1, lsl #6
    1390:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1394:	3b0b3a0e 	blcc	2cfbd4 <__Stack_Size+0x2cf7d4>
    1398:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    139c:	0c00000b 	stceq	0, cr0, [r0], {11}
    13a0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a8:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13ac:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    13b0:	3a080300 	bcc	201fb8 <__Stack_Size+0x201bb8>
    13b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b8:	00053813 	andeq	r3, r5, r3, lsl r8
    13bc:	01010e00 	tsteq	r1, r0, lsl #28
    13c0:	13011349 	movwne	r1, #4937	; 0x1349
    13c4:	210f0000 	mrscs	r0, CPSR
    13c8:	2f134900 	svccs	0x00134900
    13cc:	1000000b 	andne	r0, r0, fp
    13d0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13d8:	00001349 	andeq	r1, r0, r9, asr #6
    13dc:	0b011311 	bleq	46028 <__Stack_Size+0x45c28>
    13e0:	3b0b3a0b 	blcc	2cfc14 <__Stack_Size+0x2cf814>
    13e4:	00130105 	andseq	r0, r3, r5, lsl #2
    13e8:	000d1200 	andeq	r1, sp, r0, lsl #4
    13ec:	0b3a0803 	bleq	e83400 <__Stack_Size+0xe83000>
    13f0:	1349053b 	movtne	r0, #38203	; 0x953b
    13f4:	00000b38 	andeq	r0, r0, r8, lsr fp
    13f8:	0b011313 	bleq	4604c <__Stack_Size+0x45c4c>
    13fc:	3b0b3a0b 	blcc	2cfc30 <__Stack_Size+0x2cf830>
    1400:	0013010b 	andseq	r0, r3, fp, lsl #2
    1404:	000d1400 	andeq	r1, sp, r0, lsl #8
    1408:	0b3a0e03 	bleq	e84c1c <__Stack_Size+0xe8481c>
    140c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1410:	00000b38 	andeq	r0, r0, r8, lsr fp
    1414:	3f012e15 	svccc	0x00012e15
    1418:	3a0e0319 	bcc	382084 <__Stack_Size+0x381c84>
    141c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1420:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1424:	97184006 	ldrls	r4, [r8, -r6]
    1428:	13011942 	movwne	r1, #6466	; 0x1942
    142c:	34160000 	ldrcc	r0, [r6], #-0
    1430:	3a0e0300 	bcc	382038 <__Stack_Size+0x381c38>
    1434:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1438:	00170213 	andseq	r0, r7, r3, lsl r2
    143c:	00051700 	andeq	r1, r5, r0, lsl #14
    1440:	0b3a0e03 	bleq	e84c54 <__Stack_Size+0xe84854>
    1444:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1448:	00001702 	andeq	r1, r0, r2, lsl #14
    144c:	03000518 	movweq	r0, #1304	; 0x518
    1450:	3b0b3a0e 	blcc	2cfc90 <__Stack_Size+0x2cf890>
    1454:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1458:	19000018 	stmdbne	r0, {r3, r4}
    145c:	0b0b000f 	bleq	2c14a0 <__Stack_Size+0x2c10a0>
    1460:	00001349 	andeq	r1, r0, r9, asr #6
    1464:	0182891a 	orreq	r8, r2, sl, lsl r9
    1468:	95011100 	strls	r1, [r1, #-256]	; 0x100
    146c:	13311942 	teqne	r1, #1081344	; 0x108000
    1470:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1474:	11010182 	smlabbne	r1, r2, r1, r0
    1478:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    147c:	00001331 	andeq	r1, r0, r1, lsr r3
    1480:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1484:	91180200 	tstls	r8, r0, lsl #4
    1488:	00001842 	andeq	r1, r0, r2, asr #16
    148c:	3f012e1d 	svccc	0x00012e1d
    1490:	3a0e0319 	bcc	3820fc <__Stack_Size+0x381cfc>
    1494:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1498:	11134919 	tstne	r3, r9, lsl r9
    149c:	40061201 	andmi	r1, r6, r1, lsl #4
    14a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14a4:	00001301 	andeq	r1, r0, r1, lsl #6
    14a8:	3f002e1e 	svccc	0x00002e1e
    14ac:	3a0e0319 	bcc	382118 <__Stack_Size+0x381d18>
    14b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b4:	11134919 	tstne	r3, r9, lsl r9
    14b8:	40061201 	andmi	r1, r6, r1, lsl #4
    14bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14c0:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    14c4:	03193f01 	tsteq	r9, #1, 30
    14c8:	3b0b3a0e 	blcc	2cfd08 <__Stack_Size+0x2cf908>
    14cc:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d4:	97184006 	ldrls	r4, [r8, -r6]
    14d8:	13011942 	movwne	r1, #6466	; 0x1942
    14dc:	05200000 	streq	r0, [r0, #-0]!
    14e0:	3a0e0300 	bcc	3820e8 <__Stack_Size+0x381ce8>
    14e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e8:	00170213 	andseq	r0, r7, r3, lsl r2
    14ec:	00342100 	eorseq	r2, r4, r0, lsl #2
    14f0:	0b3a0e03 	bleq	e84d04 <__Stack_Size+0xe84904>
    14f4:	1349053b 	movtne	r0, #38203	; 0x953b
    14f8:	00001702 	andeq	r1, r0, r2, lsl #14
    14fc:	03003422 	movweq	r3, #1058	; 0x422
    1500:	3b0b3a08 	blcc	2cfd28 <__Stack_Size+0x2cf928>
    1504:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1508:	23000017 	movwcs	r0, #23
    150c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1510:	0b3a0e03 	bleq	e84d24 <__Stack_Size+0xe84924>
    1514:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1518:	06120111 			; <UNDEFINED> instruction: 0x06120111
    151c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1520:	00130119 	andseq	r0, r3, r9, lsl r1
    1524:	00052400 	andeq	r2, r5, r0, lsl #8
    1528:	0b3a0e03 	bleq	e84d3c <__Stack_Size+0xe8493c>
    152c:	1349053b 	movtne	r0, #38203	; 0x953b
    1530:	00001802 	andeq	r1, r0, r2, lsl #16
    1534:	01828925 	orreq	r8, r2, r5, lsr #18
    1538:	31011100 	mrscc	r1, (UNDEF: 17)
    153c:	26000013 			; <UNDEFINED> instruction: 0x26000013
    1540:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1544:	0b3a0e03 	bleq	e84d58 <__Stack_Size+0xe84958>
    1548:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    154c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1550:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1554:	27000019 	smladcs	r0, r9, r0, r0
    1558:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    155c:	0b3a0e03 	bleq	e84d70 <__Stack_Size+0xe84970>
    1560:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1564:	0000193c 	andeq	r1, r0, ip, lsr r9
    1568:	3f012e28 	svccc	0x00012e28
    156c:	3a0e0319 	bcc	3821d8 <__Stack_Size+0x381dd8>
    1570:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1574:	01193c19 	tsteq	r9, r9, lsl ip
    1578:	29000013 	stmdbcs	r0, {r0, r1, r4}
    157c:	13490005 	movtne	r0, #36869	; 0x9005
    1580:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1584:	03193f00 	tsteq	r9, #0, 30
    1588:	3b0b3a0e 	blcc	2cfdc8 <__Stack_Size+0x2cf9c8>
    158c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1590:	00193c13 	andseq	r3, r9, r3, lsl ip
    1594:	11010000 	mrsne	r0, (UNDEF: 1)
    1598:	130e2501 	movwne	r2, #58625	; 0xe501
    159c:	1b0e030b 	blne	3821d0 <__Stack_Size+0x381dd0>
    15a0:	1117550e 	tstne	r7, lr, lsl #10
    15a4:	00171001 	andseq	r1, r7, r1
    15a8:	00240200 	eoreq	r0, r4, r0, lsl #4
    15ac:	0b3e0b0b 	bleq	f841e0 <__Stack_Size+0xf83de0>
    15b0:	00000e03 	andeq	r0, r0, r3, lsl #28
    15b4:	03001603 	movweq	r1, #1539	; 0x603
    15b8:	3b0b3a08 	blcc	2cfde0 <__Stack_Size+0x2cf9e0>
    15bc:	0013490b 	andseq	r4, r3, fp, lsl #18
    15c0:	00260400 	eoreq	r0, r6, r0, lsl #8
    15c4:	00001349 	andeq	r1, r0, r9, asr #6
    15c8:	03001605 	movweq	r1, #1541	; 0x605
    15cc:	3b0b3a0e 	blcc	2cfe0c <__Stack_Size+0x2cfa0c>
    15d0:	0013490b 	andseq	r4, r3, fp, lsl #18
    15d4:	00350600 	eorseq	r0, r5, r0, lsl #12
    15d8:	00001349 	andeq	r1, r0, r9, asr #6
    15dc:	0b010407 	bleq	42600 <__Stack_Size+0x42200>
    15e0:	3b0b3a0b 	blcc	2cfe14 <__Stack_Size+0x2cfa14>
    15e4:	0013010b 	andseq	r0, r3, fp, lsl #2
    15e8:	00280800 	eoreq	r0, r8, r0, lsl #16
    15ec:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    15f0:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    15f4:	1c080300 	stcne	3, cr0, [r8], {-0}
    15f8:	0a00000d 	beq	1634 <__Stack_Size+0x1234>
    15fc:	0b0b0113 	bleq	2c1a50 <__Stack_Size+0x2c1650>
    1600:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1604:	00001301 	andeq	r1, r0, r1, lsl #6
    1608:	03000d0b 	movweq	r0, #3339	; 0xd0b
    160c:	3b0b3a08 	blcc	2cfe34 <__Stack_Size+0x2cfa34>
    1610:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1614:	0c00000b 	stceq	0, cr0, [r0], {11}
    1618:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    161c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1620:	0b381349 	bleq	e0634c <__Stack_Size+0xe05f4c>
    1624:	160d0000 	strne	r0, [sp], -r0
    1628:	3a0e0300 	bcc	382230 <__Stack_Size+0x381e30>
    162c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1630:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1634:	0b0b0113 	bleq	2c1a88 <__Stack_Size+0x2c1688>
    1638:	0b3b0b3a 	bleq	ec4328 <__Stack_Size+0xec3f28>
    163c:	00001301 	andeq	r1, r0, r1, lsl #6
    1640:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1644:	3b0b3a0e 	blcc	2cfe84 <__Stack_Size+0x2cfa84>
    1648:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    164c:	1000000b 	andne	r0, r0, fp
    1650:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1654:	0b3a0e03 	bleq	e84e68 <__Stack_Size+0xe84a68>
    1658:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    165c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1660:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1664:	11000019 	tstne	r0, r9, lsl r0
    1668:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    166c:	0b3a0e03 	bleq	e84e80 <__Stack_Size+0xe84a80>
    1670:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1674:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1678:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    167c:	00130119 	andseq	r0, r3, r9, lsl r1
    1680:	00051200 	andeq	r1, r5, r0, lsl #4
    1684:	0b3a0e03 	bleq	e84e98 <__Stack_Size+0xe84a98>
    1688:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    168c:	00001802 	andeq	r1, r0, r2, lsl #16
    1690:	03000513 	movweq	r0, #1299	; 0x513
    1694:	3b0b3a0e 	blcc	2cfed4 <__Stack_Size+0x2cfad4>
    1698:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    169c:	14000017 	strne	r0, [r0], #-23
    16a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a4:	0b3b0b3a 	bleq	ec4394 <__Stack_Size+0xec3f94>
    16a8:	17021349 	strne	r1, [r2, -r9, asr #6]
    16ac:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    16b0:	03193f01 	tsteq	r9, #1, 30
    16b4:	3b0b3a0e 	blcc	2cfef4 <__Stack_Size+0x2cfaf4>
    16b8:	11192705 	tstne	r9, r5, lsl #14
    16bc:	40061201 	andmi	r1, r6, r1, lsl #4
    16c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16c4:	00001301 	andeq	r1, r0, r1, lsl #6
    16c8:	03000516 	movweq	r0, #1302	; 0x516
    16cc:	3b0b3a0e 	blcc	2cff0c <__Stack_Size+0x2cfb0c>
    16d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d4:	17000018 	smladne	r0, r8, r0, r0
    16d8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e4:	34180000 	ldrcc	r0, [r8], #-0
    16e8:	3a0e0300 	bcc	3822f0 <__Stack_Size+0x381ef0>
    16ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16f0:	00170213 	andseq	r0, r7, r3, lsl r2
    16f4:	002e1900 	eoreq	r1, lr, r0, lsl #18
    16f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1700:	13491927 	movtne	r1, #39207	; 0x9927
    1704:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1708:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    170c:	1a000019 	bne	1778 <__Stack_Size+0x1378>
    1710:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1714:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1718:	17021349 	strne	r1, [r2, -r9, asr #6]
    171c:	0f1b0000 	svceq	0x001b0000
    1720:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1724:	1c000013 	stcne	0, cr0, [r0], {19}
    1728:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    172c:	0b3a0e03 	bleq	e84f40 <__Stack_Size+0xe84b40>
    1730:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1734:	01111349 	tsteq	r1, r9, asr #6
    1738:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    173c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1740:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1744:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1748:	0b3a0e03 	bleq	e84f5c <__Stack_Size+0xe84b5c>
    174c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1750:	01111349 	tsteq	r1, r9, asr #6
    1754:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1758:	01194297 			; <UNDEFINED> instruction: 0x01194297
    175c:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    1760:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1764:	0b3b0b3a 	bleq	ec4454 <__Stack_Size+0xec4054>
    1768:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    176c:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    1770:	11010182 	smlabbne	r1, r2, r1, r0
    1774:	01133101 	tsteq	r3, r1, lsl #2
    1778:	20000013 	andcs	r0, r0, r3, lsl r0
    177c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1780:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1784:	21000018 	tstcs	r0, r8, lsl r0
    1788:	01018289 	smlabbeq	r1, r9, r2, r8
    178c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1790:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1794:	03193f00 	tsteq	r9, #0, 30
    1798:	3b0b3a0e 	blcc	2cffd8 <__Stack_Size+0x2cfbd8>
    179c:	11192705 	tstne	r9, r5, lsl #14
    17a0:	40061201 	andmi	r1, r6, r1, lsl #4
    17a4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    17a8:	01230000 	teqeq	r3, r0
    17ac:	01134901 	tsteq	r3, r1, lsl #18
    17b0:	24000013 	strcs	r0, [r0], #-19
    17b4:	13490021 	movtne	r0, #36897	; 0x9021
    17b8:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17bc:	01110100 	tsteq	r1, r0, lsl #2
    17c0:	0b130e25 	bleq	4c505c <__Stack_Size+0x4c4c5c>
    17c4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    17c8:	01111755 	tsteq	r1, r5, asr r7
    17cc:	00001710 	andeq	r1, r0, r0, lsl r7
    17d0:	0b002402 	bleq	a7e0 <__Stack_Size+0xa3e0>
    17d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17d8:	0300000e 	movweq	r0, #14
    17dc:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17e0:	0b3b0b3a 	bleq	ec44d0 <__Stack_Size+0xec40d0>
    17e4:	00001349 	andeq	r1, r0, r9, asr #6
    17e8:	03001604 	movweq	r1, #1540	; 0x604
    17ec:	3b0b3a0e 	blcc	2d002c <__Stack_Size+0x2cfc2c>
    17f0:	0013490b 	andseq	r4, r3, fp, lsl #18
    17f4:	00350500 	eorseq	r0, r5, r0, lsl #10
    17f8:	00001349 	andeq	r1, r0, r9, asr #6
    17fc:	0b010406 	bleq	4281c <__Stack_Size+0x4241c>
    1800:	3b0b3a0b 	blcc	2d0034 <__Stack_Size+0x2cfc34>
    1804:	0013010b 	andseq	r0, r3, fp, lsl #2
    1808:	00280700 	eoreq	r0, r8, r0, lsl #14
    180c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1810:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1814:	1c080300 	stcne	3, cr0, [r8], {-0}
    1818:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    181c:	0b0b0113 	bleq	2c1c70 <__Stack_Size+0x2c1870>
    1820:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1824:	00001301 	andeq	r1, r0, r1, lsl #6
    1828:	03000d0a 	movweq	r0, #3338	; 0xd0a
    182c:	3b0b3a08 	blcc	2d0054 <__Stack_Size+0x2cfc54>
    1830:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1834:	0b00000b 	bleq	1868 <__Stack_Size+0x1468>
    1838:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    183c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1840:	0b381349 	bleq	e0656c <__Stack_Size+0xe0616c>
    1844:	160c0000 	strne	r0, [ip], -r0
    1848:	3a0e0300 	bcc	382450 <__Stack_Size+0x382050>
    184c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1850:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1854:	0b0b0113 	bleq	2c1ca8 <__Stack_Size+0x2c18a8>
    1858:	0b3b0b3a 	bleq	ec4548 <__Stack_Size+0xec4148>
    185c:	00001301 	andeq	r1, r0, r1, lsl #6
    1860:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1864:	3b0b3a0e 	blcc	2d00a4 <__Stack_Size+0x2cfca4>
    1868:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    186c:	0f00000b 	svceq	0x0000000b
    1870:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1874:	0b3a0e03 	bleq	e85088 <__Stack_Size+0xe84c88>
    1878:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    187c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1880:	05100000 	ldreq	r0, [r0, #-0]
    1884:	3a0e0300 	bcc	38248c <__Stack_Size+0x38208c>
    1888:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    188c:	11000013 	tstne	r0, r3, lsl r0
    1890:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1894:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1898:	00001349 	andeq	r1, r0, r9, asr #6
    189c:	0b000f12 	bleq	54ec <__Stack_Size+0x50ec>
    18a0:	0013490b 	andseq	r4, r3, fp, lsl #18
    18a4:	012e1300 	teqeq	lr, r0, lsl #6
    18a8:	0b3a0e03 	bleq	e850bc <__Stack_Size+0xe84cbc>
    18ac:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18b8:	00130119 	andseq	r0, r3, r9, lsl r1
    18bc:	00051400 	andeq	r1, r5, r0, lsl #8
    18c0:	0b3a0e03 	bleq	e850d4 <__Stack_Size+0xe84cd4>
    18c4:	1349053b 	movtne	r0, #38203	; 0x953b
    18c8:	00001802 	andeq	r1, r0, r2, lsl #16
    18cc:	03000515 	movweq	r0, #1301	; 0x515
    18d0:	3b0b3a0e 	blcc	2d0110 <__Stack_Size+0x2cfd10>
    18d4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d8:	16000017 			; <UNDEFINED> instruction: 0x16000017
    18dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e4:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e8:	34170000 	ldrcc	r0, [r7], #-0
    18ec:	3a080300 	bcc	2024f4 <__Stack_Size+0x2020f4>
    18f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f4:	00170213 	andseq	r0, r7, r3, lsl r2
    18f8:	012e1800 	teqeq	lr, r0, lsl #16
    18fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1900:	0b3b0b3a 	bleq	ec45f0 <__Stack_Size+0xec41f0>
    1904:	01111927 	tsteq	r1, r7, lsr #18
    1908:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    190c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1910:	19000013 	stmdbne	r0, {r0, r1, r4}
    1914:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1918:	0b3b0b3a 	bleq	ec4608 <__Stack_Size+0xec4208>
    191c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1920:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1924:	11010182 	smlabbne	r1, r2, r1, r0
    1928:	01133101 	tsteq	r3, r1, lsl #2
    192c:	1b000013 	blne	1980 <__Stack_Size+0x1580>
    1930:	0001828a 	andeq	r8, r1, sl, lsl #5
    1934:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1938:	1c000018 	stcne	0, cr0, [r0], {24}
    193c:	01018289 	smlabbeq	r1, r9, r2, r8
    1940:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1944:	01133119 	tsteq	r3, r9, lsl r1
    1948:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    194c:	01018289 	smlabbeq	r1, r9, r2, r8
    1950:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1954:	00133119 	andseq	r3, r3, r9, lsl r1
    1958:	00051e00 	andeq	r1, r5, r0, lsl #28
    195c:	0b3a0e03 	bleq	e85170 <__Stack_Size+0xe84d70>
    1960:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1964:	00001802 	andeq	r1, r0, r2, lsl #16
    1968:	0300341f 	movweq	r3, #1055	; 0x41f
    196c:	3b0b3a0e 	blcc	2d01ac <__Stack_Size+0x2cfdac>
    1970:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1974:	20000017 	andcs	r0, r0, r7, lsl r0
    1978:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    197c:	0b3a0e03 	bleq	e85190 <__Stack_Size+0xe84d90>
    1980:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1984:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1988:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    198c:	00130119 	andseq	r0, r3, r9, lsl r1
    1990:	011d2100 	tsteq	sp, r0, lsl #2
    1994:	01111331 	tsteq	r1, r1, lsr r3
    1998:	0b580612 	bleq	16031e8 <__Stack_Size+0x1602de8>
    199c:	00000559 	andeq	r0, r0, r9, asr r5
    19a0:	31000522 	tstcc	r0, r2, lsr #10
    19a4:	00170213 	andseq	r0, r7, r3, lsl r2
    19a8:	00052300 	andeq	r2, r5, r0, lsl #6
    19ac:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    19b0:	0b240000 	bleq	9019b8 <__Stack_Size+0x9015b8>
    19b4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    19b8:	25000006 	strcs	r0, [r0, #-6]
    19bc:	13310034 	teqne	r1, #52	; 0x34
    19c0:	00001702 	andeq	r1, r0, r2, lsl #14
    19c4:	31011d26 	tstcc	r1, r6, lsr #26
    19c8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19cc:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    19d0:	00130105 	andseq	r0, r3, r5, lsl #2
    19d4:	82892700 	addhi	r2, r9, #0, 14
    19d8:	01110001 	tsteq	r1, r1
    19dc:	00001331 	andeq	r1, r0, r1, lsr r3
    19e0:	01828928 	orreq	r8, r2, r8, lsr #18
    19e4:	31011101 	tstcc	r1, r1, lsl #2
    19e8:	29000013 	stmdbcs	r0, {r0, r1, r4}
    19ec:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    19f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f8:	00130119 	andseq	r0, r3, r9, lsl r1
    19fc:	012e2a00 	teqeq	lr, r0, lsl #20
    1a00:	0b3a0e03 	bleq	e85214 <__Stack_Size+0xe84e14>
    1a04:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a08:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a0c:	342b0000 	strtcc	r0, [fp], #-0
    1a10:	3a080300 	bcc	202618 <__Stack_Size+0x202218>
    1a14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a18:	2c000013 	stccs	0, cr0, [r0], {19}
    1a1c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1a20:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1a24:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1a28:	00001301 	andeq	r1, r0, r1, lsl #6
    1a2c:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1a30:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1a34:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a38:	0b3a0e03 	bleq	e8524c <__Stack_Size+0xe84e4c>
    1a3c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a40:	01111349 	tsteq	r1, r9, asr #6
    1a44:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a48:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a4c:	2f000013 	svccs	0x00000013
    1a50:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a54:	0b3a0e03 	bleq	e85268 <__Stack_Size+0xe84e68>
    1a58:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a5c:	1301193c 	movwne	r1, #6460	; 0x193c
    1a60:	05300000 	ldreq	r0, [r0, #-0]!
    1a64:	00134900 	andseq	r4, r3, r0, lsl #18
    1a68:	012e3100 	teqeq	lr, r0, lsl #2
    1a6c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a74:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a78:	01000000 	mrseq	r0, (UNDEF: 0)
    1a7c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a80:	0e030b13 	vmoveq.32	d3[0], r0
    1a84:	17550e1b 	smmlane	r5, fp, lr, r0
    1a88:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1a8c:	24020000 	strcs	r0, [r2], #-0
    1a90:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1a94:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a98:	00160300 	andseq	r0, r6, r0, lsl #6
    1a9c:	0b3a0803 	bleq	e83ab0 <__Stack_Size+0xe836b0>
    1aa0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aa4:	16040000 	strne	r0, [r4], -r0
    1aa8:	3a0e0300 	bcc	3826b0 <__Stack_Size+0x3822b0>
    1aac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ab0:	05000013 	streq	r0, [r0, #-19]
    1ab4:	13490035 	movtne	r0, #36917	; 0x9035
    1ab8:	26060000 	strcs	r0, [r6], -r0
    1abc:	00134900 	andseq	r4, r3, r0, lsl #18
    1ac0:	01040700 	tsteq	r4, r0, lsl #14
    1ac4:	0b3a0b0b 	bleq	e846f8 <__Stack_Size+0xe842f8>
    1ac8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1acc:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1ad0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1ad4:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1ad8:	08030028 	stmdaeq	r3, {r3, r5}
    1adc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ae0:	0b01130a 	bleq	46710 <__Stack_Size+0x46310>
    1ae4:	3b0b3a0b 	blcc	2d0318 <__Stack_Size+0x2cff18>
    1ae8:	00130105 	andseq	r0, r3, r5, lsl #2
    1aec:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1af0:	0b3a0e03 	bleq	e85304 <__Stack_Size+0xe84f04>
    1af4:	1349053b 	movtne	r0, #38203	; 0x953b
    1af8:	00000b38 	andeq	r0, r0, r8, lsr fp
    1afc:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1b00:	3b0b3a08 	blcc	2d0328 <__Stack_Size+0x2cff28>
    1b04:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b08:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1b0c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b14:	00001349 	andeq	r1, r0, r9, asr #6
    1b18:	3f012e0e 	svccc	0x00012e0e
    1b1c:	3a0e0319 	bcc	382788 <__Stack_Size+0x382388>
    1b20:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b24:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1b28:	97184006 	ldrls	r4, [r8, -r6]
    1b2c:	13011942 	movwne	r1, #6466	; 0x1942
    1b30:	050f0000 	streq	r0, [pc, #-0]	; 1b38 <__Stack_Size+0x1738>
    1b34:	3a0e0300 	bcc	38273c <__Stack_Size+0x38233c>
    1b38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b3c:	00180213 	andseq	r0, r8, r3, lsl r2
    1b40:	00051000 	andeq	r1, r5, r0
    1b44:	0b3a0e03 	bleq	e85358 <__Stack_Size+0xe84f58>
    1b48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b4c:	00001702 	andeq	r1, r0, r2, lsl #14
    1b50:	3f002e11 	svccc	0x00002e11
    1b54:	3a0e0319 	bcc	3827c0 <__Stack_Size+0x3823c0>
    1b58:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b5c:	11134919 	tstne	r3, r9, lsl r9
    1b60:	40061201 	andmi	r1, r6, r1, lsl #4
    1b64:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b68:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1b6c:	03193f01 	tsteq	r9, #1, 30
    1b70:	3b0b3a0e 	blcc	2d03b0 <__Stack_Size+0x2cffb0>
    1b74:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b78:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b7c:	97184006 	ldrls	r4, [r8, -r6]
    1b80:	00001942 	andeq	r1, r0, r2, asr #18
    1b84:	03003413 	movweq	r3, #1043	; 0x413
    1b88:	3b0b3a0e 	blcc	2d03c8 <__Stack_Size+0x2cffc8>
    1b8c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b90:	14000017 	strne	r0, [r0], #-23
    1b94:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b98:	0b3b0b3a 	bleq	ec4888 <__Stack_Size+0xec4488>
    1b9c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1ba0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ba8:	0e030b13 	vmoveq.32	d3[0], r0
    1bac:	17550e1b 	smmlane	r5, fp, lr, r0
    1bb0:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1bb4:	24020000 	strcs	r0, [r2], #-0
    1bb8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1bbc:	000e030b 	andeq	r0, lr, fp, lsl #6
    1bc0:	00160300 	andseq	r0, r6, r0, lsl #6
    1bc4:	0b3a0803 	bleq	e83bd8 <__Stack_Size+0xe837d8>
    1bc8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bcc:	16040000 	strne	r0, [r4], -r0
    1bd0:	3a0e0300 	bcc	3827d8 <__Stack_Size+0x3823d8>
    1bd4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd8:	05000013 	streq	r0, [r0, #-19]
    1bdc:	13490035 	movtne	r0, #36917	; 0x9035
    1be0:	04060000 	streq	r0, [r6], #-0
    1be4:	3a0b0b01 	bcc	2c47f0 <__Stack_Size+0x2c43f0>
    1be8:	010b3b0b 	tsteq	fp, fp, lsl #22
    1bec:	07000013 	smladeq	r0, r3, r0, r0
    1bf0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1bf4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1bf8:	03002808 	movweq	r2, #2056	; 0x808
    1bfc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1c00:	01130900 	tsteq	r3, r0, lsl #18
    1c04:	0b3a0b0b 	bleq	e84838 <__Stack_Size+0xe84438>
    1c08:	1301053b 	movwne	r0, #5435	; 0x153b
    1c0c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1c10:	3a080300 	bcc	202818 <__Stack_Size+0x202418>
    1c14:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c18:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c1c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c20:	0b3a0e03 	bleq	e85434 <__Stack_Size+0xe85034>
    1c24:	1349053b 	movtne	r0, #38203	; 0x953b
    1c28:	00000b38 	andeq	r0, r0, r8, lsr fp
    1c2c:	0300160c 	movweq	r1, #1548	; 0x60c
    1c30:	3b0b3a0e 	blcc	2d0470 <__Stack_Size+0x2d0070>
    1c34:	00134905 	andseq	r4, r3, r5, lsl #18
    1c38:	01130d00 	tsteq	r3, r0, lsl #26
    1c3c:	0b3a0b0b 	bleq	e84870 <__Stack_Size+0xe84470>
    1c40:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c44:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1c48:	3a0e0300 	bcc	382850 <__Stack_Size+0x382450>
    1c4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c50:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c54:	012e0f00 	teqeq	lr, r0, lsl #30
    1c58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c5c:	0b3b0b3a 	bleq	ec494c <__Stack_Size+0xec454c>
    1c60:	01111927 	tsteq	r1, r7, lsr #18
    1c64:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1c68:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1c6c:	10000013 	andne	r0, r0, r3, lsl r0
    1c70:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c74:	0b3b0b3a 	bleq	ec4964 <__Stack_Size+0xec4564>
    1c78:	17021349 	strne	r1, [r2, -r9, asr #6]
    1c7c:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c80:	11010182 	smlabbne	r1, r2, r1, r0
    1c84:	01133101 	tsteq	r3, r1, lsl #2
    1c88:	12000013 	andne	r0, r0, #19
    1c8c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1c90:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1c94:	13000018 	movwne	r0, #24
    1c98:	01018289 	smlabbeq	r1, r9, r2, r8
    1c9c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1ca0:	01133119 	tsteq	r3, r9, lsl r1
    1ca4:	14000013 	strne	r0, [r0], #-19
    1ca8:	01018289 	smlabbeq	r1, r9, r2, r8
    1cac:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1cb0:	00133119 	andseq	r3, r3, r9, lsl r1
    1cb4:	000f1500 	andeq	r1, pc, r0, lsl #10
    1cb8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cbc:	34160000 	ldrcc	r0, [r6], #-0
    1cc0:	3a0e0300 	bcc	3828c8 <__Stack_Size+0x3824c8>
    1cc4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc8:	00170213 	andseq	r0, r7, r3, lsl r2
    1ccc:	00341700 	eorseq	r1, r4, r0, lsl #14
    1cd0:	0b3a0e03 	bleq	e854e4 <__Stack_Size+0xe850e4>
    1cd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd8:	00001802 	andeq	r1, r0, r2, lsl #16
    1cdc:	01828918 	orreq	r8, r2, r8, lsl r9
    1ce0:	31011101 	tstcc	r1, r1, lsl #2
    1ce4:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ce8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1cec:	0b3b0b3a 	bleq	ec49dc <__Stack_Size+0xec45dc>
    1cf0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf4:	341a0000 	ldrcc	r0, [sl], #-0
    1cf8:	3a0e0300 	bcc	382900 <__Stack_Size+0x382500>
    1cfc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d00:	00170213 	andseq	r0, r7, r3, lsl r2
    1d04:	012e1b00 	teqeq	lr, r0, lsl #22
    1d08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d10:	01111927 	tsteq	r1, r7, lsr #18
    1d14:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d18:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d1c:	1c000013 	stcne	0, cr0, [r0], {19}
    1d20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d28:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d2c:	051d0000 	ldreq	r0, [sp, #-0]
    1d30:	3a0e0300 	bcc	382938 <__Stack_Size+0x382538>
    1d34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d38:	00170213 	andseq	r0, r7, r3, lsl r2
    1d3c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1d40:	0b3a0e03 	bleq	e85554 <__Stack_Size+0xe85154>
    1d44:	1349053b 	movtne	r0, #38203	; 0x953b
    1d48:	00001802 	andeq	r1, r0, r2, lsl #16
    1d4c:	3f012e1f 	svccc	0x00012e1f
    1d50:	3a0e0319 	bcc	3829bc <__Stack_Size+0x3825bc>
    1d54:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d58:	11134919 	tstne	r3, r9, lsl r9
    1d5c:	40061201 	andmi	r1, r6, r1, lsl #4
    1d60:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d64:	00001301 	andeq	r1, r0, r1, lsl #6
    1d68:	03003420 	movweq	r3, #1056	; 0x420
    1d6c:	3b0b3a0e 	blcc	2d05ac <__Stack_Size+0x2d01ac>
    1d70:	00134905 	andseq	r4, r3, r5, lsl #18
    1d74:	012e2100 	teqeq	lr, r0, lsl #2
    1d78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d80:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1d84:	00001301 	andeq	r1, r0, r1, lsl #6
    1d88:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1d8c:	00000013 	andeq	r0, r0, r3, lsl r0
    1d90:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1d94:	030b130e 	movweq	r1, #45838	; 0xb30e
    1d98:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1d9c:	10011117 	andne	r1, r1, r7, lsl r1
    1da0:	02000017 	andeq	r0, r0, #23
    1da4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1da8:	0b3a0e03 	bleq	e855bc <__Stack_Size+0xe851bc>
    1dac:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1db0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1db4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1db8:	00130119 	andseq	r0, r3, r9, lsl r1
    1dbc:	00340300 	eorseq	r0, r4, r0, lsl #6
    1dc0:	0b3a0e03 	bleq	e855d4 <__Stack_Size+0xe851d4>
    1dc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dc8:	34040000 	strcc	r0, [r4], #-0
    1dcc:	3a0e0300 	bcc	3829d4 <__Stack_Size+0x3825d4>
    1dd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1dd4:	00170213 	andseq	r0, r7, r3, lsl r2
    1dd8:	82890500 	addhi	r0, r9, #0, 10
    1ddc:	01110001 	tsteq	r1, r1
    1de0:	00001331 	andeq	r1, r0, r1, lsr r3
    1de4:	0b000f06 	bleq	5a04 <__Stack_Size+0x5604>
    1de8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1dec:	00240700 	eoreq	r0, r4, r0, lsl #14
    1df0:	0b3e0b0b 	bleq	f84a24 <__Stack_Size+0xf84624>
    1df4:	00000e03 	andeq	r0, r0, r3, lsl #28
    1df8:	03003408 	movweq	r3, #1032	; 0x408
    1dfc:	3b0b3a0e 	blcc	2d063c <__Stack_Size+0x2d023c>
    1e00:	3f13490b 	svccc	0x0013490b
    1e04:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e08:	00340900 	eorseq	r0, r4, r0, lsl #18
    1e0c:	0b3a0e03 	bleq	e85620 <__Stack_Size+0xe85220>
    1e10:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1e14:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e18:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1e1c:	00130113 	andseq	r0, r3, r3, lsl r1
    1e20:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1e24:	0b2f1349 	bleq	bc6b50 <__Stack_Size+0xbc6750>
    1e28:	150c0000 	strne	r0, [ip, #-0]
    1e2c:	00192700 	andseq	r2, r9, r0, lsl #14
    1e30:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e34:	0b3a0e03 	bleq	e85648 <__Stack_Size+0xe85248>
    1e38:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e3c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e40:	260e0000 	strcs	r0, [lr], -r0
    1e44:	00134900 	andseq	r4, r3, r0, lsl #18
    1e48:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1e4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e50:	0b3b0b3a 	bleq	ec4b40 <__Stack_Size+0xec4740>
    1e54:	13491927 	movtne	r1, #39207	; 0x9927
    1e58:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e5c:	0b002410 	bleq	aea4 <__Stack_Size+0xaaa4>
    1e60:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e64:	00000008 	andeq	r0, r0, r8
    1e68:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1e6c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e70:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1e74:	10011117 	andne	r1, r1, r7, lsl r1
    1e78:	02000017 	andeq	r0, r0, #23
    1e7c:	0b0b0024 	bleq	2c1f14 <__Stack_Size+0x2c1b14>
    1e80:	0e030b3e 	vmoveq.16	d3[0], r0
    1e84:	16030000 	strne	r0, [r3], -r0
    1e88:	3a080300 	bcc	202a90 <__Stack_Size+0x202690>
    1e8c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e90:	04000013 	streq	r0, [r0], #-19
    1e94:	0b0b000f 	bleq	2c1ed8 <__Stack_Size+0x2c1ad8>
    1e98:	00001349 	andeq	r1, r0, r9, asr #6
    1e9c:	03010405 	movweq	r0, #5125	; 0x1405
    1ea0:	3a0b0b0e 	bcc	2c4ae0 <__Stack_Size+0x2c46e0>
    1ea4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ea8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1eac:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1eb0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1eb4:	03001607 	movweq	r1, #1543	; 0x607
    1eb8:	3b0b3a0e 	blcc	2d06f8 <__Stack_Size+0x2d02f8>
    1ebc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ec0:	01130800 	tsteq	r3, r0, lsl #16
    1ec4:	0b0b0e03 	bleq	2c56d8 <__Stack_Size+0x2c52d8>
    1ec8:	0b3b0b3a 	bleq	ec4bb8 <__Stack_Size+0xec47b8>
    1ecc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ed0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ed4:	3b0b3a0e 	blcc	2d0714 <__Stack_Size+0x2d0314>
    1ed8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1edc:	0a00000b 	beq	1f10 <__Stack_Size+0x1b10>
    1ee0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    1ee4:	13011349 	movwne	r1, #4937	; 0x1349
    1ee8:	050b0000 	streq	r0, [fp, #-0]
    1eec:	00134900 	andseq	r4, r3, r0, lsl #18
    1ef0:	01130c00 	tsteq	r3, r0, lsl #24
    1ef4:	0b0b0803 	bleq	2c3f08 <__Stack_Size+0x2c3b08>
    1ef8:	0b3b0b3a 	bleq	ec4be8 <__Stack_Size+0xec47e8>
    1efc:	00001301 	andeq	r1, r0, r1, lsl #6
    1f00:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1f04:	3b0b3a08 	blcc	2d072c <__Stack_Size+0x2d032c>
    1f08:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f0c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f10:	0b0b0117 	bleq	2c2374 <__Stack_Size+0x2c1f74>
    1f14:	0b3b0b3a 	bleq	ec4c04 <__Stack_Size+0xec4804>
    1f18:	00001301 	andeq	r1, r0, r1, lsl #6
    1f1c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f20:	3b0b3a08 	blcc	2d0748 <__Stack_Size+0x2d0348>
    1f24:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f28:	00151000 	andseq	r1, r5, r0
    1f2c:	00001927 	andeq	r1, r0, r7, lsr #18
    1f30:	0b000f11 	bleq	5b7c <__Stack_Size+0x577c>
    1f34:	1200000b 	andne	r0, r0, #11
    1f38:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1f3c:	0b3a0e03 	bleq	e85750 <__Stack_Size+0xe85350>
    1f40:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1f44:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f48:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    1f4c:	13000019 	movwne	r0, #25
    1f50:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1f54:	0b3b0b3a 	bleq	ec4c44 <__Stack_Size+0xec4844>
    1f58:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1f5c:	0000193c 	andeq	r1, r0, ip, lsr r9
    1f60:	03003414 	movweq	r3, #1044	; 0x414
    1f64:	3b0b3a0e 	blcc	2d07a4 <__Stack_Size+0x2d03a4>
    1f68:	3f13490b 	svccc	0x0013490b
    1f6c:	00180219 	andseq	r0, r8, r9, lsl r2
    1f70:	11010000 	mrsne	r0, (UNDEF: 1)
    1f74:	130e2501 	movwne	r2, #58625	; 0xe501
    1f78:	1b0e030b 	blne	382bac <__Stack_Size+0x3827ac>
    1f7c:	1117550e 	tstne	r7, lr, lsl #10
    1f80:	00171001 	andseq	r1, r7, r1
    1f84:	00240200 	eoreq	r0, r4, r0, lsl #4
    1f88:	0b3e0b0b 	bleq	f84bbc <__Stack_Size+0xf847bc>
    1f8c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1f90:	03001603 	movweq	r1, #1539	; 0x603
    1f94:	3b0b3a08 	blcc	2d07bc <__Stack_Size+0x2d03bc>
    1f98:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f9c:	01040400 	tsteq	r4, r0, lsl #8
    1fa0:	0b3a0b0b 	bleq	e84bd4 <__Stack_Size+0xe847d4>
    1fa4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fa8:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    1fac:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1fb0:	0600000d 	streq	r0, [r0], -sp
    1fb4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1fb8:	0b3b0b3a 	bleq	ec4ca8 <__Stack_Size+0xec48a8>
    1fbc:	00001349 	andeq	r1, r0, r9, asr #6
    1fc0:	03010407 	movweq	r0, #5127	; 0x1407
    1fc4:	3a0b0b0e 	bcc	2c4c04 <__Stack_Size+0x2c4804>
    1fc8:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fcc:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1fd0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1fd4:	0b3a0b0b 	bleq	e84c08 <__Stack_Size+0xe84808>
    1fd8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fdc:	0d090000 	stceq	0, cr0, [r9, #-0]
    1fe0:	3a0e0300 	bcc	382be8 <__Stack_Size+0x3827e8>
    1fe4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fe8:	000b3813 	andeq	r3, fp, r3, lsl r8
    1fec:	000f0a00 	andeq	r0, pc, r0, lsl #20
    1ff0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1ff4:	150b0000 	strne	r0, [fp, #-0]
    1ff8:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
    1ffc:	00130113 	andseq	r0, r3, r3, lsl r1
    2000:	00050c00 	andeq	r0, r5, r0, lsl #24
    2004:	00001349 	andeq	r1, r0, r9, asr #6
    2008:	0301130d 	movweq	r1, #4877	; 0x130d
    200c:	3a0b0b08 	bcc	2c4c34 <__Stack_Size+0x2c4834>
    2010:	010b3b0b 	tsteq	fp, fp, lsl #22
    2014:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    2018:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    201c:	0b3b0b3a 	bleq	ec4d0c <__Stack_Size+0xec490c>
    2020:	0b381349 	bleq	e06d4c <__Stack_Size+0xe0694c>
    2024:	170f0000 	strne	r0, [pc, -r0]
    2028:	3a0b0b01 	bcc	2c4c34 <__Stack_Size+0x2c4834>
    202c:	010b3b0b 	tsteq	fp, fp, lsl #22
    2030:	10000013 	andne	r0, r0, r3, lsl r0
    2034:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2038:	0b3b0b3a 	bleq	ec4d28 <__Stack_Size+0xec4928>
    203c:	00001349 	andeq	r1, r0, r9, asr #6
    2040:	27001511 	smladcs	r0, r1, r5, r1
    2044:	12000019 	andne	r0, r0, #25
    2048:	0b0b000f 	bleq	2c208c <__Stack_Size+0x2c1c8c>
    204c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    2050:	03193f01 	tsteq	r9, #1, 30
    2054:	3b0b3a0e 	blcc	2d0894 <__Stack_Size+0x2d0494>
    2058:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    205c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2060:	96184006 	ldrls	r4, [r8], -r6
    2064:	13011942 	movwne	r1, #6466	; 0x1942
    2068:	05140000 	ldreq	r0, [r4, #-0]
    206c:	3a0e0300 	bcc	382c74 <__Stack_Size+0x382874>
    2070:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2074:	00170213 	andseq	r0, r7, r3, lsl r2
    2078:	010b1500 	tsteq	fp, r0, lsl #10
    207c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2080:	00001301 	andeq	r1, r0, r1, lsl #6
    2084:	03003416 	movweq	r3, #1046	; 0x416
    2088:	3b0b3a0e 	blcc	2d08c8 <__Stack_Size+0x2d04c8>
    208c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2090:	17000017 	smladne	r0, r7, r0, r0
    2094:	0111010b 	tsteq	r1, fp, lsl #2
    2098:	00000612 	andeq	r0, r0, r2, lsl r6
    209c:	03003418 	movweq	r3, #1048	; 0x418
    20a0:	3b0b3a0e 	blcc	2d08e0 <__Stack_Size+0x2d04e0>
    20a4:	0013490b 	andseq	r4, r3, fp, lsl #18
    20a8:	012e1900 	teqeq	lr, r0, lsl #18
    20ac:	0b3a0e03 	bleq	e858c0 <__Stack_Size+0xe854c0>
    20b0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    20b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    20b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    20bc:	00130119 	andseq	r0, r3, r9, lsl r1
    20c0:	00341a00 	eorseq	r1, r4, r0, lsl #20
    20c4:	0b3a0e03 	bleq	e858d8 <__Stack_Size+0xe854d8>
    20c8:	1349053b 	movtne	r0, #38203	; 0x953b
    20cc:	00001702 	andeq	r1, r0, r2, lsl #14
    20d0:	03000a1b 	movweq	r0, #2587	; 0xa1b
    20d4:	3b0b3a0e 	blcc	2d0914 <__Stack_Size+0x2d0514>
    20d8:	00011105 	andeq	r1, r1, r5, lsl #2
    20dc:	82891c00 	addhi	r1, r9, #0, 24
    20e0:	01110101 	tsteq	r1, r1, lsl #2
    20e4:	00001301 	andeq	r1, r0, r1, lsl #6
    20e8:	01828a1d 	orreq	r8, r2, sp, lsl sl
    20ec:	91180200 	tstls	r8, r0, lsl #4
    20f0:	00001842 	andeq	r1, r0, r2, asr #16
    20f4:	0182891e 	orreq	r8, r2, lr, lsl r9
    20f8:	31011101 	tstcc	r1, r1, lsl #2
    20fc:	00130113 	andseq	r0, r3, r3, lsl r1
    2100:	82891f00 	addhi	r1, r9, #0, 30
    2104:	01110101 	tsteq	r1, r1, lsl #2
    2108:	00001331 	andeq	r1, r0, r1, lsr r3
    210c:	3f002e20 	svccc	0x00002e20
    2110:	3a0e0319 	bcc	382d7c <__Stack_Size+0x38297c>
    2114:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2118:	11134919 	tstne	r3, r9, lsl r9
    211c:	40061201 	andmi	r1, r6, r1, lsl #4
    2120:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2124:	34210000 	strtcc	r0, [r1], #-0
    2128:	3a080300 	bcc	202d30 <__Stack_Size+0x202930>
    212c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2130:	00170213 	andseq	r0, r7, r3, lsl r2
    2134:	00342200 	eorseq	r2, r4, r0, lsl #4
    2138:	0b3a0e03 	bleq	e8594c <__Stack_Size+0xe8554c>
    213c:	1349053b 	movtne	r0, #38203	; 0x953b
    2140:	34230000 	strtcc	r0, [r3], #-0
    2144:	3a080300 	bcc	202d4c <__Stack_Size+0x20294c>
    2148:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    214c:	00170213 	andseq	r0, r7, r3, lsl r2
    2150:	82892400 	addhi	r2, r9, #0, 8
    2154:	01110001 	tsteq	r1, r1
    2158:	00001331 	andeq	r1, r0, r1, lsr r3
    215c:	3f012e25 	svccc	0x00012e25
    2160:	3a0e0319 	bcc	382dcc <__Stack_Size+0x3829cc>
    2164:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2168:	11134919 	tstne	r3, r9, lsl r9
    216c:	40061201 	andmi	r1, r6, r1, lsl #4
    2170:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
    2174:	00001301 	andeq	r1, r0, r1, lsl #6
    2178:	55010b26 	strpl	r0, [r1, #-2854]	; 0xb26
    217c:	00130117 	andseq	r0, r3, r7, lsl r1
    2180:	002e2700 	eoreq	r2, lr, r0, lsl #14
    2184:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2188:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    218c:	13491927 	movtne	r1, #39207	; 0x9927
    2190:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2194:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    2198:	28000019 	stmdacs	r0, {r0, r3, r4}
    219c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21a0:	0b3a0e03 	bleq	e859b4 <__Stack_Size+0xe855b4>
    21a4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21a8:	01111349 	tsteq	r1, r9, asr #6
    21ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    21b4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    21b8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c0:	17021349 	strne	r1, [r2, -r9, asr #6]
    21c4:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    21c8:	3a0e0301 	bcc	382dd4 <__Stack_Size+0x3829d4>
    21cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    21d0:	010b2019 	tsteq	fp, r9, lsl r0
    21d4:	2b000013 	blcs	2228 <__Stack_Size+0x1e28>
    21d8:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    21dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21e0:	0b2c0000 	bleq	b021e8 <__Stack_Size+0xb01de8>
    21e4:	00130101 	andseq	r0, r3, r1, lsl #2
    21e8:	010b2d00 	tsteq	fp, r0, lsl #26
    21ec:	352e0000 	strcc	r0, [lr, #-0]!
    21f0:	00134900 	andseq	r4, r3, r0, lsl #18
    21f4:	01172f00 	tsteq	r7, r0, lsl #30
    21f8:	0b3a0b0b 	bleq	e84e2c <__Stack_Size+0xe84a2c>
    21fc:	1301053b 	movwne	r0, #5435	; 0x153b
    2200:	0d300000 	ldceq	0, cr0, [r0, #-0]
    2204:	3a080300 	bcc	202e0c <__Stack_Size+0x202a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	31000013 	tstcc	r0, r3, lsl r0
    2210:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2214:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2218:	0b1c1349 	bleq	706f44 <__Stack_Size+0x706b44>
    221c:	1d320000 	ldcne	0, cr0, [r2, #-0]
    2220:	11133101 	tstne	r3, r1, lsl #2
    2224:	58061201 	stmdapl	r6, {r0, r9, ip}
    2228:	0105590b 	tsteq	r5, fp, lsl #18
    222c:	33000013 	movwcc	r0, #19
    2230:	13310034 	teqne	r1, #52	; 0x34
    2234:	00001702 	andeq	r1, r0, r2, lsl #14
    2238:	31000a34 	tstcc	r0, r4, lsr sl
    223c:	00011113 	andeq	r1, r1, r3, lsl r1
    2240:	011d3500 	tsteq	sp, r0, lsl #10
    2244:	01521331 	cmpeq	r2, r1, lsr r3
    2248:	0b581755 	bleq	1607fa4 <__Stack_Size+0x1607ba4>
    224c:	13010559 	movwne	r0, #5465	; 0x1559
    2250:	0b360000 	bleq	d82258 <__Stack_Size+0xd81e58>
    2254:	00175501 	andseq	r5, r7, r1, lsl #10
    2258:	00343700 	eorseq	r3, r4, r0, lsl #14
    225c:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    2260:	89380000 	ldmdbhi	r8!, {}	; <UNPREDICTABLE>
    2264:	11010182 	smlabbne	r1, r2, r1, r0
    2268:	39000001 	stmdbcc	r0, {r0}
    226c:	00018289 	andeq	r8, r1, r9, lsl #5
    2270:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2274:	00133119 	andseq	r3, r3, r9, lsl r1
    2278:	012e3a00 	teqeq	lr, r0, lsl #20
    227c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2280:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2284:	01111927 	tsteq	r1, r7, lsr #18
    2288:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    228c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2290:	3b000013 	blcc	22e4 <__Stack_Size+0x1ee4>
    2294:	08030005 	stmdaeq	r3, {r0, r2}
    2298:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    229c:	17021349 	strne	r1, [r2, -r9, asr #6]
    22a0:	2e3c0000 	cdpcs	0, 3, cr0, cr12, cr0, {0}
    22a4:	03193f00 	tsteq	r9, #0, 30
    22a8:	3b0b3a0e 	blcc	2d0ae8 <__Stack_Size+0x2d06e8>
    22ac:	11192705 	tstne	r9, r5, lsl #14
    22b0:	40061201 	andmi	r1, r6, r1, lsl #4
    22b4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    22b8:	343d0000 	ldrtcc	r0, [sp], #-0
    22bc:	3a0e0300 	bcc	382ec4 <__Stack_Size+0x382ac4>
    22c0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    22c4:	3c193f13 	ldccc	15, cr3, [r9], {19}
    22c8:	3e000019 	mcrcc	0, 0, r0, cr0, cr9, {0}
    22cc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    22d0:	0b3b0b3a 	bleq	ec4fc0 <__Stack_Size+0xec4bc0>
    22d4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    22d8:	00001802 	andeq	r1, r0, r2, lsl #16
    22dc:	3f012e3f 	svccc	0x00012e3f
    22e0:	3a0e0319 	bcc	382f4c <__Stack_Size+0x382b4c>
    22e4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    22e8:	3c134919 	ldccc	9, cr4, [r3], {25}
    22ec:	00130119 	andseq	r0, r3, r9, lsl r1
    22f0:	012e4000 	teqeq	lr, r0
    22f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    22f8:	0b3b0b3a 	bleq	ec4fe8 <__Stack_Size+0xec4be8>
    22fc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    2300:	00001301 	andeq	r1, r0, r1, lsl #6
    2304:	3f012e41 	svccc	0x00012e41
    2308:	3a0e0319 	bcc	382f74 <__Stack_Size+0x382b74>
    230c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2310:	01193c19 	tsteq	r9, r9, lsl ip
    2314:	42000013 	andmi	r0, r0, #19
    2318:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    231c:	0b3a0e03 	bleq	e85b30 <__Stack_Size+0xe85730>
    2320:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2324:	0000193c 	andeq	r1, r0, ip, lsr r9
    2328:	01110100 	tsteq	r1, r0, lsl #2
    232c:	0b130e25 	bleq	4c5bc8 <__Stack_Size+0x4c57c8>
    2330:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2334:	01111755 	tsteq	r1, r5, asr r7
    2338:	00001710 	andeq	r1, r0, r0, lsl r7
    233c:	0b002402 	bleq	b34c <__Stack_Size+0xaf4c>
    2340:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2344:	0300000e 	movweq	r0, #14
    2348:	08030016 	stmdaeq	r3, {r1, r2, r4}
    234c:	0b3b0b3a 	bleq	ec503c <__Stack_Size+0xec4c3c>
    2350:	00001349 	andeq	r1, r0, r9, asr #6
    2354:	0b000f04 	bleq	5f6c <__Stack_Size+0x5b6c>
    2358:	0013490b 	andseq	r4, r3, fp, lsl #18
    235c:	012e0500 	teqeq	lr, r0, lsl #10
    2360:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2364:	0b3b0b3a 	bleq	ec5054 <__Stack_Size+0xec4c54>
    2368:	01111927 	tsteq	r1, r7, lsr #18
    236c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2370:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2374:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2378:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    237c:	0b3b0b3a 	bleq	ec506c <__Stack_Size+0xec4c6c>
    2380:	17021349 	strne	r1, [r2, -r9, asr #6]
    2384:	34070000 	strcc	r0, [r7], #-0
    2388:	3a080300 	bcc	202f90 <__Stack_Size+0x202b90>
    238c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2390:	00180213 	andseq	r0, r8, r3, lsl r2
    2394:	00340800 	eorseq	r0, r4, r0, lsl #16
    2398:	0b3a0803 	bleq	e843ac <__Stack_Size+0xe83fac>
    239c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    23a0:	00001702 	andeq	r1, r0, r2, lsl #14
    23a4:	03003409 	movweq	r3, #1033	; 0x409
    23a8:	3b0b3a0e 	blcc	2d0be8 <__Stack_Size+0x2d07e8>
    23ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23b0:	00000017 	andeq	r0, r0, r7, lsl r0
    23b4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    23b8:	030b130e 	movweq	r1, #45838	; 0xb30e
    23bc:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    23c0:	10011117 	andne	r1, r1, r7, lsl r1
    23c4:	02000017 	andeq	r0, r0, #23
    23c8:	0b0b0024 	bleq	2c2460 <__Stack_Size+0x2c2060>
    23cc:	0e030b3e 	vmoveq.16	d3[0], r0
    23d0:	16030000 	strne	r0, [r3], -r0
    23d4:	3a080300 	bcc	202fdc <__Stack_Size+0x202bdc>
    23d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23dc:	04000013 	streq	r0, [r0], #-19
    23e0:	0e030104 	adfeqs	f0, f3, f4
    23e4:	0b3a0b0b 	bleq	e85018 <__Stack_Size+0xe84c18>
    23e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    23ec:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    23f0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    23f4:	0600000d 	streq	r0, [r0], -sp
    23f8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    23fc:	0b3b0b3a 	bleq	ec50ec <__Stack_Size+0xec4cec>
    2400:	00001349 	andeq	r1, r0, r9, asr #6
    2404:	3f012e07 	svccc	0x00012e07
    2408:	3a0e0319 	bcc	383074 <__Stack_Size+0x382c74>
    240c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2410:	20134919 	andscs	r4, r3, r9, lsl r9
    2414:	0013010b 	andseq	r0, r3, fp, lsl #2
    2418:	00050800 	andeq	r0, r5, r0, lsl #16
    241c:	0b3a0e03 	bleq	e85c30 <__Stack_Size+0xe85830>
    2420:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2424:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
    2428:	03193f01 	tsteq	r9, #1, 30
    242c:	3b0b3a0e 	blcc	2d0c6c <__Stack_Size+0x2d086c>
    2430:	1119270b 	tstne	r9, fp, lsl #14
    2434:	40061201 	andmi	r1, r6, r1, lsl #4
    2438:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    243c:	00001301 	andeq	r1, r0, r1, lsl #6
    2440:	0300050a 	movweq	r0, #1290	; 0x50a
    2444:	3b0b3a0e 	blcc	2d0c84 <__Stack_Size+0x2d0884>
    2448:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    244c:	0b000018 	bleq	24b4 <__Stack_Size+0x20b4>
    2450:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2454:	0b3a0e03 	bleq	e85c68 <__Stack_Size+0xe85868>
    2458:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    245c:	01111349 	tsteq	r1, r9, asr #6
    2460:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2464:	00194297 	mulseq	r9, r7, r2
    2468:	00050c00 	andeq	r0, r5, r0, lsl #24
    246c:	0b3a0e03 	bleq	e85c80 <__Stack_Size+0xe85880>
    2470:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2474:	00001702 	andeq	r1, r0, r2, lsl #14
    2478:	31012e0d 	tstcc	r1, sp, lsl #28
    247c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2480:	97184006 	ldrls	r4, [r8, -r6]
    2484:	13011942 	movwne	r1, #6466	; 0x1942
    2488:	050e0000 	streq	r0, [lr, #-0]
    248c:	02133100 	andseq	r3, r3, #0, 2
    2490:	0f000017 	svceq	0x00000017
    2494:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2498:	0b3a0e03 	bleq	e85cac <__Stack_Size+0xe858ac>
    249c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    24a0:	01111349 	tsteq	r1, r9, asr #6
    24a4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24a8:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24ac:	10000013 	andne	r0, r0, r3, lsl r0
    24b0:	0111010b 	tsteq	r1, fp, lsl #2
    24b4:	00000612 	andeq	r0, r0, r2, lsl r6
    24b8:	03003411 	movweq	r3, #1041	; 0x411
    24bc:	3b0b3a0e 	blcc	2d0cfc <__Stack_Size+0x2d08fc>
    24c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    24c4:	12000017 	andne	r0, r0, #23
    24c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    24cc:	0b3b0b3a 	bleq	ec51bc <__Stack_Size+0xec4dbc>
    24d0:	00001349 	andeq	r1, r0, r9, asr #6
    24d4:	31011d13 	tstcc	r1, r3, lsl sp
    24d8:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    24dc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    24e0:	1400000b 	strne	r0, [r0], #-11
    24e4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    24e8:	0b3a0e03 	bleq	e85cfc <__Stack_Size+0xe858fc>
    24ec:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    24f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    24f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    24f8:	00130119 	andseq	r0, r3, r9, lsl r1
    24fc:	00051500 	andeq	r1, r5, r0, lsl #10
    2500:	0b3a0e03 	bleq	e85d14 <__Stack_Size+0xe85914>
    2504:	1349053b 	movtne	r0, #38203	; 0x953b
    2508:	00001702 	andeq	r1, r0, r2, lsl #14
    250c:	03003416 	movweq	r3, #1046	; 0x416
    2510:	3b0b3a0e 	blcc	2d0d50 <__Stack_Size+0x2d0950>
    2514:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2518:	17000017 	smladne	r0, r7, r0, r0
    251c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2520:	0b3a0e03 	bleq	e85d34 <__Stack_Size+0xe85934>
    2524:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2528:	01111349 	tsteq	r1, r9, asr #6
    252c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2530:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2534:	18000013 	stmdane	r0, {r0, r1, r4}
    2538:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    253c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2540:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2544:	0f190000 	svceq	0x00190000
    2548:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    254c:	1a000013 	bne	25a0 <__Stack_Size+0x21a0>
    2550:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2554:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2558:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    255c:	0b1b0000 	bleq	6c2564 <__Stack_Size+0x6c2164>
    2560:	00175501 	andseq	r5, r7, r1, lsl #10
    2564:	010b1c00 	tsteq	fp, r0, lsl #24
    2568:	06120111 			; <UNDEFINED> instruction: 0x06120111
    256c:	00001301 	andeq	r1, r0, r1, lsl #6
    2570:	0300051d 	movweq	r0, #1309	; 0x51d
    2574:	3b0b3a08 	blcc	2d0d9c <__Stack_Size+0x2d099c>
    2578:	02134905 	andseq	r4, r3, #81920	; 0x14000
    257c:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    2580:	08030005 	stmdaeq	r3, {r0, r2}
    2584:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2588:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    258c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    2590:	03193f01 	tsteq	r9, #1, 30
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    259c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    25a0:	97184006 	ldrls	r4, [r8, -r6]
    25a4:	00001942 	andeq	r1, r0, r2, asr #18
    25a8:	01110100 	tsteq	r1, r0, lsl #2
    25ac:	0b130e25 	bleq	4c5e48 <__Stack_Size+0x4c5a48>
    25b0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    25b4:	01111755 	tsteq	r1, r5, asr r7
    25b8:	00001710 	andeq	r1, r0, r0, lsl r7
    25bc:	0b002402 	bleq	b5cc <__Stack_Size+0xb1cc>
    25c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    25c4:	0300000e 	movweq	r0, #14
    25c8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    25cc:	0b3b0b3a 	bleq	ec52bc <__Stack_Size+0xec4ebc>
    25d0:	00001349 	andeq	r1, r0, r9, asr #6
    25d4:	0b000f04 	bleq	61ec <__Stack_Size+0x5dec>
    25d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    25dc:	002e0500 	eoreq	r0, lr, r0, lsl #10
    25e0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    25e4:	0b3b0b3a 	bleq	ec52d4 <__Stack_Size+0xec4ed4>
    25e8:	13491927 	movtne	r1, #39207	; 0x9927
    25ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    25f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    25f4:	06000019 			; <UNDEFINED> instruction: 0x06000019
    25f8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25fc:	0b3a0e03 	bleq	e85e10 <__Stack_Size+0xe85a10>
    2600:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2604:	01111349 	tsteq	r1, r9, asr #6
    2608:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    260c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2610:	07000013 	smladeq	r0, r3, r0, r0
    2614:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2618:	0b3b0b3a 	bleq	ec5308 <__Stack_Size+0xec4f08>
    261c:	17021349 	strne	r1, [r2, -r9, asr #6]
    2620:	34080000 	strcc	r0, [r8], #-0
    2624:	3a0e0300 	bcc	38322c <__Stack_Size+0x382e2c>
    2628:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    262c:	00170213 	andseq	r0, r7, r3, lsl r2
    2630:	82890900 	addhi	r0, r9, #0, 18
    2634:	01110101 	tsteq	r1, r1, lsl #2
    2638:	13011331 	movwne	r1, #4913	; 0x1331
    263c:	8a0a0000 	bhi	282644 <__Stack_Size+0x282244>
    2640:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2644:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2648:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    264c:	11010182 	smlabbne	r1, r2, r1, r0
    2650:	00133101 	andseq	r3, r3, r1, lsl #2
    2654:	00340c00 	eorseq	r0, r4, r0, lsl #24
    2658:	0b3a0e03 	bleq	e85e6c <__Stack_Size+0xe85a6c>
    265c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2660:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2664:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    2668:	03193f01 	tsteq	r9, #1, 30
    266c:	3b0b3a0e 	blcc	2d0eac <__Stack_Size+0x2d0aac>
    2670:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2674:	01193c13 	tsteq	r9, r3, lsl ip
    2678:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    267c:	13490005 	movtne	r0, #36869	; 0x9005
    2680:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2684:	03193f01 	tsteq	r9, #1, 30
    2688:	3b0b3a0e 	blcc	2d0ec8 <__Stack_Size+0x2d0ac8>
    268c:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2690:	00000019 	andeq	r0, r0, r9, lsl r0
    2694:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    2698:	030b130e 	movweq	r1, #45838	; 0xb30e
    269c:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    26a0:	10011117 	andne	r1, r1, r7, lsl r1
    26a4:	02000017 	andeq	r0, r0, #23
    26a8:	0b0b0024 	bleq	2c2740 <__Stack_Size+0x2c2340>
    26ac:	0e030b3e 	vmoveq.16	d3[0], r0
    26b0:	16030000 	strne	r0, [r3], -r0
    26b4:	3a080300 	bcc	2032bc <__Stack_Size+0x202ebc>
    26b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26bc:	04000013 	streq	r0, [r0], #-19
    26c0:	19270015 	stmdbne	r7!, {r0, r2, r4}
    26c4:	0f050000 	svceq	0x00050000
    26c8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    26cc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    26d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26d4:	0b3a0e03 	bleq	e85ee8 <__Stack_Size+0xe85ae8>
    26d8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26dc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    26e0:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    26e4:	00130119 	andseq	r0, r3, r9, lsl r1
    26e8:	00340700 	eorseq	r0, r4, r0, lsl #14
    26ec:	0b3a0e03 	bleq	e85f00 <__Stack_Size+0xe85b00>
    26f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26f4:	00001802 	andeq	r1, r0, r2, lsl #16
    26f8:	11010b08 	tstne	r1, r8, lsl #22
    26fc:	01061201 	tsteq	r6, r1, lsl #4
    2700:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2704:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2708:	0b3b0b3a 	bleq	ec53f8 <__Stack_Size+0xec4ff8>
    270c:	17021349 	strne	r1, [r2, -r9, asr #6]
    2710:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
    2714:	11000182 	smlabbne	r0, r2, r1, r0
    2718:	00133101 	andseq	r3, r3, r1, lsl #2
    271c:	00350b00 	eorseq	r0, r5, r0, lsl #22
    2720:	00001349 	andeq	r1, r0, r9, asr #6
    2724:	0300340c 	movweq	r3, #1036	; 0x40c
    2728:	3b0b3a0e 	blcc	2d0f68 <__Stack_Size+0x2d0b68>
    272c:	3f134905 	svccc	0x00134905
    2730:	00193c19 	andseq	r3, r9, r9, lsl ip
    2734:	00340d00 	eorseq	r0, r4, r0, lsl #26
    2738:	0b3a0e03 	bleq	e85f4c <__Stack_Size+0xe85b4c>
    273c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2740:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2744:	340e0000 	strcc	r0, [lr], #-0
    2748:	3a0e0300 	bcc	383350 <__Stack_Size+0x382f50>
    274c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2750:	3c193f13 	ldccc	15, cr3, [r9], {19}
    2754:	0f000019 	svceq	0x00000019
    2758:	13490101 	movtne	r0, #37121	; 0x9101
    275c:	00001301 	andeq	r1, r0, r1, lsl #6
    2760:	49002110 	stmdbmi	r0, {r4, r8, sp}
    2764:	000b2f13 	andeq	r2, fp, r3, lsl pc
    2768:	002e1100 	eoreq	r1, lr, r0, lsl #2
    276c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2770:	0b3b0b3a 	bleq	ec5460 <__Stack_Size+0xec5060>
    2774:	13491927 	movtne	r1, #39207	; 0x9927
    2778:	0000193c 	andeq	r1, r0, ip, lsr r9
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000049c 	muleq	r0, ip, r4
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
       4:	011a0002 	tsteq	sl, r2
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	0000632e 	andeq	r6, r0, lr, lsr #6
      3c:	74730000 	ldrbtvc	r0, [r3], #-0
  SCB->SHPR[tmp1] |= tmppriority;
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0, 10
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0, 10
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	34020500 	strcc	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	140101db 	strne	r0, [r1], #-475	; 0x1db
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	08000140 	stmdaeq	r0, {r6, r8}
     13c:	0101e003 	tsteq	r1, r3
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01540205 	cmpeq	r4, r5, lsl #4
     14c:	ed030800 	stc	8, cr0, [r3, #-0]
     150:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
     154:	01010008 	tsteq	r1, r8
     158:	64020500 	strvs	r0, [r2], #-1280	; 0x500
     15c:	03080001 	movweq	r0, #32769	; 0x8001
     160:	240101f3 	strcs	r0, [r1], #-499	; 0x1f3
     164:	29251b43 	stmdbcs	r5!, {r0, r1, r6, r8, r9, fp, ip}
     168:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     16c:	6d5d7733 	ldclvs	7, cr7, [sp, #-204]	; 0xffffff34
     170:	01000302 	tsteq	r0, r2, lsl #6
     174:	02050001 	andeq	r0, r5, #1
     178:	00000000 	andeq	r0, r0, r0
     17c:	0102c103 	tsteq	r2, r3, lsl #2
     180:	01000102 	tsteq	r0, r2, lsl #2
     184:	02050001 	andeq	r0, r5, #1
     188:	00000000 	andeq	r0, r0, r0
     18c:	0102c803 	tsteq	r2, r3, lsl #16
     190:	01000102 	tsteq	r0, r2, lsl #2
     194:	02050001 	andeq	r0, r5, #1
     198:	00000000 	andeq	r0, r0, r0
     19c:	0102d503 	tsteq	r2, r3, lsl #10
     1a0:	01000102 	tsteq	r0, r2, lsl #2
     1a4:	02050001 	andeq	r0, r5, #1
     1a8:	00000000 	andeq	r0, r0, r0
     1ac:	0102df03 	tsteq	r2, r3, lsl #30
     1b0:	01000102 	tsteq	r0, r2, lsl #2
     1b4:	02050001 	andeq	r0, r5, #1
     1b8:	00000000 	andeq	r0, r0, r0
     1bc:	0102ed03 	tsteq	r2, r3, lsl #26
     1c0:	01000102 	tsteq	r0, r2, lsl #2
     1c4:	02050001 	andeq	r0, r5, #1
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	0102f303 	tsteq	r2, r3, lsl #6
     1d0:	01000102 	tsteq	r0, r2, lsl #2
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	0102fa03 	tsteq	r2, r3, lsl #20
     1e0:	2a3e2201 	bcs	f889ec <__Stack_Size+0xf885ec>
     1e4:	2d2f2d24 	stccs	13, cr2, [pc, #-144]!	; 15c <_Minimum_Stack_Size+0x5c>
     1e8:	301e2121 	andscc	r2, lr, r1, lsr #2
     1ec:	3d59592f 	ldclcc	9, cr5, [r9, #-188]	; 0xffffff44
     1f0:	0002022d 	andeq	r0, r2, sp, lsr #4
     1f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     1f8:	0001b202 	andeq	fp, r1, r2, lsl #4
     1fc:	03870308 	orreq	r0, r7, #8, 6	; 0x20000000
     200:	04020001 	streq	r0, [r2], #-1
     204:	02003001 	andeq	r3, r0, #1
     208:	3e3e0204 	cdpcc	2, 3, cr0, cr14, cr4, {0}
     20c:	01000102 	tsteq	r0, r2, lsl #2
     210:	02050001 	andeq	r0, r5, #1
     214:	00000000 	andeq	r0, r0, r0
     218:	01039003 	tsteq	r3, r3
     21c:	23202b15 	teqcs	r0, #21504	; 0x5400
     220:	302c4d2f 	eorcc	r4, ip, pc, lsr #26
     224:	022d4c2f 	eoreq	r4, sp, #12032	; 0x2f00
     228:	01010002 	tsteq	r1, r2
     22c:	00020500 	andeq	r0, r2, r0, lsl #10
     230:	03000000 	movweq	r0, #0
     234:	2001039d 	mulcs	r1, sp, r3
     238:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     23c:	01000202 	tsteq	r0, r2, lsl #4
     240:	02050001 	andeq	r0, r5, #1
     244:	00000000 	andeq	r0, r0, r0
     248:	0103a303 	tsteq	r3, r3, lsl #6
     24c:	213d2120 	teqcs	sp, r0, lsr #2
     250:	0002022d 	andeq	r0, r2, sp, lsr #4
     254:	05000101 	streq	r0, [r0, #-257]	; 0x101
     258:	00000002 	andeq	r0, r0, r2
     25c:	03aa0300 			; <UNDEFINED> instruction: 0x03aa0300
     260:	029f1301 	addseq	r1, pc, #67108864	; 0x4000000
     264:	01010006 	tsteq	r1, r6
     268:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
     26c:	03080001 	movweq	r0, #32769	; 0x8001
     270:	200103b6 			; <UNDEFINED> instruction: 0x200103b6
     274:	02003e22 	andeq	r3, r0, #544	; 0x220
     278:	3f300104 	svccc	0x00300104
     27c:	022d214c 	eoreq	r2, sp, #76, 2
     280:	01010005 	tsteq	r1, r5
     284:	f0020500 			; <UNDEFINED> instruction: 0xf0020500
     288:	03080001 	movweq	r0, #32769	; 0x8001
     28c:	310106ae 	smlatbcc	r1, lr, r6, r0
     290:	01040200 	mrseq	r0, R12_usr
     294:	69062006 	stmdbvs	r6, {r1, r2, sp}
     298:	0022211f 	eoreq	r2, r2, pc, lsl r1
     29c:	06010402 	streq	r0, [r1], -r2, lsl #8
     2a0:	2639063c 			; <UNDEFINED> instruction: 0x2639063c
     2a4:	0004021f 	andeq	r0, r4, pc, lsl r2
     2a8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     2ac:	00022002 	andeq	r2, r2, r2
     2b0:	06bc0308 	ldrteq	r0, [ip], r8, lsl #6
     2b4:	3d242001 	stccc	0, cr2, [r4, #-4]!
     2b8:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     2bc:	00010100 	andeq	r0, r1, r0, lsl #2
     2c0:	023c0205 	eorseq	r0, ip, #1342177280	; 0x50000000
     2c4:	c9030800 	stmdbgt	r3, {fp}
     2c8:	03360103 	teqeq	r6, #-1073741824	; 0xc0000000
     2cc:	5a264a78 	bpl	992cb4 <__Stack_Size+0x9928b4>
     2d0:	01040200 	mrseq	r0, R12_usr
     2d4:	034a0d03 	movteq	r0, #44291	; 0xad03
     2d8:	034b6616 	movteq	r6, #46614	; 0xb616
     2dc:	02005809 	andeq	r5, r0, #589824	; 0x90000
     2e0:	66060104 	strvs	r0, [r6], -r4, lsl #2
     2e4:	286a5c06 	stmdacs	sl!, {r1, r2, sl, fp, ip, lr}^
     2e8:	28207803 	stmdacs	r0!, {r0, r1, fp, ip, sp, lr}
     2ec:	1f03402f 	svcne	0x0003402f
     2f0:	2e610320 	cdpcs	3, 6, cr0, cr1, cr0, {1}
     2f4:	3c170321 	ldccc	3, cr0, [r7], {33}	; 0x21
     2f8:	33323230 	teqcc	r2, #48, 4
     2fc:	25312b1b 	ldrcs	r2, [r1, #-2843]!	; 0xb1b
     300:	01040200 	mrseq	r0, R12_usr
     304:	04020034 	streq	r0, [r2], #-52	; 0x34
     308:	003c0602 	eorseq	r0, ip, r2, lsl #12
     30c:	06010402 	streq	r0, [r1], -r2, lsl #8
     310:	0402004f 	streq	r0, [r2], #-79	; 0x4f
     314:	02006101 	andeq	r6, r0, #1073741824	; 0x40000000
     318:	03250104 	teqeq	r5, #4, 2
     31c:	2f4c3c0d 	svccs	0x004c3c0d
     320:	2d213d23 	stccs	13, cr3, [r1, #-140]!	; 0xffffff74
     324:	4b422f21 	blmi	108bfb0 <__Stack_Size+0x108bbb0>
     328:	3a224b59 	bcc	893094 <__Stack_Size+0x892c94>
     32c:	207cf903 	rsbscs	pc, ip, r3, lsl #18
     330:	20038903 	andcs	r8, r3, r3, lsl #18
     334:	032e0b03 	teqeq	lr, #3072	; 0xc00
     338:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     33c:	3c770320 	ldclcc	3, cr0, [r7], #-128	; 0xffffff80
     340:	21200903 	teqcs	r0, r3, lsl #18
     344:	1d232f50 	stcne	15, cr2, [r3, #-320]!	; 0xfffffec0
     348:	04020031 	streq	r0, [r2], #-49	; 0x31
     34c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     350:	5a4e314b 	bpl	138c884 <__Stack_Size+0x138c484>
     354:	243c0b03 	ldrtcs	r0, [ip], #-2819	; 0xb03
     358:	304c3228 	subcc	r3, ip, r8, lsr #4
     35c:	3eaf2f4d 	cdpcc	15, 10, cr2, cr15, cr13, {2}
     360:	01002502 	tsteq	r0, r2, lsl #10
     364:	02050001 	andeq	r0, r5, #1
     368:	00000000 	andeq	r0, r0, r0
     36c:	0105ef03 	tsteq	r5, r3, lsl #30
     370:	02002520 	andeq	r2, r0, #32, 10	; 0x8000000
     374:	86280104 	strthi	r0, [r8], -r4, lsl #2
     378:	03241c32 	teqeq	r4, #12800	; 0x3200
     37c:	2f31ba0f 	svccs	0x0031ba0f
     380:	231d233a 	tstcs	sp, #-402653184	; 0xe8000000
     384:	211f3141 	tstcs	pc, r1, asr #2
     388:	6803403d 	stmdavs	r3, {r0, r2, r3, r4, r5, lr}
     38c:	1d032f3c 	stcne	15, cr2, [r3, #-240]	; 0xffffff10
     390:	000b024a 	andeq	r0, fp, sl, asr #4
     394:	05000101 	streq	r0, [r0, #-257]	; 0x101
     398:	00000002 	andeq	r0, r0, r2
     39c:	07850300 	streq	r0, [r5, r0, lsl #6]
     3a0:	200f0301 	andcs	r0, pc, r1, lsl #6
     3a4:	207a0327 	rsbscs	r0, sl, r7, lsr #6
     3a8:	2121211f 	teqcs	r1, pc, lsl r1
     3ac:	301e2321 	andscc	r2, lr, r1, lsr #6
     3b0:	694d3e2f 	stmdbvs	sp, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp}^
     3b4:	07022d2f 	streq	r2, [r2, -pc, lsr #26]
     3b8:	00010100 	andeq	r0, r1, r0, lsl #2
     3bc:	04200205 	strteq	r0, [r0], #-517	; 0x205
     3c0:	af030800 	svcge	0x00030800
     3c4:	31220107 	teqcc	r2, r7, lsl #2
     3c8:	301e3e4d 	andscc	r3, lr, sp, asr #28
     3cc:	03202803 	teqeq	r0, #196608	; 0x30000
     3d0:	78035814 	stmdavc	r3, {r2, r4, fp, ip, lr}
     3d4:	4a4f032e 	bmi	13c1094 <__Stack_Size+0x13c0c94>
     3d8:	3f3f3f3f 	svccc	0x003f3f3f
     3dc:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     3e0:	5c3f0104 	ldfpls	f0, [pc], #-16	; 3d8 <_Minimum_Stack_Size+0x2d8>
     3e4:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     3e8:	09023e01 	stmdbeq	r2, {r0, r9, sl, fp, ip, sp}
     3ec:	00010100 	andeq	r0, r1, r0, lsl #2
     3f0:	04ac0205 	strteq	r0, [ip], #517	; 0x205
     3f4:	81030800 	tsthi	r3, r0, lsl #16
     3f8:	1f340108 	svcne	0x00340108
     3fc:	222f2b21 	eorcs	r2, pc, #33792	; 0x8400
     400:	2f2f2f1d 	svccs	0x002f2f1d
     404:	4a14032f 	bmi	5010c8 <__Stack_Size+0x500cc8>
     408:	332f3a31 	teqcc	pc, #200704	; 0x31000
     40c:	207a032d 	rsbscs	r0, sl, sp, lsr #6
     410:	2c2d3331 	stccs	3, cr3, [sp], #-196	; 0xffffff3c
     414:	2f33302f 	svccs	0x0033302f
     418:	2c311f2c 	ldccs	15, cr1, [r1], #-176	; 0xffffff50
     41c:	4b30312d 	blmi	c0c8d8 <__Stack_Size+0xc0c4d8>
     420:	09024b4e 	stmdbeq	r2, {r1, r2, r3, r6, r8, r9, fp, lr}
     424:	00010100 	andeq	r0, r1, r0, lsl #2
     428:	05540205 	ldrbeq	r0, [r4, #-517]	; 0x205
     42c:	bc030800 	stclt	8, cr0, [r3], {-0}
     430:	0b030108 	bleq	c0858 <__Stack_Size+0xc0458>
     434:	1e515d20 	cdpne	13, 5, cr5, cr1, cr0, {1}
     438:	2f1c241f 	svccs	0x001c241f
     43c:	312f2f2f 	teqcc	pc, pc, lsr #30
     440:	2f2f1c24 	svccs	0x002f1c24
     444:	24302f2f 	ldrtcs	r2, [r0], #-3887	; 0xf2f
     448:	2f2f2f1c 	svccs	0x002f2f1c
     44c:	0202302f 	andeq	r3, r2, #47	; 0x2f
     450:	00010100 	andeq	r0, r1, r0, lsl #2
     454:	05b80205 	ldreq	r0, [r8, #517]!	; 0x205
     458:	8b030800 	blhi	c2460 <__Stack_Size+0xc2060>
     45c:	31220101 	teqcc	r2, r1, lsl #2
     460:	4d313031 	ldcmi	0, cr3, [r1, #-196]!	; 0xffffff3c
     464:	033d4b3e 	teqeq	sp, #63488	; 0xf800
     468:	02003c0e 	andeq	r3, r0, #3584	; 0xe00
     46c:	00410204 	subeq	r0, r1, r4, lsl #4
     470:	59020402 	stmdbpl	r2, {r1, sl}
     474:	02040200 	andeq	r0, r4, #0, 4
     478:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     47c:	02005902 	andeq	r5, r0, #32768	; 0x8000
     480:	35380204 	ldrcc	r0, [r8, #-516]!	; 0x204
     484:	2f5a5f75 	svccs	0x005a5f75
     488:	01040200 	mrseq	r0, R12_usr
     48c:	740b031d 	strvc	r0, [fp], #-797	; 0x31d
     490:	00302734 	eorseq	r2, r0, r4, lsr r7
     494:	03010402 	movweq	r0, #5122	; 0x1402
     498:	024e2e69 	subeq	r2, lr, #1680	; 0x690
     49c:	01010009 	tsteq	r1, r9
     4a0:	000004dd 	ldrdeq	r0, [r0], -sp
     4a4:	007c0002 	rsbseq	r0, ip, r2
     4a8:	01020000 	mrseq	r0, (UNDEF: 2)
     4ac:	000d0efb 	strdeq	r0, [sp], -fp
     4b0:	01010101 	tsteq	r1, r1, lsl #2
     4b4:	01000000 	mrseq	r0, (UNDEF: 0)
     4b8:	6c010000 	stcvs	0, cr0, [r1], {-0}
     4bc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     4c0:	0000636e 	andeq	r6, r0, lr, ror #6
     4c4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     4c8:	30316632 	eorscc	r6, r1, r2, lsr r6
     4cc:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     4d0:	0000632e 	andeq	r6, r0, lr, lsr #6
     4d4:	74730000 	ldrbtvc	r0, [r3], #-0
     4d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4dc:	5f783031 	svcpl	0x00783031
     4e0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     4e4:	0100682e 	tsteq	r0, lr, lsr #16
     4e8:	74730000 	ldrbtvc	r0, [r3], #-0
     4ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4f0:	5f783031 	svcpl	0x00783031
     4f4:	2e70616d 	rpwcssz	f6, f0, #5.0
     4f8:	00010068 	andeq	r0, r1, r8, rrx
     4fc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     500:	31663233 	cmncc	r6, r3, lsr r2
     504:	745f7830 	ldrbvc	r7, [pc], #-2096	; 50c <__Stack_Size+0x10c>
     508:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
     50c:	00000100 	andeq	r0, r0, r0, lsl #2
     510:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     514:	30316632 	eorscc	r6, r1, r2, lsr r6
     518:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     51c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     520:	00010068 	andeq	r0, r1, r8, rrx
     524:	05000000 	streq	r0, [r0, #-0]
     528:	00067402 	andeq	r7, r6, r2, lsl #8
     52c:	01290308 	teqeq	r9, r8, lsl #6
     530:	01000102 	tsteq	r0, r2, lsl #2
     534:	02050001 	andeq	r0, r5, #1
     538:	08000676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl}
     53c:	02013503 	andeq	r3, r1, #12582912	; 0xc00000
     540:	01010001 	tsteq	r1, r1
     544:	78020500 	stmdavc	r2, {r8, sl}
     548:	03080006 	movweq	r0, #32774	; 0x8006
     54c:	020100c4 	andeq	r0, r1, #196	; 0xc4
     550:	01010001 	tsteq	r1, r1
     554:	7a020500 	bvc	8195c <__Stack_Size+0x8155c>
     558:	03080006 	movweq	r0, #32774	; 0x8006
     55c:	020100d1 	andeq	r0, r1, #209	; 0xd1
     560:	01010001 	tsteq	r1, r1
     564:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
     568:	03080006 	movweq	r0, #32774	; 0x8006
     56c:	020100de 	andeq	r0, r1, #222	; 0xde
     570:	01010001 	tsteq	r1, r1
     574:	7e020500 	cfsh32vc	mvfx0, mvfx2, #0
     578:	03080006 	movweq	r0, #32774	; 0x8006
     57c:	020100eb 	andeq	r0, r1, #235	; 0xeb
     580:	01010001 	tsteq	r1, r1
     584:	80020500 	andhi	r0, r2, r0, lsl #10
     588:	03080006 	movweq	r0, #32774	; 0x8006
     58c:	020100f6 	andeq	r0, r1, #246	; 0xf6
     590:	01010001 	tsteq	r1, r1
     594:	82020500 	andhi	r0, r2, #0, 10
     598:	03080006 	movweq	r0, #32774	; 0x8006
     59c:	02010181 	andeq	r0, r1, #1073741856	; 0x40000020
     5a0:	01010001 	tsteq	r1, r1
     5a4:	84020500 	strhi	r0, [r2], #-1280	; 0x500
     5a8:	03080006 	movweq	r0, #32774	; 0x8006
     5ac:	1701018c 	strne	r0, [r1, -ip, lsl #3]
     5b0:	0007023e 	andeq	r0, r7, lr, lsr r2
     5b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     5b8:	00069802 	andeq	r9, r6, r2, lsl #16
     5bc:	019f0308 	orrseq	r0, pc, r8, lsl #6
     5c0:	00010201 	andeq	r0, r1, r1, lsl #4
     5c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     5c8:	00069a02 	andeq	r9, r6, r2, lsl #20
     5cc:	01aa0308 			; <UNDEFINED> instruction: 0x01aa0308
     5d0:	00010201 	andeq	r0, r1, r1, lsl #4
     5d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     5d8:	00069c02 	andeq	r9, r6, r2, lsl #24
     5dc:	01b50308 			; <UNDEFINED> instruction: 0x01b50308
     5e0:	00010201 	andeq	r0, r1, r1, lsl #4
     5e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     5e8:	00069e02 	andeq	r9, r6, r2, lsl #28
     5ec:	01c00308 	biceq	r0, r0, r8, lsl #6
     5f0:	00010201 	andeq	r0, r1, r1, lsl #4
     5f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     5f8:	0006a002 	andeq	sl, r6, r2
     5fc:	01cb0308 	biceq	r0, fp, r8, lsl #6
     600:	00010201 	andeq	r0, r1, r1, lsl #4
     604:	05000101 	streq	r0, [r0, #-257]	; 0x101
     608:	0006a202 	andeq	sl, r6, r2, lsl #4
     60c:	01d60308 	bicseq	r0, r6, r8, lsl #6
     610:	00010201 	andeq	r0, r1, r1, lsl #4
     614:	05000101 	streq	r0, [r0, #-257]	; 0x101
     618:	0006a402 	andeq	sl, r6, r2, lsl #8
     61c:	01e10308 	mvneq	r0, r8, lsl #6
     620:	00010201 	andeq	r0, r1, r1, lsl #4
     624:	05000101 	streq	r0, [r0, #-257]	; 0x101
     628:	0006a602 	andeq	sl, r6, r2, lsl #12
     62c:	01ec0308 	mvneq	r0, r8, lsl #6
     630:	00010201 	andeq	r0, r1, r1, lsl #4
     634:	05000101 	streq	r0, [r0, #-257]	; 0x101
     638:	0006a802 	andeq	sl, r6, r2, lsl #16
     63c:	01f70308 	mvnseq	r0, r8, lsl #6
     640:	00010201 	andeq	r0, r1, r1, lsl #4
     644:	05000101 	streq	r0, [r0, #-257]	; 0x101
     648:	0006aa02 	andeq	sl, r6, r2, lsl #20
     64c:	02820308 	addeq	r0, r2, #8, 6	; 0x20000000
     650:	00010201 	andeq	r0, r1, r1, lsl #4
     654:	05000101 	streq	r0, [r0, #-257]	; 0x101
     658:	0006ac02 	andeq	sl, r6, r2, lsl #24
     65c:	028d0308 	addeq	r0, sp, #8, 6	; 0x20000000
     660:	00010201 	andeq	r0, r1, r1, lsl #4
     664:	05000101 	streq	r0, [r0, #-257]	; 0x101
     668:	00000002 	andeq	r0, r0, r2
     66c:	02980300 	addseq	r0, r8, #0, 6
     670:	00010201 	andeq	r0, r1, r1, lsl #4
     674:	05000101 	streq	r0, [r0, #-257]	; 0x101
     678:	00000002 	andeq	r0, r0, r2
     67c:	02a30300 	adceq	r0, r3, #0, 6
     680:	00010201 	andeq	r0, r1, r1, lsl #4
     684:	05000101 	streq	r0, [r0, #-257]	; 0x101
     688:	00000002 	andeq	r0, r0, r2
     68c:	02ae0300 	adceq	r0, lr, #0, 6
     690:	00010201 	andeq	r0, r1, r1, lsl #4
     694:	05000101 	streq	r0, [r0, #-257]	; 0x101
     698:	00000002 	andeq	r0, r0, r2
     69c:	02b90300 	adcseq	r0, r9, #0, 6
     6a0:	00010201 	andeq	r0, r1, r1, lsl #4
     6a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	02c40300 	sbceq	r0, r4, #0, 6
     6b0:	00010201 	andeq	r0, r1, r1, lsl #4
     6b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	02cf0300 	sbceq	r0, pc, #0, 6
     6c0:	00010201 	andeq	r0, r1, r1, lsl #4
     6c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	02da0300 	sbcseq	r0, sl, #0, 6
     6d0:	00010201 	andeq	r0, r1, r1, lsl #4
     6d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6d8:	0006ae02 	andeq	sl, r6, r2, lsl #28
     6dc:	02e50308 	rsceq	r0, r5, #8, 6	; 0x20000000
     6e0:	00010201 	andeq	r0, r1, r1, lsl #4
     6e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6e8:	0006b002 	andeq	fp, r6, r2
     6ec:	02f10308 	rscseq	r0, r1, #8, 6	; 0x20000000
     6f0:	00010201 	andeq	r0, r1, r1, lsl #4
     6f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
     6f8:	0006b202 	andeq	fp, r6, r2, lsl #4
     6fc:	02fd0308 	rscseq	r0, sp, #8, 6	; 0x20000000
     700:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
     704:	00010100 	andeq	r0, r1, r0, lsl #2
     708:	06b60205 	ldrteq	r0, [r6], r5, lsl #4
     70c:	89030800 	stmdbhi	r3, {fp}
     710:	01020103 	tsteq	r2, r3, lsl #2
     714:	00010100 	andeq	r0, r1, r0, lsl #2
     718:	06b80205 	ldrteq	r0, [r8], r5, lsl #4
     71c:	94030800 	strls	r0, [r3], #-2048	; 0x800
     720:	01020103 	tsteq	r2, r3, lsl #2
     724:	00010100 	andeq	r0, r1, r0, lsl #2
     728:	06ba0205 	ldrteq	r0, [sl], r5, lsl #4
     72c:	9f030800 	svcls	0x00030800
     730:	01020103 	tsteq	r2, r3, lsl #2
     734:	00010100 	andeq	r0, r1, r0, lsl #2
     738:	06bc0205 	ldrteq	r0, [ip], r5, lsl #4
     73c:	aa030800 	bge	c2744 <__Stack_Size+0xc2344>
     740:	01020103 	tsteq	r2, r3, lsl #2
     744:	00010100 	andeq	r0, r1, r0, lsl #2
     748:	06be0205 	ldrteq	r0, [lr], r5, lsl #4
     74c:	b6030800 	strlt	r0, [r3], -r0, lsl #16
     750:	01020103 	tsteq	r2, r3, lsl #2
     754:	00010100 	andeq	r0, r1, r0, lsl #2
     758:	06c00205 	strbeq	r0, [r0], r5, lsl #4
     75c:	c2030800 	andgt	r0, r3, #0, 16
     760:	01020103 	tsteq	r2, r3, lsl #2
     764:	00010100 	andeq	r0, r1, r0, lsl #2
     768:	06c20205 	strbeq	r0, [r2], r5, lsl #4
     76c:	cd030800 	stcgt	8, cr0, [r3, #-0]
     770:	01020103 	tsteq	r2, r3, lsl #2
     774:	00010100 	andeq	r0, r1, r0, lsl #2
     778:	06c40205 	strbeq	r0, [r4], r5, lsl #4
     77c:	dc030800 	stcle	8, cr0, [r3], {-0}
     780:	23010103 	movwcs	r0, #4355	; 0x1103
     784:	02022c5e 	andeq	r2, r2, #24064	; 0x5e00
     788:	00010100 	andeq	r0, r1, r0, lsl #2
     78c:	06d80205 	ldrbeq	r0, [r8], r5, lsl #4
     790:	ef030800 	svc	0x00030800
     794:	01020103 	tsteq	r2, r3, lsl #2
     798:	00010100 	andeq	r0, r1, r0, lsl #2
     79c:	06da0205 	ldrbeq	r0, [sl], r5, lsl #4
     7a0:	fa030800 	blx	c27a8 <__Stack_Size+0xc23a8>
     7a4:	01020103 	tsteq	r2, r3, lsl #2
     7a8:	00010100 	andeq	r0, r1, r0, lsl #2
     7ac:	06dc0205 	ldrbeq	r0, [ip], r5, lsl #4
     7b0:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     7b4:	01020104 	tsteq	r2, r4, lsl #2
     7b8:	00010100 	andeq	r0, r1, r0, lsl #2
     7bc:	06de0205 	ldrbeq	r0, [lr], r5, lsl #4
     7c0:	90030800 	andls	r0, r3, r0, lsl #16
     7c4:	01020104 	tsteq	r2, r4, lsl #2
     7c8:	00010100 	andeq	r0, r1, r0, lsl #2
     7cc:	06e00205 	strbteq	r0, [r0], r5, lsl #4
     7d0:	9b030800 	blls	c27d8 <__Stack_Size+0xc23d8>
     7d4:	01020104 	tsteq	r2, r4, lsl #2
     7d8:	00010100 	andeq	r0, r1, r0, lsl #2
     7dc:	06e20205 	strbteq	r0, [r2], r5, lsl #4
     7e0:	a6030800 	strge	r0, [r3], -r0, lsl #16
     7e4:	01020104 	tsteq	r2, r4, lsl #2
     7e8:	00010100 	andeq	r0, r1, r0, lsl #2
     7ec:	06e40205 	strbteq	r0, [r4], r5, lsl #4
     7f0:	b1030800 	tstlt	r3, r0, lsl #16
     7f4:	01020104 	tsteq	r2, r4, lsl #2
     7f8:	00010100 	andeq	r0, r1, r0, lsl #2
     7fc:	06e60205 	strbteq	r0, [r6], r5, lsl #4
     800:	bc030800 	stclt	8, cr0, [r3], {-0}
     804:	01020104 	tsteq	r2, r4, lsl #2
     808:	00010100 	andeq	r0, r1, r0, lsl #2
     80c:	06e80205 	strbteq	r0, [r8], r5, lsl #4
     810:	c9030800 	stmdbgt	r3, {fp}
     814:	01020104 	tsteq	r2, r4, lsl #2
     818:	00010100 	andeq	r0, r1, r0, lsl #2
     81c:	06ec0205 	strbteq	r0, [ip], r5, lsl #4
     820:	e0030800 	and	r0, r3, r0, lsl #16
     824:	03180104 	tsteq	r8, #4, 2
     828:	d726207a 			; <UNDEFINED> instruction: 0xd726207a
     82c:	01000e02 	tsteq	r0, r2, lsl #28
     830:	02050001 	andeq	r0, r5, #1
     834:	08000728 	stmdaeq	r0, {r3, r5, r8, r9, sl}
     838:	0104f603 	tsteq	r4, r3, lsl #12
     83c:	01000102 	tsteq	r0, r2, lsl #2
     840:	02050001 	andeq	r0, r5, #1
     844:	0800072a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl}
     848:	01058203 	tsteq	r5, r3, lsl #4
     84c:	01000102 	tsteq	r0, r2, lsl #2
     850:	02050001 	andeq	r0, r5, #1
     854:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
     858:	01058d03 	tsteq	r5, r3, lsl #26
     85c:	01000102 	tsteq	r0, r2, lsl #2
     860:	02050001 	andeq	r0, r5, #1
     864:	0800072e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl}
     868:	01059803 	tsteq	r5, r3, lsl #16
     86c:	01000102 	tsteq	r0, r2, lsl #2
     870:	02050001 	andeq	r0, r5, #1
     874:	08000730 	stmdaeq	r0, {r4, r5, r8, r9, sl}
     878:	0105a303 	tsteq	r5, r3, lsl #6
     87c:	01000102 	tsteq	r0, r2, lsl #2
     880:	02050001 	andeq	r0, r5, #1
     884:	08000732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl}
     888:	0105af03 	tsteq	r5, r3, lsl #30
     88c:	01000102 	tsteq	r0, r2, lsl #2
     890:	02050001 	andeq	r0, r5, #1
     894:	08000734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl}
     898:	0105bb03 	tsteq	r5, r3, lsl #22
     89c:	01000102 	tsteq	r0, r2, lsl #2
     8a0:	02050001 	andeq	r0, r5, #1
     8a4:	08000736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl}
     8a8:	0105c603 	tsteq	r5, r3, lsl #12
     8ac:	01000102 	tsteq	r0, r2, lsl #2
     8b0:	02050001 	andeq	r0, r5, #1
     8b4:	08000738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl}
     8b8:	0105d103 	tsteq	r5, r3, lsl #2
     8bc:	01000102 	tsteq	r0, r2, lsl #2
     8c0:	02050001 	andeq	r0, r5, #1
     8c4:	0800073a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl}
     8c8:	0105dc03 	tsteq	r5, r3, lsl #24
     8cc:	01000102 	tsteq	r0, r2, lsl #2
     8d0:	02050001 	andeq	r0, r5, #1
     8d4:	0800073c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl}
     8d8:	0105e703 	tsteq	r5, r3, lsl #14
     8dc:	01000102 	tsteq	r0, r2, lsl #2
     8e0:	02050001 	andeq	r0, r5, #1
     8e4:	0800073e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl}
     8e8:	0105f203 	tsteq	r5, r3, lsl #4
     8ec:	01000102 	tsteq	r0, r2, lsl #2
     8f0:	02050001 	andeq	r0, r5, #1
     8f4:	08000740 	stmdaeq	r0, {r6, r8, r9, sl}
     8f8:	0105fd03 	tsteq	r5, r3, lsl #26
     8fc:	01000102 	tsteq	r0, r2, lsl #2
     900:	02050001 	andeq	r0, r5, #1
     904:	08000742 	stmdaeq	r0, {r1, r6, r8, r9, sl}
     908:	01068803 	tsteq	r6, r3, lsl #16
     90c:	01000102 	tsteq	r0, r2, lsl #2
     910:	02050001 	andeq	r0, r5, #1
     914:	08000744 	stmdaeq	r0, {r2, r6, r8, r9, sl}
     918:	01069303 	tsteq	r6, r3, lsl #6
     91c:	01000102 	tsteq	r0, r2, lsl #2
     920:	02050001 	andeq	r0, r5, #1
     924:	08000746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl}
     928:	01069e03 	tsteq	r6, r3, lsl #28
     92c:	01000102 	tsteq	r0, r2, lsl #2
     930:	02050001 	andeq	r0, r5, #1
     934:	08000748 	stmdaeq	r0, {r3, r6, r8, r9, sl}
     938:	0106a903 	tsteq	r6, r3, lsl #18
     93c:	01000102 	tsteq	r0, r2, lsl #2
     940:	02050001 	andeq	r0, r5, #1
     944:	0800074a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl}
     948:	0106b403 	tsteq	r6, r3, lsl #8
     94c:	01000102 	tsteq	r0, r2, lsl #2
     950:	02050001 	andeq	r0, r5, #1
     954:	0800074c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl}
     958:	0106bf03 	tsteq	r6, r3, lsl #30
     95c:	01000102 	tsteq	r0, r2, lsl #2
     960:	02050001 	andeq	r0, r5, #1
     964:	0800074e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl}
     968:	0106ca03 	tsteq	r6, r3, lsl #20
     96c:	01000102 	tsteq	r0, r2, lsl #2
     970:	02050001 	andeq	r0, r5, #1
     974:	08000750 	stmdaeq	r0, {r4, r6, r8, r9, sl}
     978:	0106d603 	tsteq	r6, r3, lsl #12
     97c:	01000102 	tsteq	r0, r2, lsl #2
     980:	00004301 	andeq	r4, r0, r1, lsl #6
     984:	3d000200 	sfmcc	f0, 4, [r0, #-0]
     988:	02000000 	andeq	r0, r0, #0
     98c:	0d0efb01 	vstreq	d15, [lr, #-4]
     990:	01010100 	mrseq	r0, (UNDEF: 17)
     994:	00000001 	andeq	r0, r0, r1
     998:	01000001 	tsteq	r0, r1
     99c:	2f62696c 	svccs	0x0062696c
     9a0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     9a4:	62737500 	rsbsvs	r7, r3, #0, 10
     9a8:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     9ac:	00632e63 	rsbeq	r2, r3, r3, ror #28
     9b0:	73000000 	movwvc	r0, #0
     9b4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     9b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9bc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     9c0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     9c4:	00000001 	andeq	r0, r0, r1
     9c8:	0000012f 	andeq	r0, r0, pc, lsr #2
     9cc:	008c0002 	addeq	r0, ip, r2
     9d0:	01020000 	mrseq	r0, (UNDEF: 2)
     9d4:	000d0efb 	strdeq	r0, [sp], -fp
     9d8:	01010101 	tsteq	r1, r1, lsl #2
     9dc:	01000000 	mrseq	r0, (UNDEF: 0)
     9e0:	6c010000 	stcvs	0, cr0, [r1], {-0}
     9e4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     9e8:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     9ec:	552f6269 	strpl	r6, [pc, #-617]!	; 78b <__Stack_Size+0x38b>
     9f0:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     9f4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     9f8:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
     9fc:	73750000 	cmnvc	r5, #0
     a00:	6e655f62 	cdpvs	15, 6, cr5, cr5, cr2, {3}
     a04:	632e7064 	teqvs	lr, #100	; 0x64
     a08:	00000000 	andeq	r0, r0, r0
     a0c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a10:	30316632 	eorscc	r6, r1, r2, lsr r6
     a14:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     a18:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     a1c:	00000100 	andeq	r0, r0, r0, lsl #2
     a20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     a24:	30316632 	eorscc	r6, r1, r2, lsr r6
     a28:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     a2c:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     a30:	00010068 	andeq	r0, r1, r8, rrx
     a34:	62737500 	rsbsvs	r7, r3, #0, 10
     a38:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     a3c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a40:	53550000 	cmppl	r5, #0
     a44:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     a48:	00682e74 	rsbeq	r2, r8, r4, ror lr
     a4c:	75000003 	strvc	r0, [r0, #-3]
     a50:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     a54:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     a58:	00020068 	andeq	r0, r2, r8, rrx
     a5c:	05000000 	streq	r0, [r0, #-0]
     a60:	00075202 	andeq	r5, r7, r2, lsl #4
     a64:	013f0308 	teqeq	pc, r8, lsl #6
     a68:	01000102 	tsteq	r0, r2, lsl #2
     a6c:	02050001 	andeq	r0, r5, #1
     a70:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
     a74:	0100f103 	tsteq	r0, r3, lsl #2
     a78:	7a033401 	bvc	cda84 <__Stack_Size+0xcd684>
     a7c:	7a032620 	bvc	ca304 <__Stack_Size+0xc9f04>
     a80:	7a032620 	bvc	ca308 <__Stack_Size+0xc9f08>
     a84:	5a232620 	bpl	8ca30c <__Stack_Size+0x8c9f0c>
     a88:	01040200 	mrseq	r0, R12_usr
     a8c:	36062006 	strcc	r2, [r6], -r6
     a90:	84591fe5 	ldrbhi	r1, [r9], #-4069	; 0xfe5
     a94:	3d4c3268 	sfmcc	f3, 2, [ip, #-416]	; 0xfffffe60
     a98:	03314c23 	teqeq	r1, #8960	; 0x2300
     a9c:	1c032064 	stcne	0, cr2, [r3], {100}	; 0x64
     aa0:	62033020 	andvs	r3, r3, #32
     aa4:	201e03ac 	andscs	r0, lr, ip, lsr #7
     aa8:	4d305c3e 	ldcmi	12, cr5, [r0, #-248]!	; 0xffffff08
     aac:	301e1e4c 	andscc	r1, lr, ip, asr #28
     ab0:	2009031e 	andcs	r0, r9, lr, lsl r3
     ab4:	01001402 	tsteq	r0, r2, lsl #8
     ab8:	02050001 	andeq	r0, r5, #1
     abc:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
     ac0:	0100d503 	tsteq	r0, r3, lsl #10
     ac4:	4a090323 	bmi	241758 <__Stack_Size+0x241358>
     ac8:	03207703 	teqeq	r0, #786432	; 0xc0000
     acc:	77032009 	strvc	r2, [r3, -r9]
     ad0:	20090320 	andcs	r0, r9, r0, lsr #6
     ad4:	03207703 	teqeq	r0, #786432	; 0xc0000
     ad8:	2f212e09 	svccs	0x00212e09
     adc:	7a03265b 	bvc	ca450 <__Stack_Size+0xca050>
     ae0:	022ca620 	eoreq	sl, ip, #32, 12	; 0x2000000
     ae4:	0101000c 	tsteq	r1, ip
     ae8:	00020500 	andeq	r0, r2, r0, lsl #10
     aec:	03000000 	movweq	r0, #0
     af0:	150101ba 	strne	r0, [r1, #-442]	; 0x1ba
     af4:	07025b4c 	streq	r5, [r2, -ip, asr #22]
     af8:	8c010100 	stfhis	f0, [r1], {-0}
     afc:	02000000 	andeq	r0, r0, #0
     b00:	00006800 	andeq	r6, r0, r0, lsl #16
     b04:	fb010200 	blx	4130e <__Stack_Size+0x40f0e>
     b08:	01000d0e 	tsteq	r0, lr, lsl #26
     b0c:	00010101 	andeq	r0, r1, r1, lsl #2
     b10:	00010000 	andeq	r0, r1, r0
     b14:	696c0100 	stmdbvs	ip!, {r8}^
     b18:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     b1c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     b20:	53552f62 	cmppl	r5, #392	; 0x188
     b24:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     b28:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     b2c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     b30:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     b34:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
     b38:	00000063 	andeq	r0, r0, r3, rrx
     b3c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b40:	31663233 	cmncc	r6, r3, lsr r2
     b44:	745f7830 	ldrbvc	r7, [pc], #-2096	; b4c <__Stack_Size+0x74c>
     b48:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     b4c:	00010068 	andeq	r0, r1, r8, rrx
     b50:	62737500 	rsbsvs	r7, r3, #0, 10
     b54:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     b58:	00682e65 	rsbeq	r2, r8, r5, ror #28
     b5c:	75000002 	strvc	r0, [r0, #-2]
     b60:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     b64:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     b68:	00000200 	andeq	r0, r0, r0, lsl #4
     b6c:	02050000 	andeq	r0, r5, #0
     b70:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
     b74:	22013e03 	andcs	r3, r1, #3, 28	; 0x30
     b78:	5e3d435b 	mrcpl	3, 1, r4, cr13, cr11, {2}
     b7c:	344a0903 	strbcc	r0, [sl], #-2307	; 0x903
     b80:	35433d44 	strbcc	r3, [r3, #-3396]	; 0xd44
     b84:	0e023650 	mcreq	6, 0, r3, cr2, cr0, {2}
     b88:	10010100 	andne	r0, r1, r0, lsl #2
     b8c:	02000002 	andeq	r0, r0, #2
     b90:	0000ba00 	andeq	fp, r0, r0, lsl #20
     b94:	fb010200 	blx	4139e <__Stack_Size+0x40f9e>
     b98:	01000d0e 	tsteq	r0, lr, lsl #26
     b9c:	00010101 	andeq	r0, r1, r1, lsl #2
     ba0:	00010000 	andeq	r0, r1, r0
     ba4:	696c0100 	stmdbvs	ip!, {r8}^
     ba8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     bac:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     bb0:	53552f62 	cmppl	r5, #392	; 0x188
     bb4:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     bb8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     bbc:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     bc0:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     bc4:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     bc8:	00000063 	andeq	r0, r0, r3, rrx
     bcc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     bd0:	31663233 	cmncc	r6, r3, lsr r2
     bd4:	745f7830 	ldrbvc	r7, [pc], #-2096	; bdc <__Stack_Size+0x7dc>
     bd8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     bdc:	00010068 	andeq	r0, r1, r8, rrx
     be0:	62737500 	rsbsvs	r7, r3, #0, 10
     be4:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     be8:	00682e65 	rsbeq	r2, r8, r5, ror #28
     bec:	75000002 	strvc	r0, [r0, #-2]
     bf0:	645f6273 	ldrbvs	r6, [pc], #-627	; bf8 <__Stack_Size+0x7f8>
     bf4:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
     bf8:	00000200 	andeq	r0, r0, r0, lsl #4
     bfc:	5f627375 	svcpl	0x00627375
     c00:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     c04:	0000682e 	andeq	r6, r0, lr, lsr #16
     c08:	53550000 	cmppl	r5, #0
     c0c:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     c10:	00682e74 	rsbeq	r2, r8, r4, ror lr
     c14:	75000000 	strvc	r0, [r0, #-0]
     c18:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     c1c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     c20:	00020068 	andeq	r0, r2, r8, rrx
     c24:	62737500 	rsbsvs	r7, r3, #0, 10
     c28:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     c2c:	00682e63 	rsbeq	r2, r8, r3, ror #28
     c30:	75000000 	strvc	r0, [r0, #-0]
     c34:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     c38:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     c3c:	00000200 	andeq	r0, r0, r0, lsl #4
     c40:	5f627375 	svcpl	0x00627375
     c44:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     c48:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	091c0205 	ldmdbeq	ip, {r0, r2, r9}
     c54:	c9030800 	stmdbgt	r3, {fp}
     c58:	3f150101 	svccc	0x00150101
     c5c:	01000902 	tsteq	r0, r2, lsl #18
     c60:	02050001 	andeq	r0, r5, #1
     c64:	08000934 	stmdaeq	r0, {r2, r4, r5, r8, fp}
     c68:	0101db03 	tsteq	r1, r3, lsl #22
     c6c:	00060213 	andeq	r0, r6, r3, lsl r2
     c70:	05000101 	streq	r0, [r0, #-257]	; 0x101
     c74:	00094002 	andeq	r4, r9, r2
     c78:	01e80308 	mvneq	r0, r8, lsl #6
     c7c:	02411301 	subeq	r1, r1, #67108864	; 0x4000000
     c80:	01010007 	tsteq	r1, r7
     c84:	54020500 	strpl	r0, [r2], #-1280	; 0x500
     c88:	03080009 	movweq	r0, #32777	; 0x8009
     c8c:	020101fb 	andeq	r0, r1, #-1073741762	; 0xc000003e
     c90:	01010001 	tsteq	r1, r1
     c94:	58020500 	stmdapl	r2, {r8, sl}
     c98:	03080009 	movweq	r0, #32777	; 0x8009
     c9c:	19010288 	stmdbne	r1, {r3, r7, r9}
     ca0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     ca4:	74100322 	ldrvc	r0, [r0], #-802	; 0x322
     ca8:	302e7503 	eorcc	r7, lr, r3, lsl #10
     cac:	1c321c24 	ldcne	12, cr1, [r2], #-144	; 0xffffff70
     cb0:	032e7503 	teqeq	lr, #12582912	; 0xc00000
     cb4:	74034a12 	strvc	r4, [r3], #-2578	; 0xa12
     cb8:	2011032e 	andscs	r0, r1, lr, lsr #6
     cbc:	1e221f21 	cdpne	15, 2, cr1, cr2, cr1, {1}
     cc0:	21212121 	teqcs	r1, r1, lsr #2
     cc4:	01000a02 	tsteq	r0, r2, lsl #20
     cc8:	02050001 	andeq	r0, r5, #1
     ccc:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
     cd0:	0102b403 	tsteq	r2, r3, lsl #8
     cd4:	76011203 	strvc	r1, [r1], -r3, lsl #4
     cd8:	593c0a03 	ldmdbpl	ip!, {r0, r1, r9, fp}
     cdc:	01000302 	tsteq	r0, r2, lsl #6
     ce0:	02050001 	andeq	r0, r5, #1
     ce4:	080009d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp}
     ce8:	01038e03 	tsteq	r3, r3, lsl #28
     cec:	026d2214 	rsbeq	r2, sp, #20, 4	; 0x40000001
     cf0:	01010001 	tsteq	r1, r1
     cf4:	e8020500 	stmda	r2, {r8, sl}
     cf8:	03080009 	movweq	r0, #32777	; 0x8009
     cfc:	030103a3 	movweq	r0, #5027	; 0x13a3
     d00:	4b22010e 	blmi	881140 <__Stack_Size+0x880d40>
     d04:	05022122 	streq	r2, [r2, #-290]	; 0x122
     d08:	00010100 	andeq	r0, r1, r0, lsl #2
     d0c:	0a000205 	beq	1528 <__Stack_Size+0x1128>
     d10:	c1030800 	tstgt	r3, r0, lsl #16
     d14:	5a160103 	bpl	581128 <__Stack_Size+0x580d28>
     d18:	234b223e 	movtcs	r2, #45630	; 0xb23e
     d1c:	00070221 	andeq	r0, r7, r1, lsr #4
     d20:	05000101 	streq	r0, [r0, #-257]	; 0x101
     d24:	000a2c02 	andeq	r2, sl, r2, lsl #24
     d28:	00ea0308 	rsceq	r0, sl, r8, lsl #6
     d2c:	4d302401 	cfldrsmi	mvf2, [r0, #-4]!
     d30:	07023031 	smladxeq	r2, r1, r0, r3
     d34:	00010100 	andeq	r0, r1, r0, lsl #2
     d38:	0a500205 	beq	1401554 <__Stack_Size+0x1401154>
     d3c:	84030800 	strhi	r0, [r3], #-2048	; 0x800
     d40:	23140101 	tstcs	r4, #1073741824	; 0x40000000
     d44:	221b231d 	andscs	r2, fp, #1946157056	; 0x74000000
     d48:	03261d23 	teqeq	r6, #2240	; 0x8c0
     d4c:	593f200f 	ldmdbpl	pc!, {r0, r1, r2, r3, sp}	; <UNPREDICTABLE>
     d50:	3d4b4b4b 	vstrcc	d20, [fp, #-300]	; 0xfffffed4
     d54:	4b4b3f67 	blmi	12d0af8 <__Stack_Size+0x12d06f8>
     d58:	59594d4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, sl, fp, lr}^
     d5c:	594b4d4b 	stmdbpl	fp, {r0, r1, r3, r6, r8, sl, fp, lr}^
     d60:	3f4d594b 	svccc	0x004d594b
     d64:	01000c02 	tsteq	r0, r2, lsl #24
     d68:	02050001 	andeq	r0, r5, #1
     d6c:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     d70:	0102dd03 	tsteq	r2, r3, lsl #26
     d74:	00060214 	andeq	r0, r6, r4, lsl r2
     d78:	05000101 	streq	r0, [r0, #-257]	; 0x101
     d7c:	000b3c02 	andeq	r3, fp, r2, lsl #24
     d80:	02ea0308 	rsceq	r0, sl, #8, 6	; 0x20000000
     d84:	06021401 	streq	r1, [r2], -r1, lsl #8
     d88:	00010100 	andeq	r0, r1, r0, lsl #2
     d8c:	0b480205 	bleq	12015a8 <__Stack_Size+0x12011a8>
     d90:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     d94:	3d140102 	ldfccs	f0, [r4, #-8]
     d98:	06025a34 			; <UNDEFINED> instruction: 0x06025a34
     d9c:	82010100 	andhi	r0, r1, #0, 2
     da0:	02000001 	andeq	r0, r0, #1
     da4:	0000c500 	andeq	ip, r0, r0, lsl #10
     da8:	fb010200 	blx	415b2 <__Stack_Size+0x411b2>
     dac:	01000d0e 	tsteq	r0, lr, lsl #26
     db0:	00010101 	andeq	r0, r1, r1, lsl #2
     db4:	00010000 	andeq	r0, r1, r0
     db8:	696c0100 	stmdbvs	ip!, {r8}^
     dbc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     dc0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     dc4:	53552f62 	cmppl	r5, #392	; 0x188
     dc8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     dcc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     dd0:	55000063 	strpl	r0, [r0, #-99]	; 0x63
     dd4:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     dd8:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     ddc:	00000000 	andeq	r0, r0, r0
     de0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     de4:	30316632 	eorscc	r6, r1, r2, lsr r6
     de8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     dec:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     df0:	00000100 	andeq	r0, r0, r0, lsl #2
     df4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     df8:	30316632 	eorscc	r6, r1, r2, lsr r6
     dfc:	616d5f78 	smcvs	54776	; 0xd5f8
     e00:	00682e70 	rsbeq	r2, r8, r0, ror lr
     e04:	75000001 	strvc	r0, [r0, #-1]
     e08:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     e0c:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     e10:	00020068 	andeq	r0, r2, r8, rrx
     e14:	42535500 	subsmi	r5, r3, #0, 10
     e18:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     e1c:	0000682e 	andeq	r6, r0, lr, lsr #16
     e20:	73750000 	cmnvc	r5, #0
     e24:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
     e28:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     e2c:	00000200 	andeq	r0, r0, r0, lsl #4
     e30:	5f627375 	svcpl	0x00627375
     e34:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
     e38:	0000682e 	andeq	r6, r0, lr, lsr #16
     e3c:	74730000 	ldrbtvc	r0, [r3], #-0
     e40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e44:	5f783031 	svcpl	0x00783031
     e48:	6f697067 	svcvs	0x00697067
     e4c:	0100682e 	tsteq	r0, lr, lsr #16
     e50:	73750000 	cmnvc	r5, #0
     e54:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
     e58:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     e5c:	75000002 	strvc	r0, [r0, #-2]
     e60:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     e64:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     e68:	00020068 	andeq	r0, r2, r8, rrx
     e6c:	05000000 	streq	r0, [r0, #-0]
     e70:	000b6802 	andeq	r6, fp, r2, lsl #16
     e74:	02eb0308 	rsceq	r0, fp, #8, 6	; 0x20000000
     e78:	04020001 	streq	r0, [r2], #-1
     e7c:	30303f01 	eorscc	r3, r0, r1, lsl #30
     e80:	221e4132 	andscs	r4, lr, #-2147483636	; 0x8000000c
     e84:	0001023e 	andeq	r0, r1, lr, lsr r2
     e88:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e8c:	000b8c02 	andeq	r8, fp, r2, lsl #24
     e90:	01240308 	teqeq	r4, r8, lsl #6
     e94:	20028303 	andcs	r8, r2, r3, lsl #6
     e98:	587e8603 	ldmdapl	lr!, {r0, r1, r9, sl, pc}^
     e9c:	1c241e42 	stcne	14, cr1, [r4], #-264	; 0xfffffef8
     ea0:	243d2222 	ldrtcs	r2, [sp], #-546	; 0x222
     ea4:	01000a02 	tsteq	r0, r2, lsl #20
     ea8:	02050001 	andeq	r0, r5, #1
     eac:	00000000 	andeq	r0, r0, r0
     eb0:	0100d703 	tsteq	r0, r3, lsl #14
     eb4:	00020213 	andeq	r0, r2, r3, lsl r2
     eb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ebc:	000bc402 	andeq	ip, fp, r2, lsl #8
     ec0:	02a30308 	adceq	r0, r3, #8, 6	; 0x20000000
     ec4:	5d231301 	stcpl	3, cr1, [r3, #-4]!
     ec8:	01000802 	tsteq	r0, r2, lsl #16
     ecc:	02050001 	andeq	r0, r5, #1
     ed0:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     ed4:	0100c403 	tsteq	r0, r3, lsl #8
     ed8:	3e3e3e23 	cdpcc	14, 3, cr3, cr14, cr3, {1}
     edc:	00060235 	andeq	r0, r6, r5, lsr r2
     ee0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ee4:	000c0402 	andeq	r0, ip, r2, lsl #8
     ee8:	00dc0308 	sbcseq	r0, ip, r8, lsl #6
     eec:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
     ef0:	00010100 	andeq	r0, r1, r0, lsl #2
     ef4:	0c080205 	sfmeq	f0, 4, [r8], {5}
     ef8:	b8030800 	stmdalt	r3, {fp}
     efc:	1f160102 	svcne	0x00160102
     f00:	1f22231d 	svcne	0x0022231d
     f04:	4b30242f 	blmi	c09fc8 <__Stack_Size+0xc09bc8>
     f08:	0b022b3f 	bleq	8bc0c <__Stack_Size+0x8b80c>
     f0c:	00010100 	andeq	r0, r1, r0, lsl #2
     f10:	0c440205 	sfmeq	f0, 2, [r4], {5}
     f14:	d9030800 	stmdble	r3, {fp}
     f18:	3e200102 	sufccs	f0, f0, f2
     f1c:	3d4b593d 	stclcc	9, cr5, [fp, #-244]	; 0xffffff0c
     f20:	01000202 	tsteq	r0, r2, lsl #4
     f24:	00030501 	andeq	r0, r3, r1, lsl #10
     f28:	74000200 	strvc	r0, [r0], #-512	; 0x200
     f2c:	02000000 	andeq	r0, r0, #0
     f30:	0d0efb01 	vstreq	d15, [lr, #-4]
     f34:	01010100 	mrseq	r0, (UNDEF: 17)
     f38:	00000001 	andeq	r0, r0, r1
     f3c:	01000001 	tsteq	r0, r1
     f40:	2f62696c 	svccs	0x0062696c
     f44:	00637273 	rsbeq	r7, r3, r3, ror r2
     f48:	2f62696c 	svccs	0x0062696c
     f4c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f50:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f54:	31663233 	cmncc	r6, r3, lsr r2
     f58:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     f5c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     f60:	0100632e 	tsteq	r0, lr, lsr #6
     f64:	74730000 	ldrbtvc	r0, [r3], #-0
     f68:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f6c:	5f783031 	svcpl	0x00783031
     f70:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     f74:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f78:	74730000 	ldrbtvc	r0, [r3], #-0
     f7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f80:	5f783031 	svcpl	0x00783031
     f84:	2e70616d 	rpwcssz	f6, f0, #5.0
     f88:	00020068 	andeq	r0, r2, r8, rrx
     f8c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f90:	31663233 	cmncc	r6, r3, lsr r2
     f94:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     f98:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     f9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	0c700205 	lfmeq	f0, 2, [r0], #-20	; 0xffffffec
     fa8:	d6030800 	strle	r0, [r3], -r0, lsl #16
     fac:	59170100 	ldmdbpl	r7, {r8}
     fb0:	01000702 	tsteq	r0, r2, lsl #14
     fb4:	02050001 	andeq	r0, r5, #1
     fb8:	00000000 	andeq	r0, r0, r0
     fbc:	0100ea03 	tsteq	r0, r3, lsl #20
     fc0:	07025917 	smladeq	r2, r7, r9, r5
     fc4:	00010100 	andeq	r0, r1, r0, lsl #2
     fc8:	0c880205 	sfmeq	f0, 4, [r8], {5}
     fcc:	fe030800 	cdp2	8, 0, cr0, cr3, cr0, {0}
     fd0:	59170100 	ldmdbpl	r7, {r8}
     fd4:	01000702 	tsteq	r0, r2, lsl #14
     fd8:	02050001 	andeq	r0, r5, #1
     fdc:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
     fe0:	01019003 	tsteq	r1, r3
     fe4:	09023d14 	stmdbeq	r2, {r2, r4, r8, sl, fp, ip, sp}
     fe8:	00010100 	andeq	r0, r1, r0, lsl #2
     fec:	0cb80205 	lfmeq	f0, 4, [r8], #20
     ff0:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
     ff4:	02140101 	andseq	r0, r4, #1073741824	; 0x40000000
     ff8:	01010008 	tsteq	r1, r8
     ffc:	00020500 	andeq	r0, r2, r0, lsl #10
    1000:	03000000 	movweq	r0, #0
    1004:	14010596 	strne	r0, [r1], #-1430	; 0x596
    1008:	0004022f 	andeq	r0, r4, pc, lsr #4
    100c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1010:	00000002 	andeq	r0, r0, r2
    1014:	05a30300 	streq	r0, [r3, #768]!	; 0x300
    1018:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    101c:	01010004 	tsteq	r1, r4
    1020:	00020500 	andeq	r0, r2, r0, lsl #10
    1024:	03000000 	movweq	r0, #0
    1028:	150105b1 	strne	r0, [r1, #-1457]	; 0x5b1
    102c:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1030:	01010006 	tsteq	r1, r6
    1034:	00020500 	andeq	r0, r2, r0, lsl #10
    1038:	03000000 	movweq	r0, #0
    103c:	150105c7 	strne	r0, [r1, #-1479]	; 0x5c7
    1040:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    1044:	01010006 	tsteq	r1, r6
    1048:	00020500 	andeq	r0, r2, r0, lsl #10
    104c:	03000000 	movweq	r0, #0
    1050:	280105e2 	stmdacs	r1, {r1, r5, r6, r7, r8, sl}
    1054:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    1058:	01010007 	tsteq	r1, r7
    105c:	00020500 	andeq	r0, r2, r0, lsl #10
    1060:	03000000 	movweq	r0, #0
    1064:	18010681 	stmdane	r1, {r0, r7, r9, sl}
    1068:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    106c:	023c1003 	eorseq	r1, ip, #3
    1070:	01010004 	tsteq	r1, r4
    1074:	c8020500 	stmdagt	r2, {r8, sl}
    1078:	0308000c 	movweq	r0, #32780	; 0x800c
    107c:	170106ae 	strne	r0, [r1, -lr, lsr #13]
    1080:	01000602 	tsteq	r0, r2, lsl #12
    1084:	02050001 	andeq	r0, r5, #1
    1088:	08000cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp}
    108c:	0106bf03 	tsteq	r6, r3, lsl #30
    1090:	3e425015 	mcrcc	0, 2, r5, cr2, cr5, {0}
    1094:	344a7403 	strbcc	r7, [sl], #-1027	; 0x403
    1098:	02201003 	eoreq	r1, r0, #3
    109c:	01010003 	tsteq	r1, r3
    10a0:	fc020500 	stc2	5, cr0, [r2], {-0}
    10a4:	0308000c 	movweq	r0, #32780	; 0x800c
    10a8:	200106e6 	andcs	r0, r1, r6, ror #13
    10ac:	04020024 	streq	r0, [r2], #-36	; 0x24
    10b0:	02003101 	andeq	r3, r0, #1073741824	; 0x40000000
    10b4:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
    10b8:	20190306 	andscs	r0, r9, r6, lsl #6
    10bc:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    10c0:	025d332f 	subseq	r3, sp, #-1140850688	; 0xbc000000
    10c4:	01010002 	tsteq	r1, r2
    10c8:	34020500 	strcc	r0, [r2], #-1280	; 0x500
    10cc:	0308000d 	movweq	r0, #32781	; 0x800d
    10d0:	200101ad 	andcs	r0, r1, sp, lsr #3
    10d4:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
    10d8:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
    10dc:	025d3130 	subseq	r3, sp, #48, 2
    10e0:	01010003 	tsteq	r1, r3
    10e4:	00020500 	andeq	r0, r2, r0, lsl #10
    10e8:	03000000 	movweq	r0, #0
    10ec:	240101d4 	strcs	r0, [r1], #-468	; 0x1d4
    10f0:	2a24314c 	bcs	90d628 <__Stack_Size+0x90d228>
    10f4:	31304d4b 	teqcc	r0, fp, asr #26
    10f8:	0003025d 	andeq	r0, r3, sp, asr r2
    10fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1100:	00000002 	andeq	r0, r0, r2
    1104:	01f70300 	mvnseq	r0, r0, lsl #6
    1108:	314c2401 	cmpcc	ip, r1, lsl #8
    110c:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    1110:	4d4b3f21 	stclmi	15, cr3, [fp, #-132]	; 0xffffff7c
    1114:	235b3130 	cmpcs	fp, #48, 2
    1118:	1d233f1d 	stcne	15, cr3, [r3, #-116]!	; 0xffffff8c
    111c:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
    1120:	07025e31 	smladxeq	r2, r1, lr, r5
    1124:	00010100 	andeq	r0, r1, r0, lsl #2
    1128:	0d740205 	lfmeq	f0, 2, [r4, #-20]!	; 0xffffffec
    112c:	b6030800 	strlt	r0, [r3], -r0, lsl #16
    1130:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    1134:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1138:	1b253230 	blne	94da00 <__Stack_Size+0x94d600>
    113c:	3230314c 	eorscc	r3, r0, #76, 2
    1140:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    1144:	04025e31 	streq	r5, [r2], #-3633	; 0xe31
    1148:	00010100 	andeq	r0, r1, r0, lsl #2
    114c:	00000205 	andeq	r0, r0, r5, lsl #4
    1150:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    1154:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    1158:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    115c:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
    1160:	3130224c 	teqcc	r0, ip, asr #4
    1164:	0004025d 	andeq	r0, r4, sp, asr r2
    1168:	05000101 	streq	r0, [r0, #-257]	; 0x101
    116c:	00000002 	andeq	r0, r0, r2
    1170:	03990300 	orrseq	r0, r9, #0, 6
    1174:	03262001 	teqeq	r6, #1
    1178:	3026207a 	eorcc	r2, r6, sl, ror r0
    117c:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    1180:	4b3f2120 	blmi	fc9608 <__Stack_Size+0xfc9208>
    1184:	5d313023 	ldcpl	0, cr3, [r1, #-140]!	; 0xffffff74
    1188:	01000502 	tsteq	r0, r2, lsl #10
    118c:	02050001 	andeq	r0, r5, #1
    1190:	00000000 	andeq	r0, r0, r0
    1194:	0103ca03 	tsteq	r3, r3, lsl #20
    1198:	200f0320 	andcs	r0, pc, r0, lsr #6
    119c:	7403313e 	strvc	r3, [r3], #-318	; 0x13e
    11a0:	200c032e 	andcs	r0, ip, lr, lsr #6
    11a4:	73033d21 	movwvc	r3, #15649	; 0x3d21
    11a8:	200d0320 	andcs	r0, sp, r0, lsr #6
    11ac:	03221e30 	teqeq	r2, #48, 28	; 0x300
    11b0:	15032072 	strne	r2, [r3, #-114]	; 0x72
    11b4:	1d23372e 	stcne	7, cr3, [r3, #-184]!	; 0xffffff48
    11b8:	233e3023 	teqcs	lr, #35	; 0x23
    11bc:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    11c0:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    11c4:	1d23302e 	stcne	0, cr3, [r3, #-184]!	; 0xffffff48
    11c8:	5d033123 	stfpls	f3, [r3, #-140]	; 0xffffff74
    11cc:	2023032e 	eorcs	r0, r3, lr, lsr #6
    11d0:	231d234c 	tstcs	sp, #76, 6	; 0x30000001
    11d4:	026b3131 	rsbeq	r3, fp, #1073741836	; 0x4000000c
    11d8:	01010008 	tsteq	r1, r8
    11dc:	00020500 	andeq	r0, r2, r0, lsl #10
    11e0:	03000000 	movweq	r0, #0
    11e4:	20010499 	mulcs	r1, r9, r4
    11e8:	35314c26 	ldrcc	r4, [r1, #-3110]!	; 0xc26
    11ec:	212e7903 	teqcs	lr, r3, lsl #18
    11f0:	304d4b3e 	subcc	r4, sp, lr, lsr fp
    11f4:	225a5b31 	subscs	r5, sl, #50176	; 0xc400
    11f8:	314c3232 	cmpcc	ip, r2, lsr r2
    11fc:	025e3179 	subseq	r3, lr, #1073741854	; 0x4000001e
    1200:	01010007 	tsteq	r1, r7
    1204:	00020500 	andeq	r0, r2, r0, lsl #10
    1208:	03000000 	movweq	r0, #0
    120c:	030104ea 	movweq	r0, #5354	; 0x14ea
    1210:	77032009 	strvc	r2, [r3, -r9]
    1214:	2009032e 	andcs	r0, r9, lr, lsr #6
    1218:	73033f21 	movwvc	r3, #16161	; 0x3f21
    121c:	2e0d0320 	cdpcs	3, 0, cr0, cr13, cr0, {1}
    1220:	2c223130 	stfcss	f3, [r2], #-192	; 0xffffff40
    1224:	313e4d3e 	teqcc	lr, lr, lsr sp
    1228:	0007025d 	andeq	r0, r7, sp, asr r2
    122c:	00cc0101 	sbceq	r0, ip, r1, lsl #2
    1230:	00020000 	andeq	r0, r2, r0
    1234:	0000005e 	andeq	r0, r0, lr, asr r0
    1238:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    123c:	0101000d 	tsteq	r1, sp
    1240:	00000101 	andeq	r0, r0, r1, lsl #2
    1244:	00000100 	andeq	r0, r0, r0, lsl #2
    1248:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    124c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1250:	62696c00 	rsbvs	r6, r9, #0, 24
    1254:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1258:	74730000 	ldrbtvc	r0, [r3], #-0
    125c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1260:	5f783031 	svcpl	0x00783031
    1264:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1268:	0100632e 	tsteq	r0, lr, lsr #6
    126c:	74730000 	ldrbtvc	r0, [r3], #-0
    1270:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1274:	5f783031 	svcpl	0x00783031
    1278:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    127c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1280:	74730000 	ldrbtvc	r0, [r3], #-0
    1284:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1288:	5f783031 	svcpl	0x00783031
    128c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1290:	00020068 	andeq	r0, r2, r8, rrx
    1294:	05000000 	streq	r0, [r0, #-0]
    1298:	000dbc02 	andeq	fp, sp, r2, lsl #24
    129c:	012d0308 	teqeq	sp, r8, lsl #6
    12a0:	00060216 	andeq	r0, r6, r6, lsl r2
    12a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12a8:	000dc802 	andeq	ip, sp, r2, lsl #16
    12ac:	00c40308 	sbceq	r0, r4, r8, lsl #6
    12b0:	06021601 	streq	r1, [r2], -r1, lsl #12
    12b4:	00010100 	andeq	r0, r1, r0, lsl #2
    12b8:	0dd40205 	lfmeq	f0, 2, [r4, #20]
    12bc:	d4030800 	strle	r0, [r3], #-2048	; 0x800
    12c0:	02160100 	andseq	r0, r6, #0, 2
    12c4:	01010006 	tsteq	r1, r6
    12c8:	00020500 	andeq	r0, r2, r0, lsl #10
    12cc:	03000000 	movweq	r0, #0
    12d0:	130100e4 	movwne	r0, #4324	; 0x10e4
    12d4:	01000802 	tsteq	r0, r2, lsl #16
    12d8:	02050001 	andeq	r0, r5, #1
    12dc:	00000000 	andeq	r0, r0, r0
    12e0:	0100f103 	tsteq	r0, r3, lsl #2
    12e4:	00080213 	andeq	r0, r8, r3, lsl r2
    12e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12ec:	00000002 	andeq	r0, r0, r2
    12f0:	01800300 	orreq	r0, r0, r0, lsl #6
    12f4:	0b031801 	bleq	c7300 <__Stack_Size+0xc6f00>
    12f8:	0007023c 	andeq	r0, r7, ip, lsr r2
    12fc:	02300101 	eorseq	r0, r0, #1073741824	; 0x40000000
    1300:	00020000 	andeq	r0, r2, r0
    1304:	00000085 	andeq	r0, r0, r5, lsl #1
    1308:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    130c:	0101000d 	tsteq	r1, sp
    1310:	00000101 	andeq	r0, r0, r1, lsl #2
    1314:	00000100 	andeq	r0, r0, r0, lsl #2
    1318:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    131c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1320:	62696c00 	rsbvs	r6, r9, #0, 24
    1324:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1328:	74730000 	ldrbtvc	r0, [r3], #-0
    132c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1330:	5f783031 	svcpl	0x00783031
    1334:	6f697067 	svcvs	0x00697067
    1338:	0100632e 	tsteq	r0, lr, lsr #6
    133c:	74730000 	ldrbtvc	r0, [r3], #-0
    1340:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1344:	5f783031 	svcpl	0x00783031
    1348:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    134c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1350:	74730000 	ldrbtvc	r0, [r3], #-0
    1354:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1358:	5f783031 	svcpl	0x00783031
    135c:	2e70616d 	rpwcssz	f6, f0, #5.0
    1360:	00020068 	andeq	r0, r2, r8, rrx
    1364:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1368:	31663233 	cmncc	r6, r3, lsr r2
    136c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1370:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1374:	00020068 	andeq	r0, r2, r8, rrx
    1378:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    137c:	31663233 	cmncc	r6, r3, lsr r2
    1380:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1384:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1388:	00000200 	andeq	r0, r0, r0, lsl #4
    138c:	02050000 	andeq	r0, r5, #0
    1390:	00000000 	andeq	r0, r0, r0
    1394:	24013303 	strcs	r3, [r1], #-771	; 0x303
    1398:	032a4bf5 	teqeq	sl, #250880	; 0x3d400
    139c:	034bac17 	movteq	sl, #48151	; 0xbc17
    13a0:	324b2e70 	subcc	r2, fp, #112, 28	; 0x700
    13a4:	034b324b 	movteq	r3, #45643	; 0xb24b
    13a8:	324b2e09 	subcc	r2, fp, #9, 28	; 0x90
    13ac:	7a034259 	bvc	d1d18 <__Stack_Size+0xd1918>
    13b0:	0008022e 	andeq	r0, r8, lr, lsr #4
    13b4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    13b8:	00000002 	andeq	r0, r0, r2
    13bc:	00eb0300 	rsceq	r0, fp, r0, lsl #6
    13c0:	2d4c2101 	stfcse	f2, [ip, #-4]
    13c4:	01000402 	tsteq	r0, r2, lsl #8
    13c8:	02050001 	andeq	r0, r5, #1
    13cc:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
    13d0:	0100fc03 	tsteq	r0, r3, lsl #24
    13d4:	03010a03 	movweq	r0, #6659	; 0x1a03
    13d8:	0c032076 	stceq	0, cr2, [r3], {118}	; 0x76
    13dc:	03332520 	teqeq	r3, #32, 10	; 0x8000000
    13e0:	33352074 	teqcc	r5, #116	; 0x74
    13e4:	3022223e 	eorcc	r2, r2, lr, lsr r2
    13e8:	4e223030 	mcrmi	0, 1, r3, cr2, cr0, {1}
    13ec:	311d342b 	tstcc	sp, fp, lsr #8
    13f0:	03223322 	teqeq	r2, #-2013265920	; 0x88000000
    13f4:	1f032e66 	svcne	0x00032e66
    13f8:	2130253c 	teqcs	r0, ip, lsr r5
    13fc:	302f303e 	eorcc	r3, pc, lr, lsr r0	; <UNPREDICTABLE>
    1400:	342b4e22 	strtcc	r4, [fp], #-3618	; 0xe22
    1404:	3122311d 	teqcc	r2, sp, lsl r1
    1408:	2e690322 	cdpcs	3, 6, cr0, cr9, cr2, {1}
    140c:	023c1b03 	eorseq	r1, ip, #3072	; 0xc00
    1410:	01010002 	tsteq	r1, r2
    1414:	00020500 	andeq	r0, r2, r0, lsl #10
    1418:	03000000 	movweq	r0, #0
    141c:	140101e5 	strne	r0, [r1], #-485	; 0x1e5
    1420:	03022f3d 	movweq	r2, #12093	; 0x2f3d
    1424:	00010100 	andeq	r0, r1, r0, lsl #2
    1428:	0e7c0205 	cdpeq	2, 7, cr0, cr12, cr5, {0}
    142c:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    1430:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    1434:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    1438:	00010100 	andeq	r0, r1, r0, lsl #2
    143c:	00000205 	andeq	r0, r0, r5, lsl #4
    1440:	90030000 	andls	r0, r3, r0
    1444:	21160102 	tstcs	r6, r2, lsl #2
    1448:	01000202 	tsteq	r0, r2, lsl #4
    144c:	02050001 	andeq	r0, r5, #1
    1450:	00000000 	andeq	r0, r0, r0
    1454:	0102a103 	tsteq	r2, r3, lsl #2
    1458:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    145c:	01000402 	tsteq	r0, r2, lsl #8
    1460:	02050001 	andeq	r0, r5, #1
    1464:	00000000 	andeq	r0, r0, r0
    1468:	0102bb03 	tsteq	r2, r3, lsl #22
    146c:	02022116 	andeq	r2, r2, #-2147483643	; 0x80000005
    1470:	00010100 	andeq	r0, r1, r0, lsl #2
    1474:	0e880205 	cdpeq	2, 8, cr0, cr8, cr5, {0}
    1478:	cd030800 	stcgt	8, cr0, [r3, #-0]
    147c:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    1480:	01010002 	tsteq	r1, r2
    1484:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    1488:	0308000e 	movweq	r0, #32782	; 0x800e
    148c:	170102e0 	strne	r0, [r1, -r0, ror #5]
    1490:	01000202 	tsteq	r0, r2, lsl #4
    1494:	02050001 	andeq	r0, r5, #1
    1498:	00000000 	andeq	r0, r0, r0
    149c:	0102f603 	tsteq	r2, r3, lsl #12
    14a0:	02322218 	eorseq	r2, r2, #24, 4	; 0x80000001
    14a4:	01010002 	tsteq	r1, r2
    14a8:	00020500 	andeq	r0, r2, r0, lsl #10
    14ac:	03000000 	movweq	r0, #0
    14b0:	16010390 			; <UNDEFINED> instruction: 0x16010390
    14b4:	01000202 	tsteq	r0, r2, lsl #4
    14b8:	02050001 	andeq	r0, r5, #1
    14bc:	00000000 	andeq	r0, r0, r0
    14c0:	0103a203 	tsteq	r3, r3, lsl #4
    14c4:	22223019 	eorcs	r3, r2, #25
    14c8:	02022222 	andeq	r2, r2, #536870914	; 0x20000002
    14cc:	00010100 	andeq	r0, r1, r0, lsl #2
    14d0:	00000205 	andeq	r0, r0, r5, lsl #4
    14d4:	c3030000 	movwgt	r0, #12288	; 0x3000
    14d8:	30190103 	andscc	r0, r9, r3, lsl #2
    14dc:	0230214b 	eorseq	r2, r0, #-1073741806	; 0xc0000012
    14e0:	01010005 	tsteq	r1, r5
    14e4:	00020500 	andeq	r0, r2, r0, lsl #10
    14e8:	03000000 	movweq	r0, #0
    14ec:	160103dc 			; <UNDEFINED> instruction: 0x160103dc
    14f0:	01000602 	tsteq	r0, r2, lsl #12
    14f4:	02050001 	andeq	r0, r5, #1
    14f8:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
    14fc:	01048703 	tsteq	r4, r3, lsl #14
    1500:	23452527 	movtcs	r2, #21799	; 0x5527
    1504:	2f1f2322 	svccs	0x001f2322
    1508:	2e78034c 	cdpcs	3, 7, cr0, cr8, cr12, {2}
    150c:	502e0a03 	eorpl	r0, lr, r3, lsl #20
    1510:	4d223167 	stfmis	f3, [r2, #-412]!	; 0xfffffe64
    1514:	01000502 	tsteq	r0, r2, lsl #10
    1518:	02050001 	andeq	r0, r5, #1
    151c:	00000000 	andeq	r0, r0, r0
    1520:	0104b903 	tsteq	r4, r3, lsl #18
    1524:	76035b19 			; <UNDEFINED> instruction: 0x76035b19
    1528:	20090374 	andcs	r0, r9, r4, ror r3
    152c:	0004024b 	andeq	r0, r4, fp, asr #4
    1530:	03210101 	teqeq	r1, #1073741824	; 0x40000000
    1534:	00020000 	andeq	r0, r2, r0
    1538:	00000086 	andeq	r0, r0, r6, lsl #1
    153c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1540:	0101000d 	tsteq	r1, sp
    1544:	00000101 	andeq	r0, r0, r1, lsl #2
    1548:	00000100 	andeq	r0, r0, r0, lsl #2
    154c:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    1550:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1554:	62696c00 	rsbvs	r6, r9, #0, 24
    1558:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    155c:	74730000 	ldrbtvc	r0, [r3], #-0
    1560:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1564:	5f783031 	svcpl	0x00783031
    1568:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
    156c:	0100632e 	tsteq	r0, lr, lsr #6
    1570:	74730000 	ldrbtvc	r0, [r3], #-0
    1574:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1578:	5f783031 	svcpl	0x00783031
    157c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1580:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1584:	74730000 	ldrbtvc	r0, [r3], #-0
    1588:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    158c:	5f783031 	svcpl	0x00783031
    1590:	2e70616d 	rpwcssz	f6, f0, #5.0
    1594:	00020068 	andeq	r0, r2, r8, rrx
    1598:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    159c:	31663233 	cmncc	r6, r3, lsr r2
    15a0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    15a4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    15a8:	00020068 	andeq	r0, r2, r8, rrx
    15ac:	726f6300 	rsbvc	r6, pc, #0, 6
    15b0:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    15b4:	616d5f33 	cmnvs	sp, r3, lsr pc
    15b8:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    15bc:	00020068 	andeq	r0, r2, r8, rrx
    15c0:	05000000 	streq	r0, [r0, #-0]
    15c4:	00000002 	andeq	r0, r0, r2
    15c8:	01240300 	teqeq	r4, r0, lsl #6
    15cc:	4b2d2115 	blmi	b49a28 <__Stack_Size+0xb49628>
    15d0:	00302f2f 	eorseq	r2, r0, pc, lsr #30
    15d4:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
    15d8:	02040200 	andeq	r0, r4, #0, 4
    15dc:	0402002c 	streq	r0, [r2], #-44	; 0x2c
    15e0:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
    15e4:	001e0204 	andseq	r0, lr, r4, lsl #4
    15e8:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
    15ec:	02040200 	andeq	r0, r4, #0, 4
    15f0:	0402242c 	streq	r2, [r2], #-1068	; 0x42c
    15f4:	00010100 	andeq	r0, r1, r0, lsl #2
    15f8:	00000205 	andeq	r0, r0, r5, lsl #4
    15fc:	3b030000 	blcc	c1604 <__Stack_Size+0xc1204>
    1600:	1e3e1501 	cdpne	5, 3, cr1, cr14, cr1, {0}
    1604:	21212f21 	teqcs	r1, r1, lsr #30
    1608:	3d213e23 	stccc	14, cr3, [r1, #-140]!	; 0xffffff74
    160c:	00060221 	andeq	r0, r6, r1, lsr #4
    1610:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1614:	000ee402 	andeq	lr, lr, r2, lsl #8
    1618:	00e10308 	rsceq	r0, r1, r8, lsl #6
    161c:	0a021701 	beq	87228 <__Stack_Size+0x86e28>
    1620:	00010100 	andeq	r0, r1, r0, lsl #2
    1624:	0ef80205 	cdpeq	2, 15, cr0, cr8, cr5, {0}
    1628:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    162c:	0a030100 	beq	c1a34 <__Stack_Size+0xc1634>
    1630:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1634:	232e0a03 	teqcs	lr, #12288	; 0x3000
    1638:	1b251c24 	blne	9486d0 <__Stack_Size+0x9482d0>
    163c:	312c313d 	teqcc	ip, sp, lsr r1
    1640:	1d243b31 	fstmdbxne	r4!, {d3-d26}	;@ Deprecated
    1644:	2f307323 	svccs	0x00307323
    1648:	21312221 	teqcs	r1, r1, lsr #4
    164c:	215d211f 	cmpcs	sp, pc, lsl r1
    1650:	000a0257 	andeq	r0, sl, r7, asr r2
    1654:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1658:	00000002 	andeq	r0, r0, r2
    165c:	01a80300 			; <UNDEFINED> instruction: 0x01a80300
    1660:	212f1401 	teqcs	pc, r1, lsl #8
    1664:	00020221 	andeq	r0, r2, r1, lsr #4
    1668:	05000101 	streq	r0, [r0, #-257]	; 0x101
    166c:	00000002 	andeq	r0, r0, r2
    1670:	01b80300 			; <UNDEFINED> instruction: 0x01b80300
    1674:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    1678:	00010100 	andeq	r0, r1, r0, lsl #2
    167c:	00000205 	andeq	r0, r0, r5, lsl #4
    1680:	c4030000 	strgt	r0, [r3], #-0
    1684:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    1688:	01010002 	tsteq	r1, r2
    168c:	00020500 	andeq	r0, r2, r0, lsl #10
    1690:	03000000 	movweq	r0, #0
    1694:	130101d0 	movwne	r0, #4560	; 0x11d0
    1698:	01000202 	tsteq	r0, r2, lsl #4
    169c:	02050001 	andeq	r0, r5, #1
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	0101dc03 	tsteq	r1, r3, lsl #24
    16a8:	00020213 	andeq	r0, r2, r3, lsl r2
    16ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    16b0:	00000002 	andeq	r0, r0, r2
    16b4:	01ea0300 	mvneq	r0, r0, lsl #6
    16b8:	03021601 	movweq	r1, #9729	; 0x2601
    16bc:	00010100 	andeq	r0, r1, r0, lsl #2
    16c0:	00000205 	andeq	r0, r0, r5, lsl #4
    16c4:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    16c8:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    16cc:	01010002 	tsteq	r1, r2
    16d0:	00020500 	andeq	r0, r2, r0, lsl #10
    16d4:	03000000 	movweq	r0, #0
    16d8:	13010285 	movwne	r0, #4741	; 0x1285
    16dc:	0006022f 	andeq	r0, r6, pc, lsr #4
    16e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    16e4:	00000002 	andeq	r0, r0, r2
    16e8:	02920300 	addseq	r0, r2, #0, 6
    16ec:	035a1901 	cmpeq	sl, #16384	; 0x4000
    16f0:	07026609 	streq	r6, [r2, -r9, lsl #12]
    16f4:	00010100 	andeq	r0, r1, r0, lsl #2
    16f8:	00000205 	andeq	r0, r0, r5, lsl #4
    16fc:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    1700:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1704:	01010006 	tsteq	r1, r6
    1708:	00020500 	andeq	r0, r2, r0, lsl #10
    170c:	03000000 	movweq	r0, #0
    1710:	160102bd 			; <UNDEFINED> instruction: 0x160102bd
    1714:	01000e02 	tsteq	r0, r2, lsl #28
    1718:	02050001 	andeq	r0, r5, #1
    171c:	00000000 	andeq	r0, r0, r0
    1720:	0102cd03 	tsteq	r2, r3, lsl #26
    1724:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    1728:	00010100 	andeq	r0, r1, r0, lsl #2
    172c:	00000205 	andeq	r0, r0, r5, lsl #4
    1730:	da030000 	ble	c1738 <__Stack_Size+0xc1338>
    1734:	5a190102 	bpl	641b44 <__Stack_Size+0x641744>
    1738:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    173c:	01010007 	tsteq	r1, r7
    1740:	00020500 	andeq	r0, r2, r0, lsl #10
    1744:	03000000 	movweq	r0, #0
    1748:	130102f7 	movwne	r0, #4855	; 0x12f7
    174c:	0004022f 	andeq	r0, r4, pc, lsr #4
    1750:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1754:	000f7802 	andeq	r7, pc, r2, lsl #16
    1758:	03890308 	orreq	r0, r9, #8, 6	; 0x20000000
    175c:	0a021701 	beq	87368 <__Stack_Size+0x86f68>
    1760:	00010100 	andeq	r0, r1, r0, lsl #2
    1764:	00000205 	andeq	r0, r0, r5, lsl #4
    1768:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    176c:	3d210103 	stfccs	f0, [r1, #-12]!
    1770:	01000802 	tsteq	r0, r2, lsl #16
    1774:	02050001 	andeq	r0, r5, #1
    1778:	00000000 	andeq	r0, r0, r0
    177c:	0103a703 	tsteq	r3, r3, lsl #14
    1780:	00080213 	andeq	r0, r8, r3, lsl r2
    1784:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1788:	00000002 	andeq	r0, r0, r2
    178c:	03ba0300 			; <UNDEFINED> instruction: 0x03ba0300
    1790:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1794:	00070232 	andeq	r0, r7, r2, lsr r2
    1798:	05000101 	streq	r0, [r0, #-257]	; 0x101
    179c:	00000002 	andeq	r0, r0, r2
    17a0:	03d80300 	bicseq	r0, r8, #0, 6
    17a4:	1e6a1901 	cdpne	9, 6, cr1, cr10, cr1, {0}
    17a8:	06023222 	streq	r3, [r2], -r2, lsr #4
    17ac:	00010100 	andeq	r0, r1, r0, lsl #2
    17b0:	00000205 	andeq	r0, r0, r5, lsl #4
    17b4:	81030000 	mrshi	r0, (UNDEF: 3)
    17b8:	09030104 	stmdbeq	r3, {r2, r8}
    17bc:	20770301 	rsbscs	r0, r7, r1, lsl #6
    17c0:	4b200903 	blmi	803bd4 <__Stack_Size+0x8037d4>
    17c4:	333f1e31 	teqcc	pc, #784	; 0x310
    17c8:	241b212f 	ldrcs	r2, [fp], #-303	; 0x12f
    17cc:	024b792c 	subeq	r7, fp, #44, 18	; 0xb0000
    17d0:	01010006 	tsteq	r1, r6
    17d4:	00020500 	andeq	r0, r2, r0, lsl #10
    17d8:	03000000 	movweq	r0, #0
    17dc:	1a0104aa 	bne	42a8c <__Stack_Size+0x4268c>
    17e0:	0b033030 	bleq	cd8a8 <__Stack_Size+0xcd4a8>
    17e4:	0007023c 	andeq	r0, r7, ip, lsr r2
    17e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17ec:	00000002 	andeq	r0, r0, r2
    17f0:	04d00300 	ldrbeq	r0, [r0], #768	; 0x300
    17f4:	02301901 	eorseq	r1, r0, #16384	; 0x4000
    17f8:	0101000a 	tsteq	r1, sl
    17fc:	00020500 	andeq	r0, r2, r0, lsl #10
    1800:	03000000 	movweq	r0, #0
    1804:	190104e8 	stmdbne	r1, {r3, r5, r6, r7, sl}
    1808:	000c0230 	andeq	r0, ip, r0, lsr r2
    180c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1810:	00000002 	andeq	r0, r0, r2
    1814:	05860300 	streq	r0, [r6, #768]	; 0x300
    1818:	30301a01 	eorscc	r1, r0, r1, lsl #20
    181c:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1820:	01010007 	tsteq	r1, r7
    1824:	00020500 	andeq	r0, r2, r0, lsl #10
    1828:	03000000 	movweq	r0, #0
    182c:	190105ae 	stmdbne	r1, {r1, r2, r3, r5, r7, r8, sl}
    1830:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    1834:	3d362e7a 	ldccc	14, cr2, [r6, #-488]!	; 0xfffffe18
    1838:	23334022 	teqcs	r3, #34	; 0x22
    183c:	01000402 	tsteq	r0, r2, lsl #8
    1840:	02050001 	andeq	r0, r5, #1
    1844:	00000000 	andeq	r0, r0, r0
    1848:	0105dc03 	tsteq	r5, r3, lsl #24
    184c:	30200903 	eorcc	r0, r0, r3, lsl #18
    1850:	04022332 	streq	r2, [r2], #-818	; 0x332
    1854:	12010100 	andne	r0, r1, #0, 2
    1858:	02000003 	andeq	r0, r0, #3
    185c:	00007000 	andeq	r7, r0, r0
    1860:	fb010200 	blx	4206a <__Stack_Size+0x41c6a>
    1864:	01000d0e 	tsteq	r0, lr, lsl #26
    1868:	00010101 	andeq	r0, r1, r1, lsl #2
    186c:	00010000 	andeq	r0, r1, r0
    1870:	696c0100 	stmdbvs	ip!, {r8}^
    1874:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1878:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    187c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1880:	73000063 	movwvc	r0, #99	; 0x63
    1884:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1888:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    188c:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1890:	0100632e 	tsteq	r0, lr, lsr #6
    1894:	74730000 	ldrbtvc	r0, [r3], #-0
    1898:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    189c:	5f783031 	svcpl	0x00783031
    18a0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    18a4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18a8:	74730000 	ldrbtvc	r0, [r3], #-0
    18ac:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18b0:	5f783031 	svcpl	0x00783031
    18b4:	2e70616d 	rpwcssz	f6, f0, #5.0
    18b8:	00020068 	andeq	r0, r2, r8, rrx
    18bc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    18c0:	31663233 	cmncc	r6, r3, lsr r2
    18c4:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    18c8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    18cc:	00000200 	andeq	r0, r0, r0, lsl #4
    18d0:	02050000 	andeq	r0, r5, #0
    18d4:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
    18d8:	0100fc03 	tsteq	r0, r3, lsl #24
    18dc:	694d5b14 	stmdbvs	sp, {r2, r4, r8, r9, fp, ip, lr}^
    18e0:	07024d4d 	streq	r4, [r2, -sp, asr #26]
    18e4:	00010100 	andeq	r0, r1, r0, lsl #2
    18e8:	0fc80205 	svceq	0x00c80205
    18ec:	9f030800 	svcls	0x00030800
    18f0:	26180101 	ldrcs	r0, [r8], -r1, lsl #2
    18f4:	4d2e7a03 	vstmdbmi	lr!, {s14-s16}
    18f8:	024f5c4d 	subeq	r5, pc, #19712	; 0x4d00
    18fc:	01010008 	tsteq	r1, r8
    1900:	00020500 	andeq	r0, r2, r0, lsl #10
    1904:	03000000 	movweq	r0, #0
    1908:	180101e9 	stmdane	r1, {r0, r3, r5, r6, r7, r8}
    190c:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1910:	01010004 	tsteq	r1, r4
    1914:	00020500 	andeq	r0, r2, r0, lsl #10
    1918:	03000000 	movweq	r0, #0
    191c:	16010286 	strne	r0, [r1], -r6, lsl #5
    1920:	01000602 	tsteq	r0, r2, lsl #12
    1924:	02050001 	andeq	r0, r5, #1
    1928:	08001000 	stmdaeq	r0, {ip}
    192c:	01029f03 	tsteq	r2, r3, lsl #30
    1930:	31313119 	teqcc	r1, r9, lsl r1
    1934:	01000402 	tsteq	r0, r2, lsl #8
    1938:	02050001 	andeq	r0, r5, #1
    193c:	08001014 	stmdaeq	r0, {r2, r4, ip}
    1940:	0102bc03 	tsteq	r2, r3, lsl #24
    1944:	00060216 	andeq	r0, r6, r6, lsl r2
    1948:	05000101 	streq	r0, [r0, #-257]	; 0x101
    194c:	00102002 	andseq	r2, r0, r2
    1950:	02cf0308 	sbceq	r0, pc, #8, 6	; 0x20000000
    1954:	31311801 	teqcc	r1, r1, lsl #16
    1958:	00050223 	andeq	r0, r5, r3, lsr #4
    195c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1960:	00103402 	andseq	r3, r0, r2, lsl #8
    1964:	02ed0308 	rsceq	r0, sp, #8, 6	; 0x20000000
    1968:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    196c:	01010006 	tsteq	r1, r6
    1970:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    1974:	03080010 	movweq	r0, #32784	; 0x8010
    1978:	18010384 	stmdane	r1, {r2, r7, r8, r9}
    197c:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1980:	01010005 	tsteq	r1, r5
    1984:	58020500 	stmdapl	r2, {r8, sl}
    1988:	03080010 	movweq	r0, #32784	; 0x8010
    198c:	180103a5 	stmdane	r1, {r0, r2, r5, r7, r8, r9}
    1990:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1994:	01010005 	tsteq	r1, r5
    1998:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
    199c:	03080010 	movweq	r0, #32784	; 0x8010
    19a0:	180103c6 	stmdane	r1, {r1, r2, r6, r7, r8, r9}
    19a4:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    19a8:	01010004 	tsteq	r1, r4
    19ac:	00020500 	andeq	r0, r2, r0, lsl #10
    19b0:	03000000 	movweq	r0, #0
    19b4:	280103e9 	stmdacs	r1, {r0, r3, r5, r6, r7, r8, r9}
    19b8:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    19bc:	01010007 	tsteq	r1, r7
    19c0:	80020500 	andhi	r0, r2, r0, lsl #10
    19c4:	03080010 	movweq	r0, #32784	; 0x8010
    19c8:	16010488 	strne	r0, [r1], -r8, lsl #9
    19cc:	01000602 	tsteq	r0, r2, lsl #12
    19d0:	02050001 	andeq	r0, r5, #1
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	01049d03 	tsteq	r4, r3, lsl #26
    19dc:	23313118 	teqcs	r1, #24, 2
    19e0:	01000502 	tsteq	r0, r2, lsl #10
    19e4:	02050001 	andeq	r0, r5, #1
    19e8:	00000000 	andeq	r0, r0, r0
    19ec:	0104bc03 	tsteq	r4, r3, lsl #24
    19f0:	7a033418 	bvc	cea58 <__Stack_Size+0xce658>
    19f4:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    19f8:	05022421 	streq	r2, [r2, #-1057]	; 0x421
    19fc:	00010100 	andeq	r0, r1, r0, lsl #2
    1a00:	00000205 	andeq	r0, r0, r5, lsl #4
    1a04:	e3030000 	movw	r0, #12288	; 0x3000
    1a08:	02160104 	andseq	r0, r6, #4, 2
    1a0c:	01010006 	tsteq	r1, r6
    1a10:	00020500 	andeq	r0, r2, r0, lsl #10
    1a14:	03000000 	movweq	r0, #0
    1a18:	170104f9 			; <UNDEFINED> instruction: 0x170104f9
    1a1c:	01000802 	tsteq	r0, r2, lsl #16
    1a20:	02050001 	andeq	r0, r5, #1
    1a24:	00000000 	andeq	r0, r0, r0
    1a28:	01058c03 	tsteq	r5, r3, lsl #24
    1a2c:	00060216 	andeq	r0, r6, r6, lsl r2
    1a30:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a34:	00000002 	andeq	r0, r0, r2
    1a38:	059c0300 	ldreq	r0, [ip, #768]	; 0x300
    1a3c:	241c1601 	ldrcs	r1, [ip], #-1537	; 0x601
    1a40:	2333513e 	teqcs	r3, #-2147483633	; 0x8000000f
    1a44:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    1a48:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    1a4c:	1f223c0c 	svcne	0x00223c0c
    1a50:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    1a54:	3f32214d 	svccc	0x0032214d
    1a58:	02312f21 	eorseq	r2, r1, #33, 30	; 0x84
    1a5c:	0101000d 	tsteq	r1, sp
    1a60:	00020500 	andeq	r0, r2, r0, lsl #10
    1a64:	03000000 	movweq	r0, #0
    1a68:	27010680 	strcs	r0, [r1, -r0, lsl #13]
    1a6c:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1a70:	01010007 	tsteq	r1, r7
    1a74:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    1a78:	03080010 	movweq	r0, #32784	; 0x8010
    1a7c:	270106a1 	strcs	r0, [r1, -r1, lsr #13]
    1a80:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1a84:	01010007 	tsteq	r1, r7
    1a88:	a4020500 	strge	r0, [r2], #-1280	; 0x500
    1a8c:	03080010 	movweq	r0, #32784	; 0x8010
    1a90:	270106c3 	strcs	r0, [r1, -r3, asr #13]
    1a94:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1a98:	01010007 	tsteq	r1, r7
    1a9c:	00020500 	andeq	r0, r2, r0, lsl #10
    1aa0:	03000000 	movweq	r0, #0
    1aa4:	270106e3 	strcs	r0, [r1, -r3, ror #13]
    1aa8:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1aac:	01010007 	tsteq	r1, r7
    1ab0:	00020500 	andeq	r0, r2, r0, lsl #10
    1ab4:	03000000 	movweq	r0, #0
    1ab8:	27010784 	strcs	r0, [r1, -r4, lsl #15]
    1abc:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1ac0:	01010007 	tsteq	r1, r7
    1ac4:	00020500 	andeq	r0, r2, r0, lsl #10
    1ac8:	03000000 	movweq	r0, #0
    1acc:	1601079c 			; <UNDEFINED> instruction: 0x1601079c
    1ad0:	01000602 	tsteq	r0, r2, lsl #12
    1ad4:	02050001 	andeq	r0, r5, #1
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0107ac03 	tsteq	r7, r3, lsl #24
    1ae0:	00060216 	andeq	r0, r6, r6, lsl r2
    1ae4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ae8:	00000002 	andeq	r0, r0, r2
    1aec:	07c10300 	strbeq	r0, [r1, r0, lsl #6]
    1af0:	06021701 	streq	r1, [r2], -r1, lsl #14
    1af4:	00010100 	andeq	r0, r1, r0, lsl #2
    1af8:	10bc0205 	adcsne	r0, ip, r5, lsl #4
    1afc:	dd030800 	stcle	8, cr0, [r3, #-0]
    1b00:	09030107 	stmdbeq	r3, {r0, r1, r2, r8}
    1b04:	303e2201 	eorscc	r2, lr, r1, lsl #4
    1b08:	03263222 	teqeq	r6, #536870914	; 0x20000002
    1b0c:	06024a0b 	streq	r4, [r2], -fp, lsl #20
    1b10:	00010100 	andeq	r0, r1, r0, lsl #2
    1b14:	10e40205 	rscne	r0, r4, r5, lsl #4
    1b18:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1b1c:	00210101 	eoreq	r0, r1, r1, lsl #2
    1b20:	35010402 	strcc	r0, [r1, #-1026]	; 0x402
    1b24:	01040200 	mrseq	r0, R12_usr
    1b28:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1b2c:	035b3d01 	cmpeq	fp, #1, 26	; 0x40
    1b30:	06023c0a 	streq	r3, [r2], -sl, lsl #24
    1b34:	00010100 	andeq	r0, r1, r0, lsl #2
    1b38:	11140205 	tstne	r4, r5, lsl #4
    1b3c:	90030800 	andls	r0, r3, r0, lsl #16
    1b40:	02140108 	andseq	r0, r4, #8, 2
    1b44:	01010008 	tsteq	r1, r8
    1b48:	00020500 	andeq	r0, r2, r0, lsl #10
    1b4c:	03000000 	movweq	r0, #0
    1b50:	190108a4 	stmdbne	r1, {r2, r5, r7, fp}
    1b54:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1b58:	01010007 	tsteq	r1, r7
    1b5c:	00020500 	andeq	r0, r2, r0, lsl #10
    1b60:	03000000 	movweq	r0, #0
    1b64:	180108c7 	stmdane	r1, {r0, r1, r2, r6, r7, fp}
    1b68:	01000602 	tsteq	r0, r2, lsl #12
    1b6c:	00091b01 	andeq	r1, r9, r1, lsl #22
    1b70:	83000200 	movwhi	r0, #512	; 0x200
    1b74:	02000000 	andeq	r0, r0, #0
    1b78:	0d0efb01 	vstreq	d15, [lr, #-4]
    1b7c:	01010100 	mrseq	r0, (UNDEF: 17)
    1b80:	00000001 	andeq	r0, r0, r1
    1b84:	01000001 	tsteq	r0, r1
    1b88:	2f62696c 	svccs	0x0062696c
    1b8c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b90:	2f62696c 	svccs	0x0062696c
    1b94:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1b98:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b9c:	31663233 	cmncc	r6, r3, lsr r2
    1ba0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1ba8 <__Stack_Size+0x17a8>
    1ba4:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    1ba8:	00000100 	andeq	r0, r0, r0, lsl #2
    1bac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1bb0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1bb4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1bb8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1bbc:	00000200 	andeq	r0, r0, r0, lsl #4
    1bc0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1bc4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1bc8:	616d5f78 	smcvs	54776	; 0xd5f8
    1bcc:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1bd0:	73000002 	movwvc	r0, #2
    1bd4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1bd8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1bdc:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1be0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1be4:	74730000 	ldrbtvc	r0, [r3], #-0
    1be8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1bec:	5f783031 	svcpl	0x00783031
    1bf0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1bf4:	00020068 	andeq	r0, r2, r8, rrx
    1bf8:	05000000 	streq	r0, [r0, #-0]
    1bfc:	00000002 	andeq	r0, r0, r2
    1c00:	17ee0300 	strbne	r0, [lr, r0, lsl #6]!
    1c04:	21682401 	cmncs	r8, r1, lsl #8
    1c08:	242b241f 	strtcs	r2, [fp], #-1055	; 0x41f
    1c0c:	2a322b23 	bcs	c8c8a0 <__Stack_Size+0xc8c4a0>
    1c10:	02212324 	eoreq	r2, r1, #36, 6	; 0x90000000
    1c14:	01010002 	tsteq	r1, r2
    1c18:	00020500 	andeq	r0, r2, r0, lsl #10
    1c1c:	03000000 	movweq	r0, #0
    1c20:	2401189c 	strcs	r1, [r1], #-2204	; 0x89c
    1c24:	2a242168 	bcs	90a1cc <__Stack_Size+0x909dcc>
    1c28:	292f3324 	stmdbcs	pc!, {r2, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
    1c2c:	242a322f 	strtcs	r3, [sl], #-559	; 0x22f
    1c30:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1c34:	00010100 	andeq	r0, r1, r0, lsl #2
    1c38:	00000205 	andeq	r0, r0, r5, lsl #4
    1c3c:	86030000 	strhi	r0, [r3], -r0
    1c40:	ec240101 	stfs	f0, [r4], #-4
    1c44:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1c48:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
    1c4c:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1c50:	61032e1f 	tstvs	r3, pc, lsl lr
    1c54:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1c58:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1c5c:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1c60:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    1c64:	01010009 	tsteq	r1, r9
    1c68:	24020500 	strcs	r0, [r2], #-1280	; 0x500
    1c6c:	03080011 	movweq	r0, #32785	; 0x8011
    1c70:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1c74:	773d1f21 	ldrvc	r1, [sp, -r1, lsr #30]!
    1c78:	00303131 	eorseq	r3, r0, r1, lsr r1
    1c7c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1c80:	024d063c 	subeq	r0, sp, #60, 12	; 0x3c00000
    1c84:	01010005 	tsteq	r1, r5
    1c88:	00020500 	andeq	r0, r2, r0, lsl #10
    1c8c:	03000000 	movweq	r0, #0
    1c90:	030101ed 	movweq	r0, #4589	; 0x11ed
    1c94:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1c98:	200a0320 	andcs	r0, sl, r0, lsr #6
    1c9c:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    1ca0:	4a09031d 	bmi	24291c <__Stack_Size+0x24251c>
    1ca4:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
    1ca8:	262b3f1d 	qadd16cs	r3, fp, sp
    1cac:	206b0323 	rsbcs	r0, fp, r3, lsr #6
    1cb0:	22201503 	eorcs	r1, r0, #12582912	; 0xc00000
    1cb4:	01040200 	mrseq	r0, R12_usr
    1cb8:	03063c06 	movweq	r3, #27654	; 0x6c06
    1cbc:	311d4a0b 	tstcc	sp, fp, lsl #20
    1cc0:	24311d26 	ldrtcs	r1, [r1], #-3366	; 0xd26
    1cc4:	23234d3f 	teqcs	r3, #4032	; 0xfc0
    1cc8:	00050223 	andeq	r0, r5, r3, lsr #4
    1ccc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1cd0:	00000002 	andeq	r0, r0, r2
    1cd4:	02c80300 	sbceq	r0, r8, #0, 6
    1cd8:	010a0301 	tsteq	sl, r1, lsl #6
    1cdc:	03207603 	teqeq	r0, #3145728	; 0x300000
    1ce0:	235b200a 	cmpcs	fp, #10
    1ce4:	501d2623 	andspl	r2, sp, r3, lsr #12
    1ce8:	1d23312b 	stfnes	f3, [r3, #-172]!	; 0xffffff54
    1cec:	6e033123 	adfvssp	f3, f3, f3
    1cf0:	20120320 	andscs	r0, r2, r0, lsr #6
    1cf4:	20740331 	rsbscs	r0, r4, r1, lsr r3
    1cf8:	22200c03 	eorcs	r0, r0, #768	; 0x300
    1cfc:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
    1d00:	2e060104 	adfcss	f0, f6, f4
    1d04:	4a0b0306 	bmi	2c2924 <__Stack_Size+0x2c2524>
    1d08:	3f313f1d 	svccc	0x00313f1d
    1d0c:	79033f40 	stmdbvc	r3, {r6, r8, r9, sl, fp, ip, sp}
    1d10:	4e312720 	cdpmi	7, 3, cr2, cr1, cr0, {1}
    1d14:	04022323 	streq	r2, [r2], #-803	; 0x323
    1d18:	00010100 	andeq	r0, r1, r0, lsl #2
    1d1c:	00000205 	andeq	r0, r0, r5, lsl #4
    1d20:	a4030000 	strge	r0, [r3], #-0
    1d24:	0a030103 	beq	c2138 <__Stack_Size+0xc1d38>
    1d28:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1d2c:	5b200a03 	blpl	804540 <__Stack_Size+0x804140>
    1d30:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1d34:	23232b50 	teqcs	r3, #80, 22	; 0x14000
    1d38:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1d3c:	1203206e 	andne	r2, r3, #110	; 0x6e
    1d40:	231d3120 	tstcs	sp, #32, 2
    1d44:	04020022 	streq	r0, [r2], #-34	; 0x22
    1d48:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1d4c:	1d4a0b03 	vstrne	d16, [sl, #-12]
    1d50:	403f313f 	eorsmi	r3, pc, pc, lsr r1	; <UNPREDICTABLE>
    1d54:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    1d58:	234e3127 	movtcs	r3, #57639	; 0xe127
    1d5c:	00040223 	andeq	r0, r4, r3, lsr #4
    1d60:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d64:	00000002 	andeq	r0, r0, r2
    1d68:	04800300 	streq	r0, [r0], #768	; 0x300
    1d6c:	010a0301 	tsteq	sl, r1, lsl #6
    1d70:	03207603 	teqeq	r0, #3145728	; 0x300000
    1d74:	235b200a 	cmpcs	fp, #10
    1d78:	501d2623 	andspl	r2, sp, r3, lsr #12
    1d7c:	1d23312b 	stfnes	f3, [r3, #-172]!	; 0xffffff54
    1d80:	6e033123 	adfvssp	f3, f3, f3
    1d84:	20120320 	andscs	r0, r2, r0, lsr #6
    1d88:	20740331 	rsbscs	r0, r4, r1, lsr r3
    1d8c:	30200c03 	eorcc	r0, r0, r3, lsl #24
    1d90:	0200251b 	andeq	r2, r0, #113246208	; 0x6c00000
    1d94:	2e060104 	adfcss	f0, f6, f4
    1d98:	311d5206 	tstcc	sp, r6, lsl #4
    1d9c:	02232340 	eoreq	r2, r3, #64, 6
    1da0:	01010004 	tsteq	r1, r4
    1da4:	00020500 	andeq	r0, r2, r0, lsl #10
    1da8:	03000000 	movweq	r0, #0
    1dac:	030105d1 	movweq	r0, #5585	; 0x15d1
    1db0:	0008010d 	andeq	r0, r8, sp, lsl #2
    1db4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1db8:	00000002 	andeq	r0, r0, r2
    1dbc:	05ee0300 	strbeq	r0, [lr, #768]!	; 0x300
    1dc0:	2f3d1401 	svccs	0x003d1401
    1dc4:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1dc8:	00010100 	andeq	r0, r1, r0, lsl #2
    1dcc:	00000205 	andeq	r0, r0, r5, lsl #4
    1dd0:	80030000 	andhi	r0, r3, r0
    1dd4:	2f140106 	svccs	0x00140106
    1dd8:	21212121 	teqcs	r1, r1, lsr #2
    1ddc:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1de0:	00010100 	andeq	r0, r1, r0, lsl #2
    1de4:	00000205 	andeq	r0, r0, r5, lsl #4
    1de8:	95030000 	strls	r0, [r3, #-0]
    1dec:	22140106 	andscs	r0, r4, #-2147483647	; 0x80000001
    1df0:	2121211e 	teqcs	r1, lr, lsl r1
    1df4:	00020221 	andeq	r0, r2, r1, lsr #4
    1df8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1dfc:	00000002 	andeq	r0, r0, r2
    1e00:	06a70300 	strteq	r0, [r7], r0, lsl #6
    1e04:	212f1401 	teqcs	pc, r1, lsl #8
    1e08:	21212121 	teqcs	r1, r1, lsr #2
    1e0c:	01000202 	tsteq	r0, r2, lsl #4
    1e10:	02050001 	andeq	r0, r5, #1
    1e14:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
    1e18:	0106bc03 	tsteq	r6, r3, lsl #24
    1e1c:	4f231d1a 	svcmi	0x00231d1a
    1e20:	01000602 	tsteq	r0, r2, lsl #12
    1e24:	02050001 	andeq	r0, r5, #1
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	0106d703 	tsteq	r6, r3, lsl #14
    1e30:	6b232b1a 	blvs	8ccaa0 <__Stack_Size+0x8cc6a0>
    1e34:	01000502 	tsteq	r0, r2, lsl #10
    1e38:	02050001 	andeq	r0, r5, #1
    1e3c:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    1e40:	0106fd03 	tsteq	r6, r3, lsl #26
    1e44:	2b010a03 	blcs	44658 <__Stack_Size+0x44258>
    1e48:	04023323 	streq	r3, [r2], #-803	; 0x323
    1e4c:	00010100 	andeq	r0, r1, r0, lsl #2
    1e50:	00000205 	andeq	r0, r0, r5, lsl #4
    1e54:	a0030000 	andge	r0, r3, r0
    1e58:	02190107 	andseq	r0, r9, #-1073741823	; 0xc0000001
    1e5c:	01010002 	tsteq	r1, r2
    1e60:	00020500 	andeq	r0, r2, r0, lsl #10
    1e64:	03000000 	movweq	r0, #0
    1e68:	190107bf 	stmdbne	r1, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl}
    1e6c:	01000402 	tsteq	r0, r2, lsl #8
    1e70:	02050001 	andeq	r0, r5, #1
    1e74:	00000000 	andeq	r0, r0, r0
    1e78:	0107dc03 	tsteq	r7, r3, lsl #24
    1e7c:	2b010a03 	blcs	44690 <__Stack_Size+0x44290>
    1e80:	04023323 	streq	r3, [r2], #-803	; 0x323
    1e84:	00010100 	andeq	r0, r1, r0, lsl #2
    1e88:	00000205 	andeq	r0, r0, r5, lsl #4
    1e8c:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    1e90:	02170107 	andseq	r0, r7, #-1073741823	; 0xc0000001
    1e94:	01010007 	tsteq	r1, r7
    1e98:	00020500 	andeq	r0, r2, r0, lsl #10
    1e9c:	03000000 	movweq	r0, #0
    1ea0:	0301088e 	movweq	r0, #6286	; 0x188e
    1ea4:	23010292 	movwcs	r0, #4754	; 0x1292
    1ea8:	ee03234d 	cdp	3, 0, cr2, cr3, cr13, {2}
    1eac:	0602207d 			; <UNDEFINED> instruction: 0x0602207d
    1eb0:	00010100 	andeq	r0, r1, r0, lsl #2
    1eb4:	00000205 	andeq	r0, r0, r5, lsl #4
    1eb8:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    1ebc:	28200108 	stmdacs	r0!, {r3, r8}
    1ec0:	03207803 	teqeq	r0, #196608	; 0x30000
    1ec4:	222c2e0a 	eorcs	r2, ip, #10, 28	; 0xa0
    1ec8:	01e40340 	mvneq	r0, r0, asr #6
    1ecc:	234d232e 	movtcs	r2, #54062	; 0xd32e
    1ed0:	207e9a03 	rsbscs	r9, lr, r3, lsl #20
    1ed4:	01000602 	tsteq	r0, r2, lsl #12
    1ed8:	02050001 	andeq	r0, r5, #1
    1edc:	00000000 	andeq	r0, r0, r0
    1ee0:	0109b203 	tsteq	r9, r3, lsl #4
    1ee4:	26200903 	strtcs	r0, [r0], -r3, lsl #18
    1ee8:	023f232b 	eorseq	r2, pc, #-1409286144	; 0xac000000
    1eec:	01010002 	tsteq	r1, r2
    1ef0:	00020500 	andeq	r0, r2, r0, lsl #10
    1ef4:	03000000 	movweq	r0, #0
    1ef8:	200108dc 	ldrdcs	r0, [r1], -ip
    1efc:	31200a03 	teqcc	r0, r3, lsl #20
    1f00:	02314b28 	eorseq	r4, r1, #40, 22	; 0xa000
    1f04:	01010002 	tsteq	r1, r2
    1f08:	00020500 	andeq	r0, r2, r0, lsl #10
    1f0c:	03000000 	movweq	r0, #0
    1f10:	2001098e 	andcs	r0, r1, lr, lsl #19
    1f14:	06023128 	streq	r3, [r2], -r8, lsr #2
    1f18:	00010100 	andeq	r0, r1, r0, lsl #2
    1f1c:	118a0205 	orrne	r0, sl, r5, lsl #4
    1f20:	d6030800 	strle	r0, [r3], -r0, lsl #16
    1f24:	23180109 	tstcs	r8, #1073741826	; 0x40000002
    1f28:	01000202 	tsteq	r0, r2, lsl #4
    1f2c:	02050001 	andeq	r0, r5, #1
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	0109f203 	tsteq	r9, r3, lsl #4
    1f38:	234d2319 	movtcs	r2, #54041	; 0xd319
    1f3c:	01000202 	tsteq	r0, r2, lsl #4
    1f40:	02050001 	andeq	r0, r5, #1
    1f44:	00000000 	andeq	r0, r0, r0
    1f48:	010a9803 	tsteq	sl, r3, lsl #16
    1f4c:	234d231a 	movtcs	r2, #54042	; 0xd31a
    1f50:	01000202 	tsteq	r0, r2, lsl #4
    1f54:	02050001 	andeq	r0, r5, #1
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	010ac603 	tsteq	sl, r3, lsl #12
    1f60:	23200c03 	teqcs	r0, #768	; 0x300
    1f64:	79032723 	stmdbvc	r3, {r0, r1, r5, r8, r9, sl, sp}
    1f68:	0332272e 	teqeq	r2, #12058624	; 0xb80000
    1f6c:	25322e78 	ldrcs	r2, [r2, #-3704]!	; 0xe78
    1f70:	24207703 	strtcs	r7, [r0], #-1795	; 0x703
    1f74:	0332251c 	teqeq	r2, #28, 10	; 0x7000000
    1f78:	32242e78 	eorcc	r2, r4, #120, 28	; 0x780
    1f7c:	02232323 	eoreq	r2, r3, #-1946157056	; 0x8c000000
    1f80:	01010002 	tsteq	r1, r2
    1f84:	00020500 	andeq	r0, r2, r0, lsl #10
    1f88:	03000000 	movweq	r0, #0
    1f8c:	19010aff 	stmdbne	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp}
    1f90:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    1f94:	01010002 	tsteq	r1, r2
    1f98:	00020500 	andeq	r0, r2, r0, lsl #10
    1f9c:	03000000 	movweq	r0, #0
    1fa0:	19010ba1 	stmdbne	r1, {r0, r5, r7, r8, r9, fp}
    1fa4:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    1fa8:	01010002 	tsteq	r1, r2
    1fac:	00020500 	andeq	r0, r2, r0, lsl #10
    1fb0:	03000000 	movweq	r0, #0
    1fb4:	19010bc3 	stmdbne	r1, {r0, r1, r6, r7, r8, r9, fp}
    1fb8:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    1fbc:	01010002 	tsteq	r1, r2
    1fc0:	00020500 	andeq	r0, r2, r0, lsl #10
    1fc4:	03000000 	movweq	r0, #0
    1fc8:	18010be5 	stmdane	r1, {r0, r2, r5, r6, r7, r8, r9, fp}
    1fcc:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    1fd0:	01010002 	tsteq	r1, r2
    1fd4:	00020500 	andeq	r0, r2, r0, lsl #10
    1fd8:	03000000 	movweq	r0, #0
    1fdc:	1a010c82 	bne	451ec <__Stack_Size+0x44dec>
    1fe0:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    1fe4:	01010006 	tsteq	r1, r6
    1fe8:	00020500 	andeq	r0, r2, r0, lsl #10
    1fec:	03000000 	movweq	r0, #0
    1ff0:	1a010c9d 	bne	4526c <__Stack_Size+0x44e6c>
    1ff4:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    1ff8:	01010006 	tsteq	r1, r6
    1ffc:	00020500 	andeq	r0, r2, r0, lsl #10
    2000:	03000000 	movweq	r0, #0
    2004:	1a010cb9 	bne	452f0 <__Stack_Size+0x44ef0>
    2008:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    200c:	01010006 	tsteq	r1, r6
    2010:	00020500 	andeq	r0, r2, r0, lsl #10
    2014:	03000000 	movweq	r0, #0
    2018:	1a010cd5 	bne	45374 <__Stack_Size+0x44f74>
    201c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2020:	01010006 	tsteq	r1, r6
    2024:	00020500 	andeq	r0, r2, r0, lsl #10
    2028:	03000000 	movweq	r0, #0
    202c:	19010cf4 	stmdbne	r1, {r2, r4, r5, r6, r7, sl, fp}
    2030:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2034:	01010002 	tsteq	r1, r2
    2038:	00020500 	andeq	r0, r2, r0, lsl #10
    203c:	03000000 	movweq	r0, #0
    2040:	19010d95 	stmdbne	r1, {r0, r2, r4, r7, r8, sl, fp}
    2044:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    2048:	01010002 	tsteq	r1, r2
    204c:	00020500 	andeq	r0, r2, r0, lsl #10
    2050:	03000000 	movweq	r0, #0
    2054:	19010db6 	stmdbne	r1, {r1, r2, r4, r5, r7, r8, sl, fp}
    2058:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    205c:	01010002 	tsteq	r1, r2
    2060:	00020500 	andeq	r0, r2, r0, lsl #10
    2064:	03000000 	movweq	r0, #0
    2068:	19010dd7 	stmdbne	r1, {r0, r1, r2, r4, r6, r7, r8, sl, fp}
    206c:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    2070:	01010002 	tsteq	r1, r2
    2074:	00020500 	andeq	r0, r2, r0, lsl #10
    2078:	03000000 	movweq	r0, #0
    207c:	1a010df7 	bne	45860 <__Stack_Size+0x45460>
    2080:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    2084:	01010002 	tsteq	r1, r2
    2088:	00020500 	andeq	r0, r2, r0, lsl #10
    208c:	03000000 	movweq	r0, #0
    2090:	1a010e98 	bne	45af8 <__Stack_Size+0x456f8>
    2094:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    2098:	01010002 	tsteq	r1, r2
    209c:	00020500 	andeq	r0, r2, r0, lsl #10
    20a0:	03000000 	movweq	r0, #0
    20a4:	1a010eb9 	bne	45b90 <__Stack_Size+0x45790>
    20a8:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20ac:	01010002 	tsteq	r1, r2
    20b0:	00020500 	andeq	r0, r2, r0, lsl #10
    20b4:	03000000 	movweq	r0, #0
    20b8:	1a010eda 	bne	45c28 <__Stack_Size+0x45828>
    20bc:	023f4d23 	eorseq	r4, pc, #2240	; 0x8c0
    20c0:	01010002 	tsteq	r1, r2
    20c4:	00020500 	andeq	r0, r2, r0, lsl #10
    20c8:	03000000 	movweq	r0, #0
    20cc:	19010efb 	stmdbne	r1, {r0, r1, r3, r4, r5, r6, r7, r9, sl, fp}
    20d0:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20d4:	01010002 	tsteq	r1, r2
    20d8:	00020500 	andeq	r0, r2, r0, lsl #10
    20dc:	03000000 	movweq	r0, #0
    20e0:	19010f9b 	stmdbne	r1, {r0, r1, r3, r4, r7, r8, r9, sl, fp}
    20e4:	023f3123 	eorseq	r3, pc, #-1073741816	; 0xc0000008
    20e8:	01010002 	tsteq	r1, r2
    20ec:	00020500 	andeq	r0, r2, r0, lsl #10
    20f0:	03000000 	movweq	r0, #0
    20f4:	19010fbb 	stmdbne	r1, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp}
    20f8:	02234d23 	eoreq	r4, r3, #2240	; 0x8c0
    20fc:	01010002 	tsteq	r1, r2
    2100:	00020500 	andeq	r0, r2, r0, lsl #10
    2104:	03000000 	movweq	r0, #0
    2108:	19010fdb 	stmdbne	r1, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp}
    210c:	023f3123 	eorseq	r3, pc, #-1073741816	; 0xc0000008
    2110:	01010002 	tsteq	r1, r2
    2114:	00020500 	andeq	r0, r2, r0, lsl #10
    2118:	03000000 	movweq	r0, #0
    211c:	19010ffb 	stmdbne	r1, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    2120:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    2124:	01010002 	tsteq	r1, r2
    2128:	00020500 	andeq	r0, r2, r0, lsl #10
    212c:	03000000 	movweq	r0, #0
    2130:	19011098 	stmdbne	r1, {r3, r4, r7, ip}
    2134:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    2138:	01010002 	tsteq	r1, r2
    213c:	00020500 	andeq	r0, r2, r0, lsl #10
    2140:	03000000 	movweq	r0, #0
    2144:	190110b6 	stmdbne	r1, {r1, r2, r4, r5, r7, ip}
    2148:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    214c:	01010002 	tsteq	r1, r2
    2150:	00020500 	andeq	r0, r2, r0, lsl #10
    2154:	03000000 	movweq	r0, #0
    2158:	190110d3 	stmdbne	r1, {r0, r1, r4, r6, r7, ip}
    215c:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    2160:	01010002 	tsteq	r1, r2
    2164:	00020500 	andeq	r0, r2, r0, lsl #10
    2168:	03000000 	movweq	r0, #0
    216c:	190110f1 	stmdbne	r1, {r0, r4, r5, r6, r7, ip}
    2170:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    2174:	01010002 	tsteq	r1, r2
    2178:	00020500 	andeq	r0, r2, r0, lsl #10
    217c:	03000000 	movweq	r0, #0
    2180:	1901118e 	stmdbne	r1, {r1, r2, r3, r7, r8, ip}
    2184:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    2188:	01010002 	tsteq	r1, r2
    218c:	00020500 	andeq	r0, r2, r0, lsl #10
    2190:	03000000 	movweq	r0, #0
    2194:	190111ac 	stmdbne	r1, {r2, r3, r5, r7, r8, ip}
    2198:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    219c:	01010002 	tsteq	r1, r2
    21a0:	00020500 	andeq	r0, r2, r0, lsl #10
    21a4:	03000000 	movweq	r0, #0
    21a8:	190111ce 	stmdbne	r1, {r1, r2, r3, r6, r7, r8, ip}
    21ac:	20760331 	rsbscs	r0, r6, r1, lsr r3
    21b0:	05025b27 	streq	r5, [r2, #-2855]	; 0xb27
    21b4:	00010100 	andeq	r0, r1, r0, lsl #2
    21b8:	00000205 	andeq	r0, r0, r5, lsl #4
    21bc:	ea030000 	b	c21c4 <__Stack_Size+0xc1dc4>
    21c0:	31190111 	tstcc	r9, r1, lsl r1
    21c4:	27207603 	strcs	r7, [r0, -r3, lsl #12]!
    21c8:	0005025b 	andeq	r0, r5, fp, asr r2
    21cc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21d0:	00000002 	andeq	r0, r0, r2
    21d4:	12920300 	addsne	r0, r2, #0, 6
    21d8:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    21dc:	3f68272e 	svccc	0x0068272e
    21e0:	02853469 	addeq	r3, r5, #1761607680	; 0x69000000
    21e4:	01010006 	tsteq	r1, r6
    21e8:	00020500 	andeq	r0, r2, r0, lsl #10
    21ec:	03000000 	movweq	r0, #0
    21f0:	1a0112b8 	bne	46cd8 <__Stack_Size+0x468d8>
    21f4:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    21f8:	01010006 	tsteq	r1, r6
    21fc:	00020500 	andeq	r0, r2, r0, lsl #10
    2200:	03000000 	movweq	r0, #0
    2204:	1a0112d5 	bne	46d60 <__Stack_Size+0x46960>
    2208:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    220c:	01010006 	tsteq	r1, r6
    2210:	00020500 	andeq	r0, r2, r0, lsl #10
    2214:	03000000 	movweq	r0, #0
    2218:	1a0112f0 	bne	46de0 <__Stack_Size+0x469e0>
    221c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2220:	01010006 	tsteq	r1, r6
    2224:	00020500 	andeq	r0, r2, r0, lsl #10
    2228:	03000000 	movweq	r0, #0
    222c:	1801138d 	stmdane	r1, {r0, r2, r3, r7, r8, r9, ip}
    2230:	00050269 	andeq	r0, r5, r9, ror #4
    2234:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2238:	00000002 	andeq	r0, r0, r2
    223c:	13ae0300 			; <UNDEFINED> instruction: 0x13ae0300
    2240:	02691901 	rsbeq	r1, r9, #16384	; 0x4000
    2244:	01010005 	tsteq	r1, r5
    2248:	00020500 	andeq	r0, r2, r0, lsl #10
    224c:	03000000 	movweq	r0, #0
    2250:	180113ca 	stmdane	r1, {r1, r3, r6, r7, r8, r9, ip}
    2254:	00050269 	andeq	r0, r5, r9, ror #4
    2258:	05000101 	streq	r0, [r0, #-257]	; 0x101
    225c:	00000002 	andeq	r0, r0, r2
    2260:	13e40300 	mvnne	r0, #0, 6
    2264:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    2268:	01010005 	tsteq	r1, r5
    226c:	00020500 	andeq	r0, r2, r0, lsl #10
    2270:	03000000 	movweq	r0, #0
    2274:	170113f9 			; <UNDEFINED> instruction: 0x170113f9
    2278:	01000202 	tsteq	r0, r2, lsl #4
    227c:	02050001 	andeq	r0, r5, #1
    2280:	00000000 	andeq	r0, r0, r0
    2284:	01148a03 	tsteq	r4, r3, lsl #20
    2288:	00020217 	andeq	r0, r2, r7, lsl r2
    228c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2290:	00000002 	andeq	r0, r0, r2
    2294:	149c0300 	ldrne	r0, [ip], #768	; 0x300
    2298:	02021701 	andeq	r1, r2, #262144	; 0x40000
    229c:	00010100 	andeq	r0, r1, r0, lsl #2
    22a0:	00000205 	andeq	r0, r0, r5, lsl #4
    22a4:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    22a8:	02170114 	andseq	r0, r7, #20, 2
    22ac:	01010002 	tsteq	r1, r2
    22b0:	00020500 	andeq	r0, r2, r0, lsl #10
    22b4:	03000000 	movweq	r0, #0
    22b8:	170114c0 	strne	r1, [r1, -r0, asr #9]
    22bc:	01000202 	tsteq	r0, r2, lsl #4
    22c0:	02050001 	andeq	r0, r5, #1
    22c4:	00000000 	andeq	r0, r0, r0
    22c8:	0114d203 	tsteq	r4, r3, lsl #4
    22cc:	00030217 	andeq	r0, r3, r7, lsl r2
    22d0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22d4:	00000002 	andeq	r0, r0, r2
    22d8:	14ea0300 	strbtne	r0, [sl], #768	; 0x300
    22dc:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    22e0:	01010005 	tsteq	r1, r5
    22e4:	00020500 	andeq	r0, r2, r0, lsl #10
    22e8:	03000000 	movweq	r0, #0
    22ec:	18011586 	stmdane	r1, {r1, r2, r7, r8, sl, ip}
    22f0:	00070269 	andeq	r0, r7, r9, ror #4
    22f4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    22f8:	00000002 	andeq	r0, r0, r2
    22fc:	058a0300 	streq	r0, [sl, #768]	; 0x300
    2300:	03282001 	teqeq	r8, #1
    2304:	7603200a 	strvc	r2, [r3], -sl
    2308:	20130320 	andscs	r0, r3, r0, lsr #6
    230c:	442e6f03 	strtmi	r6, [lr], #-3843	; 0xf03
    2310:	03206e03 	teqeq	r0, #3, 28	; 0x30
    2314:	3f512014 	svccc	0x00512014
    2318:	03694d32 	cmneq	r9, #3200	; 0xc80
    231c:	6f032e11 	svcvs	0x00032e11
    2320:	4d32332e 	ldcmi	3, cr3, [r2, #-184]!	; 0xffffff48
    2324:	022c3069 	eoreq	r3, ip, #105	; 0x69
    2328:	01010002 	tsteq	r1, r2
    232c:	00020500 	andeq	r0, r2, r0, lsl #10
    2330:	03000000 	movweq	r0, #0
    2334:	180115a2 	stmdane	r1, {r1, r5, r7, r8, sl, ip}
    2338:	00050269 	andeq	r0, r5, r9, ror #4
    233c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2340:	00000002 	andeq	r0, r0, r2
    2344:	15be0300 	ldrne	r0, [lr, #768]!	; 0x300
    2348:	02691801 	rsbeq	r1, r9, #65536	; 0x10000
    234c:	01010007 	tsteq	r1, r7
    2350:	00020500 	andeq	r0, r2, r0, lsl #10
    2354:	03000000 	movweq	r0, #0
    2358:	030104c9 	movweq	r0, #5321	; 0x14c9
    235c:	77032009 	strvc	r2, [r3, -r9]
    2360:	58090320 	stmdapl	r9, {r5, r8, r9}
    2364:	20033323 	andcs	r3, r3, r3, lsr #6
    2368:	2e60032e 	cdpcs	3, 6, cr0, cr0, cr14, {1}
    236c:	03333130 	teqeq	r3, #48, 2
    2370:	6a032e16 	bvs	cdbd0 <__Stack_Size+0xcd7d0>
    2374:	ea03302e 	b	ce434 <__Stack_Size+0xce034>
    2378:	96032e13 			; <UNDEFINED> instruction: 0x96032e13
    237c:	ea03206c 	b	ca534 <__Stack_Size+0xca134>
    2380:	215a2013 	cmpcs	sl, r3, lsl r0
    2384:	292f251f 	stmdbcs	pc!, {r0, r1, r2, r3, r4, r8, sl, sp}	; <UNPREDICTABLE>
    2388:	5b2f3125 	blpl	bce824 <__Stack_Size+0xbce424>
    238c:	6c8e0321 	stcvs	3, cr0, [lr], {33}	; 0x21
    2390:	200c0320 	andcs	r0, ip, r0, lsr #6
    2394:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    2398:	5a2e1491 	bpl	b875e4 <__Stack_Size+0xb871e4>
    239c:	24382421 	ldrtcs	r2, [r8], #-1057	; 0x421
    23a0:	2a2f3121 	bcs	bce82c <__Stack_Size+0xbce42c>
    23a4:	31241c32 	teqcc	r4, r2, lsr ip
    23a8:	6be90321 	blvs	ffa43034 <SCS_BASE+0x1fa35034>
    23ac:	022c2220 	eoreq	r2, ip, #32, 4
    23b0:	01010002 	tsteq	r1, r2
    23b4:	00020500 	andeq	r0, r2, r0, lsl #10
    23b8:	03000000 	movweq	r0, #0
    23bc:	180115d8 	stmdane	r1, {r3, r4, r6, r7, r8, sl, ip}
    23c0:	0005023f 	andeq	r0, r5, pc, lsr r2
    23c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23c8:	00000002 	andeq	r0, r0, r2
    23cc:	15ec0300 	strbne	r0, [ip, #768]!	; 0x300
    23d0:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    23d4:	01010002 	tsteq	r1, r2
    23d8:	00020500 	andeq	r0, r2, r0, lsl #10
    23dc:	03000000 	movweq	r0, #0
    23e0:	170115fd 			; <UNDEFINED> instruction: 0x170115fd
    23e4:	00020221 	andeq	r0, r2, r1, lsr #4
    23e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23ec:	00000002 	andeq	r0, r0, r2
    23f0:	168e0300 	strne	r0, [lr], r0, lsl #6
    23f4:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    23f8:	01010002 	tsteq	r1, r2
    23fc:	00020500 	andeq	r0, r2, r0, lsl #10
    2400:	03000000 	movweq	r0, #0
    2404:	1701169f 			; <UNDEFINED> instruction: 0x1701169f
    2408:	0002022f 	andeq	r0, r2, pc, lsr #4
    240c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2410:	00000002 	andeq	r0, r0, r2
    2414:	16af0300 	strtne	r0, [pc], r0, lsl #6
    2418:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    241c:	01010002 	tsteq	r1, r2
    2420:	00020500 	andeq	r0, r2, r0, lsl #10
    2424:	03000000 	movweq	r0, #0
    2428:	170116bf 			; <UNDEFINED> instruction: 0x170116bf
    242c:	00020221 	andeq	r0, r2, r1, lsr #4
    2430:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2434:	00000002 	andeq	r0, r0, r2
    2438:	16dd0300 	ldrbne	r0, [sp], r0, lsl #6
    243c:	09031a01 	stmdbeq	r3, {r0, r9, fp, ip}
    2440:	0004022e 	andeq	r0, r4, lr, lsr #4
    2444:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2448:	00119002 	andseq	r9, r1, r2
    244c:	17860308 	strne	r0, [r6, r8, lsl #6]
    2450:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2454:	00010100 	andeq	r0, r1, r0, lsl #2
    2458:	00000205 	andeq	r0, r0, r5, lsl #4
    245c:	a2030000 	andge	r0, r3, #0
    2460:	09030117 	stmdbeq	r3, {r0, r1, r2, r4, r8}
    2464:	2c222201 	sfmcs	f2, 4, [r2], #-4
    2468:	04020022 	streq	r0, [r2], #-34	; 0x22
    246c:	00200601 	eoreq	r0, r0, r1, lsl #12
    2470:	06010402 	streq	r0, [r1], -r2, lsl #8
    2474:	01024322 	tsteq	r2, r2, lsr #6
    2478:	00010100 	andeq	r0, r1, r0, lsl #2
    247c:	11980205 	orrsne	r0, r8, r5, lsl #4
    2480:	cd030800 	stcgt	8, cr0, [r3, #-0]
    2484:	02180117 	andseq	r0, r8, #-1073741819	; 0xc0000005
    2488:	01010004 	tsteq	r1, r4
    248c:	000000de 	ldrdeq	r0, [r0], -lr
    2490:	00610002 	rsbeq	r0, r1, r2
    2494:	01020000 	mrseq	r0, (UNDEF: 2)
    2498:	000d0efb 	strdeq	r0, [sp], -fp
    249c:	01010101 	tsteq	r1, r1, lsl #2
    24a0:	01000000 	mrseq	r0, (UNDEF: 0)
    24a4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    24a8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    24ac:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    24b0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    24b4:	0000636e 	andeq	r6, r0, lr, ror #6
    24b8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    24bc:	30316632 	eorscc	r6, r1, r2, lsr r6
    24c0:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    24c4:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    24c8:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    24cc:	73000001 	movwvc	r0, #1
    24d0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    24d4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    24d8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    24dc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    24e0:	73000002 	movwvc	r0, #2
    24e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    24e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    24ec:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    24f0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    24f4:	00000000 	andeq	r0, r0, r0
    24f8:	00000205 	andeq	r0, r0, r5, lsl #4
    24fc:	2b030000 	blcs	c2504 <__Stack_Size+0xc2104>
    2500:	4e222401 	cdpmi	4, 2, cr2, cr2, cr1, {0}
    2504:	01000602 	tsteq	r0, r2, lsl #12
    2508:	02050001 	andeq	r0, r5, #1
    250c:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
    2510:	0100c203 	tsteq	r0, r3, lsl #4
    2514:	00060216 	andeq	r0, r6, r6, lsl r2
    2518:	05000101 	streq	r0, [r0, #-257]	; 0x101
    251c:	0011ac02 	andseq	sl, r1, r2, lsl #24
    2520:	00d50308 	sbcseq	r0, r5, r8, lsl #6
    2524:	4c3e1601 	ldcmi	6, cr1, [lr], #-4
    2528:	06025c30 			; <UNDEFINED> instruction: 0x06025c30
    252c:	00010100 	andeq	r0, r1, r0, lsl #2
    2530:	11d40205 	bicsne	r0, r4, r5, lsl #4
    2534:	f0030800 			; <UNDEFINED> instruction: 0xf0030800
    2538:	1e260100 	sufnes	f0, f6, f0
    253c:	06024022 	streq	r4, [r2], -r2, lsr #32
    2540:	00010100 	andeq	r0, r1, r0, lsl #2
    2544:	00000205 	andeq	r0, r0, r5, lsl #4
    2548:	86030000 	strhi	r0, [r3], -r0
    254c:	2f130101 	svccs	0x00130101
    2550:	01000402 	tsteq	r0, r2, lsl #8
    2554:	02050001 	andeq	r0, r5, #1
    2558:	00000000 	andeq	r0, r0, r0
    255c:	01019603 	tsteq	r1, r3, lsl #12
    2560:	3e010a03 	vmlacc.f32	s0, s2, s6
    2564:	09032332 	stmdbeq	r3, {r1, r4, r5, r8, r9, sp}
    2568:	0006022e 	andeq	r0, r6, lr, lsr #4
    256c:	03230101 	teqeq	r3, #1073741824	; 0x40000000
    2570:	00020000 	andeq	r0, r2, r0
    2574:	00000087 	andeq	r0, r0, r7, lsl #1
    2578:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    257c:	0101000d 	tsteq	r1, sp
    2580:	00000101 	andeq	r0, r0, r1, lsl #2
    2584:	00000100 	andeq	r0, r0, r0, lsl #2
    2588:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    258c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2590:	62696c00 	rsbvs	r6, r9, #0, 24
    2594:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2598:	74730000 	ldrbtvc	r0, [r3], #-0
    259c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    25a0:	5f783031 	svcpl	0x00783031
    25a4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    25a8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    25ac:	73000001 	movwvc	r0, #1
    25b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    25b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    25b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    25bc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    25c0:	73000002 	movwvc	r0, #2
    25c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    25c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    25cc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    25d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    25d4:	74730000 	ldrbtvc	r0, [r3], #-0
    25d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    25dc:	5f783031 	svcpl	0x00783031
    25e0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    25e4:	00682e74 	rsbeq	r2, r8, r4, ror lr
    25e8:	73000002 	movwvc	r0, #2
    25ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    25f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    25f4:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    25f8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    25fc:	00000000 	andeq	r0, r0, r0
    2600:	00000205 	andeq	r0, r0, r5, lsl #4
    2604:	da030000 	ble	c260c <__Stack_Size+0xc220c>
    2608:	08240100 	stmdaeq	r4!, {r8}
    260c:	581b033f 	ldmdapl	fp, {r0, r1, r2, r3, r4, r5, r8, r9}
    2610:	5c2e6603 	stcpl	6, cr6, [lr], #-12
    2614:	40594059 	subsmi	r4, r9, r9, asr r0
    2618:	42594059 	subsmi	r4, r9, #89	; 0x59
    261c:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    2620:	01010007 	tsteq	r1, r7
    2624:	00020500 	andeq	r0, r2, r0, lsl #10
    2628:	03000000 	movweq	r0, #0
    262c:	0301018c 	movweq	r0, #4492	; 0x118c
    2630:	03260115 	teqeq	r6, #1073741829	; 0x40000005
    2634:	3222207a 	eorcc	r2, r2, #122	; 0x7a
    2638:	03206503 	teqeq	r0, #12582912	; 0xc00000
    263c:	6203201e 	andvs	r2, r3, #30
    2640:	20210320 	eorcs	r0, r1, r0, lsr #6
    2644:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    2648:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    264c:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    2650:	26233234 			; <UNDEFINED> instruction: 0x26233234
    2654:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    2658:	032e4e03 	teqeq	lr, #3, 28	; 0x30
    265c:	4a032036 	bmi	ca73c <__Stack_Size+0xca33c>
    2660:	20390320 	eorscs	r0, r9, r0, lsr #6
    2664:	1c243f24 	stcne	15, cr3, [r4], #-144	; 0xffffff70
    2668:	3d4d6752 	stclcc	7, cr6, [sp, #-328]	; 0xfffffeb8
    266c:	05022f77 	streq	r2, [r2, #-3959]	; 0xf77
    2670:	00010100 	andeq	r0, r1, r0, lsl #2
    2674:	00000205 	andeq	r0, r0, r5, lsl #4
    2678:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
    267c:	40140101 	andsmi	r0, r4, r1, lsl #2
    2680:	21212f1d 	teqcs	r1, sp, lsl pc
    2684:	00020221 	andeq	r0, r2, r1, lsr #4
    2688:	05000101 	streq	r0, [r0, #-257]	; 0x101
    268c:	00000002 	andeq	r0, r0, r2
    2690:	01ff0300 	mvnseq	r0, r0, lsl #6
    2694:	01150301 	tsteq	r5, r1, lsl #6
    2698:	03206b03 	teqeq	r0, #3072	; 0xc00
    269c:	76032015 			; <UNDEFINED> instruction: 0x76032015
    26a0:	200a0320 	andcs	r0, sl, r0, lsr #6
    26a4:	033c7603 	teqeq	ip, #3145728	; 0x300000
    26a8:	7803200a 	stmdavc	r3, {r1, r3, sp}
    26ac:	0232352e 	eorseq	r3, r2, #192937984	; 0xb800000
    26b0:	01010002 	tsteq	r1, r2
    26b4:	00020500 	andeq	r0, r2, r0, lsl #10
    26b8:	03000000 	movweq	r0, #0
    26bc:	140102a3 	strne	r0, [r1], #-675	; 0x2a3
    26c0:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    26c4:	01010002 	tsteq	r1, r2
    26c8:	00020500 	andeq	r0, r2, r0, lsl #10
    26cc:	03000000 	movweq	r0, #0
    26d0:	1a0102b7 	bne	431b4 <__Stack_Size+0x42db4>
    26d4:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    26d8:	01010006 	tsteq	r1, r6
    26dc:	00020500 	andeq	r0, r2, r0, lsl #10
    26e0:	03000000 	movweq	r0, #0
    26e4:	030102e2 	movweq	r0, #4834	; 0x12e2
    26e8:	7303010d 	movwvc	r0, #12557	; 0x310d
    26ec:	2012032e 	andscs	r0, r2, lr, lsr #6
    26f0:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    26f4:	24322230 	ldrtcs	r2, [r2], #-560	; 0x230
    26f8:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    26fc:	01010004 	tsteq	r1, r4
    2700:	00020500 	andeq	r0, r2, r0, lsl #10
    2704:	03000000 	movweq	r0, #0
    2708:	0301039d 	movweq	r0, #5021	; 0x139d
    270c:	242a010a 	strtcs	r0, [sl], #-266	; 0x10a
    2710:	00040234 	andeq	r0, r4, r4, lsr r2
    2714:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2718:	00000002 	andeq	r0, r0, r2
    271c:	03bc0300 			; <UNDEFINED> instruction: 0x03bc0300
    2720:	02681801 	rsbeq	r1, r8, #65536	; 0x10000
    2724:	01010005 	tsteq	r1, r5
    2728:	00020500 	andeq	r0, r2, r0, lsl #10
    272c:	03000000 	movweq	r0, #0
    2730:	170103d5 			; <UNDEFINED> instruction: 0x170103d5
    2734:	00050267 	andeq	r0, r5, r7, ror #4
    2738:	05000101 	streq	r0, [r0, #-257]	; 0x101
    273c:	00000002 	andeq	r0, r0, r2
    2740:	03ea0300 	mvneq	r0, #0, 6
    2744:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2748:	0006024f 	andeq	r0, r6, pc, asr #4
    274c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2750:	00000002 	andeq	r0, r0, r2
    2754:	048a0300 	streq	r0, [sl], #768	; 0x300
    2758:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    275c:	01010005 	tsteq	r1, r5
    2760:	00020500 	andeq	r0, r2, r0, lsl #10
    2764:	03000000 	movweq	r0, #0
    2768:	1a01049f 	bne	439ec <__Stack_Size+0x435ec>
    276c:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2770:	01010006 	tsteq	r1, r6
    2774:	00020500 	andeq	r0, r2, r0, lsl #10
    2778:	03000000 	movweq	r0, #0
    277c:	180104bb 	stmdane	r1, {r0, r1, r3, r4, r5, r7, sl}
    2780:	01000402 	tsteq	r0, r2, lsl #8
    2784:	02050001 	andeq	r0, r5, #1
    2788:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
    278c:	0104ce03 	tsteq	r4, r3, lsl #28
    2790:	03022117 	movweq	r2, #8471	; 0x2117
    2794:	00010100 	andeq	r0, r1, r0, lsl #2
    2798:	00000205 	andeq	r0, r0, r5, lsl #4
    279c:	e0030000 	and	r0, r3, r0
    27a0:	02170104 	andseq	r0, r7, #4, 2
    27a4:	01010006 	tsteq	r1, r6
    27a8:	00020500 	andeq	r0, r2, r0, lsl #10
    27ac:	03000000 	movweq	r0, #0
    27b0:	170104f3 			; <UNDEFINED> instruction: 0x170104f3
    27b4:	0006023e 	andeq	r0, r6, lr, lsr r2
    27b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    27bc:	00000002 	andeq	r0, r0, r2
    27c0:	05890300 	streq	r0, [r9, #768]	; 0x300
    27c4:	024c1701 	subeq	r1, ip, #262144	; 0x40000
    27c8:	01010005 	tsteq	r1, r5
    27cc:	00020500 	andeq	r0, r2, r0, lsl #10
    27d0:	03000000 	movweq	r0, #0
    27d4:	1a01059f 	bne	43e58 <__Stack_Size+0x43a58>
    27d8:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    27dc:	01010006 	tsteq	r1, r6
    27e0:	00020500 	andeq	r0, r2, r0, lsl #10
    27e4:	03000000 	movweq	r0, #0
    27e8:	1a0105bc 	bne	43ee0 <__Stack_Size+0x43ae0>
    27ec:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    27f0:	01010006 	tsteq	r1, r6
    27f4:	00020500 	andeq	r0, r2, r0, lsl #10
    27f8:	03000000 	movweq	r0, #0
    27fc:	1a0105d9 	bne	43f68 <__Stack_Size+0x43b68>
    2800:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2804:	01010006 	tsteq	r1, r6
    2808:	00020500 	andeq	r0, r2, r0, lsl #10
    280c:	03000000 	movweq	r0, #0
    2810:	170105f8 			; <UNDEFINED> instruction: 0x170105f8
    2814:	00050267 	andeq	r0, r5, r7, ror #4
    2818:	05000101 	streq	r0, [r0, #-257]	; 0x101
    281c:	00000002 	andeq	r0, r0, r2
    2820:	068d0300 	streq	r0, [sp], r0, lsl #6
    2824:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2828:	0006024f 	andeq	r0, r6, pc, asr #4
    282c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2830:	00000002 	andeq	r0, r0, r2
    2834:	06b50300 	ldrteq	r0, [r5], r0, lsl #6
    2838:	09031a01 	stmdbeq	r3, {r0, r9, fp, ip}
    283c:	0004022e 	andeq	r0, r4, lr, lsr #4
    2840:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2844:	00000002 	andeq	r0, r0, r2
    2848:	06e90300 	strbteq	r0, [r9], r0, lsl #6
    284c:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2850:	00010100 	andeq	r0, r1, r0, lsl #2
    2854:	00000205 	andeq	r0, r0, r5, lsl #4
    2858:	8a030000 	bhi	c2860 <__Stack_Size+0xc2460>
    285c:	0a030107 	beq	c2c80 <__Stack_Size+0xc2880>
    2860:	1e3e3320 	cdpne	3, 3, cr3, cr14, cr0, {1}
    2864:	22302230 	eorscs	r2, r0, #48, 4
    2868:	00304232 	eorseq	r4, r0, r2, lsr r2
    286c:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    2870:	01040200 	mrseq	r0, R12_usr
    2874:	0402004d 	streq	r0, [r2], #-77	; 0x4d
    2878:	244e2201 	strbcs	r2, [lr], #-513	; 0x201
    287c:	01000102 	tsteq	r0, r2, lsl #2
    2880:	02050001 	andeq	r0, r5, #1
    2884:	00000000 	andeq	r0, r0, r0
    2888:	0107da03 	tsteq	r7, r3, lsl #20
    288c:	3d010a03 	vstrcc	s0, [r1, #-12]
    2890:	01000402 	tsteq	r0, r2, lsl #8
    2894:	00005901 	andeq	r5, r0, r1, lsl #18
    2898:	31000200 	mrscc	r0, R8_usr
    289c:	02000000 	andeq	r0, r0, #0
    28a0:	0d0efb01 	vstreq	d15, [lr, #-4]
    28a4:	01010100 	mrseq	r0, (UNDEF: 17)
    28a8:	00000001 	andeq	r0, r0, r1
    28ac:	01000001 	tsteq	r0, r1
    28b0:	2f62696c 	svccs	0x0062696c
    28b4:	00637273 	rsbeq	r7, r3, r3, ror r2
    28b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28bc:	31663233 	cmncc	r6, r3, lsr r2
    28c0:	765f7830 			; <UNDEFINED> instruction: 0x765f7830
    28c4:	6f746365 	svcvs	0x00746365
    28c8:	00632e72 	rsbeq	r2, r3, r2, ror lr
    28cc:	00000001 	andeq	r0, r0, r1
    28d0:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
    28d4:	03080011 	movweq	r0, #32785	; 0x8011
    28d8:	5f0101d7 	svcpl	0x000101d7
    28dc:	01040200 	mrseq	r0, R12_usr
    28e0:	4c062e06 	stcmi	14, cr2, [r6], {6}
    28e4:	04020056 	streq	r0, [r2], #-86	; 0x56
    28e8:	503e2801 	eorspl	r2, lr, r1, lsl #16
    28ec:	000e022f 	andeq	r0, lr, pc, lsr #4
    28f0:	008b0101 	addeq	r0, fp, r1, lsl #2
    28f4:	00020000 	andeq	r0, r2, r0
    28f8:	0000006d 	andeq	r0, r0, sp, rrx
    28fc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2900:	0101000d 	tsteq	r1, sp
    2904:	00000101 	andeq	r0, r0, r1, lsl #2
    2908:	00000100 	andeq	r0, r0, r0, lsl #2
    290c:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2910:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2914:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2918:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    291c:	62696c00 	rsbvs	r6, r9, #0, 24
    2920:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2924:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 292c <__Stack_Size+0x252c>
    2928:	552f6269 	strpl	r6, [pc, #-617]!	; 26c7 <__Stack_Size+0x22c7>
    292c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2930:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2934:	0000636e 	andeq	r6, r0, lr, ror #6
    2938:	5f627375 	svcpl	0x00627375
    293c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2940:	0100632e 	tsteq	r0, lr, lsr #6
    2944:	74730000 	ldrbtvc	r0, [r3], #-0
    2948:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    294c:	5f783031 	svcpl	0x00783031
    2950:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2954:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2958:	73750000 	cmnvc	r5, #0
    295c:	6f635f62 	svcvs	0x00635f62
    2960:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2964:	00000300 	andeq	r0, r0, r0, lsl #6
    2968:	02050000 	andeq	r0, r5, #0
    296c:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
    2970:	21013503 	tstcs	r1, r3, lsl #10
    2974:	2f211d31 	svccs	0x00211d31
    2978:	221e223d 	andscs	r2, lr, #-805306365	; 0xd0000003
    297c:	01000f02 	tsteq	r0, r2, lsl #30
    2980:	00038c01 	andeq	r8, r3, r1, lsl #24
    2984:	a3000200 	movwge	r0, #512	; 0x200
    2988:	02000000 	andeq	r0, r0, #0
    298c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2990:	01010100 	mrseq	r0, (UNDEF: 17)
    2994:	00000001 	andeq	r0, r0, r1
    2998:	01000001 	tsteq	r0, r1
    299c:	2f62696c 	svccs	0x0062696c
    29a0:	5f425355 	svcpl	0x00425355
    29a4:	2f62696c 	svccs	0x0062696c
    29a8:	00637273 	rsbeq	r7, r3, r3, ror r2
    29ac:	2f62696c 	svccs	0x0062696c
    29b0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    29b4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    29b8:	53552f62 	cmppl	r5, #392	; 0x188
    29bc:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    29c0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    29c4:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    29c8:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
    29cc:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
    29d0:	00010063 	andeq	r0, r1, r3, rrx
    29d4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    29d8:	31663233 	cmncc	r6, r3, lsr r2
    29dc:	745f7830 	ldrbvc	r7, [pc], #-2096	; 29e4 <__Stack_Size+0x25e4>
    29e0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    29e4:	00020068 	andeq	r0, r2, r8, rrx
    29e8:	62737500 	rsbsvs	r7, r3, #0, 10
    29ec:	6665645f 			; <UNDEFINED> instruction: 0x6665645f
    29f0:	0300682e 	movweq	r6, #2094	; 0x82e
    29f4:	73750000 	cmnvc	r5, #0
    29f8:	6f635f62 	svcvs	0x00635f62
    29fc:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    2a00:	00000300 	andeq	r0, r0, r0, lsl #6
    2a04:	5f627375 	svcpl	0x00627375
    2a08:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    2a0c:	0300682e 	movweq	r6, #2094	; 0x82e
    2a10:	73750000 	cmnvc	r5, #0
    2a14:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2a18:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    2a1c:	75000003 	strvc	r0, [r0, #-3]
    2a20:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    2a24:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    2a28:	00030068 	andeq	r0, r3, r8, rrx
    2a2c:	05000000 	streq	r0, [r0, #-0]
    2a30:	00127c02 	andseq	r7, r2, r2, lsl #24
    2a34:	013d0308 	teqeq	sp, r8, lsl #6
    2a38:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2a3c:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2a40:	00010100 	andeq	r0, r1, r0, lsl #2
    2a44:	12a00205 	adcne	r0, r0, #1342177280	; 0x50000000
    2a48:	eb030800 	bl	c4a50 <__Stack_Size+0xc4650>
    2a4c:	222f0100 	eorcs	r0, pc, #0, 2
    2a50:	2f4b223e 	svccs	0x004b223e
    2a54:	01000502 	tsteq	r0, r2, lsl #10
    2a58:	02050001 	andeq	r0, r5, #1
    2a5c:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
    2a60:	0101a303 	tsteq	r1, r3, lsl #6
    2a64:	243d222f 	ldrtcs	r2, [sp], #-559	; 0x22f
    2a68:	5b301e22 	blpl	c0a2f8 <__Stack_Size+0xc09ef8>
    2a6c:	30442223 	subcc	r2, r4, r3, lsr #4
    2a70:	3133404e 	teqcc	r3, lr, asr #32
    2a74:	31474022 	cmpcc	r7, r2, lsr #32
    2a78:	424c231d 	submi	r2, ip, #1946157056	; 0x74000000
    2a7c:	4b580b03 	blmi	1605690 <__Stack_Size+0x1605290>
    2a80:	032e6003 	teqeq	lr, #3
    2a84:	07022021 	streq	r2, [r2, -r1, lsr #32]
    2a88:	00010100 	andeq	r0, r1, r0, lsl #2
    2a8c:	13540205 	cmpne	r4, #1342177280	; 0x50000000
    2a90:	f4030800 	vst2.8	{d0-d1}, [r3], r0
    2a94:	1f130103 	svcne	0x00130103
    2a98:	33212f2f 	teqcc	r1, #47, 30	; 0xbc
    2a9c:	01040200 	mrseq	r0, R12_usr
    2aa0:	30062006 	andcc	r2, r6, r6
    2aa4:	0c03924d 	sfmeq	f1, 1, [r3], {77}	; 0x4d
    2aa8:	2e79032e 	cdpcs	3, 7, cr0, cr9, cr14, {1}
    2aac:	212e0e03 	teqcs	lr, r3, lsl #28
    2ab0:	4c857951 	stcmi	9, cr7, [r5], {81}	; 0x51
    2ab4:	2f2f2a24 	svccs	0x002f2a24
    2ab8:	23231d30 	teqcs	r3, #48, 26	; 0xc00
    2abc:	01001202 	tsteq	r0, r2, lsl #4
    2ac0:	02050001 	andeq	r0, r5, #1
    2ac4:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    2ac8:	0100d203 	tsteq	r0, r3, lsl #4
    2acc:	591f2122 	ldmdbpl	pc, {r1, r5, r8, sp}	; <UNPREDICTABLE>
    2ad0:	4b21302f 	blmi	84eb94 <__Stack_Size+0x84e794>
    2ad4:	08022232 	stmdaeq	r2, {r1, r4, r5, r9, sp}
    2ad8:	00010100 	andeq	r0, r1, r0, lsl #2
    2adc:	14340205 	ldrtne	r0, [r4], #-517	; 0x205
    2ae0:	80030800 	andhi	r0, r3, r0, lsl #16
    2ae4:	84240101 	strthi	r0, [r4], #-257	; 0x101
    2ae8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2aec:	06200601 	strteq	r0, [r0], -r1, lsl #12
    2af0:	224b342f 	subcs	r3, fp, #788529152	; 0x2f000000
    2af4:	252f2f1e 	strcs	r2, [pc, #-3870]!	; 1bde <__Stack_Size+0x17de>
    2af8:	00070221 	andeq	r0, r7, r1, lsr #4
    2afc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2b00:	00147c02 	andseq	r7, r4, r2, lsl #24
    2b04:	01f50308 	mvnseq	r0, r8, lsl #6
    2b08:	3e402101 	dvfccs	f2, f0, f1
    2b0c:	3d35224b 	lfmcc	f2, 4, [r5, #-300]!	; 0xfffffed4
    2b10:	200f0342 	andcs	r0, pc, r2, asr #6
    2b14:	43207203 	teqmi	r0, #805306368	; 0x30000000
    2b18:	2075035f 	rsbscs	r0, r5, pc, asr r3
    2b1c:	00314032 	eorseq	r4, r1, r2, lsr r0
    2b20:	06010402 	streq	r0, [r1], -r2, lsl #8
    2b24:	032f062e 	teqeq	pc, #48234496	; 0x2e00000
    2b28:	23473c09 	movtcs	r3, #31753	; 0x7c09
    2b2c:	4c4d231d 	mcrrmi	3, 1, r2, sp, cr13
    2b30:	6c235a5e 	stcvs	10, cr5, [r3], #-376	; 0xfffffe88
    2b34:	314bcc30 	cmpcc	fp, r0, lsr ip
    2b38:	00090221 	andeq	r0, r9, r1, lsr #4
    2b3c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2b40:	00155402 	andseq	r5, r5, r2, lsl #8
    2b44:	02d20308 	sbcseq	r0, r2, #8, 6	; 0x20000000
    2b48:	0f032601 	svceq	0x00032601
    2b4c:	20710320 	rsbscs	r0, r1, r0, lsr #6
    2b50:	03200f03 	teqeq	r0, #3, 30
    2b54:	43212071 	teqmi	r1, #113	; 0x71
    2b58:	31403254 	cmpcc	r0, r4, asr r2
    2b5c:	0402002f 	streq	r0, [r2], #-47	; 0x2f
    2b60:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2b64:	2e090321 	cdpcs	3, 0, cr0, cr9, cr1, {1}
    2b68:	231d3147 	tstcs	sp, #-1073741807	; 0xc0000011
    2b6c:	034bbd88 	movteq	fp, #48520	; 0xbd88
    2b70:	12032e6f 	andne	r2, r3, #1776	; 0x6f0
    2b74:	00070220 	andeq	r0, r7, r0, lsr #4
    2b78:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2b7c:	0015e002 	andseq	lr, r5, r2
    2b80:	03880308 	orreq	r0, r8, #8, 6	; 0x20000000
    2b84:	4c672101 	stfmie	f2, [r7], #-4
    2b88:	01000702 	tsteq	r0, r2, lsl #14
    2b8c:	02050001 	andeq	r0, r5, #1
    2b90:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    2b94:	0103a203 	tsteq	r3, r3, lsl #4
    2b98:	3d223d15 	stccc	13, cr3, [r2, #-84]!	; 0xffffffac
    2b9c:	04022f23 	streq	r2, [r2], #-3875	; 0xf23
    2ba0:	00010100 	andeq	r0, r1, r0, lsl #2
    2ba4:	16200205 	strtne	r0, [r0], -r5, lsl #4
    2ba8:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    2bac:	68250107 	stmdavs	r5!, {r0, r1, r2, r8}
    2bb0:	18034b5a 	stmdane	r3, {r1, r3, r4, r6, r8, r9, fp, lr}
    2bb4:	000d023c 	andeq	r0, sp, ip, lsr r2
    2bb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2bbc:	00166002 	andseq	r6, r6, r2
    2bc0:	06ed0308 	strbteq	r0, [sp], r8, lsl #6
    2bc4:	20110301 	andscs	r0, r1, r1, lsl #6
    2bc8:	1d232b3f 	fstmdbxne	r3!, {d2-d32}	;@ Deprecated
    2bcc:	2f5d4731 	svccs	0x005d4731
    2bd0:	3f5a4c30 	svccc	0x005a4c30
    2bd4:	7db1033d 	ldcvc	3, cr0, [r1, #244]!	; 0xf4
    2bd8:	40304e4a 	eorsmi	r4, r0, sl, asr #28
    2bdc:	3d294f30 	stccc	15, cr4, [r9, #-192]!	; 0xffffff40
    2be0:	4a10033d 	bmi	4038dc <__Stack_Size+0x4034dc>
    2be4:	3c3c0330 	ldccc	3, cr0, [ip], #-192	; 0xffffff40
    2be8:	3c440359 	mcrrcc	3, 5, r0, r4, cr9
    2bec:	30443e3d 	subcc	r3, r4, sp, lsr lr
    2bf0:	033e3d3d 	teqeq	lr, #3904	; 0xf40
    2bf4:	30313c0b 	eorscc	r3, r1, fp, lsl #24
    2bf8:	30333141 	eorscc	r3, r3, r1, asr #2
    2bfc:	032e0903 	teqeq	lr, #49152	; 0xc000
    2c00:	9c362e0a 	ldcls	14, cr2, [r6], #-40	; 0xffffffd8
    2c04:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    2c08:	1a032010 	bne	cac50 <__Stack_Size+0xca850>
    2c0c:	2f3e303c 	svccs	0x003e303c
    2c10:	3e303e30 	mrccc	14, 1, r3, cr0, cr0, {1}
    2c14:	695a4230 	ldmdbvs	sl, {r4, r5, r9, lr}^
    2c18:	75305e4b 	ldrvc	r5, [r0, #-3659]!	; 0xe4b
    2c1c:	0e03307b 	mcreq	0, 0, r3, cr3, cr11, {3}
    2c20:	20720320 	rsbscs	r0, r2, r0, lsr #6
    2c24:	75035f43 	strvc	r5, [r3, #-3907]	; 0xf43
    2c28:	31403220 	cmpcc	r0, r0, lsr #4
    2c2c:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2c30:	59305030 	ldmdbpl	r0!, {r4, r5, ip, lr}
    2c34:	2289674b 	addcs	r6, r9, #19660800	; 0x12c0000
    2c38:	322f233d 	eorcc	r2, pc, #-201326592	; 0xf4000000
    2c3c:	69413067 	stmdbvs	r1, {r0, r1, r2, r5, r6, ip, sp}^
    2c40:	25083f31 	strcs	r3, [r8, #-3889]	; 0xf31
    2c44:	3f4c314d 	svccc	0x004c314d
    2c48:	5a305a30 	bpl	c19510 <__Stack_Size+0xc19110>
    2c4c:	2f404b40 	svccs	0x00404b40
    2c50:	2f4a3903 	svccs	0x004a3903
    2c54:	2e7ecc03 	cdpcs	12, 7, cr12, cr14, cr3, {0}
    2c58:	032e2c03 	teqeq	lr, #768	; 0x300
    2c5c:	0f022e0b 	svceq	0x00022e0b
    2c60:	00010100 	andeq	r0, r1, r0, lsl #2
    2c64:	19480205 	stmdbne	r8, {r0, r2, r9}^
    2c68:	cb030800 	blgt	c4c70 <__Stack_Size+0xc4870>
    2c6c:	3e210107 	sufccs	f0, f1, f7
    2c70:	01040200 	mrseq	r0, R12_usr
    2c74:	33062e06 	movwcc	r2, #28166	; 0x6e06
    2c78:	01040200 	mrseq	r0, R12_usr
    2c7c:	03062e06 	movweq	r2, #28166	; 0x6e06
    2c80:	1e2e7bea 	vnmulne.f64	d7, d30, d26
    2c84:	59263322 	stmdbpl	r6!, {r1, r5, r8, r9, ip, sp}
    2c88:	252f211f 	strcs	r2, [pc, #-287]!	; 2b71 <__Stack_Size+0x2771>
    2c8c:	3078331b 	rsbscc	r3, r8, fp, lsl r3
    2c90:	1f2f1f21 	svcne	0x002f1f21
    2c94:	4c3f2f21 	ldcmi	15, cr2, [pc], #-132	; 2c18 <__Stack_Size+0x2818>
    2c98:	3d4e2240 	sfmcc	f2, 2, [lr, #-256]	; 0xffffff00
    2c9c:	9e03ef03 	cdpls	15, 0, cr14, cr3, cr3, {0}
    2ca0:	7603303f 			; <UNDEFINED> instruction: 0x7603303f
    2ca4:	2017034a 	andscs	r0, r7, sl, asr #6
    2ca8:	0f022d31 	svceq	0x00022d31
    2cac:	00010100 	andeq	r0, r1, r0, lsl #2
    2cb0:	1a180205 	bne	6034cc <__Stack_Size+0x6030cc>
    2cb4:	a2030800 	andge	r0, r3, #0, 16
    2cb8:	31250108 	teqcc	r5, r8, lsl #2
    2cbc:	01040200 	mrseq	r0, R12_usr
    2cc0:	02002006 	andeq	r2, r0, #6
    2cc4:	76060204 	strvc	r0, [r6], -r4, lsl #4
    2cc8:	02040200 	andeq	r0, r4, #0, 4
    2ccc:	0902329c 	stmdbeq	r2, {r2, r3, r4, r7, r9, ip, sp}
    2cd0:	00010100 	andeq	r0, r1, r0, lsl #2
    2cd4:	1a580205 	bne	16034f0 <__Stack_Size+0x16030f0>
    2cd8:	a3030800 	movwge	r0, #14336	; 0x3800
    2cdc:	3e210107 	sufccs	f0, f1, f7
    2ce0:	01040200 	mrseq	r0, R12_usr
    2ce4:	30062e06 	andcc	r2, r6, r6, lsl #28
    2ce8:	00303f30 	eorseq	r3, r0, r0, lsr pc
    2cec:	3d010402 	cfstrscc	mvf0, [r1, #-8]
    2cf0:	01040200 	mrseq	r0, R12_usr
    2cf4:	4c3d311f 	ldfmis	f3, [sp], #-124	; 0xffffff84
    2cf8:	2d312350 	ldccs	3, cr2, [r1, #-320]!	; 0xfffffec0
    2cfc:	01000902 	tsteq	r0, r2, lsl #18
    2d00:	02050001 	andeq	r0, r5, #1
    2d04:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
    2d08:	0108ba03 	tsteq	r8, r3, lsl #20
    2d0c:	01000102 	tsteq	r0, r2, lsl #2
    2d10:	0000a501 	andeq	sl, r0, r1, lsl #10
    2d14:	4c000200 	sfmmi	f0, 4, [r0], {-0}
    2d18:	02000000 	andeq	r0, r0, #0
    2d1c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2d20:	01010100 	mrseq	r0, (UNDEF: 17)
    2d24:	00000001 	andeq	r0, r0, r1
    2d28:	01000001 	tsteq	r0, r1
    2d2c:	2f62696c 	svccs	0x0062696c
    2d30:	5f425355 	svcpl	0x00425355
    2d34:	2f62696c 	svccs	0x0062696c
    2d38:	00637273 	rsbeq	r7, r3, r3, ror r2
    2d3c:	2f62696c 	svccs	0x0062696c
    2d40:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2d44:	62737500 	rsbsvs	r7, r3, #0, 10
    2d48:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    2d4c:	0100632e 	tsteq	r0, lr, lsr #6
    2d50:	74730000 	ldrbtvc	r0, [r3], #-0
    2d54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d58:	5f783031 	svcpl	0x00783031
    2d5c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2d60:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2d64:	00000000 	andeq	r0, r0, r0
    2d68:	1ab60205 	bne	fed83584 <SCS_BASE+0x1ed75584>
    2d6c:	24030800 	strcs	r0, [r3], #-2048	; 0x800
    2d70:	232b2401 	teqcs	fp, #16777216	; 0x1000000
    2d74:	0021232b 	eoreq	r2, r1, fp, lsr #6
    2d78:	06010402 	streq	r0, [r1], -r2, lsl #8
    2d7c:	04020020 	streq	r0, [r2], #-32
    2d80:	004e0602 	subeq	r0, lr, r2, lsl #12
    2d84:	2c020402 	cfstrscs	mvf0, [r2], {2}
    2d88:	02040200 	andeq	r0, r4, #0, 4
    2d8c:	04020030 	streq	r0, [r2], #-48	; 0x30
    2d90:	024e2f02 	subeq	r2, lr, #2, 30
    2d94:	01010001 	tsteq	r1, r1
    2d98:	e6020500 	str	r0, [r2], -r0, lsl #10
    2d9c:	0308001a 	movweq	r0, #32794	; 0x801a
    2da0:	2b24013d 	blcs	90329c <__Stack_Size+0x902e9c>
    2da4:	21232b23 	teqcs	r3, r3, lsr #22
    2da8:	01040200 	mrseq	r0, R12_usr
    2dac:	02002006 	andeq	r2, r0, #6
    2db0:	30060204 	andcc	r0, r6, r4, lsl #4
    2db4:	00010269 	andeq	r0, r1, r9, ror #4
    2db8:	04ee0101 	strbteq	r0, [lr], #257	; 0x101
    2dbc:	00020000 	andeq	r0, r2, r0
    2dc0:	0000006d 	andeq	r0, r0, sp, rrx
    2dc4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2dc8:	0101000d 	tsteq	r1, sp
    2dcc:	00000101 	andeq	r0, r0, r1, lsl #2
    2dd0:	00000100 	andeq	r0, r0, r0, lsl #2
    2dd4:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2dd8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2ddc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2de0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2de4:	62696c00 	rsbvs	r6, r9, #0, 24
    2de8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2dec:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 2df4 <__Stack_Size+0x29f4>
    2df0:	552f6269 	strpl	r6, [pc, #-617]!	; 2b8f <__Stack_Size+0x278f>
    2df4:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2df8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2dfc:	0000636e 	andeq	r6, r0, lr, ror #6
    2e00:	5f627375 	svcpl	0x00627375
    2e04:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    2e08:	0100632e 	tsteq	r0, lr, lsr #6
    2e0c:	74730000 	ldrbtvc	r0, [r3], #-0
    2e10:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2e14:	5f783031 	svcpl	0x00783031
    2e18:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    2e1c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2e20:	73750000 	cmnvc	r5, #0
    2e24:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    2e28:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    2e2c:	00000300 	andeq	r0, r0, r0, lsl #6
    2e30:	02050000 	andeq	r0, r5, #0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	13012303 	movwne	r2, #4867	; 0x1303
    2e3c:	01000602 	tsteq	r0, r2, lsl #12
    2e40:	02050001 	andeq	r0, r5, #1
    2e44:	00000000 	andeq	r0, r0, r0
    2e48:	13012f03 	movwne	r2, #7939	; 0x1f03
    2e4c:	0004022f 	andeq	r0, r4, pc, lsr #4
    2e50:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e54:	00000002 	andeq	r0, r0, r2
    2e58:	013b0300 	teqeq	fp, r0, lsl #6
    2e5c:	00060213 	andeq	r0, r6, r3, lsl r2
    2e60:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e64:	00000002 	andeq	r0, r0, r2
    2e68:	00c70300 	sbceq	r0, r7, r0, lsl #6
    2e6c:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    2e70:	01010004 	tsteq	r1, r4
    2e74:	00020500 	andeq	r0, r2, r0, lsl #10
    2e78:	03000000 	movweq	r0, #0
    2e7c:	130100d3 	movwne	r0, #4307	; 0x10d3
    2e80:	0004022f 	andeq	r0, r4, pc, lsr #4
    2e84:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2e88:	00000002 	andeq	r0, r0, r2
    2e8c:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    2e90:	06021301 	streq	r1, [r2], -r1, lsl #6
    2e94:	00010100 	andeq	r0, r1, r0, lsl #2
    2e98:	00000205 	andeq	r0, r0, r5, lsl #4
    2e9c:	eb030000 	bl	c2ea4 <__Stack_Size+0xc2aa4>
    2ea0:	2f130100 	svccs	0x00130100
    2ea4:	01000402 	tsteq	r0, r2, lsl #8
    2ea8:	02050001 	andeq	r0, r5, #1
    2eac:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
    2eb0:	0100f703 	tsteq	r0, r3, lsl #14
    2eb4:	00080213 	andeq	r0, r8, r3, lsl r2
    2eb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2ebc:	00000002 	andeq	r0, r0, r2
    2ec0:	01830300 	orreq	r0, r3, r0, lsl #6
    2ec4:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    2ec8:	01010004 	tsteq	r1, r4
    2ecc:	00020500 	andeq	r0, r2, r0, lsl #10
    2ed0:	03000000 	movweq	r0, #0
    2ed4:	13010190 	movwne	r0, #4496	; 0x1190
    2ed8:	01000702 	tsteq	r0, r2, lsl #14
    2edc:	02050001 	andeq	r0, r5, #1
    2ee0:	00000000 	andeq	r0, r0, r0
    2ee4:	01019c03 	tsteq	r1, r3, lsl #24
    2ee8:	02026713 	andeq	r6, r2, #4980736	; 0x4c0000
    2eec:	00010100 	andeq	r0, r1, r0, lsl #2
    2ef0:	1b1c0205 	blne	70370c <__Stack_Size+0x70330c>
    2ef4:	a9030800 	stmdbge	r3, {fp}
    2ef8:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    2efc:	0101000e 	tsteq	r1, lr
    2f00:	00020500 	andeq	r0, r2, r0, lsl #10
    2f04:	03000000 	movweq	r0, #0
    2f08:	130101b5 	movwne	r0, #4533	; 0x11b5
    2f0c:	00030267 	andeq	r0, r3, r7, ror #4
    2f10:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2f14:	001b3802 	andseq	r3, fp, r2, lsl #16
    2f18:	01c20308 	biceq	r0, r2, r8, lsl #6
    2f1c:	19021301 	stmdbne	r2, {r0, r8, r9, ip}
    2f20:	00010100 	andeq	r0, r1, r0, lsl #2
    2f24:	1b6a0205 	blne	1a83740 <__Stack_Size+0x1a83340>
    2f28:	cf030800 	svcgt	0x00030800
    2f2c:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    2f30:	01010019 	tsteq	r1, r9, lsl r0
    2f34:	00020500 	andeq	r0, r2, r0, lsl #10
    2f38:	03000000 	movweq	r0, #0
    2f3c:	030101dc 	movweq	r0, #4572	; 0x11dc
    2f40:	c2030141 	andgt	r0, r3, #1073741840	; 0x40000010
    2f44:	be035800 	cdplt	8, 0, cr5, cr3, cr0, {0}
    2f48:	c203207f 	andgt	r2, r3, #127	; 0x7f
    2f4c:	3e222000 	cdpcc	0, 2, cr2, cr2, cr0, {0}
    2f50:	00050230 	andeq	r0, r5, r0, lsr r2
    2f54:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2f58:	00000002 	andeq	r0, r0, r2
    2f5c:	01f10300 	mvnseq	r0, r0, lsl #6
    2f60:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    2f64:	01010003 	tsteq	r1, r3
    2f68:	00020500 	andeq	r0, r2, r0, lsl #10
    2f6c:	03000000 	movweq	r0, #0
    2f70:	130101fd 	movwne	r0, #4605	; 0x11fd
    2f74:	00030267 	andeq	r0, r3, r7, ror #4
    2f78:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2f7c:	001b9c02 	andseq	r9, fp, r2, lsl #24
    2f80:	02890308 	addeq	r0, r9, #8, 6	; 0x20000000
    2f84:	13021301 	movwne	r1, #8961	; 0x2301
    2f88:	00010100 	andeq	r0, r1, r0, lsl #2
    2f8c:	1bc20205 	blne	ff0837a8 <SCS_BASE+0x1f0757a8>
    2f90:	95030800 	strls	r0, [r3, #-2048]	; 0x800
    2f94:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    2f98:	01010013 	tsteq	r1, r3, lsl r0
    2f9c:	00020500 	andeq	r0, r2, r0, lsl #10
    2fa0:	03000000 	movweq	r0, #0
    2fa4:	130102a1 	movwne	r0, #4769	; 0x12a1
    2fa8:	01001002 	tsteq	r0, r2
    2fac:	02050001 	andeq	r0, r5, #1
    2fb0:	00000000 	andeq	r0, r0, r0
    2fb4:	0102ad03 	tsteq	r2, r3, lsl #26
    2fb8:	00100213 	andseq	r0, r0, r3, lsl r2
    2fbc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2fc0:	001be802 	andseq	lr, fp, r2, lsl #16
    2fc4:	02b80308 	adcseq	r0, r8, #8, 6	; 0x20000000
    2fc8:	10021301 	andne	r1, r2, r1, lsl #6
    2fcc:	00010100 	andeq	r0, r1, r0, lsl #2
    2fd0:	00000205 	andeq	r0, r0, r5, lsl #4
    2fd4:	c3030000 	movwgt	r0, #12288	; 0x3000
    2fd8:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    2fdc:	01010010 	tsteq	r1, r0, lsl r0
    2fe0:	00020500 	andeq	r0, r2, r0, lsl #10
    2fe4:	03000000 	movweq	r0, #0
    2fe8:	130102ce 	movwne	r0, #4814	; 0x12ce
    2fec:	01001002 	tsteq	r0, r2
    2ff0:	02050001 	andeq	r0, r5, #1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	0102d903 	tsteq	r2, r3, lsl #18
    2ffc:	00100213 	andseq	r0, r0, r3, lsl r2
    3000:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3004:	00000002 	andeq	r0, r0, r2
    3008:	02e40300 	rsceq	r0, r4, #0, 6
    300c:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    3010:	01010005 	tsteq	r1, r5
    3014:	00020500 	andeq	r0, r2, r0, lsl #10
    3018:	03000000 	movweq	r0, #0
    301c:	130102ef 	movwne	r0, #4847	; 0x12ef
    3020:	00050283 	andeq	r0, r5, r3, lsl #5
    3024:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3028:	00000002 	andeq	r0, r0, r2
    302c:	02fa0300 	rscseq	r0, sl, #0, 6
    3030:	0c021301 	stceq	3, cr1, [r2], {1}
    3034:	00010100 	andeq	r0, r1, r0, lsl #2
    3038:	00000205 	andeq	r0, r0, r5, lsl #4
    303c:	85030000 	strhi	r0, [r3, #-0]
    3040:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3044:	0101000e 	tsteq	r1, lr
    3048:	00020500 	andeq	r0, r2, r0, lsl #10
    304c:	03000000 	movweq	r0, #0
    3050:	13010390 	movwne	r0, #5008	; 0x1390
    3054:	01001002 	tsteq	r0, r2
    3058:	02050001 	andeq	r0, r5, #1
    305c:	00000000 	andeq	r0, r0, r0
    3060:	01039b03 	tsteq	r3, r3, lsl #22
    3064:	00100213 	andseq	r0, r0, r3, lsl r2
    3068:	05000101 	streq	r0, [r0, #-257]	; 0x101
    306c:	001c0802 	andseq	r0, ip, r2, lsl #16
    3070:	03a60308 			; <UNDEFINED> instruction: 0x03a60308
    3074:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3078:	82060104 	andhi	r0, r6, #4, 2
    307c:	01000a02 	tsteq	r0, r2, lsl #20
    3080:	02050001 	andeq	r0, r5, #1
    3084:	08001c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip}
    3088:	0103b103 	tsteq	r3, r3, lsl #2
    308c:	04020013 	streq	r0, [r2], #-19
    3090:	02820601 	addeq	r0, r2, #1048576	; 0x100000
    3094:	0101000a 	tsteq	r1, sl
    3098:	00020500 	andeq	r0, r2, r0, lsl #10
    309c:	03000000 	movweq	r0, #0
    30a0:	130103bd 	movwne	r0, #5053	; 0x13bd
    30a4:	01010008 	tsteq	r1, r8
    30a8:	00020500 	andeq	r0, r2, r0, lsl #10
    30ac:	03000000 	movweq	r0, #0
    30b0:	130103c8 	movwne	r0, #5064	; 0x13c8
    30b4:	00030267 	andeq	r0, r3, r7, ror #4
    30b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30bc:	001c5002 	andseq	r5, ip, r2
    30c0:	03d40308 	bicseq	r0, r4, #8, 6	; 0x20000000
    30c4:	10021301 	andne	r1, r2, r1, lsl #6
    30c8:	00010100 	andeq	r0, r1, r0, lsl #2
    30cc:	1c700205 	lfmne	f0, 2, [r0], #-20	; 0xffffffec
    30d0:	e0030800 	and	r0, r3, r0, lsl #16
    30d4:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    30d8:	01010010 	tsteq	r1, r0, lsl r0
    30dc:	90020500 	andls	r0, r2, r0, lsl #10
    30e0:	0308001c 	movweq	r0, #32796	; 0x801c
    30e4:	130103eb 	movwne	r0, #5099	; 0x13eb
    30e8:	0004029f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    30ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30f0:	001cac02 	andseq	sl, ip, r2, lsl #24
    30f4:	03f60308 	mvnseq	r0, #8, 6	; 0x20000000
    30f8:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    30fc:	01010006 	tsteq	r1, r6
    3100:	c8020500 	stmdagt	r2, {r8, sl}
    3104:	0308001c 	movweq	r0, #32796	; 0x801c
    3108:	13010482 	movwne	r0, #5250	; 0x1482
    310c:	01000e02 	tsteq	r0, r2, lsl #28
    3110:	02050001 	andeq	r0, r5, #1
    3114:	00000000 	andeq	r0, r0, r0
    3118:	01048e03 	tsteq	r4, r3, lsl #28
    311c:	04020013 	streq	r0, [r2], #-19
    3120:	002e0601 	eoreq	r0, lr, r1, lsl #12
    3124:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    3128:	01000702 	tsteq	r0, r2, lsl #14
    312c:	02050001 	andeq	r0, r5, #1
    3130:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    3134:	01049a03 	tsteq	r4, r3, lsl #20
    3138:	04020013 	streq	r0, [r2], #-19
    313c:	00ac0601 	adceq	r0, ip, r1, lsl #12
    3140:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    3144:	01000b02 	tsteq	r0, r2, lsl #22
    3148:	02050001 	andeq	r0, r5, #1
    314c:	00000000 	andeq	r0, r0, r0
    3150:	0104a503 	tsteq	r4, r3, lsl #10
    3154:	07029113 	smladeq	r2, r3, r1, r9
    3158:	00010100 	andeq	r0, r1, r0, lsl #2
    315c:	1d240205 	sfmne	f0, 4, [r4, #-20]!	; 0xffffffec
    3160:	b0030800 	andlt	r0, r3, r0, lsl #16
    3164:	91130104 	tstls	r3, r4, lsl #2
    3168:	01000702 	tsteq	r0, r2, lsl #14
    316c:	02050001 	andeq	r0, r5, #1
    3170:	00000000 	andeq	r0, r0, r0
    3174:	0104bd03 	tsteq	r4, r3, lsl #26
    3178:	001b0221 	andseq	r0, fp, r1, lsr #4
    317c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3180:	00000002 	andeq	r0, r0, r2
    3184:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    3188:	10021301 	andne	r1, r2, r1, lsl #6
    318c:	00010100 	andeq	r0, r1, r0, lsl #2
    3190:	00000205 	andeq	r0, r0, r5, lsl #4
    3194:	d5030000 	strle	r0, [r3, #-0]
    3198:	02130104 	andseq	r0, r3, #4, 2
    319c:	01010010 	tsteq	r1, r0, lsl r0
    31a0:	00020500 	andeq	r0, r2, r0, lsl #10
    31a4:	03000000 	movweq	r0, #0
    31a8:	130104e0 	movwne	r0, #5344	; 0x14e0
    31ac:	0004029f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    31b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31b4:	00000002 	andeq	r0, r0, r2
    31b8:	04eb0300 	strbteq	r0, [fp], #768	; 0x300
    31bc:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    31c0:	01010006 	tsteq	r1, r6
    31c4:	00020500 	andeq	r0, r2, r0, lsl #10
    31c8:	03000000 	movweq	r0, #0
    31cc:	130104f7 	movwne	r0, #5367	; 0x14f7
    31d0:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
    31d4:	20060104 	andcs	r0, r6, r4, lsl #2
    31d8:	02040200 	andeq	r0, r4, #0, 4
    31dc:	02005808 	andeq	r5, r0, #8, 16	; 0x80000
    31e0:	00f20104 	rscseq	r0, r2, r4, lsl #2
    31e4:	9e020402 	cdpls	4, 0, cr0, cr2, cr2, {0}
    31e8:	01040200 	mrseq	r0, R12_usr
    31ec:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    31f0:	02120802 	andseq	r0, r2, #131072	; 0x20000
    31f4:	0101000e 	tsteq	r1, lr
    31f8:	00020500 	andeq	r0, r2, r0, lsl #10
    31fc:	03000000 	movweq	r0, #0
    3200:	13010583 	movwne	r0, #5507	; 0x1583
    3204:	01040200 	mrseq	r0, R12_usr
    3208:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
    320c:	4a080204 	bmi	203a24 <__Stack_Size+0x203624>
    3210:	01040200 	mrseq	r0, R12_usr
    3214:	000e0290 	muleq	lr, r0, r2
    3218:	05000101 	streq	r0, [r0, #-257]	; 0x101
    321c:	00000002 	andeq	r0, r0, r2
    3220:	058f0300 	streq	r0, [pc, #768]	; 3528 <__Stack_Size+0x3128>
    3224:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3228:	2e060104 	adfcss	f0, f6, f4
    322c:	02040200 	andeq	r0, r4, #0, 4
    3230:	02004a08 	andeq	r4, r0, #8, 20	; 0x8000
    3234:	02900104 	addseq	r0, r0, #4, 2
    3238:	0101000e 	tsteq	r1, lr
    323c:	00020500 	andeq	r0, r2, r0, lsl #10
    3240:	03000000 	movweq	r0, #0
    3244:	1301059b 	movwne	r0, #5531	; 0x159b
    3248:	00070291 	muleq	r7, r1, r2
    324c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3250:	00000002 	andeq	r0, r0, r2
    3254:	05a70300 	streq	r0, [r7, #768]!	; 0x300
    3258:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    325c:	01010007 	tsteq	r1, r7
    3260:	00020500 	andeq	r0, r2, r0, lsl #10
    3264:	03000000 	movweq	r0, #0
    3268:	130105b3 	movwne	r0, #5555	; 0x15b3
    326c:	25489fbc 	strbcs	r9, [r8, #-4028]	; 0xfbc
    3270:	01000702 	tsteq	r0, r2, lsl #14
    3274:	02050001 	andeq	r0, r5, #1
    3278:	00000000 	andeq	r0, r0, r0
    327c:	0105c403 	tsteq	r5, r3, lsl #8
    3280:	30d83013 	sbcscc	r3, r8, r3, lsl r0
    3284:	01000f02 	tsteq	r0, r2, lsl #30
    3288:	02050001 	andeq	r0, r5, #1
    328c:	00000000 	andeq	r0, r0, r0
    3290:	0105d703 	tsteq	r5, r3, lsl #14
    3294:	00030216 	andeq	r0, r3, r6, lsl r2
    3298:	05000101 	streq	r0, [r0, #-257]	; 0x101
    329c:	001d4402 	andseq	r4, sp, r2, lsl #8
    32a0:	05e40308 	strbeq	r0, [r4, #776]!	; 0x308
    32a4:	02301601 	eorseq	r1, r0, #1048576	; 0x100000
    32a8:	01010003 	tsteq	r1, r3
    32ac:	000000bd 	strheq	r0, [r0], -sp
    32b0:	00870002 	addeq	r0, r7, r2
    32b4:	01020000 	mrseq	r0, (UNDEF: 2)
    32b8:	000d0efb 	strdeq	r0, [sp], -fp
    32bc:	01010101 	tsteq	r1, r1, lsl #2
    32c0:	01000000 	mrseq	r0, (UNDEF: 0)
    32c4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    32c8:	552f6269 	strpl	r6, [pc, #-617]!	; 3067 <__Stack_Size+0x2c67>
    32cc:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    32d0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    32d4:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    32d8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    32dc:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    32e0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    32e4:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    32e8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    32ec:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    32f0:	73750000 	cmnvc	r5, #0
    32f4:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    32f8:	00632e6c 	rsbeq	r2, r3, ip, ror #28
    32fc:	73000001 	movwvc	r0, #1
    3300:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3304:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3308:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    330c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3310:	75000002 	strvc	r0, [r0, #-2]
    3314:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3318:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    331c:	00030068 	andeq	r0, r3, r8, rrx
    3320:	62737500 	rsbsvs	r7, r3, #0, 10
    3324:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3328:	00682e74 	rsbeq	r2, r8, r4, ror lr
    332c:	75000003 	strvc	r0, [r0, #-3]
    3330:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 316c <__Stack_Size+0x2d6c>
    3334:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    3338:	00000300 	andeq	r0, r0, r0, lsl #6
    333c:	02050000 	andeq	r0, r5, #0
    3340:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
    3344:	17012303 	strne	r2, [r1, -r3, lsl #6]
    3348:	3e211f2f 	cdpcc	15, 2, cr1, cr1, cr15, {1}
    334c:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    3350:	01010007 	tsteq	r1, r7
    3354:	70020500 	andvc	r0, r2, r0, lsl #10
    3358:	0308001d 	movweq	r0, #32797	; 0x801d
    335c:	260100df 			; <UNDEFINED> instruction: 0x260100df
    3360:	263c7a03 	ldrtcs	r7, [ip], -r3, lsl #20
    3364:	8213033f 	andshi	r0, r3, #-67108864	; 0xfc000000
    3368:	01000202 	tsteq	r0, r2, lsl #4
    336c:	0000e101 	andeq	lr, r0, r1, lsl #2
    3370:	88000200 	stmdahi	r0, {r9}
    3374:	02000000 	andeq	r0, r0, #0
    3378:	0d0efb01 	vstreq	d15, [lr, #-4]
    337c:	01010100 	mrseq	r0, (UNDEF: 17)
    3380:	00000001 	andeq	r0, r0, r1
    3384:	01000001 	tsteq	r0, r1
    3388:	2f62696c 	svccs	0x0062696c
    338c:	5f425355 	svcpl	0x00425355
    3390:	2f62696c 	svccs	0x0062696c
    3394:	00637273 	rsbeq	r7, r3, r3, ror r2
    3398:	2f62696c 	svccs	0x0062696c
    339c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    33a0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    33a4:	53552f62 	cmppl	r5, #392	; 0x188
    33a8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    33ac:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    33b0:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    33b4:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    33b8:	632e746e 	teqvs	lr, #1845493760	; 0x6e000000
    33bc:	00000100 	andeq	r0, r0, r0, lsl #2
    33c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    33c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    33c8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    33cc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    33d0:	00000200 	andeq	r0, r0, r0, lsl #4
    33d4:	5f627375 	svcpl	0x00627375
    33d8:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    33dc:	0300682e 	movweq	r6, #2094	; 0x82e
    33e0:	73750000 	cmnvc	r5, #0
    33e4:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    33e8:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    33ec:	00000300 	andeq	r0, r0, r0, lsl #6
    33f0:	5f627375 	svcpl	0x00627375
    33f4:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    33f8:	0300682e 	movweq	r6, #2094	; 0x82e
    33fc:	00000000 	andeq	r0, r0, r0
    3400:	1d940205 	lfmne	f0, 4, [r4, #20]
    3404:	2a030800 	bcs	c540c <__Stack_Size+0xc500c>
    3408:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
    340c:	853e0104 	ldrhi	r0, [lr, #-260]!	; 0x104
    3410:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    3414:	4b2f1f3d 	blmi	bcb110 <__Stack_Size+0xbcad10>
    3418:	5944cc4c 	stmdbpl	r4, {r2, r3, r6, sl, fp, lr, pc}^
    341c:	4c3c0e03 	ldcmi	14, cr0, [ip], #-12
    3420:	5a43594c 	bpl	10d9958 <__Stack_Size+0x10d9558>
    3424:	d7083159 	smlsdle	r8, r9, r1, r3
    3428:	91200903 	teqls	r0, r3, lsl #18
    342c:	5b5c5b5b 	blpl	171a1a0 <__Stack_Size+0x1719da0>
    3430:	5e311d93 	mrcpl	13, 1, r1, cr1, cr3, {4}
    3434:	01001302 	tsteq	r0, r2, lsl #6
    3438:	02050001 	andeq	r0, r5, #1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01019803 	tsteq	r1, r3, lsl #16
    3444:	5a3e7623 	bpl	fa0cd8 <__Stack_Size+0xfa08d8>
    3448:	3f5b3167 	svccc	0x005b3167
    344c:	00085b31 	andeq	r5, r8, r1, lsr fp
    3450:	Address 0x0000000000003450 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
      1c:	0000000c 	andeq	r0, r0, ip

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      20:	0000000c 	andeq	r0, r0, ip
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
      24:	00000000 	andeq	r0, r0, r0
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      28:	08000140 	stmdaeq	r0, {r6, r8}
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
      3c:	00000010 	andeq	r0, r0, r0, lsl r0
  SCB->SHPR[tmp1] |= tmppriority;
      40:	0000001c 	andeq	r0, r0, ip, lsl r0
      44:	00000000 	andeq	r0, r0, r0
      48:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	80180e41 	andshi	r0, r8, r1, asr #28
      54:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
      58:	84038304 	strhi	r8, [r3], #-772	; 0x304
      5c:	00018e02 	andeq	r8, r1, r2, lsl #28
      60:	0000000c 	andeq	r0, r0, ip
	...
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
	...
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
	...
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
	...
      9c:	00000002 	andeq	r0, r0, r2
      a0:	0000000c 	andeq	r0, r0, ip
	...
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
	...
      bc:	00000002 	andeq	r0, r0, r2
      c0:	00000018 	andeq	r0, r0, r8, lsl r0
	...
      cc:	0000004a 	andeq	r0, r0, sl, asr #32
      d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
      d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
      d8:	00018e02 	andeq	r8, r1, r2, lsl #28
      dc:	00000014 	andeq	r0, r0, r4, lsl r0
      e0:	00000000 	andeq	r0, r0, r0
      e4:	080001b2 	stmdaeq	r0, {r1, r4, r5, r7, r8}
      e8:	00000012 	andeq	r0, r0, r2, lsl r0
      ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      f0:	00018e02 	andeq	r8, r1, r2, lsl #28
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     100:	00000030 	andeq	r0, r0, r0, lsr r0
     104:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
     108:	00018e02 	andeq	r8, r1, r2, lsl #28
     10c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     118:	00000014 	andeq	r0, r0, r4, lsl r0
     11c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     120:	00018e02 	andeq	r8, r1, r2, lsl #28
     124:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     130:	00000014 	andeq	r0, r0, r4, lsl r0
     134:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     138:	00018e02 	andeq	r8, r1, r2, lsl #28
     13c:	0000000c 	andeq	r0, r0, ip
	...
     148:	00000020 	andeq	r0, r0, r0, lsr #32
     14c:	00000014 	andeq	r0, r0, r4, lsl r0
     150:	00000000 	andeq	r0, r0, r0
     154:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     158:	0000002c 	andeq	r0, r0, ip, lsr #32
     15c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     160:	00018e02 	andeq	r8, r1, r2, lsl #28
     164:	00000014 	andeq	r0, r0, r4, lsl r0
     168:	00000000 	andeq	r0, r0, r0
     16c:	080001f0 	stmdaeq	r0, {r4, r5, r6, r7, r8}
     170:	00000030 	andeq	r0, r0, r0, lsr r0
     174:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     178:	00018e02 	andeq	r8, r1, r2, lsl #28
     17c:	00000014 	andeq	r0, r0, r4, lsl r0
     180:	00000000 	andeq	r0, r0, r0
     184:	08000220 	stmdaeq	r0, {r5, r9}
     188:	0000001a 	andeq	r0, r0, sl, lsl r0
     18c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     190:	00018e02 	andeq	r8, r1, r2, lsl #28
     194:	00000024 	andeq	r0, r0, r4, lsr #32
     198:	00000000 	andeq	r0, r0, r0
     19c:	0800023c 	stmdaeq	r0, {r2, r3, r4, r5, r9}
     1a0:	000001e4 	andeq	r0, r0, r4, ror #3
     1a4:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     1a8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1ac:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1b0:	8a048905 	bhi	1225cc <__Stack_Size+0x1221cc>
     1b4:	8e028b03 	vmlahi.f64	d8, d2, d3
     1b8:	480e4501 	stmdami	lr, {r0, r8, sl, lr}
     1bc:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1c8:	0000008c 	andeq	r0, r0, ip, lsl #1
     1cc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     1d0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     1d4:	00018e02 	andeq	r8, r1, r2, lsl #28
     1d8:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1e4:	0000004c 	andeq	r0, r0, ip, asr #32
     1e8:	83100e41 	tsthi	r0, #1040	; 0x410
     1ec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     1f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     1f4:	00000014 	andeq	r0, r0, r4, lsl r0
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	08000420 	stmdaeq	r0, {r5, sl}
     200:	0000008c 	andeq	r0, r0, ip, lsl #1
     204:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     208:	00018e02 	andeq	r8, r1, r2, lsl #28
     20c:	00000020 	andeq	r0, r0, r0, lsr #32
     210:	00000000 	andeq	r0, r0, r0
     214:	080004ac 	stmdaeq	r0, {r2, r3, r5, r7, sl}
     218:	000000a8 	andeq	r0, r0, r8, lsr #1
     21c:	80200e42 	eorhi	r0, r0, r2, asr #28
     220:	84078108 	strhi	r8, [r7], #-264	; 0x108
     224:	86058506 	strhi	r8, [r5], -r6, lsl #10
     228:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     22c:	00018e02 	andeq	r8, r1, r2, lsl #28
     230:	0000001c 	andeq	r0, r0, ip, lsl r0
     234:	00000000 	andeq	r0, r0, r0
     238:	08000554 	stmdaeq	r0, {r2, r4, r6, r8, sl}
     23c:	00000064 	andeq	r0, r0, r4, rrx
     240:	80180e41 	andshi	r0, r8, r1, asr #28
     244:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     248:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     24c:	00018e02 	andeq	r8, r1, r2, lsl #28
     250:	00000014 	andeq	r0, r0, r4, lsl r0
     254:	00000000 	andeq	r0, r0, r0
     258:	080005b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl}
     25c:	000000bc 	strheq	r0, [r0], -ip
     260:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     264:	00018e02 	andeq	r8, r1, r2, lsl #28
     268:	0000000c 	andeq	r0, r0, ip
     26c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     270:	7c020001 	stcvc	0, cr0, [r2], {1}
     274:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     278:	0000000c 	andeq	r0, r0, ip
     27c:	00000268 	andeq	r0, r0, r8, ror #4
     280:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
     284:	00000002 	andeq	r0, r0, r2
     288:	0000000c 	andeq	r0, r0, ip
     28c:	00000268 	andeq	r0, r0, r8, ror #4
     290:	08000676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl}
     294:	00000002 	andeq	r0, r0, r2
     298:	0000000c 	andeq	r0, r0, ip
     29c:	00000268 	andeq	r0, r0, r8, ror #4
     2a0:	08000678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl}
     2a4:	00000002 	andeq	r0, r0, r2
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	00000268 	andeq	r0, r0, r8, ror #4
     2b0:	0800067a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl}
     2b4:	00000002 	andeq	r0, r0, r2
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	00000268 	andeq	r0, r0, r8, ror #4
     2c0:	0800067c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl}
     2c4:	00000002 	andeq	r0, r0, r2
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	00000268 	andeq	r0, r0, r8, ror #4
     2d0:	0800067e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl}
     2d4:	00000002 	andeq	r0, r0, r2
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	00000268 	andeq	r0, r0, r8, ror #4
     2e0:	08000680 	stmdaeq	r0, {r7, r9, sl}
     2e4:	00000002 	andeq	r0, r0, r2
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	00000268 	andeq	r0, r0, r8, ror #4
     2f0:	08000682 	stmdaeq	r0, {r1, r7, r9, sl}
     2f4:	00000002 	andeq	r0, r0, r2
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	00000268 	andeq	r0, r0, r8, ror #4
     300:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
     304:	00000014 	andeq	r0, r0, r4, lsl r0
     308:	0000000c 	andeq	r0, r0, ip
     30c:	00000268 	andeq	r0, r0, r8, ror #4
     310:	08000698 	stmdaeq	r0, {r3, r4, r7, r9, sl}
     314:	00000002 	andeq	r0, r0, r2
     318:	0000000c 	andeq	r0, r0, ip
     31c:	00000268 	andeq	r0, r0, r8, ror #4
     320:	0800069a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl}
     324:	00000002 	andeq	r0, r0, r2
     328:	0000000c 	andeq	r0, r0, ip
     32c:	00000268 	andeq	r0, r0, r8, ror #4
     330:	0800069c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl}
     334:	00000002 	andeq	r0, r0, r2
     338:	0000000c 	andeq	r0, r0, ip
     33c:	00000268 	andeq	r0, r0, r8, ror #4
     340:	0800069e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl}
     344:	00000002 	andeq	r0, r0, r2
     348:	0000000c 	andeq	r0, r0, ip
     34c:	00000268 	andeq	r0, r0, r8, ror #4
     350:	080006a0 	stmdaeq	r0, {r5, r7, r9, sl}
     354:	00000002 	andeq	r0, r0, r2
     358:	0000000c 	andeq	r0, r0, ip
     35c:	00000268 	andeq	r0, r0, r8, ror #4
     360:	080006a2 	stmdaeq	r0, {r1, r5, r7, r9, sl}
     364:	00000002 	andeq	r0, r0, r2
     368:	0000000c 	andeq	r0, r0, ip
     36c:	00000268 	andeq	r0, r0, r8, ror #4
     370:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
     374:	00000002 	andeq	r0, r0, r2
     378:	0000000c 	andeq	r0, r0, ip
     37c:	00000268 	andeq	r0, r0, r8, ror #4
     380:	080006a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl}
     384:	00000002 	andeq	r0, r0, r2
     388:	0000000c 	andeq	r0, r0, ip
     38c:	00000268 	andeq	r0, r0, r8, ror #4
     390:	080006a8 	stmdaeq	r0, {r3, r5, r7, r9, sl}
     394:	00000002 	andeq	r0, r0, r2
     398:	0000000c 	andeq	r0, r0, ip
     39c:	00000268 	andeq	r0, r0, r8, ror #4
     3a0:	080006aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	00000268 	andeq	r0, r0, r8, ror #4
     3b0:	080006ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl}
     3b4:	00000002 	andeq	r0, r0, r2
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	00000268 	andeq	r0, r0, r8, ror #4
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	00000002 	andeq	r0, r0, r2
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	00000268 	andeq	r0, r0, r8, ror #4
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	00000002 	andeq	r0, r0, r2
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	00000268 	andeq	r0, r0, r8, ror #4
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	00000002 	andeq	r0, r0, r2
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	00000268 	andeq	r0, r0, r8, ror #4
     3f0:	00000000 	andeq	r0, r0, r0
     3f4:	00000002 	andeq	r0, r0, r2
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	00000268 	andeq	r0, r0, r8, ror #4
     400:	00000000 	andeq	r0, r0, r0
     404:	00000002 	andeq	r0, r0, r2
     408:	0000000c 	andeq	r0, r0, ip
     40c:	00000268 	andeq	r0, r0, r8, ror #4
     410:	00000000 	andeq	r0, r0, r0
     414:	00000002 	andeq	r0, r0, r2
     418:	0000000c 	andeq	r0, r0, ip
     41c:	00000268 	andeq	r0, r0, r8, ror #4
     420:	00000000 	andeq	r0, r0, r0
     424:	00000002 	andeq	r0, r0, r2
     428:	0000000c 	andeq	r0, r0, ip
     42c:	00000268 	andeq	r0, r0, r8, ror #4
     430:	080006ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl}
     434:	00000002 	andeq	r0, r0, r2
     438:	0000000c 	andeq	r0, r0, ip
     43c:	00000268 	andeq	r0, r0, r8, ror #4
     440:	080006b0 	stmdaeq	r0, {r4, r5, r7, r9, sl}
     444:	00000002 	andeq	r0, r0, r2
     448:	0000000c 	andeq	r0, r0, ip
     44c:	00000268 	andeq	r0, r0, r8, ror #4
     450:	080006b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl}
     454:	00000004 	andeq	r0, r0, r4
     458:	0000000c 	andeq	r0, r0, ip
     45c:	00000268 	andeq	r0, r0, r8, ror #4
     460:	080006b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl}
     464:	00000002 	andeq	r0, r0, r2
     468:	0000000c 	andeq	r0, r0, ip
     46c:	00000268 	andeq	r0, r0, r8, ror #4
     470:	080006b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl}
     474:	00000002 	andeq	r0, r0, r2
     478:	0000000c 	andeq	r0, r0, ip
     47c:	00000268 	andeq	r0, r0, r8, ror #4
     480:	080006ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl}
     484:	00000002 	andeq	r0, r0, r2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	00000268 	andeq	r0, r0, r8, ror #4
     490:	080006bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl}
     494:	00000002 	andeq	r0, r0, r2
     498:	0000000c 	andeq	r0, r0, ip
     49c:	00000268 	andeq	r0, r0, r8, ror #4
     4a0:	080006be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl}
     4a4:	00000002 	andeq	r0, r0, r2
     4a8:	0000000c 	andeq	r0, r0, ip
     4ac:	00000268 	andeq	r0, r0, r8, ror #4
     4b0:	080006c0 	stmdaeq	r0, {r6, r7, r9, sl}
     4b4:	00000002 	andeq	r0, r0, r2
     4b8:	0000000c 	andeq	r0, r0, ip
     4bc:	00000268 	andeq	r0, r0, r8, ror #4
     4c0:	080006c2 	stmdaeq	r0, {r1, r6, r7, r9, sl}
     4c4:	00000002 	andeq	r0, r0, r2
     4c8:	00000014 	andeq	r0, r0, r4, lsl r0
     4cc:	00000268 	andeq	r0, r0, r8, ror #4
     4d0:	080006c4 	stmdaeq	r0, {r2, r6, r7, r9, sl}
     4d4:	00000014 	andeq	r0, r0, r4, lsl r0
     4d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	0000000c 	andeq	r0, r0, ip
     4e4:	00000268 	andeq	r0, r0, r8, ror #4
     4e8:	080006d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl}
     4ec:	00000002 	andeq	r0, r0, r2
     4f0:	0000000c 	andeq	r0, r0, ip
     4f4:	00000268 	andeq	r0, r0, r8, ror #4
     4f8:	080006da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl}
     4fc:	00000002 	andeq	r0, r0, r2
     500:	0000000c 	andeq	r0, r0, ip
     504:	00000268 	andeq	r0, r0, r8, ror #4
     508:	080006dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl}
     50c:	00000002 	andeq	r0, r0, r2
     510:	0000000c 	andeq	r0, r0, ip
     514:	00000268 	andeq	r0, r0, r8, ror #4
     518:	080006de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl}
     51c:	00000002 	andeq	r0, r0, r2
     520:	0000000c 	andeq	r0, r0, ip
     524:	00000268 	andeq	r0, r0, r8, ror #4
     528:	080006e0 	stmdaeq	r0, {r5, r6, r7, r9, sl}
     52c:	00000002 	andeq	r0, r0, r2
     530:	0000000c 	andeq	r0, r0, ip
     534:	00000268 	andeq	r0, r0, r8, ror #4
     538:	080006e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl}
     53c:	00000002 	andeq	r0, r0, r2
     540:	0000000c 	andeq	r0, r0, ip
     544:	00000268 	andeq	r0, r0, r8, ror #4
     548:	080006e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl}
     54c:	00000002 	andeq	r0, r0, r2
     550:	0000000c 	andeq	r0, r0, ip
     554:	00000268 	andeq	r0, r0, r8, ror #4
     558:	080006e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl}
     55c:	00000002 	andeq	r0, r0, r2
     560:	0000000c 	andeq	r0, r0, ip
     564:	00000268 	andeq	r0, r0, r8, ror #4
     568:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
     56c:	00000002 	andeq	r0, r0, r2
     570:	00000018 	andeq	r0, r0, r8, lsl r0
     574:	00000268 	andeq	r0, r0, r8, ror #4
     578:	080006ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl}
     57c:	0000003c 	andeq	r0, r0, ip, lsr r0
     580:	83100e42 	tsthi	r0, #1056	; 0x420
     584:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     588:	00018e02 	andeq	r8, r1, r2, lsl #28
     58c:	0000000c 	andeq	r0, r0, ip
     590:	00000268 	andeq	r0, r0, r8, ror #4
     594:	08000728 	stmdaeq	r0, {r3, r5, r8, r9, sl}
     598:	00000002 	andeq	r0, r0, r2
     59c:	0000000c 	andeq	r0, r0, ip
     5a0:	00000268 	andeq	r0, r0, r8, ror #4
     5a4:	0800072a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl}
     5a8:	00000002 	andeq	r0, r0, r2
     5ac:	0000000c 	andeq	r0, r0, ip
     5b0:	00000268 	andeq	r0, r0, r8, ror #4
     5b4:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
     5b8:	00000002 	andeq	r0, r0, r2
     5bc:	0000000c 	andeq	r0, r0, ip
     5c0:	00000268 	andeq	r0, r0, r8, ror #4
     5c4:	0800072e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl}
     5c8:	00000002 	andeq	r0, r0, r2
     5cc:	0000000c 	andeq	r0, r0, ip
     5d0:	00000268 	andeq	r0, r0, r8, ror #4
     5d4:	08000730 	stmdaeq	r0, {r4, r5, r8, r9, sl}
     5d8:	00000002 	andeq	r0, r0, r2
     5dc:	0000000c 	andeq	r0, r0, ip
     5e0:	00000268 	andeq	r0, r0, r8, ror #4
     5e4:	08000732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl}
     5e8:	00000002 	andeq	r0, r0, r2
     5ec:	0000000c 	andeq	r0, r0, ip
     5f0:	00000268 	andeq	r0, r0, r8, ror #4
     5f4:	08000734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl}
     5f8:	00000002 	andeq	r0, r0, r2
     5fc:	0000000c 	andeq	r0, r0, ip
     600:	00000268 	andeq	r0, r0, r8, ror #4
     604:	08000736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl}
     608:	00000002 	andeq	r0, r0, r2
     60c:	0000000c 	andeq	r0, r0, ip
     610:	00000268 	andeq	r0, r0, r8, ror #4
     614:	08000738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	00000268 	andeq	r0, r0, r8, ror #4
     624:	0800073a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	00000268 	andeq	r0, r0, r8, ror #4
     634:	0800073c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	00000268 	andeq	r0, r0, r8, ror #4
     644:	0800073e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	00000268 	andeq	r0, r0, r8, ror #4
     654:	08000740 	stmdaeq	r0, {r6, r8, r9, sl}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	00000268 	andeq	r0, r0, r8, ror #4
     664:	08000742 	stmdaeq	r0, {r1, r6, r8, r9, sl}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	00000268 	andeq	r0, r0, r8, ror #4
     674:	08000744 	stmdaeq	r0, {r2, r6, r8, r9, sl}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	00000268 	andeq	r0, r0, r8, ror #4
     684:	08000746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	00000268 	andeq	r0, r0, r8, ror #4
     694:	08000748 	stmdaeq	r0, {r3, r6, r8, r9, sl}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	00000268 	andeq	r0, r0, r8, ror #4
     6a4:	0800074a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	00000268 	andeq	r0, r0, r8, ror #4
     6b4:	0800074c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	00000268 	andeq	r0, r0, r8, ror #4
     6c4:	0800074e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	00000268 	andeq	r0, r0, r8, ror #4
     6d4:	08000750 	stmdaeq	r0, {r4, r6, r8, r9, sl}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     6e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000006dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	00000024 	andeq	r0, r0, r4, lsr #32
     700:	000006dc 	ldrdeq	r0, [r0], -ip
     704:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
     708:	00000100 	andeq	r0, r0, r0, lsl #2
     70c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     710:	86088509 	strhi	r8, [r8], -r9, lsl #10
     714:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     718:	8a048905 	bhi	122b34 <__Stack_Size+0x122734>
     71c:	8e028b03 	vmlahi.f64	d8, d2, d3
     720:	380e4201 	stmdacc	lr, {r0, r9, lr}
     724:	00000018 	andeq	r0, r0, r8, lsl r0
     728:	000006dc 	ldrdeq	r0, [r0], -ip
     72c:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
     730:	0000005c 	andeq	r0, r0, ip, asr r0
     734:	83100e41 	tsthi	r0, #1040	; 0x410
     738:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     73c:	00018e02 	andeq	r8, r1, r2, lsl #28
     740:	0000000c 	andeq	r0, r0, ip
     744:	000006dc 	ldrdeq	r0, [r0], -ip
     748:	00000000 	andeq	r0, r0, r0
     74c:	00000020 	andeq	r0, r0, r0, lsr #32
     750:	0000000c 	andeq	r0, r0, ip
     754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     758:	7c020001 	stcvc	0, cr0, [r2], {1}
     75c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     760:	00000018 	andeq	r0, r0, r8, lsl r0
     764:	00000750 	andeq	r0, r0, r0, asr r7
     768:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
     76c:	0000006c 	andeq	r0, r0, ip, rrx
     770:	83100e41 	tsthi	r0, #1040	; 0x410
     774:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     778:	00018e02 	andeq	r8, r1, r2, lsl #28
     77c:	0000000c 	andeq	r0, r0, ip
     780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     784:	7c020001 	stcvc	0, cr0, [r2], {1}
     788:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     78c:	0000000c 	andeq	r0, r0, ip
     790:	0000077c 	andeq	r0, r0, ip, ror r7
     794:	0800091c 	stmdaeq	r0, {r2, r3, r4, r8, fp}
     798:	00000018 	andeq	r0, r0, r8, lsl r0
     79c:	0000000c 	andeq	r0, r0, ip
     7a0:	0000077c 	andeq	r0, r0, ip, ror r7
     7a4:	08000934 	stmdaeq	r0, {r2, r4, r5, r8, fp}
     7a8:	0000000c 	andeq	r0, r0, ip
     7ac:	0000000c 	andeq	r0, r0, ip
     7b0:	0000077c 	andeq	r0, r0, ip, ror r7
     7b4:	08000940 	stmdaeq	r0, {r6, r8, fp}
     7b8:	00000014 	andeq	r0, r0, r4, lsl r0
     7bc:	0000000c 	andeq	r0, r0, ip
     7c0:	0000077c 	andeq	r0, r0, ip, ror r7
     7c4:	08000954 	stmdaeq	r0, {r2, r4, r6, r8, fp}
     7c8:	00000002 	andeq	r0, r0, r2
     7cc:	00000014 	andeq	r0, r0, r4, lsl r0
     7d0:	0000077c 	andeq	r0, r0, ip, ror r7
     7d4:	08000958 	stmdaeq	r0, {r3, r4, r6, r8, fp}
     7d8:	0000005c 	andeq	r0, r0, ip, asr r0
     7dc:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     7e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	0000077c 	andeq	r0, r0, ip, ror r7
     7ec:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
     7f0:	00000024 	andeq	r0, r0, r4, lsr #32
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	0000077c 	andeq	r0, r0, ip, ror r7
     7fc:	080009d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp}
     800:	00000010 	andeq	r0, r0, r0, lsl r0
     804:	0000000c 	andeq	r0, r0, ip
     808:	0000077c 	andeq	r0, r0, ip, ror r7
     80c:	080009e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp}
     810:	00000018 	andeq	r0, r0, r8, lsl r0
     814:	0000000c 	andeq	r0, r0, ip
     818:	0000077c 	andeq	r0, r0, ip, ror r7
     81c:	08000a00 	stmdaeq	r0, {r9, fp}
     820:	0000002c 	andeq	r0, r0, ip, lsr #32
     824:	00000014 	andeq	r0, r0, r4, lsl r0
     828:	0000077c 	andeq	r0, r0, ip, ror r7
     82c:	08000a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp}
     830:	00000024 	andeq	r0, r0, r4, lsr #32
     834:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     838:	00018e02 	andeq	r8, r1, r2, lsl #28
     83c:	00000014 	andeq	r0, r0, r4, lsl r0
     840:	0000077c 	andeq	r0, r0, ip, ror r7
     844:	08000a50 	stmdaeq	r0, {r4, r6, r9, fp}
     848:	000000e0 	andeq	r0, r0, r0, ror #1
     84c:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     850:	00018e02 	andeq	r8, r1, r2, lsl #28
     854:	0000000c 	andeq	r0, r0, ip
     858:	0000077c 	andeq	r0, r0, ip, ror r7
     85c:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     860:	0000000c 	andeq	r0, r0, ip
     864:	0000000c 	andeq	r0, r0, ip
     868:	0000077c 	andeq	r0, r0, ip, ror r7
     86c:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
     870:	0000000c 	andeq	r0, r0, ip
     874:	0000000c 	andeq	r0, r0, ip
     878:	0000077c 	andeq	r0, r0, ip, ror r7
     87c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     880:	00000020 	andeq	r0, r0, r0, lsr #32
     884:	0000000c 	andeq	r0, r0, ip
     888:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     88c:	7c020001 	stcvc	0, cr0, [r2], {1}
     890:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     894:	0000000c 	andeq	r0, r0, ip
     898:	00000884 	andeq	r0, r0, r4, lsl #17
     89c:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     8a0:	00000024 	andeq	r0, r0, r4, lsr #32
     8a4:	00000014 	andeq	r0, r0, r4, lsl r0
     8a8:	00000884 	andeq	r0, r0, r4, lsl #17
     8ac:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
     8b0:	00000038 	andeq	r0, r0, r8, lsr r0
     8b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     8b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8bc:	0000000c 	andeq	r0, r0, ip
     8c0:	00000884 	andeq	r0, r0, r4, lsl #17
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	00000004 	andeq	r0, r0, r4
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	00000884 	andeq	r0, r0, r4, lsl #17
     8d4:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     8d8:	0000001c 	andeq	r0, r0, ip, lsl r0
     8dc:	00000018 	andeq	r0, r0, r8, lsl r0
     8e0:	00000884 	andeq	r0, r0, r4, lsl #17
     8e4:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     8e8:	00000024 	andeq	r0, r0, r4, lsr #32
     8ec:	83100e41 	tsthi	r0, #1040	; 0x410
     8f0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     8f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8f8:	0000000c 	andeq	r0, r0, ip
     8fc:	00000884 	andeq	r0, r0, r4, lsl #17
     900:	08000c04 	stmdaeq	r0, {r2, sl, fp}
     904:	00000004 	andeq	r0, r0, r4
     908:	00000014 	andeq	r0, r0, r4, lsl r0
     90c:	00000884 	andeq	r0, r0, r4, lsl #17
     910:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     914:	0000003c 	andeq	r0, r0, ip, lsr r0
     918:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
     91c:	00018e02 	andeq	r8, r1, r2, lsl #28
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000884 	andeq	r0, r0, r4, lsl #17
     928:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
     92c:	0000002a 	andeq	r0, r0, sl, lsr #32
     930:	80100e41 	andshi	r0, r0, r1, asr #28
     934:	84038104 	strhi	r8, [r3], #-260	; 0x104
     938:	00018e02 	andeq	r8, r1, r2, lsl #28
     93c:	0000000c 	andeq	r0, r0, ip
     940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     944:	7c020001 	stcvc	0, cr0, [r2], {1}
     948:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     94c:	0000000c 	andeq	r0, r0, ip
     950:	0000093c 	andeq	r0, r0, ip, lsr r9
     954:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
     958:	00000018 	andeq	r0, r0, r8, lsl r0
     95c:	0000000c 	andeq	r0, r0, ip
     960:	0000093c 	andeq	r0, r0, ip, lsr r9
     964:	00000000 	andeq	r0, r0, r0
     968:	00000018 	andeq	r0, r0, r8, lsl r0
     96c:	0000000c 	andeq	r0, r0, ip
     970:	0000093c 	andeq	r0, r0, ip, lsr r9
     974:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
     978:	00000018 	andeq	r0, r0, r8, lsl r0
     97c:	0000000c 	andeq	r0, r0, ip
     980:	0000093c 	andeq	r0, r0, ip, lsr r9
     984:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
     988:	00000018 	andeq	r0, r0, r8, lsl r0
     98c:	0000000c 	andeq	r0, r0, ip
     990:	0000093c 	andeq	r0, r0, ip, lsr r9
     994:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
     998:	00000010 	andeq	r0, r0, r0, lsl r0
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9a4:	00000000 	andeq	r0, r0, r0
     9a8:	0000000c 	andeq	r0, r0, ip
     9ac:	0000000c 	andeq	r0, r0, ip
     9b0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	0000000c 	andeq	r0, r0, ip
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	00000010 	andeq	r0, r0, r0, lsl r0
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9d4:	00000000 	andeq	r0, r0, r0
     9d8:	00000010 	andeq	r0, r0, r0, lsl r0
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9e4:	00000000 	andeq	r0, r0, r0
     9e8:	00000018 	andeq	r0, r0, r8, lsl r0
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	0000093c 	andeq	r0, r0, ip, lsr r9
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	00000020 	andeq	r0, r0, r0, lsr #32
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	0000093c 	andeq	r0, r0, ip, lsr r9
     a04:	08000cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp}
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	0000093c 	andeq	r0, r0, ip, lsr r9
     a14:	08000cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp}
     a18:	00000028 	andeq	r0, r0, r8, lsr #32
     a1c:	00000018 	andeq	r0, r0, r8, lsl r0
     a20:	0000093c 	andeq	r0, r0, ip, lsr r9
     a24:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     a28:	00000036 	andeq	r0, r0, r6, lsr r0
     a2c:	80100e41 	andshi	r0, r0, r1, asr #28
     a30:	84038104 	strhi	r8, [r3], #-260	; 0x104
     a34:	00018e02 	andeq	r8, r1, r2, lsl #28
     a38:	00000018 	andeq	r0, r0, r8, lsl r0
     a3c:	0000093c 	andeq	r0, r0, ip, lsr r9
     a40:	08000d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp}
     a44:	00000040 	andeq	r0, r0, r0, asr #32
     a48:	83100e41 	tsthi	r0, #1040	; 0x410
     a4c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     a50:	00018e02 	andeq	r8, r1, r2, lsl #28
     a54:	00000014 	andeq	r0, r0, r4, lsl r0
     a58:	0000093c 	andeq	r0, r0, ip, lsr r9
     a5c:	00000000 	andeq	r0, r0, r0
     a60:	0000003c 	andeq	r0, r0, ip, lsr r0
     a64:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     a68:	00018e02 	andeq	r8, r1, r2, lsl #28
     a6c:	00000014 	andeq	r0, r0, r4, lsl r0
     a70:	0000093c 	andeq	r0, r0, ip, lsr r9
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000070 	andeq	r0, r0, r0, ror r0
     a7c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     a80:	00018e02 	andeq	r8, r1, r2, lsl #28
     a84:	00000018 	andeq	r0, r0, r8, lsl r0
     a88:	0000093c 	andeq	r0, r0, ip, lsr r9
     a8c:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     a90:	00000048 	andeq	r0, r0, r8, asr #32
     a94:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a98:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     aa0:	00000018 	andeq	r0, r0, r8, lsl r0
     aa4:	0000093c 	andeq	r0, r0, ip, lsr r9
     aa8:	00000000 	andeq	r0, r0, r0
     aac:	00000038 	andeq	r0, r0, r8, lsr r0
     ab0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ab4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ab8:	00018e02 	andeq	r8, r1, r2, lsl #28
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	0000093c 	andeq	r0, r0, ip, lsr r9
     ac4:	00000000 	andeq	r0, r0, r0
     ac8:	00000044 	andeq	r0, r0, r4, asr #32
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ad4:	00018e02 	andeq	r8, r1, r2, lsl #28
     ad8:	00000014 	andeq	r0, r0, r4, lsl r0
     adc:	0000093c 	andeq	r0, r0, ip, lsr r9
     ae0:	00000000 	andeq	r0, r0, r0
     ae4:	0000009c 	muleq	r0, ip, r0
     ae8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     aec:	00018e02 	andeq	r8, r1, r2, lsl #28
     af0:	00000018 	andeq	r0, r0, r8, lsl r0
     af4:	0000093c 	andeq	r0, r0, ip, lsr r9
     af8:	00000000 	andeq	r0, r0, r0
     afc:	0000008c 	andeq	r0, r0, ip, lsl #1
     b00:	83100e41 	tsthi	r0, #1040	; 0x410
     b04:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b10:	0000093c 	andeq	r0, r0, ip, lsr r9
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000054 	andeq	r0, r0, r4, asr r0
     b1c:	83180e41 	tsthi	r8, #1040	; 0x410
     b20:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b24:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b28:	00018e02 	andeq	r8, r1, r2, lsl #28
     b2c:	0000000c 	andeq	r0, r0, ip
     b30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b34:	7c020001 	stcvc	0, cr0, [r2], {1}
     b38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b3c:	0000000c 	andeq	r0, r0, ip
     b40:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b44:	08000dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp}
     b48:	0000000c 	andeq	r0, r0, ip
     b4c:	0000000c 	andeq	r0, r0, ip
     b50:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b54:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	0000000c 	andeq	r0, r0, ip
     b60:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b64:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	0000000c 	andeq	r0, r0, ip
     b70:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b74:	00000000 	andeq	r0, r0, r0
     b78:	00000010 	andeq	r0, r0, r0, lsl r0
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b84:	00000000 	andeq	r0, r0, r0
     b88:	00000010 	andeq	r0, r0, r0, lsl r0
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b94:	00000000 	andeq	r0, r0, r0
     b98:	00000014 	andeq	r0, r0, r4, lsl r0
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ba4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ba8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bac:	00000014 	andeq	r0, r0, r4, lsl r0
     bb0:	00000b9c 	muleq	r0, ip, fp
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	000000a4 	andeq	r0, r0, r4, lsr #1
     bbc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bc4:	00000014 	andeq	r0, r0, r4, lsl r0
     bc8:	00000b9c 	muleq	r0, ip, fp
     bcc:	00000000 	andeq	r0, r0, r0
     bd0:	00000016 	andeq	r0, r0, r6, lsl r0
     bd4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     bd8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bdc:	0000001c 	andeq	r0, r0, ip, lsl r0
     be0:	00000b9c 	muleq	r0, ip, fp
     be4:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     be8:	0000009c 	muleq	r0, ip, r0
     bec:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     bf0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     bf4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     bf8:	00000001 	andeq	r0, r0, r1
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000b9c 	muleq	r0, ip, fp
     c04:	00000000 	andeq	r0, r0, r0
     c08:	00000010 	andeq	r0, r0, r0, lsl r0
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000b9c 	muleq	r0, ip, fp
     c14:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
     c18:	0000000c 	andeq	r0, r0, ip
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000b9c 	muleq	r0, ip, fp
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000006 	andeq	r0, r0, r6
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000b9c 	muleq	r0, ip, fp
     c34:	00000000 	andeq	r0, r0, r0
     c38:	0000000c 	andeq	r0, r0, ip
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	00000b9c 	muleq	r0, ip, fp
     c44:	00000000 	andeq	r0, r0, r0
     c48:	00000006 	andeq	r0, r0, r6
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	00000b9c 	muleq	r0, ip, fp
     c54:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
     c58:	00000004 	andeq	r0, r0, r4
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	00000b9c 	muleq	r0, ip, fp
     c64:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
     c68:	00000004 	andeq	r0, r0, r4
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	00000b9c 	muleq	r0, ip, fp
     c74:	00000000 	andeq	r0, r0, r0
     c78:	0000000a 	andeq	r0, r0, sl
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000b9c 	muleq	r0, ip, fp
     c84:	00000000 	andeq	r0, r0, r0
     c88:	00000004 	andeq	r0, r0, r4
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000b9c 	muleq	r0, ip, fp
     c94:	00000000 	andeq	r0, r0, r0
     c98:	00000010 	andeq	r0, r0, r0, lsl r0
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	00000b9c 	muleq	r0, ip, fp
     ca4:	00000000 	andeq	r0, r0, r0
     ca8:	0000001c 	andeq	r0, r0, ip, lsl r0
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	00000b9c 	muleq	r0, ip, fp
     cb4:	00000000 	andeq	r0, r0, r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000018 	andeq	r0, r0, r8, lsl r0
     cc0:	00000b9c 	muleq	r0, ip, fp
     cc4:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
     cc8:	00000054 	andeq	r0, r0, r4, asr r0
     ccc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     cd0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     cd4:	00000001 	andeq	r0, r0, r1
     cd8:	00000014 	andeq	r0, r0, r4, lsl r0
     cdc:	00000b9c 	muleq	r0, ip, fp
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000002a 	andeq	r0, r0, sl, lsr #32
     ce8:	84080e4d 	strhi	r0, [r8], #-3661	; 0xe4d
     cec:	00018e02 	andeq	r8, r1, r2, lsl #28
     cf0:	0000000c 	andeq	r0, r0, ip
     cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cf8:	7c020001 	stcvc	0, cr0, [r2], {1}
     cfc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d00:	0000000c 	andeq	r0, r0, ip
     d04:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d08:	00000000 	andeq	r0, r0, r0
     d0c:	00000034 	andeq	r0, r0, r4, lsr r0
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d18:	00000000 	andeq	r0, r0, r0
     d1c:	00000030 	andeq	r0, r0, r0, lsr r0
     d20:	0000000c 	andeq	r0, r0, ip
     d24:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d28:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
     d2c:	00000014 	andeq	r0, r0, r4, lsl r0
     d30:	00000018 	andeq	r0, r0, r8, lsl r0
     d34:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d38:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
     d3c:	00000080 	andeq	r0, r0, r0, lsl #1
     d40:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     d44:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d48:	00000001 	andeq	r0, r0, r1
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d54:	00000000 	andeq	r0, r0, r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d64:	00000000 	andeq	r0, r0, r0
     d68:	00000004 	andeq	r0, r0, r4
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d74:	00000000 	andeq	r0, r0, r0
     d78:	00000004 	andeq	r0, r0, r4
     d7c:	0000000c 	andeq	r0, r0, ip
     d80:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d84:	00000000 	andeq	r0, r0, r0
     d88:	00000004 	andeq	r0, r0, r4
     d8c:	0000000c 	andeq	r0, r0, ip
     d90:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d94:	00000000 	andeq	r0, r0, r0
     d98:	00000004 	andeq	r0, r0, r4
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     da4:	00000000 	andeq	r0, r0, r0
     da8:	00000006 	andeq	r0, r0, r6
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000004 	andeq	r0, r0, r4
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000010 	andeq	r0, r0, r0, lsl r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     dd4:	00000000 	andeq	r0, r0, r0
     dd8:	00000024 	andeq	r0, r0, r4, lsr #32
     ddc:	0000000c 	andeq	r0, r0, ip
     de0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     de4:	00000000 	andeq	r0, r0, r0
     de8:	0000000c 	andeq	r0, r0, ip
     dec:	0000000c 	andeq	r0, r0, ip
     df0:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     df4:	00000000 	andeq	r0, r0, r0
     df8:	0000001c 	andeq	r0, r0, ip, lsl r0
     dfc:	0000000c 	andeq	r0, r0, ip
     e00:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e04:	00000000 	andeq	r0, r0, r0
     e08:	00000010 	andeq	r0, r0, r0, lsl r0
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e14:	00000000 	andeq	r0, r0, r0
     e18:	00000024 	andeq	r0, r0, r4, lsr #32
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e24:	00000000 	andeq	r0, r0, r0
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e34:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
     e38:	00000014 	andeq	r0, r0, r4, lsl r0
     e3c:	00000014 	andeq	r0, r0, r4, lsl r0
     e40:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	00000018 	andeq	r0, r0, r8, lsl r0
     e4c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     e50:	00018e02 	andeq	r8, r1, r2, lsl #28
     e54:	0000000c 	andeq	r0, r0, ip
     e58:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e5c:	00000000 	andeq	r0, r0, r0
     e60:	00000010 	andeq	r0, r0, r0, lsl r0
     e64:	0000000c 	andeq	r0, r0, ip
     e68:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00000018 	andeq	r0, r0, r8, lsl r0
     e74:	0000000c 	andeq	r0, r0, ip
     e78:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e7c:	00000000 	andeq	r0, r0, r0
     e80:	00000020 	andeq	r0, r0, r0, lsr #32
     e84:	00000018 	andeq	r0, r0, r8, lsl r0
     e88:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e8c:	00000000 	andeq	r0, r0, r0
     e90:	0000004c 	andeq	r0, r0, ip, asr #32
     e94:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     e98:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     e9c:	00000001 	andeq	r0, r0, r1
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ea8:	00000000 	andeq	r0, r0, r0
     eac:	0000001c 	andeq	r0, r0, ip, lsl r0
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	00000018 	andeq	r0, r0, r8, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ee8:	00000000 	andeq	r0, r0, r0
     eec:	00000030 	andeq	r0, r0, r0, lsr r0
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	00000014 	andeq	r0, r0, r4, lsl r0
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f08:	7c020001 	stcvc	0, cr0, [r2], {1}
     f0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000f00 	andeq	r0, r0, r0, lsl #30
     f18:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
     f1c:	0000003c 	andeq	r0, r0, ip, lsr r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000f00 	andeq	r0, r0, r0, lsl #30
     f28:	08000fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp}
     f2c:	00000038 	andeq	r0, r0, r8, lsr r0
     f30:	0000000c 	andeq	r0, r0, ip
     f34:	00000f00 	andeq	r0, r0, r0, lsl #30
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	00000014 	andeq	r0, r0, r4, lsl r0
     f40:	0000000c 	andeq	r0, r0, ip
     f44:	00000f00 	andeq	r0, r0, r0, lsl #30
     f48:	00000000 	andeq	r0, r0, r0
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	0000000c 	andeq	r0, r0, ip
     f54:	00000f00 	andeq	r0, r0, r0, lsl #30
     f58:	08001000 	stmdaeq	r0, {ip}
     f5c:	00000014 	andeq	r0, r0, r4, lsl r0
     f60:	0000000c 	andeq	r0, r0, ip
     f64:	00000f00 	andeq	r0, r0, r0, lsl #30
     f68:	08001014 	stmdaeq	r0, {r2, r4, ip}
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	0000000c 	andeq	r0, r0, ip
     f74:	00000f00 	andeq	r0, r0, r0, lsl #30
     f78:	08001020 	stmdaeq	r0, {r5, ip}
     f7c:	00000014 	andeq	r0, r0, r4, lsl r0
     f80:	0000000c 	andeq	r0, r0, ip
     f84:	00000f00 	andeq	r0, r0, r0, lsl #30
     f88:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
     f8c:	00000010 	andeq	r0, r0, r0, lsl r0
     f90:	0000000c 	andeq	r0, r0, ip
     f94:	00000f00 	andeq	r0, r0, r0, lsl #30
     f98:	08001044 	stmdaeq	r0, {r2, r6, ip}
     f9c:	00000014 	andeq	r0, r0, r4, lsl r0
     fa0:	0000000c 	andeq	r0, r0, ip
     fa4:	00000f00 	andeq	r0, r0, r0, lsl #30
     fa8:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
     fac:	00000014 	andeq	r0, r0, r4, lsl r0
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	00000f00 	andeq	r0, r0, r0, lsl #30
     fb8:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
     fbc:	00000014 	andeq	r0, r0, r4, lsl r0
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000f00 	andeq	r0, r0, r0, lsl #30
     fc8:	00000000 	andeq	r0, r0, r0
     fcc:	00000018 	andeq	r0, r0, r8, lsl r0
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000f00 	andeq	r0, r0, r0, lsl #30
     fd8:	08001080 	stmdaeq	r0, {r7, ip}
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000f00 	andeq	r0, r0, r0, lsl #30
     fe8:	00000000 	andeq	r0, r0, r0
     fec:	00000014 	andeq	r0, r0, r4, lsl r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000f00 	andeq	r0, r0, r0, lsl #30
     ff8:	00000000 	andeq	r0, r0, r0
     ffc:	00000020 	andeq	r0, r0, r0, lsr #32
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000f00 	andeq	r0, r0, r0, lsl #30
    1008:	00000000 	andeq	r0, r0, r0
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000f00 	andeq	r0, r0, r0, lsl #30
    1018:	00000000 	andeq	r0, r0, r0
    101c:	00000010 	andeq	r0, r0, r0, lsl r0
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000f00 	andeq	r0, r0, r0, lsl #30
    1028:	00000000 	andeq	r0, r0, r0
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	00000014 	andeq	r0, r0, r4, lsl r0
    1034:	00000f00 	andeq	r0, r0, r0, lsl #30
    1038:	00000000 	andeq	r0, r0, r0
    103c:	00000084 	andeq	r0, r0, r4, lsl #1
    1040:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1044:	00018e02 	andeq	r8, r1, r2, lsl #28
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00000018 	andeq	r0, r0, r8, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1060:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
    1064:	00000018 	andeq	r0, r0, r8, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1070:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00000018 	andeq	r0, r0, r8, lsl r0
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000f00 	andeq	r0, r0, r0, lsl #30
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000018 	andeq	r0, r0, r8, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000f00 	andeq	r0, r0, r0, lsl #30
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000f00 	andeq	r0, r0, r0, lsl #30
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000f00 	andeq	r0, r0, r0, lsl #30
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000f00 	andeq	r0, r0, r0, lsl #30
    10d0:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
    10d4:	00000028 	andeq	r0, r0, r8, lsr #32
    10d8:	00000018 	andeq	r0, r0, r8, lsl r0
    10dc:	00000f00 	andeq	r0, r0, r0, lsl #30
    10e0:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
    10e4:	0000002e 	andeq	r0, r0, lr, lsr #32
    10e8:	80100e41 	andshi	r0, r0, r1, asr #28
    10ec:	82038104 	andhi	r8, r3, #4, 2
    10f0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00000f00 	andeq	r0, r0, r0, lsl #30
    10fc:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
    1100:	00000010 	andeq	r0, r0, r0, lsl r0
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00000f00 	andeq	r0, r0, r0, lsl #30
    110c:	00000000 	andeq	r0, r0, r0
    1110:	00000014 	andeq	r0, r0, r4, lsl r0
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	00000f00 	andeq	r0, r0, r0, lsl #30
    111c:	00000000 	andeq	r0, r0, r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    112c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1130:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	00001124 	andeq	r1, r0, r4, lsr #2
    113c:	00000000 	andeq	r0, r0, r0
    1140:	00000032 	andeq	r0, r0, r2, lsr r0
    1144:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1148:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    114c:	00000001 	andeq	r0, r0, r1
    1150:	00000018 	andeq	r0, r0, r8, lsl r0
    1154:	00001124 	andeq	r1, r0, r4, lsr #2
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1160:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1164:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1168:	00000001 	andeq	r0, r0, r1
    116c:	00000014 	andeq	r0, r0, r4, lsl r0
    1170:	00001124 	andeq	r1, r0, r4, lsr #2
    1174:	00000000 	andeq	r0, r0, r0
    1178:	000000c8 	andeq	r0, r0, r8, asr #1
    117c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1180:	00018e02 	andeq	r8, r1, r2, lsl #28
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001124 	andeq	r1, r0, r4, lsr #2
    118c:	08001124 	stmdaeq	r0, {r2, r5, r8, ip}
    1190:	0000003c 	andeq	r0, r0, ip, lsr r0
    1194:	00000018 	andeq	r0, r0, r8, lsl r0
    1198:	00001124 	andeq	r1, r0, r4, lsr #2
    119c:	00000000 	andeq	r0, r0, r0
    11a0:	00000074 	andeq	r0, r0, r4, ror r0
    11a4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    11a8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    11ac:	00018e02 	andeq	r8, r1, r2, lsl #28
    11b0:	00000018 	andeq	r0, r0, r8, lsl r0
    11b4:	00001124 	andeq	r1, r0, r4, lsr #2
    11b8:	00000000 	andeq	r0, r0, r0
    11bc:	00000088 	andeq	r0, r0, r8, lsl #1
    11c0:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    11c4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11c8:	00000001 	andeq	r0, r0, r1
    11cc:	00000018 	andeq	r0, r0, r8, lsl r0
    11d0:	00001124 	andeq	r1, r0, r4, lsr #2
    11d4:	00000000 	andeq	r0, r0, r0
    11d8:	00000084 	andeq	r0, r0, r4, lsl #1
    11dc:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    11e0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11e4:	00000001 	andeq	r0, r0, r1
    11e8:	00000018 	andeq	r0, r0, r8, lsl r0
    11ec:	00001124 	andeq	r1, r0, r4, lsr #2
    11f0:	00000000 	andeq	r0, r0, r0
    11f4:	00000068 	andeq	r0, r0, r8, rrx
    11f8:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    11fc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1200:	00000001 	andeq	r0, r0, r1
    1204:	0000000c 	andeq	r0, r0, ip
    1208:	00001124 	andeq	r1, r0, r4, lsr #2
    120c:	00000000 	andeq	r0, r0, r0
    1210:	00000022 	andeq	r0, r0, r2, lsr #32
    1214:	0000000c 	andeq	r0, r0, ip
    1218:	00001124 	andeq	r1, r0, r4, lsr #2
    121c:	00000000 	andeq	r0, r0, r0
    1220:	00000012 	andeq	r0, r0, r2, lsl r0
    1224:	0000000c 	andeq	r0, r0, ip
    1228:	00001124 	andeq	r1, r0, r4, lsr #2
    122c:	00000000 	andeq	r0, r0, r0
    1230:	00000014 	andeq	r0, r0, r4, lsl r0
    1234:	0000000c 	andeq	r0, r0, ip
    1238:	00001124 	andeq	r1, r0, r4, lsr #2
    123c:	00000000 	andeq	r0, r0, r0
    1240:	00000010 	andeq	r0, r0, r0, lsl r0
    1244:	0000000c 	andeq	r0, r0, ip
    1248:	00001124 	andeq	r1, r0, r4, lsr #2
    124c:	00000000 	andeq	r0, r0, r0
    1250:	00000012 	andeq	r0, r0, r2, lsl r0
    1254:	0000000c 	andeq	r0, r0, ip
    1258:	00001124 	andeq	r1, r0, r4, lsr #2
    125c:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
    1260:	00000018 	andeq	r0, r0, r8, lsl r0
    1264:	0000000c 	andeq	r0, r0, ip
    1268:	00001124 	andeq	r1, r0, r4, lsr #2
    126c:	00000000 	andeq	r0, r0, r0
    1270:	0000001c 	andeq	r0, r0, ip, lsl r0
    1274:	0000000c 	andeq	r0, r0, ip
    1278:	00001124 	andeq	r1, r0, r4, lsr #2
    127c:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    1280:	00000012 	andeq	r0, r0, r2, lsl r0
    1284:	0000000c 	andeq	r0, r0, ip
    1288:	00001124 	andeq	r1, r0, r4, lsr #2
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00000004 	andeq	r0, r0, r4
    1294:	0000000c 	andeq	r0, r0, ip
    1298:	00001124 	andeq	r1, r0, r4, lsr #2
    129c:	00000000 	andeq	r0, r0, r0
    12a0:	00000008 	andeq	r0, r0, r8
    12a4:	0000000c 	andeq	r0, r0, ip
    12a8:	00001124 	andeq	r1, r0, r4, lsr #2
    12ac:	00000000 	andeq	r0, r0, r0
    12b0:	00000012 	andeq	r0, r0, r2, lsl r0
    12b4:	0000000c 	andeq	r0, r0, ip
    12b8:	00001124 	andeq	r1, r0, r4, lsr #2
    12bc:	00000000 	andeq	r0, r0, r0
    12c0:	0000000e 	andeq	r0, r0, lr
    12c4:	0000000c 	andeq	r0, r0, ip
    12c8:	00001124 	andeq	r1, r0, r4, lsr #2
    12cc:	00000000 	andeq	r0, r0, r0
    12d0:	0000001a 	andeq	r0, r0, sl, lsl r0
    12d4:	00000018 	andeq	r0, r0, r8, lsl r0
    12d8:	00001124 	andeq	r1, r0, r4, lsr #2
    12dc:	00000000 	andeq	r0, r0, r0
    12e0:	00000034 	andeq	r0, r0, r4, lsr r0
    12e4:	83100e41 	tsthi	r0, #1040	; 0x410
    12e8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    12ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    12f0:	00000014 	andeq	r0, r0, r4, lsl r0
    12f4:	00001124 	andeq	r1, r0, r4, lsr #2
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1300:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1304:	00018e02 	andeq	r8, r1, r2, lsl #28
    1308:	00000014 	andeq	r0, r0, r4, lsl r0
    130c:	00001124 	andeq	r1, r0, r4, lsr #2
    1310:	00000000 	andeq	r0, r0, r0
    1314:	0000001a 	andeq	r0, r0, sl, lsl r0
    1318:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    131c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1320:	00000014 	andeq	r0, r0, r4, lsl r0
    1324:	00001124 	andeq	r1, r0, r4, lsr #2
    1328:	00000000 	andeq	r0, r0, r0
    132c:	00000014 	andeq	r0, r0, r4, lsl r0
    1330:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1334:	00018e02 	andeq	r8, r1, r2, lsl #28
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	00001124 	andeq	r1, r0, r4, lsr #2
    1340:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
    1344:	00000006 	andeq	r0, r0, r6
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	00001124 	andeq	r1, r0, r4, lsr #2
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000010 	andeq	r0, r0, r0, lsl r0
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	00001124 	andeq	r1, r0, r4, lsr #2
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000010 	andeq	r0, r0, r0, lsl r0
    1368:	00000018 	andeq	r0, r0, r8, lsl r0
    136c:	00001124 	andeq	r1, r0, r4, lsr #2
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000003c 	andeq	r0, r0, ip, lsr r0
    1378:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    137c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1380:	00018e02 	andeq	r8, r1, r2, lsl #28
    1384:	0000000c 	andeq	r0, r0, ip
    1388:	00001124 	andeq	r1, r0, r4, lsr #2
    138c:	00000000 	andeq	r0, r0, r0
    1390:	00000010 	andeq	r0, r0, r0, lsl r0
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	00001124 	andeq	r1, r0, r4, lsr #2
    139c:	00000000 	andeq	r0, r0, r0
    13a0:	00000014 	andeq	r0, r0, r4, lsl r0
    13a4:	0000000c 	andeq	r0, r0, ip
    13a8:	00001124 	andeq	r1, r0, r4, lsr #2
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000010 	andeq	r0, r0, r0, lsl r0
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	00001124 	andeq	r1, r0, r4, lsr #2
    13bc:	00000000 	andeq	r0, r0, r0
    13c0:	00000014 	andeq	r0, r0, r4, lsl r0
    13c4:	0000000c 	andeq	r0, r0, ip
    13c8:	00001124 	andeq	r1, r0, r4, lsr #2
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	00000018 	andeq	r0, r0, r8, lsl r0
    13d4:	0000000c 	andeq	r0, r0, ip
    13d8:	00001124 	andeq	r1, r0, r4, lsr #2
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000018 	andeq	r0, r0, r8, lsl r0
    13e4:	0000000c 	andeq	r0, r0, ip
    13e8:	00001124 	andeq	r1, r0, r4, lsr #2
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	00000018 	andeq	r0, r0, r8, lsl r0
    13f4:	0000000c 	andeq	r0, r0, ip
    13f8:	00001124 	andeq	r1, r0, r4, lsr #2
    13fc:	00000000 	andeq	r0, r0, r0
    1400:	00000018 	andeq	r0, r0, r8, lsl r0
    1404:	0000000c 	andeq	r0, r0, ip
    1408:	00001124 	andeq	r1, r0, r4, lsr #2
    140c:	00000000 	andeq	r0, r0, r0
    1410:	00000010 	andeq	r0, r0, r0, lsl r0
    1414:	0000000c 	andeq	r0, r0, ip
    1418:	00001124 	andeq	r1, r0, r4, lsr #2
    141c:	00000000 	andeq	r0, r0, r0
    1420:	00000014 	andeq	r0, r0, r4, lsl r0
    1424:	0000000c 	andeq	r0, r0, ip
    1428:	00001124 	andeq	r1, r0, r4, lsr #2
    142c:	00000000 	andeq	r0, r0, r0
    1430:	00000010 	andeq	r0, r0, r0, lsl r0
    1434:	0000000c 	andeq	r0, r0, ip
    1438:	00001124 	andeq	r1, r0, r4, lsr #2
    143c:	00000000 	andeq	r0, r0, r0
    1440:	00000014 	andeq	r0, r0, r4, lsl r0
    1444:	0000000c 	andeq	r0, r0, ip
    1448:	00001124 	andeq	r1, r0, r4, lsr #2
    144c:	00000000 	andeq	r0, r0, r0
    1450:	00000010 	andeq	r0, r0, r0, lsl r0
    1454:	0000000c 	andeq	r0, r0, ip
    1458:	00001124 	andeq	r1, r0, r4, lsr #2
    145c:	00000000 	andeq	r0, r0, r0
    1460:	00000014 	andeq	r0, r0, r4, lsl r0
    1464:	0000000c 	andeq	r0, r0, ip
    1468:	00001124 	andeq	r1, r0, r4, lsr #2
    146c:	00000000 	andeq	r0, r0, r0
    1470:	00000010 	andeq	r0, r0, r0, lsl r0
    1474:	0000000c 	andeq	r0, r0, ip
    1478:	00001124 	andeq	r1, r0, r4, lsr #2
    147c:	00000000 	andeq	r0, r0, r0
    1480:	00000014 	andeq	r0, r0, r4, lsl r0
    1484:	0000000c 	andeq	r0, r0, ip
    1488:	00001124 	andeq	r1, r0, r4, lsr #2
    148c:	00000000 	andeq	r0, r0, r0
    1490:	00000010 	andeq	r0, r0, r0, lsl r0
    1494:	0000000c 	andeq	r0, r0, ip
    1498:	00001124 	andeq	r1, r0, r4, lsr #2
    149c:	00000000 	andeq	r0, r0, r0
    14a0:	00000010 	andeq	r0, r0, r0, lsl r0
    14a4:	0000000c 	andeq	r0, r0, ip
    14a8:	00001124 	andeq	r1, r0, r4, lsr #2
    14ac:	00000000 	andeq	r0, r0, r0
    14b0:	00000010 	andeq	r0, r0, r0, lsl r0
    14b4:	0000000c 	andeq	r0, r0, ip
    14b8:	00001124 	andeq	r1, r0, r4, lsr #2
    14bc:	00000000 	andeq	r0, r0, r0
    14c0:	00000010 	andeq	r0, r0, r0, lsl r0
    14c4:	0000000c 	andeq	r0, r0, ip
    14c8:	00001124 	andeq	r1, r0, r4, lsr #2
    14cc:	00000000 	andeq	r0, r0, r0
    14d0:	00000010 	andeq	r0, r0, r0, lsl r0
    14d4:	0000000c 	andeq	r0, r0, ip
    14d8:	00001124 	andeq	r1, r0, r4, lsr #2
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	00000010 	andeq	r0, r0, r0, lsl r0
    14e4:	0000000c 	andeq	r0, r0, ip
    14e8:	00001124 	andeq	r1, r0, r4, lsr #2
    14ec:	00000000 	andeq	r0, r0, r0
    14f0:	00000014 	andeq	r0, r0, r4, lsl r0
    14f4:	0000000c 	andeq	r0, r0, ip
    14f8:	00001124 	andeq	r1, r0, r4, lsr #2
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	00000014 	andeq	r0, r0, r4, lsl r0
    1504:	0000000c 	andeq	r0, r0, ip
    1508:	00001124 	andeq	r1, r0, r4, lsr #2
    150c:	00000000 	andeq	r0, r0, r0
    1510:	00000014 	andeq	r0, r0, r4, lsl r0
    1514:	0000000c 	andeq	r0, r0, ip
    1518:	00001124 	andeq	r1, r0, r4, lsr #2
    151c:	00000000 	andeq	r0, r0, r0
    1520:	00000014 	andeq	r0, r0, r4, lsl r0
    1524:	0000000c 	andeq	r0, r0, ip
    1528:	00001124 	andeq	r1, r0, r4, lsr #2
    152c:	00000000 	andeq	r0, r0, r0
    1530:	00000014 	andeq	r0, r0, r4, lsl r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	00001124 	andeq	r1, r0, r4, lsr #2
    153c:	00000000 	andeq	r0, r0, r0
    1540:	0000001c 	andeq	r0, r0, ip, lsl r0
    1544:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    1548:	00018e02 	andeq	r8, r1, r2, lsl #28
    154c:	00000014 	andeq	r0, r0, r4, lsl r0
    1550:	00001124 	andeq	r1, r0, r4, lsr #2
    1554:	00000000 	andeq	r0, r0, r0
    1558:	0000001c 	andeq	r0, r0, ip, lsl r0
    155c:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    1560:	00018e02 	andeq	r8, r1, r2, lsl #28
    1564:	00000014 	andeq	r0, r0, r4, lsl r0
    1568:	00001124 	andeq	r1, r0, r4, lsr #2
    156c:	00000000 	andeq	r0, r0, r0
    1570:	00000044 	andeq	r0, r0, r4, asr #32
    1574:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    1578:	00018e02 	andeq	r8, r1, r2, lsl #28
    157c:	0000000c 	andeq	r0, r0, ip
    1580:	00001124 	andeq	r1, r0, r4, lsr #2
    1584:	00000000 	andeq	r0, r0, r0
    1588:	00000018 	andeq	r0, r0, r8, lsl r0
    158c:	0000000c 	andeq	r0, r0, ip
    1590:	00001124 	andeq	r1, r0, r4, lsr #2
    1594:	00000000 	andeq	r0, r0, r0
    1598:	00000018 	andeq	r0, r0, r8, lsl r0
    159c:	0000000c 	andeq	r0, r0, ip
    15a0:	00001124 	andeq	r1, r0, r4, lsr #2
    15a4:	00000000 	andeq	r0, r0, r0
    15a8:	00000018 	andeq	r0, r0, r8, lsl r0
    15ac:	0000000c 	andeq	r0, r0, ip
    15b0:	00001124 	andeq	r1, r0, r4, lsr #2
    15b4:	00000000 	andeq	r0, r0, r0
    15b8:	00000016 	andeq	r0, r0, r6, lsl r0
    15bc:	0000000c 	andeq	r0, r0, ip
    15c0:	00001124 	andeq	r1, r0, r4, lsr #2
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00000016 	andeq	r0, r0, r6, lsl r0
    15cc:	0000000c 	andeq	r0, r0, ip
    15d0:	00001124 	andeq	r1, r0, r4, lsr #2
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	00000016 	andeq	r0, r0, r6, lsl r0
    15dc:	0000000c 	andeq	r0, r0, ip
    15e0:	00001124 	andeq	r1, r0, r4, lsr #2
    15e4:	00000000 	andeq	r0, r0, r0
    15e8:	00000016 	andeq	r0, r0, r6, lsl r0
    15ec:	0000000c 	andeq	r0, r0, ip
    15f0:	00001124 	andeq	r1, r0, r4, lsr #2
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	00000004 	andeq	r0, r0, r4
    15fc:	0000000c 	andeq	r0, r0, ip
    1600:	00001124 	andeq	r1, r0, r4, lsr #2
    1604:	00000000 	andeq	r0, r0, r0
    1608:	00000004 	andeq	r0, r0, r4
    160c:	0000000c 	andeq	r0, r0, ip
    1610:	00001124 	andeq	r1, r0, r4, lsr #2
    1614:	00000000 	andeq	r0, r0, r0
    1618:	00000004 	andeq	r0, r0, r4
    161c:	0000000c 	andeq	r0, r0, ip
    1620:	00001124 	andeq	r1, r0, r4, lsr #2
    1624:	00000000 	andeq	r0, r0, r0
    1628:	00000004 	andeq	r0, r0, r4
    162c:	0000000c 	andeq	r0, r0, ip
    1630:	00001124 	andeq	r1, r0, r4, lsr #2
    1634:	00000000 	andeq	r0, r0, r0
    1638:	00000004 	andeq	r0, r0, r4
    163c:	0000000c 	andeq	r0, r0, ip
    1640:	00001124 	andeq	r1, r0, r4, lsr #2
    1644:	00000000 	andeq	r0, r0, r0
    1648:	00000006 	andeq	r0, r0, r6
    164c:	0000000c 	andeq	r0, r0, ip
    1650:	00001124 	andeq	r1, r0, r4, lsr #2
    1654:	00000000 	andeq	r0, r0, r0
    1658:	00000016 	andeq	r0, r0, r6, lsl r0
    165c:	0000000c 	andeq	r0, r0, ip
    1660:	00001124 	andeq	r1, r0, r4, lsr #2
    1664:	00000000 	andeq	r0, r0, r0
    1668:	0000001a 	andeq	r0, r0, sl, lsl r0
    166c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1670:	00001124 	andeq	r1, r0, r4, lsr #2
    1674:	00000000 	andeq	r0, r0, r0
    1678:	0000006e 	andeq	r0, r0, lr, rrx
    167c:	83180e41 	tsthi	r8, #1040	; 0x410
    1680:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1684:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1688:	00018e02 	andeq	r8, r1, r2, lsl #28
    168c:	0000000c 	andeq	r0, r0, ip
    1690:	00001124 	andeq	r1, r0, r4, lsr #2
    1694:	00000000 	andeq	r0, r0, r0
    1698:	00000016 	andeq	r0, r0, r6, lsl r0
    169c:	0000000c 	andeq	r0, r0, ip
    16a0:	00001124 	andeq	r1, r0, r4, lsr #2
    16a4:	00000000 	andeq	r0, r0, r0
    16a8:	0000001a 	andeq	r0, r0, sl, lsl r0
    16ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    16b0:	00001124 	andeq	r1, r0, r4, lsr #2
    16b4:	00000000 	andeq	r0, r0, r0
    16b8:	000000b4 	strheq	r0, [r0], -r4
    16bc:	83180e41 	tsthi	r8, #1040	; 0x410
    16c0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    16c4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    16c8:	00018e02 	andeq	r8, r1, r2, lsl #28
    16cc:	0000000c 	andeq	r0, r0, ip
    16d0:	00001124 	andeq	r1, r0, r4, lsr #2
    16d4:	00000000 	andeq	r0, r0, r0
    16d8:	00000010 	andeq	r0, r0, r0, lsl r0
    16dc:	0000000c 	andeq	r0, r0, ip
    16e0:	00001124 	andeq	r1, r0, r4, lsr #2
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	00000006 	andeq	r0, r0, r6
    16ec:	0000000c 	andeq	r0, r0, ip
    16f0:	00001124 	andeq	r1, r0, r4, lsr #2
    16f4:	00000000 	andeq	r0, r0, r0
    16f8:	00000006 	andeq	r0, r0, r6
    16fc:	0000000c 	andeq	r0, r0, ip
    1700:	00001124 	andeq	r1, r0, r4, lsr #2
    1704:	00000000 	andeq	r0, r0, r0
    1708:	00000006 	andeq	r0, r0, r6
    170c:	0000000c 	andeq	r0, r0, ip
    1710:	00001124 	andeq	r1, r0, r4, lsr #2
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00000008 	andeq	r0, r0, r8
    171c:	0000000c 	andeq	r0, r0, ip
    1720:	00001124 	andeq	r1, r0, r4, lsr #2
    1724:	00000000 	andeq	r0, r0, r0
    1728:	00000006 	andeq	r0, r0, r6
    172c:	0000000c 	andeq	r0, r0, ip
    1730:	00001124 	andeq	r1, r0, r4, lsr #2
    1734:	00000000 	andeq	r0, r0, r0
    1738:	00000006 	andeq	r0, r0, r6
    173c:	0000000c 	andeq	r0, r0, ip
    1740:	00001124 	andeq	r1, r0, r4, lsr #2
    1744:	00000000 	andeq	r0, r0, r0
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	0000000c 	andeq	r0, r0, ip
    1750:	00001124 	andeq	r1, r0, r4, lsr #2
    1754:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
    1758:	00000008 	andeq	r0, r0, r8
    175c:	0000000c 	andeq	r0, r0, ip
    1760:	00001124 	andeq	r1, r0, r4, lsr #2
    1764:	00000000 	andeq	r0, r0, r0
    1768:	00000016 	andeq	r0, r0, r6, lsl r0
    176c:	0000000c 	andeq	r0, r0, ip
    1770:	00001124 	andeq	r1, r0, r4, lsr #2
    1774:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
    1778:	00000008 	andeq	r0, r0, r8
    177c:	0000000c 	andeq	r0, r0, ip
    1780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1784:	7c020001 	stcvc	0, cr0, [r2], {1}
    1788:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    178c:	0000000c 	andeq	r0, r0, ip
    1790:	0000177c 	andeq	r1, r0, ip, ror r7
    1794:	00000000 	andeq	r0, r0, r0
    1798:	00000018 	andeq	r0, r0, r8, lsl r0
    179c:	0000000c 	andeq	r0, r0, ip
    17a0:	0000177c 	andeq	r1, r0, ip, ror r7
    17a4:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	0000000c 	andeq	r0, r0, ip
    17b0:	0000177c 	andeq	r1, r0, ip, ror r7
    17b4:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
    17b8:	00000028 	andeq	r0, r0, r8, lsr #32
    17bc:	0000000c 	andeq	r0, r0, ip
    17c0:	0000177c 	andeq	r1, r0, ip, ror r7
    17c4:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
    17c8:	00000018 	andeq	r0, r0, r8, lsl r0
    17cc:	0000000c 	andeq	r0, r0, ip
    17d0:	0000177c 	andeq	r1, r0, ip, ror r7
    17d4:	00000000 	andeq	r0, r0, r0
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	0000000c 	andeq	r0, r0, ip
    17e0:	0000177c 	andeq	r1, r0, ip, ror r7
    17e4:	00000000 	andeq	r0, r0, r0
    17e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    17ec:	0000000c 	andeq	r0, r0, ip
    17f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17f4:	7c020001 	stcvc	0, cr0, [r2], {1}
    17f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1800:	000017ec 	andeq	r1, r0, ip, ror #15
    1804:	00000000 	andeq	r0, r0, r0
    1808:	00000094 	muleq	r0, r4, r0
    180c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1810:	00018e02 	andeq	r8, r1, r2, lsl #28
    1814:	00000018 	andeq	r0, r0, r8, lsl r0
    1818:	000017ec 	andeq	r1, r0, ip, ror #15
    181c:	00000000 	andeq	r0, r0, r0
    1820:	00000088 	andeq	r0, r0, r8, lsl #1
    1824:	840c0e47 	strhi	r0, [ip], #-3655	; 0xe47
    1828:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    182c:	280e5601 	stmdacs	lr, {r0, r9, sl, ip, lr}
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000017ec 	andeq	r1, r0, ip, ror #15
    1838:	00000000 	andeq	r0, r0, r0
    183c:	00000016 	andeq	r0, r0, r6, lsl r0
    1840:	00000014 	andeq	r0, r0, r4, lsl r0
    1844:	000017ec 	andeq	r1, r0, ip, ror #15
    1848:	00000000 	andeq	r0, r0, r0
    184c:	00000020 	andeq	r0, r0, r0, lsr #32
    1850:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1854:	00018e02 	andeq	r8, r1, r2, lsl #28
    1858:	0000000c 	andeq	r0, r0, ip
    185c:	000017ec 	andeq	r1, r0, ip, ror #15
    1860:	00000000 	andeq	r0, r0, r0
    1864:	0000000c 	andeq	r0, r0, ip
    1868:	0000000c 	andeq	r0, r0, ip
    186c:	000017ec 	andeq	r1, r0, ip, ror #15
    1870:	00000000 	andeq	r0, r0, r0
    1874:	00000018 	andeq	r0, r0, r8, lsl r0
    1878:	00000014 	andeq	r0, r0, r4, lsl r0
    187c:	000017ec 	andeq	r1, r0, ip, ror #15
    1880:	00000000 	andeq	r0, r0, r0
    1884:	00000030 	andeq	r0, r0, r0, lsr r0
    1888:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    188c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	000017ec 	andeq	r1, r0, ip, ror #15
    1898:	00000000 	andeq	r0, r0, r0
    189c:	00000012 	andeq	r0, r0, r2, lsl r0
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	000017ec 	andeq	r1, r0, ip, ror #15
    18a8:	00000000 	andeq	r0, r0, r0
    18ac:	00000016 	andeq	r0, r0, r6, lsl r0
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	000017ec 	andeq	r1, r0, ip, ror #15
    18b8:	00000000 	andeq	r0, r0, r0
    18bc:	00000016 	andeq	r0, r0, r6, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	000017ec 	andeq	r1, r0, ip, ror #15
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	00000018 	andeq	r0, r0, r8, lsl r0
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	000017ec 	andeq	r1, r0, ip, ror #15
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	00000016 	andeq	r0, r0, r6, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	000017ec 	andeq	r1, r0, ip, ror #15
    18e8:	00000000 	andeq	r0, r0, r0
    18ec:	00000018 	andeq	r0, r0, r8, lsl r0
    18f0:	0000000c 	andeq	r0, r0, ip
    18f4:	000017ec 	andeq	r1, r0, ip, ror #15
    18f8:	00000000 	andeq	r0, r0, r0
    18fc:	00000008 	andeq	r0, r0, r8
    1900:	0000000c 	andeq	r0, r0, ip
    1904:	000017ec 	andeq	r1, r0, ip, ror #15
    1908:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
    190c:	00000008 	andeq	r0, r0, r8
    1910:	0000000c 	andeq	r0, r0, ip
    1914:	000017ec 	andeq	r1, r0, ip, ror #15
    1918:	00000000 	andeq	r0, r0, r0
    191c:	0000000c 	andeq	r0, r0, ip
    1920:	0000000c 	andeq	r0, r0, ip
    1924:	000017ec 	andeq	r1, r0, ip, ror #15
    1928:	00000000 	andeq	r0, r0, r0
    192c:	00000012 	andeq	r0, r0, r2, lsl r0
    1930:	0000000c 	andeq	r0, r0, ip
    1934:	000017ec 	andeq	r1, r0, ip, ror #15
    1938:	00000000 	andeq	r0, r0, r0
    193c:	00000012 	andeq	r0, r0, r2, lsl r0
    1940:	0000000c 	andeq	r0, r0, ip
    1944:	000017ec 	andeq	r1, r0, ip, ror #15
    1948:	00000000 	andeq	r0, r0, r0
    194c:	00000018 	andeq	r0, r0, r8, lsl r0
    1950:	0000000c 	andeq	r0, r0, ip
    1954:	000017ec 	andeq	r1, r0, ip, ror #15
    1958:	00000000 	andeq	r0, r0, r0
    195c:	00000018 	andeq	r0, r0, r8, lsl r0
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000017ec 	andeq	r1, r0, ip, ror #15
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00000018 	andeq	r0, r0, r8, lsl r0
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000017ec 	andeq	r1, r0, ip, ror #15
    1978:	00000000 	andeq	r0, r0, r0
    197c:	00000016 	andeq	r0, r0, r6, lsl r0
    1980:	0000000c 	andeq	r0, r0, ip
    1984:	000017ec 	andeq	r1, r0, ip, ror #15
    1988:	00000000 	andeq	r0, r0, r0
    198c:	00000018 	andeq	r0, r0, r8, lsl r0
    1990:	0000000c 	andeq	r0, r0, ip
    1994:	000017ec 	andeq	r1, r0, ip, ror #15
    1998:	00000000 	andeq	r0, r0, r0
    199c:	0000000c 	andeq	r0, r0, ip
    19a0:	0000000c 	andeq	r0, r0, ip
    19a4:	000017ec 	andeq	r1, r0, ip, ror #15
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	00000008 	andeq	r0, r0, r8
    19b0:	00000014 	andeq	r0, r0, r4, lsl r0
    19b4:	000017ec 	andeq	r1, r0, ip, ror #15
    19b8:	00000000 	andeq	r0, r0, r0
    19bc:	00000040 	andeq	r0, r0, r0, asr #32
    19c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    19c4:	00018e02 	andeq	r8, r1, r2, lsl #28
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000017ec 	andeq	r1, r0, ip, ror #15
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	0000000e 	andeq	r0, r0, lr
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    19e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    19e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    19e8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ec:	000019d8 	ldrdeq	r1, [r0], -r8
    19f0:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
    19f4:	00000050 	andeq	r0, r0, r0, asr r0
    19f8:	000d0941 	andeq	r0, sp, r1, asr #18
    19fc:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1a00:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a04:	0000000c 	andeq	r0, r0, ip
    1a08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a0c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a14:	00000014 	andeq	r0, r0, r4, lsl r0
    1a18:	00001a04 	andeq	r1, r0, r4, lsl #20
    1a1c:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
    1a20:	00000038 	andeq	r0, r0, r8, lsr r0
    1a24:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1a28:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a2c:	0000000c 	andeq	r0, r0, ip
    1a30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a34:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a3c:	00000014 	andeq	r0, r0, r4, lsl r0
    1a40:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1a44:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
    1a48:	00000024 	andeq	r0, r0, r4, lsr #32
    1a4c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1a50:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a54:	00000014 	andeq	r0, r0, r4, lsl r0
    1a58:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1a5c:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    1a60:	00000024 	andeq	r0, r0, r4, lsr #32
    1a64:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1a68:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a6c:	00000014 	andeq	r0, r0, r4, lsl r0
    1a70:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1a74:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
    1a78:	00000090 	muleq	r0, r0, r0
    1a7c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1a80:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a84:	00000020 	andeq	r0, r0, r0, lsr #32
    1a88:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1a8c:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
    1a90:	000000a8 	andeq	r0, r0, r8, lsr #1
    1a94:	83200e43 	teqhi	r0, #1072	; 0x430
    1a98:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1a9c:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1aa0:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1aa4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1aa8:	00000014 	andeq	r0, r0, r4, lsl r0
    1aac:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1ab0:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
    1ab4:	00000038 	andeq	r0, r0, r8, lsr r0
    1ab8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1abc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ac0:	00000018 	andeq	r0, r0, r8, lsl r0
    1ac4:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1ac8:	08001434 	stmdaeq	r0, {r2, r4, r5, sl, ip}
    1acc:	00000048 	andeq	r0, r0, r8, asr #32
    1ad0:	83100e41 	tsthi	r0, #1040	; 0x410
    1ad4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1ad8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1adc:	00000018 	andeq	r0, r0, r8, lsl r0
    1ae0:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1ae4:	0800147c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip}
    1ae8:	000000d8 	ldrdeq	r0, [r0], -r8
    1aec:	83100e41 	tsthi	r0, #1040	; 0x410
    1af0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1af4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1af8:	00000018 	andeq	r0, r0, r8, lsl r0
    1afc:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b00:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    1b04:	0000008c 	andeq	r0, r0, ip, lsl #1
    1b08:	83100e41 	tsthi	r0, #1040	; 0x410
    1b0c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1b10:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b14:	00000014 	andeq	r0, r0, r4, lsl r0
    1b18:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b1c:	080015e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip}
    1b20:	00000024 	andeq	r0, r0, r4, lsr #32
    1b24:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1b28:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b2c:	0000000c 	andeq	r0, r0, ip
    1b30:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b34:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    1b38:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b3c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b40:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b44:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
    1b48:	00000040 	andeq	r0, r0, r0, asr #32
    1b4c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1b50:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b54:	00000020 	andeq	r0, r0, r0, lsr #32
    1b58:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b5c:	08001660 	stmdaeq	r0, {r5, r6, r9, sl, ip}
    1b60:	000002e8 	andeq	r0, r0, r8, ror #5
    1b64:	80200e41 	eorhi	r0, r0, r1, asr #28
    1b68:	82078108 	andhi	r8, r7, #8, 2
    1b6c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1b70:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1b74:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b78:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b7c:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1b80:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
    1b84:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b88:	83180e41 	tsthi	r8, #1040	; 0x410
    1b8c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1b90:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1b94:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b98:	00000018 	andeq	r0, r0, r8, lsl r0
    1b9c:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1ba0:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    1ba4:	00000040 	andeq	r0, r0, r0, asr #32
    1ba8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1bac:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bb4:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb8:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1bbc:	08001a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip}
    1bc0:	0000005c 	andeq	r0, r0, ip, asr r0
    1bc4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bcc:	0000000c 	andeq	r0, r0, ip
    1bd0:	00001a2c 	andeq	r1, r0, ip, lsr #20
    1bd4:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
    1bd8:	00000002 	andeq	r0, r0, r2
    1bdc:	0000000c 	andeq	r0, r0, ip
    1be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1be4:	7c020001 	stcvc	0, cr0, [r2], {1}
    1be8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1bec:	00000018 	andeq	r0, r0, r8, lsl r0
    1bf0:	00001bdc 	ldrdeq	r1, [r0], -ip
    1bf4:	08001ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip}
    1bf8:	00000030 	andeq	r0, r0, r0, lsr r0
    1bfc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1c00:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c04:	00000001 	andeq	r0, r0, r1
    1c08:	00000014 	andeq	r0, r0, r4, lsl r0
    1c0c:	00001bdc 	ldrdeq	r1, [r0], -ip
    1c10:	08001ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip}
    1c14:	00000024 	andeq	r0, r0, r4, lsr #32
    1c18:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1c1c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c20:	0000000c 	andeq	r0, r0, ip
    1c24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c28:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c30:	0000000c 	andeq	r0, r0, ip
    1c34:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	0000000c 	andeq	r0, r0, ip
    1c40:	0000000c 	andeq	r0, r0, ip
    1c44:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	0000000c 	andeq	r0, r0, ip
    1c50:	0000000c 	andeq	r0, r0, ip
    1c54:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c58:	00000000 	andeq	r0, r0, r0
    1c5c:	0000000c 	andeq	r0, r0, ip
    1c60:	0000000c 	andeq	r0, r0, ip
    1c64:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c68:	00000000 	andeq	r0, r0, r0
    1c6c:	0000000c 	andeq	r0, r0, ip
    1c70:	0000000c 	andeq	r0, r0, ip
    1c74:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c78:	00000000 	andeq	r0, r0, r0
    1c7c:	0000000c 	andeq	r0, r0, ip
    1c80:	0000000c 	andeq	r0, r0, ip
    1c84:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	0000000c 	andeq	r0, r0, ip
    1c90:	0000000c 	andeq	r0, r0, ip
    1c94:	00001c20 	andeq	r1, r0, r0, lsr #24
    1c98:	00000000 	andeq	r0, r0, r0
    1c9c:	0000000c 	andeq	r0, r0, ip
    1ca0:	0000000c 	andeq	r0, r0, ip
    1ca4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ca8:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
    1cac:	00000010 	andeq	r0, r0, r0, lsl r0
    1cb0:	0000000c 	andeq	r0, r0, ip
    1cb4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	0000000c 	andeq	r0, r0, ip
    1cc0:	0000000c 	andeq	r0, r0, ip
    1cc4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1cc8:	00000000 	andeq	r0, r0, r0
    1ccc:	0000000e 	andeq	r0, r0, lr
    1cd0:	0000000c 	andeq	r0, r0, ip
    1cd4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1cd8:	00000000 	andeq	r0, r0, r0
    1cdc:	00000010 	andeq	r0, r0, r0, lsl r0
    1ce0:	0000000c 	andeq	r0, r0, ip
    1ce4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ce8:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
    1cec:	0000001c 	andeq	r0, r0, ip, lsl r0
    1cf0:	0000000c 	andeq	r0, r0, ip
    1cf4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1cf8:	00000000 	andeq	r0, r0, r0
    1cfc:	00000012 	andeq	r0, r0, r2, lsl r0
    1d00:	0000000c 	andeq	r0, r0, ip
    1d04:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d08:	08001b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip}
    1d0c:	00000032 	andeq	r0, r0, r2, lsr r0
    1d10:	0000000c 	andeq	r0, r0, ip
    1d14:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d18:	08001b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, ip}
    1d1c:	00000032 	andeq	r0, r0, r2, lsr r0
    1d20:	0000000c 	andeq	r0, r0, ip
    1d24:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d28:	00000000 	andeq	r0, r0, r0
    1d2c:	00000024 	andeq	r0, r0, r4, lsr #32
    1d30:	0000000c 	andeq	r0, r0, ip
    1d34:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d38:	00000000 	andeq	r0, r0, r0
    1d3c:	00000012 	andeq	r0, r0, r2, lsl r0
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d48:	00000000 	andeq	r0, r0, r0
    1d4c:	00000012 	andeq	r0, r0, r2, lsl r0
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d58:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
    1d5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d68:	08001bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp, ip}
    1d6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	00000020 	andeq	r0, r0, r0, lsr #32
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	00000020 	andeq	r0, r0, r0, lsr #32
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001c20 	andeq	r1, r0, r0, lsr #24
    1d98:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
    1d9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	00000020 	andeq	r0, r0, r0, lsr #32
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1dc8:	00000000 	andeq	r0, r0, r0
    1dcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000001a 	andeq	r0, r0, sl, lsl r0
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e08:	00000000 	andeq	r0, r0, r0
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000020 	andeq	r0, r0, r0, lsr #32
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	00000020 	andeq	r0, r0, r0, lsr #32
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e38:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
    1e3c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e48:	08001c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip}
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000022 	andeq	r0, r0, r2, lsr #32
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e78:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
    1e7c:	00000020 	andeq	r0, r0, r0, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e88:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
    1e8c:	00000020 	andeq	r0, r0, r0, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001c20 	andeq	r1, r0, r0, lsr #24
    1e98:	08001c90 	stmdaeq	r0, {r4, r7, sl, fp, ip}
    1e9c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ea8:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
    1eac:	0000001c 	andeq	r0, r0, ip, lsl r0
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1eb8:	08001cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip}
    1ebc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000026 	andeq	r0, r0, r6, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ed8:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    1edc:	00000040 	andeq	r0, r0, r0, asr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1ef8:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
    1efc:	00000020 	andeq	r0, r0, r0, lsr #32
    1f00:	00000014 	andeq	r0, r0, r4, lsl r0
    1f04:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	00000038 	andeq	r0, r0, r8, lsr r0
    1f10:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1f14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	00000020 	andeq	r0, r0, r0, lsr #32
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	00000020 	andeq	r0, r0, r0, lsr #32
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f40:	00000000 	andeq	r0, r0, r0
    1f44:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f48:	0000000c 	andeq	r0, r0, ip
    1f4c:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f58:	00000014 	andeq	r0, r0, r4, lsl r0
    1f5c:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f60:	00000000 	andeq	r0, r0, r0
    1f64:	000000a8 	andeq	r0, r0, r8, lsr #1
    1f68:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1f6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	0000005c 	andeq	r0, r0, ip, asr r0
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	0000005c 	andeq	r0, r0, ip, asr r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001c20 	andeq	r1, r0, r0, lsr #24
    1f98:	00000000 	andeq	r0, r0, r0
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1fa8:	00000000 	andeq	r0, r0, r0
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1fb8:	00000000 	andeq	r0, r0, r0
    1fbc:	00000044 	andeq	r0, r0, r4, asr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1fc8:	00000000 	andeq	r0, r0, r0
    1fcc:	00000042 	andeq	r0, r0, r2, asr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	00000006 	andeq	r0, r0, r6
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001c20 	andeq	r1, r0, r0, lsr #24
    1fe8:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
    1fec:	0000000a 	andeq	r0, r0, sl
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ff8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1ffc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001ff0 	strdeq	r1, [r0], -r0
    2008:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	00000018 	andeq	r0, r0, r8, lsl r0
    2014:	00001ff0 	strdeq	r1, [r0], -r0
    2018:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
    201c:	00000024 	andeq	r0, r0, r4, lsr #32
    2020:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2024:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2028:	00018e02 	andeq	r8, r1, r2, lsl #28
    202c:	0000000c 	andeq	r0, r0, ip
    2030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2034:	7c020001 	stcvc	0, cr0, [r2], {1}
    2038:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    203c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2040:	0000202c 	andeq	r2, r0, ip, lsr #32
    2044:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
    2048:	0000016c 	andeq	r0, r0, ip, ror #2
    204c:	80180e41 	andshi	r0, r8, r1, asr #28
    2050:	84058106 	strhi	r8, [r5], #-262	; 0x106
    2054:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2058:	00018e02 	andeq	r8, r1, r2, lsl #28
    205c:	00000014 	andeq	r0, r0, r4, lsl r0
    2060:	0000202c 	andeq	r2, r0, ip, lsr #32
    2064:	00000000 	andeq	r0, r0, r0
    2068:	00000070 	andeq	r0, r0, r0, ror r0
    206c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2070:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	4f495047 	svcmi	0x00495047
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      20:	6f434b4c 	svcvs	0x00434b4c
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      28:	70776700 	rsbsvc	r6, r7, r0, lsl #14
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      30:	66754254 			; <UNDEFINED> instruction: 0x66754254
      34:	00726566 	rsbseq	r6, r2, r6, ror #10
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	5f434352 	svcpl	0x00434352
      3c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
  SCB->SHPR[tmp1] |= tmppriority;
      40:	67007469 	strvs	r7, [r0, -r9, ror #8]
      44:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      48:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffced <SCS_BASE+0x1fff1ced>

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      54:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      58:	6e69616d 	powvsez	f6, f1, #5.0
      5c:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      60:	00525253 	subseq	r5, r2, r3, asr r2
      64:	4f495047 	svcmi	0x00495047
      68:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 70 <_Minimum_Stack_Size-0x90>
      6c:	70620065 	rsbvc	r0, r2, r5, rrx
      70:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      74:	00646e61 	rsbeq	r6, r4, r1, ror #28
      78:	4f495047 	svcmi	0x00495047
      7c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
      80:	42535500 	subsmi	r5, r3, #0, 10
      84:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
      88:	6365445f 	cmnvs	r5, #1593835520	; 0x5f000000
      8c:	0038555f 	eorseq	r5, r8, pc, asr r5
      90:	5f746942 	svcpl	0x00746942
      94:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
      98:	4c460054 	mcrrmi	0, 5, r0, r6, cr4
      9c:	5f485341 	svcpl	0x00485341
      a0:	6f6c6e55 	svcvs	0x006c6e55
      a4:	46006b63 	strmi	r6, [r0], -r3, ror #22
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
      b0:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
      break; 
      
    default:
      break;
  }
}
      b4:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      bc:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
      c0:	5f485341 	svcpl	0x00485341
      c4:	4f525245 	svcmi	0x00525245
      c8:	52575f52 	subspl	r5, r7, #328	; 0x148
      cc:	536c0050 	cmnpl	ip, #80	; 0x50
      d0:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
      d4:	00617461 	rsbeq	r7, r1, r1, ror #8
      d8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      dc:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
      e0:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
      e4:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
      e8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      ec:	4a007375 	bmi	1cec8 <__Stack_Size+0x1cac8>
      f0:	41706d75 	cmnmi	r0, r5, ror sp
      f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
      f8:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
      fc:	505f4343 	subspl	r4, pc, r3, asr #6
     100:	6f434c4c 	svcvs	0x00434c4c
     104:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     108:	41535500 	cmpmi	r3, r0, lsl #10
     10c:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     110:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     114:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     118:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     11c:	6f547852 	svcvs	0x00547852
     120:	436c6174 	cmnmi	ip, #116, 2
     124:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     128:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     12c:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     130:	6d65526e 	sfmvs	f5, 2, [r5, #-440]!	; 0xfffffe48
     134:	6f437061 	svcvs	0x00437061
     138:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     13c:	41535500 	cmpmi	r3, r0, lsl #10
     140:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     144:	42706f74 	rsbsmi	r6, r0, #116, 30	; 0x1d0
     148:	00737469 	rsbseq	r7, r3, r9, ror #8
     14c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     150:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
     154:	74656665 	strbtvc	r6, [r5], #-1637	; 0x665
     158:	75426863 	strbvc	r6, [r2, #-2147]	; 0x863
     15c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     160:	00646d43 	rsbeq	r6, r4, r3, asr #26
     164:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     168:	5f6b6369 	svcpl	0x006b6369
     16c:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
     170:	616f6c65 	cmnvs	pc, r5, ror #24
     174:	50470064 	subpl	r0, r7, r4, rrx
     178:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     17c:	0074696e 	rsbseq	r6, r4, lr, ror #18
     180:	5f434352 	svcpl	0x00434352
     184:	4b4c4350 	blmi	1310ecc <__Stack_Size+0x1310acc>
     188:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
     18c:	00676966 	rsbeq	r6, r7, r6, ror #18
     190:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
     194:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
     198:	0079616c 	rsbseq	r6, r9, ip, ror #2
     19c:	74736554 	ldrbtvc	r6, [r3], #-1364	; 0x554
     1a0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     1a4:	47007375 	smlsdxmi	r0, r5, r3, r7
     1a8:	5f4f4950 	svcpl	0x004f4950
     1ac:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     1b0:	4d325f64 	ldcmi	15, cr5, [r2, #-400]!	; 0xfffffe70
     1b4:	46007a48 	strmi	r7, [r0], -r8, asr #20
     1b8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1bc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     1c0:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     1c4:	47006761 	strmi	r6, [r0, -r1, ror #14]
     1c8:	00525054 	subseq	r5, r2, r4, asr r0
     1cc:	5f434352 	svcpl	0x00434352
     1d0:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
     1d4:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
     1d8:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
     1dc:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
     1e0:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
     1e4:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     1e8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     1ec:	53550066 	cmppl	r5, #102	; 0x66
     1f0:	5f545241 	svcpl	0x00545241
     1f4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     1f8:	5f425355 	svcpl	0x00425355
     1fc:	48447854 	stmdami	r4, {r2, r4, r6, fp, ip, sp, lr}^
     200:	36317865 	ldrtcc	r7, [r1], -r5, ror #16
     204:	41535500 	cmpmi	r3, r0, lsl #10
     208:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     20c:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     210:	00657461 	rsbeq	r7, r5, r1, ror #8
     214:	45555254 	ldrbmi	r5, [r5, #-596]	; 0x254
     218:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     21c:	6f6c435f 	svcvs	0x006c435f
     220:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     224:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     228:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     22c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     230:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     234:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     238:	54444200 	strbpl	r4, [r4], #-512	; 0x200
     23c:	75760052 	ldrbvc	r0, [r6, #-82]!	; 0x52
     240:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     244:	5f434956 	svcpl	0x00434956
     248:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     24c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     250:	00666544 	rsbeq	r6, r6, r4, asr #10
     254:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     258:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     25c:	43430061 	movtmi	r0, #12385	; 0x3061
     260:	43003152 	movwmi	r3, #338	; 0x152
     264:	00325243 	eorseq	r5, r2, r3, asr #4
     268:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     26c:	52434300 	subpl	r4, r3, #0, 6
     270:	43430034 	movtmi	r0, #12340	; 0x3034
     274:	0031524d 	eorseq	r5, r1, sp, asr #4
     278:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     27c:	50470032 	subpl	r0, r7, r2, lsr r0
     280:	535f4f49 	cmppl	pc, #292	; 0x124
     284:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     288:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     28c:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     290:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     294:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     298:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     29c:	00726574 	rsbseq	r6, r2, r4, ror r5
     2a0:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     2a4:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     2a8:	63416574 	movtvs	r6, #5492	; 0x1574
     2ac:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     2b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     2b4:	6e655377 	mcrvs	3, 3, r5, cr5, cr7, {3}
     2b8:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     2bc:	62670061 	rsbvs	r0, r7, #97	; 0x61
     2c0:	42785270 	rsbsmi	r5, r8, #112, 4
     2c4:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     2c8:	50470072 	subpl	r0, r7, r2, ror r0
     2cc:	535f4f49 	cmppl	pc, #292	; 0x124
     2d0:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     2d4:	55007374 	strpl	r7, [r0, #-884]	; 0x374
     2d8:	495f4253 	ldmdbmi	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     2dc:	0074696e 	rsbseq	r6, r4, lr, ror #18
     2e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     2e4:	61745348 	cmnvs	r4, r8, asr #6
     2e8:	00737574 	rsbseq	r7, r3, r4, ror r5
     2ec:	20554e47 	subscs	r4, r5, r7, asr #28
     2f0:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
     2f4:	20332e38 	eorscs	r2, r3, r8, lsr lr
     2f8:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
     2fc:	6f633d75 	svcvs	0x00633d75
     300:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     304:	20336d2d 	eorscs	r6, r3, sp, lsr #26
     308:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
     30c:	20626d75 	rsbcs	r6, r2, r5, ror sp
     310:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
     314:	2d20734f 	stccs	3, cr7, [r0, #-316]!	; 0xfffffec4
     318:	6e756666 	cdpvs	6, 7, cr6, cr5, cr6, {3}
     31c:	6f697463 	svcvs	0x00697463
     320:	65732d6e 	ldrbvs	r2, [r3, #-3438]!	; 0xd6e
     324:	6f697463 	svcvs	0x00697463
     328:	5500736e 	strpl	r7, [r0, #-878]	; 0x36e
     32c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     330:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     334:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     338:	44620067 	strbtmi	r0, [r2], #-103	; 0x67
     33c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     340:	61745365 	cmnvs	r4, r5, ror #6
     344:	47006574 	smlsdxmi	r0, r4, r5, r6
     348:	5f4f4950 	svcpl	0x004f4950
     34c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     350:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     354:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     358:	5079726f 	rsbspl	r7, r9, pc, ror #4
     35c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     360:	74536d61 	ldrbvc	r6, [r3], #-3425	; 0xd61
     364:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     368:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
     36c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     370:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     374:	72745065 	rsbsvc	r5, r4, #101	; 0x65
     378:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     37c:	6f4d5f4f 	svcvs	0x004d5f4f
     380:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     384:	46005550 			; <UNDEFINED> instruction: 0x46005550
     388:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     38c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     390:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
     394:	42535500 	subsmi	r5, r3, #0, 10
     398:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     39c:	33786548 	cmncc	r8, #72, 10	; 0x12000000
     3a0:	50470032 	subpl	r0, r7, r2, lsr r0
     3a4:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 288 <_Minimum_Stack_Size+0x188>
     3a8:	5f65646f 	svcpl	0x0065646f
     3ac:	5f74754f 	svcpl	0x0074754f
     3b0:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
     3b4:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     3b8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     3bc:	00726574 	rsbseq	r6, r2, r4, ror r5
     3c0:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     3c4:	00617461 	rsbeq	r7, r1, r1, ror #8
     3c8:	4f72624e 	svcmi	0x0072624e
     3cc:	67615066 	strbvs	r5, [r1, -r6, rrx]!
     3d0:	75760065 	ldrbvc	r0, [r6, #-101]!	; 0x65
     3d4:	54003233 	strpl	r3, [r0], #-563	; 0x233
     3d8:	505f4d49 	subspl	r4, pc, r9, asr #26
     3dc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     3e0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     3e4:	414c4600 	cmpmi	ip, r0, lsl #12
     3e8:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
     3ec:	00595355 	subseq	r5, r9, r5, asr r3
     3f0:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
     3f4:	42535500 	subsmi	r5, r3, #0, 10
     3f8:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     3fc:	38786548 	ldmdacc	r8!, {r3, r6, r8, sl, sp, lr}^
     400:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     404:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     408:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
     40c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
     410:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
     414:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
     418:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     41c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     420:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     424:	44444100 	strbmi	r4, [r4], #-256	; 0x100
     428:	53534552 	cmppl	r3, #343932928	; 0x14800000
     42c:	54004445 	strpl	r4, [r0], #-1093	; 0x445
     430:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
     434:	74657065 	strbtvc	r7, [r5], #-101	; 0x65
     438:	6f697469 	svcvs	0x00697469
     43c:	756f436e 	strbvc	r4, [pc, #-878]!	; d6 <_Minimum_Stack_Size-0x2a>
     440:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     444:	46626700 	strbtmi	r6, [r2], -r0, lsl #14
     448:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     44c:	6e776f44 	cdpvs	15, 7, cr6, cr7, cr4, {2}
     450:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     454:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     458:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     45c:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
     460:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
     464:	5f485341 	svcpl	0x00485341
     468:	504d4f43 	subpl	r4, sp, r3, asr #30
     46c:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0x54c
     470:	41535500 	cmpmi	r3, r0, lsl #10
     474:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     478:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     47c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     480:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
     484:	72745300 	rsbsvc	r5, r4, #0, 6
     488:	43676e69 	cmnmi	r7, #1680	; 0x690
     48c:	61706d6f 	cmnvs	r0, pc, ror #26
     490:	43006572 	movwmi	r6, #1394	; 0x572
     494:	00524543 	subseq	r4, r2, r3, asr #10
     498:	4349564e 	movtmi	r5, #38478	; 0x964e
     49c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     4a0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     4a4:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
     4a8:	44006572 	strmi	r6, [r0], #-1394	; 0x572
     4ac:	42415349 	submi	r5, r1, #603979777	; 0x24000001
     4b0:	5200454c 	andpl	r4, r0, #76, 10	; 0x13000000
     4b4:	415f4343 	cmpmi	pc, r3, asr #6
     4b8:	50314250 	eorspl	r4, r1, r0, asr r2
     4bc:	70697265 	rsbvc	r7, r9, r5, ror #4
     4c0:	6f6c4368 	svcvs	0x006c4368
     4c4:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     4c8:	73750064 	cmnvc	r5, #100	; 0x64
     4cc:	43785262 	cmnmi	r8, #536870918	; 0x20000006
     4d0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     4d4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
     4d8:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
     4dc:	46646e61 	strbtmi	r6, [r4], -r1, ror #28
     4e0:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     4e4:	0074736f 	rsbseq	r7, r4, pc, ror #6
     4e8:	4349564e 	movtmi	r5, #38478	; 0x964e
     4ec:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     4f0:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
     4f4:	6154726f 	cmpvs	r4, pc, ror #4
     4f8:	00656c62 	rsbeq	r6, r5, r2, ror #24
     4fc:	73447062 	movtvc	r7, #16482	; 0x4062
     500:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     504:	6f435f4d 	svcvs	0x00435f4d
     508:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     50c:	646f4d72 	strbtvs	r4, [pc], #-3442	; 514 <__Stack_Size+0x114>
     510:	77670065 	strbvc	r0, [r7, -r5, rrx]!
     514:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     518:	61655254 	cmnvs	r5, r4, asr r2
     51c:	72745064 	rsbsvc	r5, r4, #100	; 0x64
     520:	41535500 	cmpmi	r3, r0, lsl #10
     524:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]	; 3e4 <_Minimum_Stack_Size+0x2e4>
     528:	0065646f 	rsbeq	r6, r5, pc, ror #8
     52c:	52434d53 	subpl	r4, r3, #5312	; 0x14c0
     530:	6f682f00 	svcvs	0x00682f00
     534:	672f656d 	strvs	r6, [pc, -sp, ror #10]!
     538:	77676572 			; <UNDEFINED> instruction: 0x77676572
     53c:	722f7261 	eorvc	r7, pc, #268435462	; 0x10000006
     540:	746f626f 	strbtvc	r6, [pc], #-623	; 548 <__Stack_Size+0x148>
     544:	622d7369 	eorvs	r7, sp, #-1543503871	; 0xa4000001
     548:	6c746f6f 	ldclvs	15, cr6, [r4], #-444	; 0xfffffe44
     54c:	6564616f 	strbvs	r6, [r4, #-367]!	; 0x16f
     550:	616d2d72 	smcvs	53970	; 0xd2d2
     554:	00656c70 	rsbeq	r6, r5, r0, ror ip
     558:	5f434352 	svcpl	0x00434352
     55c:	43455348 	movtmi	r5, #21320	; 0x5348
     560:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     564:	53550067 	cmppl	r5, #103	; 0x67
     568:	5f545241 	svcpl	0x00545241
     56c:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     570:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
     574:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
     578:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
     57c:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     580:	72577767 	subsvc	r7, r7, #27000832	; 0x19c0000
     584:	50657469 	rsbpl	r7, r5, r9, ror #8
     588:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
     58c:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
     590:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     594:	4f500073 	svcmi	0x00500073
     598:	45524557 	ldrbmi	r4, [r2, #-1367]	; 0x557
     59c:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
     5a0:	5f485341 	svcpl	0x00485341
     5a4:	6b636f4c 	blvs	18dc2dc <__Stack_Size+0x18dbedc>
     5a8:	6f6f6200 	svcvs	0x006f6200
     5ac:	4352006c 	cmpmi	r2, #108	; 0x6c
     5b0:	6f435f43 	svcvs	0x00435f43
     5b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     5b8:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     5bc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     5c0:	74537062 	ldrbvc	r7, [r3], #-98	; 0x62
     5c4:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     5c8:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     5cc:	00726574 	rsbseq	r6, r2, r4, ror r5
     5d0:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     5d4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     5d8:	6f6c6552 	svcvs	0x006c6552
     5dc:	67006461 	strvs	r6, [r0, -r1, ror #8]
     5e0:	46734962 	ldrbtmi	r4, [r3], -r2, ror #18
     5e4:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     5e8:	6b636f4c 	blvs	18dc320 <__Stack_Size+0x18dbf20>
     5ec:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     5f0:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     5f4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     5f8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     5fc:	00657275 	rsbeq	r7, r5, r5, ror r2
     600:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     604:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     608:	73657250 	cmnvc	r5, #80, 4
     60c:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
     610:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
     614:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     618:	46726566 	ldrbtmi	r6, [r2], -r6, ror #10
     61c:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     620:	0074736f 	rsbseq	r7, r4, pc, ror #6
     624:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     628:	70757272 	rsbsvc	r7, r5, r2, ror r2
     62c:	736d3174 	cmnvc	sp, #116, 2
     630:	43435200 	movtmi	r5, #12800	; 0x3200
     634:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
     638:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     63c:	00676966 	rsbeq	r6, r7, r6, ror #18
     640:	74794262 	ldrbtvc	r4, [r9], #-610	; 0x262
     644:	70620065 	rsbvc	r0, r2, r5, rrx
     648:	6b636142 	blvs	18d8b58 <__Stack_Size+0x18d8758>
     64c:	75427075 	strbvc	r7, [r2, #-117]	; 0x75
     650:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     654:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     658:	52495f43 	subpl	r5, r9, #268	; 0x10c
     65c:	61684351 	cmnvs	r8, r1, asr r3
     660:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     664:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     668:	7265505f 	rsbvc	r5, r5, #95	; 0x5f
     66c:	00646f69 	rsbeq	r6, r4, r9, ror #30
     670:	5f434352 	svcpl	0x00434352
     674:	4b4c4350 	blmi	13113bc <__Stack_Size+0x1310fbc>
     678:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
     67c:	00676966 	rsbeq	r6, r7, r6, ror #18
     680:	4349564e 	movtmi	r5, #38478	; 0x964e
     684:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     688:	50470074 	subpl	r0, r7, r4, ror r0
     68c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 570 <__Stack_Size+0x170>
     690:	5f65646f 	svcpl	0x0065646f
     694:	4f5f4641 	svcmi	0x005f4641
     698:	69540044 	ldmdbvs	r4, {r2, r6}^
     69c:	5f72656d 	svcpl	0x0072656d
     6a0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     6a4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     6a8:	6f697461 	svcvs	0x00697461
     6ac:	5374006e 	cmnpl	r4, #110	; 0x6e
     6b0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     6b4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     6b8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6bc:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
     6c0:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
     6c4:	00737469 	rsbseq	r7, r3, r9, ror #8
     6c8:	61656c43 	cmnvs	r5, r3, asr #24
     6cc:	6d695472 	cfstrdvs	mvd5, [r9, #-456]!	; 0xfffffe38
     6d0:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
     6d4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     6d8:	46007265 	strmi	r7, [r0], -r5, ror #4
     6dc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     6e0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     6e4:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
     6e8:	0079636e 	rsbseq	r6, r9, lr, ror #6
     6ec:	53414c46 	movtpl	r4, #7238	; 0x1c46
     6f0:	74535f48 	ldrbvc	r5, [r3], #-3912	; 0xf48
     6f4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     6f8:	73795300 	cmnvc	r9, #0, 6
     6fc:	6b636954 	blvs	18dac54 <__Stack_Size+0x18da854>
     700:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     704:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     708:	43520067 	cmpmi	r2, #103	; 0x67
     70c:	53555f43 	cmppl	r5, #268	; 0x10c
     710:	4b4c4342 	blmi	1311420 <__Stack_Size+0x1311020>
     714:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     718:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     71c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
     720:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
     724:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
     728:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     72c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     730:	6570534f 	ldrbvs	r5, [r0, #-847]!	; 0x34f
     734:	545f6465 	ldrbpl	r6, [pc], #-1125	; 73c <__Stack_Size+0x33c>
     738:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     73c:	47006665 	strmi	r6, [r0, -r5, ror #12]
     740:	5f4f4950 	svcpl	0x004f4950
     744:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     748:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     74c:	53455200 	movtpl	r5, #20992	; 0x5200
     750:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     754:	52003044 	andpl	r3, r0, #68	; 0x44
     758:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     75c:	31444556 	cmpcc	r4, r6, asr r5
     760:	53455200 	movtpl	r5, #20992	; 0x5200
     764:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     768:	52003244 	andpl	r3, r0, #68, 4	; 0x40000004
     76c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     770:	33444556 	movtcc	r4, #17750	; 0x4556
     774:	53455200 	movtpl	r5, #20992	; 0x5200
     778:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     77c:	52003444 	andpl	r3, r0, #68, 8	; 0x44000000
     780:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     784:	35444556 	strbcc	r4, [r4, #-1366]	; 0x556
     788:	53455200 	movtpl	r5, #20992	; 0x5200
     78c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     790:	73003644 	movwvc	r3, #1604	; 0x644
     794:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xf68
     798:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     79c:	53455200 	movtpl	r5, #20992	; 0x5200
     7a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     7a4:	52003844 	andpl	r3, r0, #68, 16	; 0x440000
     7a8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     7ac:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     7b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7b4:	6f4d5f4f 	svcvs	0x004d5f4f
     7b8:	415f6564 	cmpmi	pc, r4, ror #10
     7bc:	50505f46 	subspl	r5, r0, r6, asr #30
     7c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     7c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     7c8:	4d440074 	stclmi	0, cr0, [r4, #-464]	; 0xfffffe30
     7cc:	46005241 	strmi	r5, [r0], -r1, asr #4
     7d0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     7d4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
     7d8:	505f524f 	subspl	r5, pc, pc, asr #4
     7dc:	41500047 	cmpmi	r0, r7, asr #32
     7e0:	44455353 	strbmi	r5, [r5], #-851	; 0x353
     7e4:	43626700 	cmnmi	r2, #0, 14
     7e8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     7ec:	65684300 	strbvs	r4, [r8, #-768]!	; 0x300
     7f0:	69546b63 	ldmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     7f4:	754f656d 	strbvc	r6, [pc, #-1389]	; 28f <_Minimum_Stack_Size+0x18f>
     7f8:	41460074 	hvcmi	24580	; 0x6004
     7fc:	0045534c 	subeq	r5, r5, ip, asr #6
     800:	6e457767 	cdpvs	7, 4, cr7, cr5, cr7, {3}
     804:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
     808:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     80c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     810:	00726574 	rsbseq	r6, r2, r4, ror r5
     814:	5f4d4954 	svcpl	0x004d4954
     818:	6f435449 	svcvs	0x00435449
     81c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     820:	73795300 	cmnvc	r9, #0, 6
     824:	6b636954 	blvs	18dad7c <__Stack_Size+0x18da97c>
     828:	756f435f 	strbvc	r4, [pc, #-863]!	; 4d1 <__Stack_Size+0xd1>
     82c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     830:	00646d43 	rsbeq	r6, r4, r3, asr #26
     834:	65527767 	ldrbvs	r7, [r2, #-1895]	; 0x767
     838:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     83c:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     840:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     844:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     848:	6f486d6f 	svcvs	0x00486d6f
     84c:	6e007473 	mcrvs	4, 0, r7, cr0, cr3, {3}
     850:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     854:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     858:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     85c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     860:	69420066 	stmdbvs	r2, {r1, r2, r5, r6}^
     864:	45535f74 	ldrbmi	r5, [r3, #-3956]	; 0xf74
     868:	50470054 	subpl	r0, r7, r4, asr r0
     86c:	6f4d4f49 	svcvs	0x004d4f49
     870:	545f6564 	ldrbpl	r6, [pc], #-1380	; 878 <__Stack_Size+0x478>
     874:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     878:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     87c:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     880:	6e435f78 	mcrvs	15, 2, r5, cr3, cr8, {3}
     884:	43520074 	cmpmi	r2, #116	; 0x74
     888:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     88c:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
     890:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     894:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     898:	4e450065 	cdpmi	0, 4, cr0, cr5, cr5, {3}
     89c:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     8a0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     8a4:	52495f43 	subpl	r5, r9, #268	; 0x10c
     8a8:	61684351 	cmnvs	r8, r1, asr r3
     8ac:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     8b0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     8b4:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
     8b8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     8bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     8c0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
     8c4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     8c8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     8cc:	5500746e 	strpl	r7, [r0, #-1134]	; 0x46e
     8d0:	63566273 	cmpvs	r6, #805306375	; 0x30000007
     8d4:	73694470 	cmnvc	r9, #112, 8	; 0x70000000
     8d8:	6e6e6f63 	cdpvs	15, 6, cr6, cr14, cr3, {3}
     8dc:	00746365 	rsbseq	r6, r4, r5, ror #6
     8e0:	5f434352 	svcpl	0x00434352
     8e4:	61656c43 	cmnvs	r5, r3, asr #24
     8e8:	616c4672 	smcvs	50274	; 0xc462
     8ec:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
     8f0:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
     8f4:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     8f8:	00726f74 	rsbseq	r6, r2, r4, ror pc
     8fc:	5f425355 	svcpl	0x00425355
     900:	53447854 	movtpl	r7, #18516	; 0x4854
     904:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     908:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     90c:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     910:	6142656d 	cmpvs	r2, sp, ror #10
     914:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     918:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     91c:	00657275 	rsbeq	r7, r5, r5, ror r2
     920:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
     924:	52554749 	subspl	r4, r5, #19136512	; 0x1240000
     928:	47004445 	strmi	r4, [r0, -r5, asr #8]
     92c:	5f4f4950 	svcpl	0x004f4950
     930:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     934:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     938:	00666544 	rsbeq	r6, r6, r4, asr #10
     93c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     940:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     944:	61686320 	cmnvs	r8, r0, lsr #6
     948:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     94c:	4700706d 	strmi	r7, [r0, -sp, rrx]
     950:	5f4f4950 	svcpl	0x004f4950
     954:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     958:	30355f64 	eorscc	r5, r5, r4, ror #30
     95c:	007a484d 	rsbseq	r4, sl, sp, asr #16
     960:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     964:	6f435f54 	svcvs	0x00435f54
     968:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     96c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     970:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     974:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
     978:	5f454349 	svcpl	0x00454349
     97c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
     980:	53550045 	cmppl	r5, #69	; 0x45
     984:	5f545241 	svcpl	0x00545241
     988:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     98c:	4a007469 	bmi	1db38 <__Stack_Size+0x1d738>
     990:	5f706d75 	svcpl	0x00706d75
     994:	415f6f54 	cmpmi	pc, r4, asr pc	; <UNPREDICTABLE>
     998:	696c7070 	stmdbvs	ip!, {r4, r5, r6, ip, sp, lr}^
     99c:	69746163 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, sp, lr}^
     9a0:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
     9a4:	5f434956 	svcpl	0x00434956
     9a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     9ac:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     9b0:	6f697461 	svcvs	0x00697461
     9b4:	4e55006e 	cdpmi	0, 5, cr0, cr5, cr14, {3}
     9b8:	4e4e4f43 	cdpmi	15, 4, cr4, cr14, cr3, {2}
     9bc:	45544345 	ldrbmi	r4, [r4, #-837]	; 0x345
     9c0:	45520044 	ldrbmi	r0, [r2, #-68]	; 0x44
     9c4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     9c8:	30314445 	eorscc	r4, r1, r5, asr #8
     9cc:	53455200 	movtpl	r5, #20992	; 0x5200
     9d0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     9d4:	00313144 	eorseq	r3, r1, r4, asr #2
     9d8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     9dc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     9e0:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     9e4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     9e8:	31444556 	cmpcc	r4, r6, asr r5
     9ec:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     9f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     9f4:	34314445 	ldrtcc	r4, [r1], #-1093	; 0x445
     9f8:	53455200 	movtpl	r5, #20992	; 0x5200
     9fc:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a00:	00353144 	eorseq	r3, r5, r4, asr #2
     a04:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a08:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a0c:	52003631 	andpl	r3, r0, #51380224	; 0x3100000
     a10:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a14:	31444556 	cmpcc	r4, r6, asr r5
     a18:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
     a1c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a20:	38314445 	ldmdacc	r1!, {r0, r2, r6, sl, lr}
     a24:	53455200 	movtpl	r5, #20992	; 0x5200
     a28:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a2c:	00393144 	eorseq	r3, r9, r4, asr #2
     a30:	4f495047 	svcmi	0x00495047
     a34:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     a38:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     a3c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a40:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     a44:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     a48:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a4c:	70795474 	rsbsvc	r5, r9, r4, ror r4
     a50:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     a54:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     a58:	52495f43 	subpl	r5, r9, #268	; 0x10c
     a5c:	61684351 	cmnvs	r8, r1, asr r3
     a60:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     a64:	50627553 	rsbpl	r7, r2, r3, asr r5
     a68:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     a6c:	00797469 	rsbseq	r7, r9, r9, ror #8
     a70:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a74:	61505f54 	cmpvs	r0, r4, asr pc
     a78:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     a7c:	43435200 	movtmi	r5, #12800	; 0x3200
     a80:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
     a84:	72655032 	rsbvc	r5, r5, #50	; 0x32
     a88:	43687069 	cmnmi	r8, #105	; 0x69
     a8c:	6b636f6c 	blvs	18dc844 <__Stack_Size+0x18dc444>
     a90:	00646d43 	rsbeq	r6, r4, r3, asr #26
     a94:	5f425355 	svcpl	0x00425355
     a98:	425f7852 	subsmi	r7, pc, #5373952	; 0x520000
     a9c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     aa0:	54620072 	strbtpl	r0, [r2], #-114	; 0x72
     aa4:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
     aa8:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0x16e
     aac:	42535500 	subsmi	r5, r3, #0, 10
     ab0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     ab4:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
     ab8:	43435200 	movtmi	r5, #12800	; 0x3200
     abc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     ac0:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ac4:	6e754670 	mrcvs	6, 3, r4, cr5, cr0, {3}
     ac8:	6f697463 	svcvs	0x00697463
     acc:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     ad0:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     ad4:	6142656d 	cmpvs	r2, sp, ror #10
     ad8:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     adc:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     ae0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     ae4:	77670066 	strbvc	r0, [r7, -r6, rrx]!
     ae8:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
     aec:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
     af0:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     af4:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     af8:	4e006d75 	mcrmi	13, 0, r6, cr0, cr5, {3}
     afc:	5f434956 	svcpl	0x00434956
     b00:	6f697250 	svcvs	0x00697250
     b04:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     b08:	756f7247 	strbvc	r7, [pc, #-583]!	; 8c9 <__Stack_Size+0x4c9>
     b0c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     b10:	00676966 	rsbeq	r6, r7, r6, ror #18
     b14:	4f495047 	svcmi	0x00495047
     b18:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     b1c:	62006465 	andvs	r6, r0, #1694498816	; 0x65000000
     b20:	63725370 	cmnvs	r2, #112, 6	; 0xc0000001
     b24:	6f687300 	svcvs	0x00687300
     b28:	75207472 	strvc	r7, [r0, #-1138]!	; 0x472
     b2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     b30:	2064656e 	rsbcs	r6, r4, lr, ror #10
     b34:	00746e69 	rsbseq	r6, r4, r9, ror #28
     b38:	41545441 	cmpmi	r4, r1, asr #8
     b3c:	44454843 	strbmi	r4, [r5], #-2115	; 0x843
     b40:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     b44:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
     b48:	5f485341 	svcpl	0x00485341
     b4c:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     b50:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     b54:	564e0065 	strbpl	r0, [lr], -r5, rrx
     b58:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     b5c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     b60:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     b64:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
     b68:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
     b6c:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     b70:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     b74:	00797469 	rsbseq	r7, r9, r9, ror #8
     b78:	50535553 	subspl	r5, r3, r3, asr r5
     b7c:	45444e45 	strbmi	r4, [r4, #-3653]	; 0xe45
     b80:	50470044 	subpl	r0, r7, r4, asr #32
     b84:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; a68 <__Stack_Size+0x668>
     b88:	5f65646f 	svcpl	0x0065646f
     b8c:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     b90:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xf4c
     b94:	00474e49 	subeq	r4, r7, r9, asr #28
     b98:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     b9c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ba0:	49540037 	ldmdbmi	r4, {r0, r1, r2, r4, r5}^
     ba4:	72505f4d 	subsvc	r5, r0, #308	; 0x134
     ba8:	61637365 	cmnvs	r3, r5, ror #6
     bac:	4372656c 	cmnmi	r2, #108, 10	; 0x1b000000
     bb0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     bb4:	546e0067 	strbtpl	r0, [lr], #-103	; 0x67
     bb8:	00656d69 	rsbeq	r6, r5, r9, ror #26
     bbc:	5f4d4954 	svcpl	0x004d4954
     bc0:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     bc4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     bc8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     bcc:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     bd0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     bd4:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
     bd8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     bdc:	74530073 	ldrbvc	r0, [r3], #-115	; 0x73
     be0:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     be4:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     be8:	4b434c00 	blmi	10d3bf0 <__Stack_Size+0x10d37f0>
     bec:	32490052 	subcc	r0, r9, #82	; 0x52
     bf0:	455f3243 	ldrbmi	r3, [pc, #-579]	; 9b5 <__Stack_Size+0x5b5>
     bf4:	52495f56 	subpl	r5, r9, #344	; 0x158
     bf8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     bfc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     c00:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     c04:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 2c3 <_Minimum_Stack_Size+0x1c3>
     c08:	5152495f 	cmppl	r2, pc, asr r9
     c0c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     c10:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c14:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     c18:	00435653 	subeq	r5, r3, r3, asr r6
     c1c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c20:	30316632 	eorscc	r6, r1, r2, lsr r6
     c24:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     c28:	4400632e 	strmi	r6, [r0], #-814	; 0x32e
     c2c:	5f32414d 	svcpl	0x0032414d
     c30:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     c34:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
     c38:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     c3c:	61485152 	cmpvs	r8, r2, asr r1
     c40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     c44:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     c48:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0x954
     c4c:	5f30315f 	svcpl	0x0030315f
     c50:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     c54:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     c58:	54007265 	strpl	r7, [r0], #-613	; 0x265
     c5c:	5f314d49 	svcpl	0x00314d49
     c60:	5f4b5242 	svcpl	0x004b5242
     c64:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     c68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     c6c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     c70:	34545241 	ldrbcc	r5, [r4], #-577	; 0x241
     c74:	5152495f 	cmppl	r2, pc, asr r9
     c78:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     c7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c80:	41435452 	cmpmi	r3, r2, asr r4
     c84:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
     c88:	5152495f 	cmppl	r2, pc, asr r9
     c8c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     c90:	0072656c 	rsbseq	r6, r2, ip, ror #10
     c94:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     c98:	5f43435f 	svcpl	0x0043435f
     c9c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ca0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ca4:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     ca8:	30495458 	subcc	r5, r9, r8, asr r4
     cac:	5152495f 	cmppl	r2, pc, asr r9
     cb0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     cb4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     cb8:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     cbc:	6168435f 	cmnvs	r8, pc, asr r3
     cc0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     cc4:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     cc8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ccc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     cd0:	43324900 	teqmi	r2, #0, 18
     cd4:	56455f31 			; <UNDEFINED> instruction: 0x56455f31
     cd8:	5152495f 	cmppl	r2, pc, asr r9
     cdc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ce0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ce4:	57425355 	smlsldpl	r5, r2, r5, r3
     ce8:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
     cec:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     cf0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     cf4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     cf8:	414d4400 	cmpmi	sp, r0, lsl #8
     cfc:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     d00:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     d04:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     d08:	61485152 	cmpvs	r8, r2, asr r1
     d0c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d10:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     d14:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     d18:	6e6e6168 	powvsez	f6, f6, #0.0
     d1c:	5f326c65 	svcpl	0x00326c65
     d20:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d24:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d28:	41007265 	tstmi	r0, r5, ror #4
     d2c:	5f314344 	svcpl	0x00314344
     d30:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     d34:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d38:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d3c:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     d40:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     d44:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d48:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d4c:	41535500 	cmpmi	r3, r0, lsl #10
     d50:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
     d54:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     d58:	61446576 	hvcvs	18006	; 0x4656
     d5c:	45006174 	strmi	r6, [r0, #-372]	; 0x174
     d60:	33495458 	movtcc	r5, #37976	; 0x9458
     d64:	5152495f 	cmppl	r2, pc, asr r9
     d68:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d6c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d70:	33495053 	movtcc	r5, #36947	; 0x9053
     d74:	5152495f 	cmppl	r2, pc, asr r9
     d78:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d80:	5f4d4954 	svcpl	0x004d4954
     d84:	61656c43 	cmnvs	r5, r3, asr #24
     d88:	50544972 	subspl	r4, r4, r2, ror r9
     d8c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     d90:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     d94:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
     d98:	495f374d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     d9c:	61485152 	cmpvs	r8, r2, asr r1
     da0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     da4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     da8:	495f334d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     dac:	61485152 	cmpvs	r8, r2, asr r1
     db0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     db4:	53550072 	cmppl	r5, #114	; 0x72
     db8:	50485f42 	subpl	r5, r8, r2, asr #30
     dbc:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     dc0:	5f58545f 	svcpl	0x0058545f
     dc4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     dc8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     dcc:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     dd0:	65676173 	strbvs	r6, [r7, #-371]!	; 0x173
     dd4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     dd8:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     ddc:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     de0:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     de4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     de8:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     dec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     df0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     df4:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     df8:	4543535f 	strbmi	r5, [r3, #-863]	; 0x35f
     dfc:	5152495f 	cmppl	r2, pc, asr r9
     e00:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e04:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e08:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     e0c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     e10:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; c9c <__Stack_Size+0x89c>
     e14:	5152495f 	cmppl	r2, pc, asr r9
     e18:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e1c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e20:	364d4954 			; <UNDEFINED> instruction: 0x364d4954
     e24:	5152495f 	cmppl	r2, pc, asr r9
     e28:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e2c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e30:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     e34:	486b6369 	stmdami	fp!, {r0, r3, r5, r6, r8, r9, sp, lr}^
     e38:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e3c:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     e40:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     e44:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     e48:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     e4c:	6f697470 	svcvs	0x00697470
     e50:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     e54:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     e58:	61485152 	cmpvs	r8, r2, asr r1
     e5c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e60:	57570072 			; <UNDEFINED> instruction: 0x57570072
     e64:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     e68:	61485152 	cmpvs	r8, r2, asr r1
     e6c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e70:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     e74:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     e78:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     e7c:	44006e6f 	strmi	r6, [r0], #-3695	; 0xe6f
     e80:	5f32414d 	svcpl	0x0032414d
     e84:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     e88:	316c656e 	cmncc	ip, lr, ror #10
     e8c:	5152495f 	cmppl	r2, pc, asr r9
     e90:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e94:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e98:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
     e9c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     ea0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     ea4:	6f697470 	svcvs	0x00697470
     ea8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
     eac:	555f384d 	ldrbpl	r3, [pc, #-2125]	; 667 <__Stack_Size+0x267>
     eb0:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
     eb4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     eb8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ebc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ec0:	43435f31 	movtmi	r5, #16177	; 0x3f31
     ec4:	5152495f 	cmppl	r2, pc, asr r9
     ec8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ecc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ed0:	31414d44 	cmpcc	r1, r4, asr #26
     ed4:	6168435f 	cmnvs	r8, pc, asr r3
     ed8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     edc:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     ee0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ee4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ee8:	4d534600 	ldclmi	6, cr4, [r3, #-0]
     eec:	52495f43 	subpl	r5, r9, #268	; 0x10c
     ef0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ef8:	52415500 	subpl	r5, r1, #0, 10
     efc:	495f3554 	ldmdbmi	pc, {r2, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     f00:	61485152 	cmpvs	r8, r2, asr r1
     f04:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f08:	41540072 	cmpmi	r4, r2, ror r0
     f0c:	5245504d 	subpl	r5, r5, #77	; 0x4d
     f10:	5152495f 	cmppl	r2, pc, asr r9
     f14:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f18:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f1c:	314d4954 	cmpcc	sp, r4, asr r9
     f20:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     f24:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; db0 <__Stack_Size+0x9b0>
     f28:	5152495f 	cmppl	r2, pc, asr r9
     f2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f34:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     f38:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     f3c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f40:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f44:	555f5f00 	ldrbpl	r5, [pc, #-3840]	; 4c <_Minimum_Stack_Size-0xb4>
     f48:	44434253 	strbmi	r4, [r3], #-595	; 0x253
     f4c:	53495f43 	movtpl	r5, #40771	; 0x9f43
     f50:	58450052 	stmdapl	r5, {r1, r4, r6}^
     f54:	5f314954 	svcpl	0x00314954
     f58:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f5c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f60:	53007265 	movwpl	r7, #613	; 0x265
     f64:	5f314950 	svcpl	0x00314950
     f68:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f6c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f70:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     f74:	4c5f4253 	lfmmi	f4, 2, [pc], {83}	; 0x53
     f78:	41435f50 	cmpmi	r3, r0, asr pc
     f7c:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     f80:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     f84:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f8c:	62654400 	rsbvs	r4, r5, #0, 8
     f90:	6f4d6775 	svcvs	0x004d6775
     f94:	6f74696e 	svcvs	0x0074696e
     f98:	54520072 	ldrbpl	r0, [r2], #-114	; 0x72
     f9c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     fa0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fa4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fa8:	414d4400 	cmpmi	sp, r0, lsl #8
     fac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     fb0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     fb4:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     fb8:	61485152 	cmpvs	r8, r2, asr r1
     fbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fc0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     fc4:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
     fc8:	61485152 	cmpvs	r8, r2, asr r1
     fcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fd0:	32490072 	subcc	r0, r9, #114	; 0x72
     fd4:	455f3243 	ldrbmi	r3, [pc, #-579]	; d99 <__Stack_Size+0x999>
     fd8:	52495f52 	subpl	r5, r9, #328	; 0x148
     fdc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fe0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fe4:	41535500 	cmpmi	r3, r0, lsl #10
     fe8:	5f315452 	svcpl	0x00315452
     fec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ff0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ff4:	46007265 	strmi	r7, [r0], -r5, ror #4
     ff8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ffc:	5152495f 	cmppl	r2, pc, asr r9
    1000:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1004:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1008:	31433249 	cmpcc	r3, r9, asr #4
    100c:	5f52455f 	svcpl	0x0052455f
    1010:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1014:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1018:	43007265 	movwmi	r7, #613	; 0x265
    101c:	525f4e41 	subspl	r4, pc, #1040	; 0x410
    1020:	495f3158 	ldmdbmi	pc, {r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1024:	61485152 	cmpvs	r8, r2, asr r1
    1028:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    102c:	56530072 			; <UNDEFINED> instruction: 0x56530072
    1030:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
    1034:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1038:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    103c:	52425f38 	subpl	r5, r2, #56, 30	; 0xe0
    1040:	52495f4b 	subpl	r5, r9, #300	; 0x12c
    1044:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1048:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    104c:	414d4400 	cmpmi	sp, r0, lsl #8
    1050:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
    1054:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1058:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    105c:	61485152 	cmpvs	r8, r2, asr r1
    1060:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1064:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1068:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    106c:	6e6e6168 	powvsez	f6, f6, #0.0
    1070:	5f346c65 	svcpl	0x00346c65
    1074:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1078:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    107c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    1080:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1084:	61485152 	cmpvs	r8, r2, asr r1
    1088:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    108c:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1090:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    1094:	6e6e6168 	powvsez	f6, f6, #0.0
    1098:	5f316c65 	svcpl	0x00316c65
    109c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10a4:	45007265 	strmi	r7, [r0, #-613]	; 0x265
    10a8:	32495458 	subcc	r5, r9, #88, 8	; 0x58000000
    10ac:	5152495f 	cmppl	r2, pc, asr r9
    10b0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10b4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10b8:	32495053 	subcc	r5, r9, #83	; 0x53
    10bc:	5152495f 	cmppl	r2, pc, asr r9
    10c0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10c8:	314d4954 	cmpcc	sp, r4, asr r9
    10cc:	5f50555f 	svcpl	0x0050555f
    10d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10d4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10d8:	44007265 	strmi	r7, [r0], #-613	; 0x265
    10dc:	5f31414d 	svcpl	0x0031414d
    10e0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    10e4:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
    10e8:	5152495f 	cmppl	r2, pc, asr r9
    10ec:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10f0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10f4:	354d4954 	strbcc	r4, [sp, #-2388]	; 0x954
    10f8:	5152495f 	cmppl	r2, pc, asr r9
    10fc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1100:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1104:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
    1108:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
    110c:	63784565 	cmnvs	r8, #423624704	; 0x19400000
    1110:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
    1114:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    1118:	5f324d49 	svcpl	0x00324d49
    111c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1120:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1124:	50007265 	andpl	r7, r0, r5, ror #4
    1128:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	53550072 	cmppl	r5, #114	; 0x72
    1138:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
    113c:	5152495f 	cmppl	r2, pc, asr r9
    1140:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1144:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1148:	5f627375 	svcpl	0x00627375
    114c:	63736564 	cmnvs	r3, #100, 10	; 0x19000000
    1150:	5600632e 	strpl	r6, [r0], -lr, lsr #6
    1154:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1158:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    115c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1160:	5f74726f 	svcpl	0x0074726f
    1164:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    1168:	6556676e 	ldrbvs	r6, [r6, #-1902]	; 0x76e
    116c:	726f646e 	rsbvc	r6, pc, #1845493760	; 0x6e000000
    1170:	72695600 	rsbvc	r5, r9, #0, 12
    1174:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1178:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1004 <__Stack_Size+0xc04>
    117c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1180:	65445f74 	strbvs	r5, [r4, #-3956]	; 0xf74
    1184:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1188:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    118c:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1190:	5600726f 	strpl	r7, [r0], -pc, ror #4
    1194:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1198:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    119c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    11a0:	5f74726f 	svcpl	0x0074726f
    11a4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    11a8:	614c676e 	cmpvs	ip, lr, ror #14
    11ac:	4449676e 	strbmi	r6, [r9], #-1902	; 0x76e
    11b0:	72695600 	rsbvc	r5, r9, #0, 12
    11b4:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    11b8:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1044 <__Stack_Size+0xc44>
    11bc:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    11c0:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    11c4:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
    11c8:	646f7250 	strbtvs	r7, [pc], #-592	; 11d0 <__Stack_Size+0xdd0>
    11cc:	00746375 	rsbseq	r6, r4, r5, ror r3
    11d0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    11d4:	5f6c6175 	svcpl	0x006c6175
    11d8:	5f6d6f43 	svcpl	0x006d6f43
    11dc:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    11e0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    11e4:	44676966 	strbtmi	r6, [r7], #-2406	; 0x966
    11e8:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    11ec:	6f747069 	svcvs	0x00747069
    11f0:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    11f4:	61757472 	cmnvs	r5, r2, ror r4
    11f8:	6f435f6c 	svcvs	0x00435f6c
    11fc:	6f505f6d 	svcvs	0x00505f6d
    1200:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1204:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1208:	72655367 	rsbvc	r5, r5, #-1677721599	; 0x9c000001
    120c:	006c6169 	rsbeq	r6, ip, r9, ror #2
    1210:	5f335045 	svcpl	0x00335045
    1214:	5f54554f 	svcpl	0x0054554f
    1218:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    121c:	6b636162 	blvs	18d97ac <__Stack_Size+0x18d93ac>
    1220:	62737500 	rsbsvs	r7, r3, #0, 10
    1224:	646e655f 	strbtvs	r6, [lr], #-1375	; 0x55f
    1228:	00632e70 	rsbeq	r2, r3, r0, ror lr
    122c:	616c466c 	cmnvs	ip, ip, ror #12
    1230:	6f436873 	svcvs	0x00436873
    1234:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1238:	53414c46 	movtpl	r4, #7238	; 0x1c46
    123c:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    1240:	6172676f 	cmnvs	r2, pc, ror #14
    1244:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1248:	72570064 	subsvc	r0, r7, #100	; 0x64
    124c:	46657469 	strbtmi	r7, [r5], -r9, ror #8
    1250:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1254:	55003436 	strpl	r3, [r0, #-1078]	; 0x436
    1258:	535f4253 	cmppl	pc, #805306373	; 0x30000005
    125c:	525f4c49 	subspl	r4, pc, #18688	; 0x4900
    1260:	00646165 	rsbeq	r6, r4, r5, ror #2
    1264:	5f464f53 	svcpl	0x00464f53
    1268:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    126c:	6b636162 	blvs	18d97fc <__Stack_Size+0x18d93fc>
    1270:	61724600 	cmnvs	r2, r0, lsl #12
    1274:	6f43656d 	svcvs	0x0043656d
    1278:	00746e75 	rsbseq	r6, r4, r5, ror lr
    127c:	5f315045 	svcpl	0x00315045
    1280:	435f4e49 	cmpmi	pc, #1168	; 0x490
    1284:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1288:	006b6361 	rsbeq	r6, fp, r1, ror #6
    128c:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1290:	56785250 			; <UNDEFINED> instruction: 0x56785250
    1294:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1298:	68546c00 	ldmdavs	r4, {sl, fp, sp, lr}^
    129c:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    12a0:	756f4374 	strbvc	r4, [pc, #-884]!	; f34 <__Stack_Size+0xb34>
    12a4:	5f00746e 	svcpl	0x0000746e
    12a8:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    12ac:	505f4543 	subspl	r4, pc, r3, asr #10
    12b0:	00504f52 	subseq	r4, r0, r2, asr pc
    12b4:	50457852 	subpl	r7, r5, r2, asr r8
    12b8:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
    12bc:	00726566 	rsbseq	r6, r2, r6, ror #10
    12c0:	49704570 	ldmdbmi	r0!, {r4, r5, r6, r8, sl, lr}^
    12c4:	4f5f746e 	svcmi	0x005f746e
    12c8:	43005455 	movwmi	r5, #1109	; 0x455
    12cc:	7373616c 	cmnvc	r3, #108, 2
    12d0:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 12d8 <__Stack_Size+0xed8>
    12d4:	5f617461 	svcpl	0x00617461
    12d8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    12dc:	65440070 	strbvs	r0, [r4, #-112]	; 0x70
    12e0:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    12e4:	6f72505f 	svcvs	0x0072505f
    12e8:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    12ec:	49770079 	ldmdbmi	r7!, {r0, r3, r4, r5, r6}^
    12f0:	00727473 	rsbseq	r7, r2, r3, ror r4
    12f4:	5345525f 	movtpl	r5, #21087	; 0x525f
    12f8:	00544c55 	subseq	r4, r4, r5, asr ip
    12fc:	746e4962 	strbtvc	r4, [lr], #-2402	; 0x962
    1300:	6b636150 	blvs	18d9848 <__Stack_Size+0x18d9448>
    1304:	00464f53 	subeq	r4, r6, r3, asr pc
    1308:	5f425355 	svcpl	0x00425355
    130c:	43435553 	movtmi	r5, #13651	; 0x3553
    1310:	00535345 	subseq	r5, r3, r5, asr #6
    1314:	636f7250 	cmnvs	pc, #80, 4
    1318:	5f737365 	svcpl	0x00737365
    131c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1320:	4f5f7375 	svcmi	0x005f7375
    1324:	70005455 	andvc	r5, r0, r5, asr r4
    1328:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    132c:	4e495f74 	mcrmi	15, 2, r5, cr9, cr4, {3}
    1330:	42535500 	subsmi	r5, r3, #0, 10
    1334:	534e555f 	movtpl	r5, #58719	; 0xe55f
    1338:	4f505055 	svcmi	0x00505055
    133c:	75005452 	strvc	r5, [r0, #-1106]	; 0x452
    1340:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    1344:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
    1348:	6c430063 	mcrrvs	0, 6, r0, r3, cr3
    134c:	5f737361 	svcpl	0x00737361
    1350:	61746144 	cmnvs	r4, r4, asr #2
    1354:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1358:	43007075 	movwmi	r7, #117	; 0x75
    135c:	7373616c 	cmnvc	r3, #108, 2
    1360:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1364:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    1368:	61667265 	cmnvs	r6, r5, ror #4
    136c:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1370:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1374:	5000676e 	andpl	r6, r0, lr, ror #14
    1378:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    137c:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1384:	4e495f73 	mcrmi	15, 2, r5, cr9, cr3, {3}
    1388:	52544300 	subspl	r4, r4, #0, 6
    138c:	00504c5f 	subseq	r4, r0, pc, asr ip
    1390:	5f425355 	svcpl	0x00425355
    1394:	5f544f4e 	svcpl	0x00544f4e
    1398:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
    139c:	53550059 	cmppl	r5, #89	; 0x59
    13a0:	52455f42 	subpl	r5, r5, #264	; 0x108
    13a4:	00524f52 	subseq	r4, r2, r2, asr pc
    13a8:	62425355 	subvs	r5, r2, #1409286145	; 0x54000001
    13ac:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    13b0:	00747365 	rsbseq	r7, r4, r5, ror #6
    13b4:	736d6f63 	cmnvc	sp, #396	; 0x18c
    13b8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    13bc:	706d6574 	rsbvc	r6, sp, r4, ror r5
    13c0:	726f6600 	rsbvc	r6, pc, #0, 12
    13c4:	0074616d 	rsbseq	r6, r4, sp, ror #2
    13c8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    13cc:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    13d0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    13d4:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    13d8:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    13dc:	00657079 	rsbeq	r7, r5, r9, ror r0
    13e0:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xe4f
    13e4:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    13e8:	6f747069 	svcvs	0x00747069
    13ec:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    13f0:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    13f4:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    13f8:	555f0072 	ldrbpl	r0, [pc, #-114]	; 138e <__Stack_Size+0xf8e>
    13fc:	5f524553 	svcpl	0x00524553
    1400:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    1404:	44524144 	ldrbmi	r4, [r2], #-324	; 0x144
    1408:	5145525f 	cmppl	r5, pc, asr r2
    140c:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    1410:	73550053 	cmpvc	r5, #83	; 0x53
    1414:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    1418:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    141c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1420:	72617000 	rsbvc	r7, r1, #0
    1424:	74797469 	ldrbtvc	r7, [r9], #-1129	; 0x469
    1428:	00657079 	rsbeq	r7, r5, r9, ror r0
    142c:	5f425355 	svcpl	0x00425355
    1430:	5f4c4953 	svcpl	0x004c4953
    1434:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1438:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    143c:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1440:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    1444:	7375004f 	cmnvc	r5, #79	; 0x4f
    1448:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
    144c:	632e706f 	teqvs	lr, #111	; 0x6f
    1450:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    1454:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1458:	4e6c6169 	powmiez	f6, f4, #1.0
    145c:	55006d75 	strpl	r6, [r0, #-3445]	; 0xd75
    1460:	49774253 	ldmdbmi	r7!, {r0, r1, r4, r6, r9, lr}^
    1464:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1468:	73550073 	cmpvc	r5, #115	; 0x73
    146c:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1470:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1474:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1478:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    147c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1480:	656e696c 	strbvs	r6, [lr, #-2412]!	; 0x96c
    1484:	69646f63 	stmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    1488:	5600676e 	strpl	r6, [r0], -lr, ror #14
    148c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1490:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1494:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1498:	5f74726f 	svcpl	0x0074726f
    149c:	61446f4e 	cmpvs	r4, lr, asr #30
    14a0:	535f6174 	cmppl	pc, #116, 2
    14a4:	70757465 	rsbsvc	r7, r5, r5, ror #8
    14a8:	444e4500 	strbmi	r4, [lr], #-1280	; 0x500
    14ac:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
    14b0:	45525f54 	ldrbmi	r5, [r2, #-3924]	; 0xf54
    14b4:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    14b8:	00544e45 	subseq	r4, r4, r5, asr #28
    14bc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    14c0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    14c4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    14c8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    14cc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    14d0:	73550065 	cmpvc	r5, #101	; 0x65
    14d4:	4c775f62 	ldclmi	15, cr5, [r7], #-392	; 0xfffffe78
    14d8:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    14dc:	49700068 	ldmdbmi	r0!, {r3, r5, r6}^
    14e0:	726f666e 	rsbvc	r6, pc, #115343360	; 0x6e00000
    14e4:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
    14e8:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    14ec:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    14f0:	65445f67 	strbvs	r5, [r4, #-3943]	; 0xf67
    14f4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    14f8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    14fc:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
    1500:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1504:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1508:	5f656369 	svcpl	0x00656369
    150c:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    1510:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    1514:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    1518:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    151c:	525f0072 	subspl	r0, pc, #114	; 0x72
    1520:	50494345 	subpl	r4, r9, r5, asr #6
    1524:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    1528:	5059545f 	subspl	r5, r9, pc, asr r4
    152c:	74530045 	ldrbvc	r0, [r3], #-69	; 0x45
    1530:	61646e61 	cmnvs	r4, r1, ror #28
    1534:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    1538:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    153c:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    1540:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    1544:	61746144 	cmnvs	r4, r4, asr #2
    1548:	72695600 	rsbvc	r5, r9, #0, 12
    154c:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1550:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 13dc <__Stack_Size+0xfdc>
    1554:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1558:	65475f74 	strbvs	r5, [r7, #-3956]	; 0xf74
    155c:	6e694c74 	mcrvs	12, 3, r4, cr9, cr4, {3}
    1560:	646f4365 	strbtvs	r4, [pc], #-869	; 1568 <__Stack_Size+0x1168>
    1564:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1568:	42746553 	rsbsmi	r6, r4, #348127232	; 0x14c00000
    156c:	4c424154 	stfmie	f4, [r2], {84}	; 0x54
    1570:	73550045 	cmpvc	r5, #69	; 0x45
    1574:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    1578:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    157c:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1580:	00656361 	rsbeq	r6, r5, r1, ror #6
    1584:	77425355 	smlsldvc	r5, r2, r5, r3
    1588:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    158c:	56007365 	strpl	r7, [r0], -r5, ror #6
    1590:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1594:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1598:	505f6d6f 	subspl	r6, pc, pc, ror #26
    159c:	5f74726f 	svcpl	0x0074726f
    15a0:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    15a4:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15a8:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    15ac:	70697263 	rsbvc	r7, r9, r3, ror #4
    15b0:	00726f74 	rsbseq	r6, r2, r4, ror pc
    15b4:	61746f54 	cmnvs	r4, r4, asr pc
    15b8:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    15bc:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    15c0:	5600746e 	strpl	r7, [r0], -lr, ror #8
    15c4:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    15c8:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    15cc:	505f6d6f 	subspl	r6, pc, pc, ror #26
    15d0:	5f74726f 	svcpl	0x0074726f
    15d4:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    15d8:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    15dc:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    15e0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    15e4:	7a69535f 	bvc	1a56368 <__Stack_Size+0x1a55f68>
    15e8:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    15ec:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    15f0:	61745378 	cmnvs	r4, r8, ror r3
    15f4:	00737574 	rsbseq	r7, r3, r4, ror r5
    15f8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    15fc:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1600:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1604:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1608:	6f697461 	svcvs	0x00697461
    160c:	7355006e 	cmpvc	r5, #110	; 0x6e
    1610:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1614:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1618:	66726574 			; <UNDEFINED> instruction: 0x66726574
    161c:	00656361 	rsbeq	r6, r5, r1, ror #6
    1620:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    1624:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    1628:	61757472 	cmnvs	r5, r2, ror r4
    162c:	6f435f6c 	svcvs	0x00435f6c
    1630:	6f505f6d 	svcvs	0x00505f6d
    1634:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1638:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    163c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1640:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1644:	00737365 	rsbseq	r7, r3, r5, ror #6
    1648:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    164c:	445f6563 	ldrbmi	r6, [pc], #-1379	; 1654 <__Stack_Size+0x1254>
    1650:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1654:	6f747069 	svcvs	0x00747069
    1658:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    165c:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1660:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    1664:	77425355 	smlsldvc	r5, r2, r5, r3
    1668:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    166c:	00736874 	rsbseq	r6, r3, r4, ror r8
    1670:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1674:	5f746e65 	svcpl	0x00746e65
    1678:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    167c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1680:	6f697461 	svcvs	0x00697461
    1684:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    1688:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    168c:	4345525f 	movtmi	r5, #21087	; 0x525f
    1690:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1694:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    1698:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    169c:	56003065 	strpl	r3, [r0], -r5, rrx
    16a0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16a4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16a8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16ac:	5f74726f 	svcpl	0x0074726f
    16b0:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    16b4:	43656e69 	cmnmi	r5, #1680	; 0x690
    16b8:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    16bc:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    16c0:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    16c4:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    16c8:	66726574 			; <UNDEFINED> instruction: 0x66726574
    16cc:	00656361 	rsbeq	r6, r5, r1, ror #6
    16d0:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    16d4:	5345445f 	movtpl	r4, #21599	; 0x545f
    16d8:	50495243 	subpl	r5, r9, r3, asr #4
    16dc:	00524f54 	subseq	r4, r2, r4, asr pc
    16e0:	61746f54 	cmnvs	r4, r4, asr pc
    16e4:	6f435f6c 	svcvs	0x00435f6c
    16e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16ec:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    16f0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    16f4:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    16f8:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    16fc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1700:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1704:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1708:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    170c:	6f697461 	svcvs	0x00697461
    1710:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    1714:	61757472 	cmnvs	r5, r2, ror r4
    1718:	6f435f6c 	svcvs	0x00435f6c
    171c:	6f505f6d 	svcvs	0x00505f6d
    1720:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1724:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1728:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    172c:	72754300 	rsbsvc	r4, r5, #0, 6
    1730:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1734:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    1738:	616e7265 	cmnvs	lr, r5, ror #4
    173c:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    1740:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1744:	455f0067 	ldrbmi	r0, [pc, #-103]	; 16e5 <__Stack_Size+0x12e5>
    1748:	4f50444e 	svcmi	0x0050444e
    174c:	5f544e49 	svcpl	0x00544e49
    1750:	4f464e49 	svcmi	0x00464e49
    1754:	72695600 	rsbvc	r5, r9, #0, 12
    1758:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    175c:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 15e8 <__Stack_Size+0x11e8>
    1760:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1764:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1768:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    176c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1770:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1774:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    1778:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    177c:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1780:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    1784:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    1788:	00657079 	rsbeq	r7, r5, r9, ror r0
    178c:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    1790:	00454349 	subeq	r4, r5, r9, asr #6
    1794:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1798:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    179c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    17a0:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    17a4:	41465245 	cmpmi	r6, r5, asr #4
    17a8:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    17ac:	50494345 	subpl	r4, r9, r5, asr #6
    17b0:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    17b4:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    17b8:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    17bc:	73550061 	cmpvc	r5, #97	; 0x61
    17c0:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    17c4:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    17c8:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    17cc:	00657275 	rsbeq	r7, r5, r5, ror r2
    17d0:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    17d4:	5f6c6175 	svcpl	0x006c6175
    17d8:	5f6d6f43 	svcpl	0x006d6f43
    17dc:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    17e0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    17e4:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    17e8:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    17ec:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    17f0:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    17f4:	42535500 	subsmi	r5, r3, #0, 10
    17f8:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    17fc:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1800:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1804:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    1808:	61757472 	cmnvs	r5, r2, ror r4
    180c:	6f435f6c 	svcvs	0x00435f6c
    1810:	6f505f6d 	svcvs	0x00505f6d
    1814:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1818:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    181c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 8b1 <__Stack_Size+0x4b1>
    1820:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    1824:	5f726165 	svcpl	0x00726165
    1828:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    182c:	4f5f7375 	svcmi	0x005f7375
    1830:	56007475 			; <UNDEFINED> instruction: 0x56007475
    1834:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1838:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    183c:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1840:	5f74726f 	svcpl	0x0074726f
    1844:	5f746547 	svcpl	0x00746547
    1848:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    184c:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1850:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    1854:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1858:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    185c:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1860:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    1864:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    1868:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    186c:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1870:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1874:	445f6769 	ldrbmi	r6, [pc], #-1897	; 187c <__Stack_Size+0x147c>
    1878:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    187c:	6f747069 	svcvs	0x00747069
    1880:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    1884:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1888:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    188c:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1890:	73550065 	cmpvc	r5, #101	; 0x65
    1894:	4f775f62 	svcmi	0x00775f62
    1898:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    189c:	73550074 	cmpvc	r5, #116	; 0x74
    18a0:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    18a4:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    18a8:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    18ac:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    18b0:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    18b4:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    18b8:	61757472 	cmnvs	r5, r2, ror r4
    18bc:	6f435f6c 	svcvs	0x00435f6c
    18c0:	6f505f6d 	svcvs	0x00505f6d
    18c4:	445f7472 	ldrbmi	r7, [pc], #-1138	; 18cc <__Stack_Size+0x14cc>
    18c8:	5f617461 	svcpl	0x00617461
    18cc:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    18d0:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    18d4:	61757472 	cmnvs	r5, r2, ror r4
    18d8:	6f435f6c 	svcvs	0x00435f6c
    18dc:	6f505f6d 	svcvs	0x00505f6d
    18e0:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    18e4:	6f437465 	svcvs	0x00437465
    18e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    18ec:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    18f0:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    18f4:	4f00726f 	svcmi	0x0000726f
    18f8:	52454854 	subpl	r4, r5, #84, 16	; 0x540000
    18fc:	4345525f 	movtmi	r5, #21087	; 0x525f
    1900:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1904:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    1908:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 12df <__Stack_Size+0xedf>
    190c:	69560038 	ldmdbvs	r6, {r3, r4, r5}^
    1910:	61757472 	cmnvs	r5, r2, ror r4
    1914:	6f435f6c 	svcvs	0x00435f6c
    1918:	6f505f6d 	svcvs	0x00505f6d
    191c:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1920:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1924:	454e494c 	strbmi	r4, [lr, #-2380]	; 0x94c
    1928:	444f435f 	strbmi	r4, [pc], #-863	; 1930 <__Stack_Size+0x1530>
    192c:	00474e49 	subeq	r4, r7, r9, asr #28
    1930:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1934:	43785250 	cmnmi	r8, #80, 4
    1938:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    193c:	776f5000 	strbvc	r5, [pc, -r0]!
    1940:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1944:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    1948:	556f5474 	strbpl	r5, [pc, #-1140]!	; 14dc <__Stack_Size+0x10dc>
    194c:	6f63696e 	svcvs	0x0063696e
    1950:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1954:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1958:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    195c:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1960:	5f656369 	svcpl	0x00656369
    1964:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1968:	00316c61 	eorseq	r6, r1, r1, ror #24
    196c:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1970:	43785450 	cmnmi	r8, #80, 8	; 0x50000000
    1974:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1978:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    197c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1980:	49770065 	ldmdbmi	r7!, {r0, r2, r5, r6}^
    1984:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1988:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0x572
    198c:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    1990:	6544006b 	strbvs	r0, [r4, #-107]	; 0x6b
    1994:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1998:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    199c:	306c6169 	rsbcc	r6, ip, r9, ror #2
    19a0:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    19a4:	5f656369 	svcpl	0x00656369
    19a8:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    19ac:	00326c61 	eorseq	r6, r2, r1, ror #24
    19b0:	5f425355 	svcpl	0x00425355
    19b4:	6c626143 	stfvse	f6, [r2], #-268	; 0xfffffef4
    19b8:	6f435f65 	svcvs	0x00435f65
    19bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19c0:	42535500 	subsmi	r5, r3, #0, 10
    19c4:	5f78545f 	svcpl	0x0078545f
    19c8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    19cc:	73550065 	cmpvc	r5, #101	; 0x65
    19d0:	70635662 	rsbvc	r5, r3, r2, ror #12
    19d4:	6e6e6f43 	cdpvs	15, 6, cr6, cr14, cr3, {2}
    19d8:	00746365 	rsbseq	r6, r4, r5, ror #6
    19dc:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    19e0:	4d506f54 	ldclmi	15, cr6, [r0, #-336]	; 0xfffffeb0
    19e4:	66754241 	ldrbtvs	r4, [r5], -r1, asr #4
    19e8:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    19ec:	0079706f 	rsbseq	r7, r9, pc, rrx
    19f0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    19f4:	56785450 			; <UNDEFINED> instruction: 0x56785450
    19f8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    19fc:	6c617600 	stclvs	6, cr7, [r1], #-0
    1a00:	55006575 	strpl	r6, [r0, #-1397]	; 0x575
    1a04:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1a08:	5f78525f 	svcpl	0x0078525f
    1a0c:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
    1a10:	70006874 	andvc	r6, r0, r4, ror r8
    1a14:	00667562 	rsbeq	r7, r6, r2, ror #10
    1a18:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1a1c:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    1a20:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a24:	57006769 	strpl	r6, [r0, -r9, ror #14]
    1a28:	5f325052 	svcpl	0x00325052
    1a2c:	61746144 	cmnvs	r4, r4, asr #2
    1a30:	5f424f00 	svcpl	0x00424f00
    1a34:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1a38:	414c4600 	cmpmi	ip, r0, lsl #12
    1a3c:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 11f1 <__Stack_Size+0xdf1>
    1a40:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    1a44:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1a48:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a4c:	00736574 	rsbseq	r6, r3, r4, ror r5
    1a50:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    1a54:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    1a58:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1a5c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1a60:	5f485341 	svcpl	0x00485341
    1a64:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    1a68:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1a6c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1a70:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1a74:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    1a78:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1a7c:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1a80:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    1a84:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1a88:	65640073 	strbvs	r0, [r4, #-115]!	; 0x73
    1a8c:	0079616c 	rsbseq	r6, r9, ip, ror #2
    1a90:	2f62696c 	svccs	0x0062696c
    1a94:	2f637273 	svccs	0x00637273
    1a98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1aa0:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1aa4:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1aa8:	52570063 	subspl	r0, r7, #99	; 0x63
    1aac:	46005250 			; <UNDEFINED> instruction: 0x46005250
    1ab0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ab4:	6172455f 	cmnvs	r2, pc, asr r5
    1ab8:	6c416573 	cfstr64vs	mvdx6, [r1], {115}	; 0x73
    1abc:	6761506c 	strbvs	r5, [r1, -ip, rrx]!
    1ac0:	57007365 	strpl	r7, [r0, -r5, ror #6]
    1ac4:	00305052 	eorseq	r5, r0, r2, asr r0
    1ac8:	31505257 	cmpcc	r0, r7, asr r2
    1acc:	50525700 	subspl	r5, r2, r0, lsl #14
    1ad0:	52570032 	subspl	r0, r7, #50	; 0x32
    1ad4:	46003350 			; <UNDEFINED> instruction: 0x46003350
    1ad8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1adc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1ae0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1ae4:	6f725065 	svcvs	0x00725065
    1ae8:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1aec:	4f6e6f69 	svcmi	0x006e6f69
    1af0:	6f697470 	svcvs	0x00697470
    1af4:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1af8:	504f0065 	subpl	r0, pc, r5, rrx
    1afc:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    1b00:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1b04:	5f485341 	svcpl	0x00485341
    1b08:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1b0c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1b10:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b14:	6f436574 	svcvs	0x00436574
    1b18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b1c:	5f424f00 	svcpl	0x00424f00
    1b20:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1b24:	414c4600 	cmpmi	ip, r0, lsl #12
    1b28:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1b2c:	4f646165 	svcmi	0x00646165
    1b30:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1b34:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1b38:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1b3c:	616c6600 	cmnvs	ip, r0, lsl #12
    1b40:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0x873
    1b44:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b48:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
    1b4c:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    1b50:	50007375 	andpl	r7, r0, r5, ror r3
    1b54:	5f656761 	svcpl	0x00656761
    1b58:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1b5c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1b60:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    1b64:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    1b68:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1b6c:	5f485341 	svcpl	0x00485341
    1b70:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1b74:	5367616c 	cmnpl	r7, #108, 2
    1b78:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1b7c:	52570073 	subspl	r0, r7, #115	; 0x73
    1b80:	445f3150 	ldrbmi	r3, [pc], #-336	; 1b88 <__Stack_Size+0x1788>
    1b84:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b88:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1b8c:	0074756f 	rsbseq	r7, r4, pc, ror #10
    1b90:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b94:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1b98:	61655274 	smcvs	21796	; 0x5524
    1b9c:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1ba0:	746f7250 	strbtvc	r7, [pc], #-592	; 1ba8 <__Stack_Size+0x17a8>
    1ba4:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1ba8:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    1bac:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1bb0:	5f424f00 	svcpl	0x00424f00
    1bb4:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    1bb8:	52570059 	subspl	r0, r7, #89	; 0x59
    1bbc:	445f3050 	ldrbmi	r3, [pc], #-80	; 1bc4 <__Stack_Size+0x17c4>
    1bc0:	00617461 	rsbeq	r7, r1, r1, ror #8
    1bc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bc8:	61485f48 	cmpvs	r8, r8, asr #30
    1bcc:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1bd0:	41656c63 	cmnmi	r5, r3, ror #24
    1bd4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1bd8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    1be4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1be8:	424f0073 	submi	r0, pc, #115	; 0x73
    1bec:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1bf0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1bf4:	414c4600 	cmpmi	ip, r0, lsl #12
    1bf8:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    1bfc:	43666c61 	cmnmi	r6, #24832	; 0x6100
    1c00:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    1c04:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    1c08:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
    1c0c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1c10:	5f485341 	svcpl	0x00485341
    1c14:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1c18:	4f6d6172 	svcmi	0x006d6172
    1c1c:	6f697470 	svcvs	0x00697470
    1c20:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c24:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
    1c28:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1c2c:	5f485341 	svcpl	0x00485341
    1c30:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0x547
    1c34:	4f726573 	svcmi	0x00726573
    1c38:	6f697470 	svcvs	0x00697470
    1c3c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c40:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1c44:	5f485341 	svcpl	0x00485341
    1c48:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    1c4c:	486d6172 	stmdami	sp!, {r1, r4, r5, r6, r8, sp, lr}^
    1c50:	57666c61 	strbpl	r6, [r6, -r1, ror #24]!
    1c54:	0064726f 	rsbeq	r7, r4, pc, ror #4
    1c58:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c5c:	4c465f48 	mcrrmi	15, 4, r5, r6, cr8
    1c60:	46004741 	strmi	r4, [r0], -r1, asr #14
    1c64:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c68:	616e455f 	cmnvs	lr, pc, asr r5
    1c6c:	57656c62 	strbpl	r6, [r5, -r2, ror #24]!
    1c70:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1c74:	746f7250 	strbtvc	r7, [pc], #-592	; 1c7c <__Stack_Size+0x187c>
    1c78:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1c7c:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
    1c80:	00524553 	subseq	r4, r2, r3, asr r5
    1c84:	61746144 	cmnvs	r4, r4, asr #2
    1c88:	61440030 	cmpvs	r4, r0, lsr r0
    1c8c:	00316174 	eorseq	r6, r1, r4, ror r1
    1c90:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c94:	61505f48 	cmpvs	r0, r8, asr #30
    1c98:	00736567 	rsbseq	r6, r3, r7, ror #10
    1c9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ca0:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    1ca4:	53455200 	movtpl	r5, #20992	; 0x5200
    1ca8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    1cac:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    1cb0:	5f485341 	svcpl	0x00485341
    1cb4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cb8:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cbc:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cc0:	61575f48 	cmpvs	r7, r8, asr #30
    1cc4:	6f467469 	svcvs	0x00467469
    1cc8:	73614c72 	cmnvc	r1, #29184	; 0x7200
    1ccc:	65704f74 	ldrbvs	r4, [r0, #-3956]!	; 0xf74
    1cd0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1cd4:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    1cd8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1cdc:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    1ce0:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    1ce4:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    1ce8:	00726566 	rsbseq	r6, r2, r6, ror #10
    1cec:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1cf0:	616e455f 	cmnvs	lr, pc, asr r5
    1cf4:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1cf8:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1cfc:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    1d00:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1d04:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    1d08:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1d0c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1d10:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d14:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d18:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
    1d1c:	00632e67 	rsbeq	r2, r3, r7, ror #28
    1d20:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1d24:	6c65525f 	sfmvs	f5, 2, [r5], #-380	; 0xfffffe84
    1d28:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1d2c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1d30:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1d34:	5f474457 	svcpl	0x00474457
    1d38:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1d3c:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1d40:	72575f47 	subsvc	r5, r7, #284	; 0x11c
    1d44:	41657469 	cmnmi	r5, r9, ror #8
    1d48:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d4c:	57490073 	smlsldxpl	r0, r9, r3, r0
    1d50:	475f4744 	ldrbmi	r4, [pc, -r4, asr #14]
    1d54:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1d58:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1d5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d60:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1d64:	79545f47 	ldmdbvc	r4, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    1d68:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1d6c:	69700066 	ldmdbvs	r0!, {r1, r2, r5, r6}^
    1d70:	736f706e 	cmnvc	pc, #110	; 0x6e
    1d74:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1d78:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1d7c:	754f6461 	strbvc	r6, [pc, #-1121]	; 1923 <__Stack_Size+0x1523>
    1d80:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1d84:	61746144 	cmnvs	r4, r4, asr #2
    1d88:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1d8c:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    1d90:	4f746e65 	svcmi	0x00746e65
    1d94:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    1d98:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    1d9c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1da0:	74535f4f 	ldrbvc	r5, [r3], #-3919	; 0xf4f
    1da4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1da8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1dac:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    1db0:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1db4:	4f495047 	svcmi	0x00495047
    1db8:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dbc:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1dc0:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
    1dc4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1dc8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1dcc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1dd0:	5f783031 	svcpl	0x00783031
    1dd4:	6f697067 	svcvs	0x00697067
    1dd8:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    1ddc:	43495458 	movtmi	r5, #37976	; 0x9458
    1de0:	69700052 	ldmdbvs	r0!, {r1, r4, r6}^
    1de4:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    1de8:	5047006b 	subpl	r0, r7, fp, rrx
    1dec:	505f4f49 	subspl	r4, pc, r9, asr #30
    1df0:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    1df4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1df8:	50470065 	subpl	r0, r7, r5, rrx
    1dfc:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 1e04 <__Stack_Size+0x1a04>
    1e00:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1e04:	50470074 	subpl	r0, r7, r4, ror r0
    1e08:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; ec7 <__Stack_Size+0xac7>
    1e0c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    1e10:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1e14:	6f437475 	svcvs	0x00437475
    1e18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e1c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1e20:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1e24:	0070616d 	rsbseq	r6, r0, sp, ror #2
    1e28:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    1e2c:	50006765 	andpl	r6, r0, r5, ror #14
    1e30:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
    1e34:	63006c61 	movwvs	r6, #3169	; 0xc61
    1e38:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1e3c:	6f6d746e 	svcvs	0x006d746e
    1e40:	47006564 	strmi	r6, [r0, -r4, ror #10]
    1e44:	5f4f4950 	svcpl	0x004f4950
    1e48:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
    1e4c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1e50:	43520065 	cmpmi	r2, #101	; 0x65
    1e54:	50415f43 	subpl	r5, r1, r3, asr #30
    1e58:	65503242 	ldrbvs	r3, [r0, #-578]	; 0x242
    1e5c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1e60:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    1e64:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    1e68:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1e6c:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1e70:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1e74:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e78:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e7c:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!	; 0xfffffe30
    1e80:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1e84:	4f495047 	svcmi	0x00495047
    1e88:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1e8c:	6b636f4c 	blvs	18ddbc4 <__Stack_Size+0x18dd7c4>
    1e90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1e94:	63006769 	movwvs	r6, #1897	; 0x769
    1e98:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    1e9c:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1ea0:	5047006e 	subpl	r0, r7, lr, rrx
    1ea4:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1ea8:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1eac:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1eb0:	50470031 	subpl	r0, r7, r1, lsr r0
    1eb4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; f73 <__Stack_Size+0xb73>
    1eb8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1ebc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1ec0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ec4:	46410067 	strbmi	r0, [r1], -r7, rrx
    1ec8:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 1ed0 <__Stack_Size+0x1ad0>
    1ecc:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1ed0:	42006665 	andmi	r6, r0, #105906176	; 0x6500000
    1ed4:	63417469 	movtvs	r7, #5225	; 0x1469
    1ed8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1edc:	50414d00 	subpl	r4, r1, r0, lsl #26
    1ee0:	50470052 	subpl	r0, r7, r2, asr r0
    1ee4:	00784f49 	rsbseq	r4, r8, r9, asr #30
    1ee8:	4f495047 	svcmi	0x00495047
    1eec:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1ef0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1ef4:	00746375 	rsbseq	r6, r4, r5, ror r3
    1ef8:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
    1efc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f00:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    1f04:	754f6461 	strbvc	r6, [pc, #-1121]	; 1aab <__Stack_Size+0x16ab>
    1f08:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1f0c:	61746144 	cmnvs	r4, r4, asr #2
    1f10:	00746942 	rsbseq	r6, r4, r2, asr #18
    1f14:	4f495047 	svcmi	0x00495047
    1f18:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    1f1c:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    1f20:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1f24:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
    1f28:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1f2c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1f30:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1f34:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1f38:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1f3c:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    1f40:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1f44:	00746942 	rsbseq	r6, r4, r2, asr #18
    1f48:	4349564e 	movtmi	r5, #38478	; 0x964e
    1f4c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1f50:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1f54:	00746375 	rsbseq	r6, r4, r5, ror r3
    1f58:	4349564e 	movtmi	r5, #38478	; 0x964e
    1f5c:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    1f60:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    1f64:	004b5341 	subeq	r5, fp, r1, asr #6
    1f68:	4349564e 	movtmi	r5, #38478	; 0x964e
    1f6c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1f70:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1f74:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1f78:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f7c:	5249676e 	subpl	r6, r9, #28835840	; 0x1b80000
    1f80:	61684351 	cmnvs	r8, r1, asr r3
    1f84:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1f88:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1f8c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1f90:	75614674 	strbvc	r4, [r1, #-1652]!	; 0x674
    1f94:	6441746c 	strbvs	r7, [r1], #-1132	; 0x46c
    1f98:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    1f9c:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    1fa0:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1fa4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1fa8:	5372656c 	cmnpl	r2, #108, 10	; 0x1b000000
    1fac:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    1fb0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1fb4:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1fb8:	5f434956 	svcpl	0x00434956
    1fbc:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    1fc0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    1fc4:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    1fc8:	65526d65 	ldrbvs	r6, [r2, #-3429]	; 0xd65
    1fcc:	00746573 	rsbseq	r6, r4, r3, ror r5
    1fd0:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    1fd4:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    1fd8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1fdc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1fe0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1fe4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1fe8:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1fec:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1ff0:	4349564e 	movtmi	r5, #38478	; 0x964e
    1ff4:	5345525f 	movtpl	r5, #21087	; 0x525f
    1ff8:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1ffc:	53414d49 	movtpl	r4, #7497	; 0x1d49
    2000:	6166004b 	cmnvs	r6, fp, asr #32
    2004:	61746c75 	cmnvs	r4, r5, ror ip
    2008:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    200c:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    2010:	5f434956 	svcpl	0x00434956
    2014:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2018:	61486d65 	cmpvs	r8, r5, ror #26
    201c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2020:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2024:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2028:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    202c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2030:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2034:	53414274 	movtpl	r4, #4724	; 0x1274
    2038:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    203c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2040:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2044:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2048:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    204c:	5f434956 	svcpl	0x00434956
    2050:	6f697250 	svcvs	0x00697250
    2054:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2058:	756f7247 	strbvc	r7, [pc, #-583]!	; 1e19 <__Stack_Size+0x1a19>
    205c:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    2060:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2064:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2068:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    206c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2070:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2074:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2078:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    207c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2080:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2084:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2088:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    208c:	53007265 	movwpl	r7, #613	; 0x265
    2090:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2094:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2098:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    209c:	53434900 	movtpl	r4, #14592	; 0x3900
    20a0:	53520052 	cmppl	r2, #82	; 0x52
    20a4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    20a8:	5f003144 	svcpl	0x00003144
    20ac:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20b0:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    20b4:	53414d54 	movtpl	r4, #7508	; 0x1d54
    20b8:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    20bc:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    20c0:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    20c4:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    20c8:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    20cc:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    20d0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    20d4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    20d8:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    20dc:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    20e0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    20e4:	63417265 	movtvs	r7, #4709	; 0x1265
    20e8:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    20ec:	53746942 	cmnpl	r4, #1081344	; 0x108000
    20f0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    20f4:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    20f8:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    20fc:	50455341 	subpl	r5, r5, r1, asr #6
    2100:	4f434952 	svcmi	0x00434952
    2104:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2108:	41464200 	mrsmi	r4, (UNDEF: 102)
    210c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2110:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2114:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2118:	61684351 	cmnvs	r8, r1, asr r3
    211c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2120:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2124:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2128:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    212c:	6f70706d 	svcvs	0x0070706d
    2130:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2134:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2138:	5f434956 	svcpl	0x00434956
    213c:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    2140:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2144:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2148:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    214c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2150:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2154:	41007469 	tstmi	r0, r9, ror #8
    2158:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    215c:	50434900 	subpl	r4, r3, r0, lsl #18
    2160:	5f5f0052 	svcpl	0x005f0052
    2164:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2168:	43495250 	movtmi	r5, #37456	; 0x9250
    216c:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    2170:	5f5f0047 	svcpl	0x005f0047
    2174:	00425344 	subeq	r5, r2, r4, asr #6
    2178:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    217c:	43485300 	movtmi	r5, #33536	; 0x8300
    2180:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2184:	5f434956 	svcpl	0x00434956
    2188:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    218c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2190:	4349564e 	movtmi	r5, #38478	; 0x964e
    2194:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2198:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    219c:	00495250 	subeq	r5, r9, r0, asr r2
    21a0:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    21a4:	46544553 			; <UNDEFINED> instruction: 0x46544553
    21a8:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    21ac:	4b53414d 	blmi	14d26e8 <__Stack_Size+0x14d22e8>
    21b0:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    21b4:	74005241 	strvc	r5, [r0], #-577	; 0x241
    21b8:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    21bc:	564e0062 	strbpl	r0, [lr], -r2, rrx
    21c0:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    21c4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    21c8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    21cc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    21d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21d4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    21d8:	5f434956 	svcpl	0x00434956
    21dc:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    21e0:	504c6d65 	subpl	r6, ip, r5, ror #26
    21e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21e8:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    21ec:	5f434956 	svcpl	0x00434956
    21f0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    21f4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    21f8:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    21fc:	00524543 	subseq	r4, r2, r3, asr #10
    2200:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2204:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2208:	00797469 	rsbseq	r7, r9, r9, ror #8
    220c:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    2210:	50534900 	subspl	r4, r3, r0, lsl #18
    2214:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2218:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    221c:	00525346 	subseq	r5, r2, r6, asr #6
    2220:	4349564e 	movtmi	r5, #38478	; 0x964e
    2224:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2228:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    222c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2230:	6d74004b 	ldclvs	0, cr0, [r4, #-300]!	; 0xfffffed4
    2234:	49003270 	stmdbmi	r0, {r4, r5, r6, r9, ip, sp}
    2238:	00524553 	subseq	r4, r2, r3, asr r5
    223c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2240:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2244:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2248:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    224c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2250:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2254:	00736563 	rsbseq	r6, r3, r3, ror #10
    2258:	5f424353 	svcpl	0x00424353
    225c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2260:	00666544 	rsbeq	r6, r6, r4, asr #10
    2264:	4349564e 	movtmi	r5, #38478	; 0x964e
    2268:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    226c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2270:	61486d65 	cmpvs	r8, r5, ror #26
    2274:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2278:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    227c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    2280:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2284:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2288:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    228c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2290:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2294:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2298:	61486d65 	cmpvs	r8, r5, ror #26
    229c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    22a0:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    22a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    22a8:	00746942 	rsbseq	r6, r4, r2, asr #18
    22ac:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    22b0:	61660032 	cmnvs	r6, r2, lsr r0
    22b4:	73746c75 	cmnvc	r4, #29952	; 0x7500
    22b8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    22bc:	53007365 	movwpl	r7, #869	; 0x365
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    22d0:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    22d4:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    22d8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    22dc:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    22e0:	5f434956 	svcpl	0x00434956
    22e4:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    22e8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    22ec:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    22f0:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    22f4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    22f8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    22fc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2300:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2304:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2308:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    230c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2310:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2314:	6f697250 	svcvs	0x00697250
    2318:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    231c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2320:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2324:	61547463 	cmpvs	r4, r3, ror #8
    2328:	63610062 	cmnvs	r1, #98	; 0x62
    232c:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2330:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2334:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2338:	5f5f0073 	svcpl	0x005f0073
    233c:	50544553 	subspl	r4, r4, r3, asr r5
    2340:	414d4952 	cmpmi	sp, r2, asr r9
    2344:	41004b53 	tstmi	r0, r3, asr fp
    2348:	00525346 	subseq	r5, r2, r6, asr #6
    234c:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    2350:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2354:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2358:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    235c:	50544553 	subspl	r4, r4, r3, asr r5
    2360:	414d4952 	cmpmi	sp, r2, asr r9
    2364:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2368:	6f50776f 	svcvs	0x0050776f
    236c:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    2370:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2374:	4349564e 	movtmi	r5, #38478	; 0x964e
    2378:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    237c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2380:	6e6e6168 	powvsez	f6, f6, #0.0
    2384:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2388:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    238c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2390:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2394:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2398:	445f4349 	ldrbmi	r4, [pc], #-841	; 23a0 <__Stack_Size+0x1fa0>
    239c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    23a0:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    23a4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    23a8:	71726967 	cmnvc	r2, r7, ror #18
    23ac:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    23b0:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    23b4:	545f4343 	ldrbpl	r4, [pc], #-835	; 23bc <__Stack_Size+0x1fbc>
    23b8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    23bc:	41006665 	tstmi	r0, r5, ror #12
    23c0:	52314250 	eorspl	r4, r1, #80, 4
    23c4:	00525453 	subseq	r5, r2, r3, asr r4
    23c8:	5f434352 	svcpl	0x00434352
    23cc:	4b4c4348 	blmi	13130f4 <__Stack_Size+0x1312cf4>
    23d0:	43435200 	movtmi	r5, #12800	; 0x3200
    23d4:	4344415f 	movtmi	r4, #16735	; 0x415f
    23d8:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    23dc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    23e0:	43520067 	cmpmi	r2, #103	; 0x67
    23e4:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    23e8:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    23ec:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23f8:	2f62696c 	svccs	0x0062696c
    23fc:	2f637273 	svccs	0x00637273
    2400:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2404:	30316632 	eorscc	r6, r1, r2, lsr r6
    2408:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    240c:	00632e63 	rsbeq	r2, r3, r3, ror #28
    2410:	5f434352 	svcpl	0x00434352
    2414:	0045534c 	subeq	r5, r5, ip, asr #6
    2418:	5f434352 	svcpl	0x00434352
    241c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2420:	61745354 	cmnvs	r4, r4, asr r3
    2424:	00737574 	rsbseq	r7, r3, r4, ror r5
    2428:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    242c:	43435200 	movtmi	r5, #12800	; 0x3200
    2430:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2434:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2438:	00687069 	rsbeq	r7, r8, r9, rrx
    243c:	5f434352 	svcpl	0x00434352
    2440:	4b4c4350 	blmi	1313188 <__Stack_Size+0x1312d88>
    2444:	43520032 	cmpmi	r2, #50	; 0x32
    2448:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    244c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2450:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2454:	00666544 	rsbeq	r6, r6, r4, asr #10
    2458:	5f434352 	svcpl	0x00434352
    245c:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    2460:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2464:	415f4343 	cmpmi	pc, r3, asr #6
    2468:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    246c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2470:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2474:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2478:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    247c:	43480052 	movtmi	r0, #32850	; 0x8052
    2480:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2484:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2488:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    248c:	42504100 	subsmi	r4, r0, #0, 2
    2490:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2494:	43435200 	movtmi	r5, #12800	; 0x3200
    2498:	4f434d5f 	svcmi	0x00434d5f
    249c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    24a0:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    24a4:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    24a8:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    24ac:	756f534b 	strbvc	r5, [pc, #-843]!	; 2169 <__Stack_Size+0x1d69>
    24b0:	00656372 	rsbeq	r6, r5, r2, ror r3
    24b4:	5f434352 	svcpl	0x00434352
    24b8:	31425041 	cmpcc	r2, r1, asr #32
    24bc:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    24c0:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    24c4:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    24c8:	7000646d 	andvc	r6, r0, sp, ror #8
    24cc:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    24d0:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    24d4:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    24d8:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    24dc:	50410064 	subpl	r0, r1, r4, rrx
    24e0:	53523242 	cmppl	r2, #536870916	; 0x20000004
    24e4:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    24e8:	415f4343 	cmpmi	pc, r3, asr #6
    24ec:	50314250 	eorspl	r4, r1, r0, asr r2
    24f0:	70697265 	rsbvc	r7, r9, r5, ror #4
    24f4:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    24f8:	756f736c 	strbvc	r7, [pc, #-876]!	; 2194 <__Stack_Size+0x1d94>
    24fc:	00656372 	rsbeq	r6, r5, r2, ror r3
    2500:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2504:	7300524e 	movwvc	r5, #590	; 0x24e
    2508:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    250c:	67657273 			; <UNDEFINED> instruction: 0x67657273
    2510:	42504100 	subsmi	r4, r0, #0, 2
    2514:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2518:	61745300 	cmnvs	r4, r0, lsl #6
    251c:	70557472 	subsvc	r7, r5, r2, ror r4
    2520:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2524:	00726574 	rsbseq	r6, r2, r4, ror r5
    2528:	5f434352 	svcpl	0x00434352
    252c:	6b636142 	blvs	18daa3c <__Stack_Size+0x18da63c>
    2530:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2534:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2538:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    253c:	415f4343 	cmpmi	pc, r3, asr #6
    2540:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2544:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2548:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    254c:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    2550:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2554:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2558:	43444100 	movtmi	r4, #16640	; 0x4100
    255c:	5f4b4c43 	svcpl	0x004b4c43
    2560:	71657246 	cmnvc	r5, r6, asr #4
    2564:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2568:	43520079 	cmpmi	r2, #121	; 0x79
    256c:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    2570:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2574:	505f4343 	subspl	r4, pc, r3, asr #6
    2578:	6f534c4c 	svcvs	0x00534c4c
    257c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2580:	43435200 	movtmi	r5, #12800	; 0x3200
    2584:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2588:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    258c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2590:	43520067 	cmpmi	r2, #103	; 0x67
    2594:	53555f43 	cmppl	r5, #268	; 0x10c
    2598:	4b4c4342 	blmi	13132a8 <__Stack_Size+0x1312ea8>
    259c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    25a0:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    25a4:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    25a8:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    25ac:	5348004b 	movtpl	r0, #32843	; 0x804b
    25b0:	61745345 	cmnvs	r4, r5, asr #6
    25b4:	00737574 	rsbseq	r7, r3, r4, ror r5
    25b8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    25bc:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    25c0:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    25c4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    25c8:	43435200 	movtmi	r5, #12800	; 0x3200
    25cc:	6f6c435f 	svcvs	0x006c435f
    25d0:	00736b63 	rsbseq	r6, r3, r3, ror #22
    25d4:	4b4c4350 	blmi	131331c <__Stack_Size+0x1312f1c>
    25d8:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    25dc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    25e0:	0079636e 	rsbseq	r6, r9, lr, ror #6
    25e4:	5f434352 	svcpl	0x00434352
    25e8:	6f435449 	svcvs	0x00435449
    25ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    25f0:	65727000 	ldrbvs	r7, [r2, #-0]!
    25f4:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    25f8:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    25fc:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    2600:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2604:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2608:	756f534b 	strbvc	r5, [pc, #-843]!	; 22c5 <__Stack_Size+0x1ec5>
    260c:	00656372 	rsbeq	r6, r5, r2, ror r3
    2610:	4b4c4350 	blmi	1313358 <__Stack_Size+0x1312f58>
    2614:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2618:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    261c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2620:	5f434352 	svcpl	0x00434352
    2624:	4345534c 	movtmi	r5, #21324	; 0x534c
    2628:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    262c:	50410067 	subpl	r0, r1, r7, rrx
    2630:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2634:	73657250 	cmnvc	r5, #80, 4
    2638:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    263c:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    2640:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2644:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2648:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    264c:	71657246 	cmnvc	r5, r6, asr #4
    2650:	43435200 	movtmi	r5, #12800	; 0x3200
    2654:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2658:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    265c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2660:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2664:	6b636f6c 	blvs	18de41c <__Stack_Size+0x18de01c>
    2668:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    266c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2670:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2674:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2678:	43520064 	cmpmi	r2, #100	; 0x64
    267c:	53485f43 	movtpl	r5, #36675	; 0x8f43
    2680:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2684:	43435200 	movtmi	r5, #12800	; 0x3200
    2688:	4f434d5f 	svcmi	0x00434d5f
    268c:	43435200 	movtmi	r5, #12800	; 0x3200
    2690:	0054495f 	subseq	r4, r4, pc, asr r9
    2694:	5f434352 	svcpl	0x00434352
    2698:	50424841 	subpl	r4, r2, r1, asr #16
    269c:	70697265 	rsbvc	r7, r9, r5, ror #4
    26a0:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    26a4:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    26a8:	61546373 	cmpvs	r4, r3, ror r3
    26ac:	00656c62 	rsbeq	r6, r5, r2, ror #24
    26b0:	5f4d4954 	svcpl	0x004d4954
    26b4:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    26b8:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    26bc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    26c0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    26c4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    26c8:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 260c <__Stack_Size+0x220c>
    26cc:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    26d0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    26d4:	00676966 	rsbeq	r6, r7, r6, ror #18
    26d8:	5f4d4954 	svcpl	0x004d4954
    26dc:	74534349 	ldrbvc	r4, [r3], #-841	; 0x349
    26e0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    26e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    26e8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    26ec:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    26f0:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    26f4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    26f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    26fc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2700:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2704:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 253c <__Stack_Size+0x213c>
    2708:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    270c:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2710:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2714:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 254c <__Stack_Size+0x214c>
    2718:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    271c:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2720:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2724:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 255c <__Stack_Size+0x215c>
    2728:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    272c:	49540034 	ldmdbmi	r4, {r2, r4, r5}^
    2730:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2734:	6f504e33 	svcvs	0x00504e33
    2738:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    273c:	6f437974 	svcvs	0x00437974
    2740:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2744:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2748:	50434f5f 	subpl	r4, r3, pc, asr pc
    274c:	6f6c6572 	svcvs	0x006c6572
    2750:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2754:	4f5f4d49 	svcmi	0x005f4d49
    2758:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    275c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2760:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2764:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2768:	50434f5f 	subpl	r4, r3, pc, asr pc
    276c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2770:	00797469 	rsbseq	r7, r9, r9, ror #8
    2774:	5f4d4954 	svcpl	0x004d4954
    2778:	5033434f 	eorspl	r4, r3, pc, asr #6
    277c:	6f6c6572 	svcvs	0x006c6572
    2780:	6f436461 	svcvs	0x00436461
    2784:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2788:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    278c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2790:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    2794:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2798:	54007375 	strpl	r7, [r0], #-885	; 0x375
    279c:	435f3249 	cmpmi	pc, #-1879048188	; 0x90000004
    27a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27a4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27a8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27ac:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    27b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27b4:	444b435f 	strbmi	r4, [fp], #-863	; 0x35f
    27b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    27bc:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    27c0:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    27c4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    27c8:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    27cc:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    27d0:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    27d4:	67697254 			; <UNDEFINED> instruction: 0x67697254
    27d8:	53726567 	cmnpl	r2, #432013312	; 0x19c00000
    27dc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    27e0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    27e4:	78455f4d 	stmdavc	r5, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    27e8:	47525474 			; <UNDEFINED> instruction: 0x47525474
    27ec:	73657250 	cmnvc	r5, #80, 4
    27f0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    27f4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    27f8:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    27fc:	6d434e78 	stclvs	14, cr4, [r3, #-480]	; 0xfffffe20
    2800:	74690064 	strbtvc	r0, [r9], #-100	; 0x64
    2804:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
    2808:	5400656c 	strpl	r6, [r0], #-1388	; 0x56c
    280c:	4f5f4d49 	svcmi	0x005f4d49
    2810:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    2814:	616f6c65 	cmnvs	pc, r5, ror #24
    2818:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    281c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2820:	5f4d4954 	svcpl	0x004d4954
    2824:	63726f46 	cmnvs	r2, #280	; 0x118
    2828:	434f6465 	movtmi	r6, #62565	; 0xf465
    282c:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2830:	00676966 	rsbeq	r6, r7, r6, ror #18
    2834:	5f4d4954 	svcpl	0x004d4954
    2838:	7453434f 	ldrbvc	r4, [r3], #-847	; 0x34f
    283c:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2840:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2844:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2848:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    284c:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
    2850:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2854:	6f437473 	svcvs	0x00437473
    2858:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    285c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2860:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2864:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2868:	414d4443 	cmpmi	sp, r3, asr #8
    286c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2870:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]	; 0xfffffe84
    2874:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2878:	5f4d4954 	svcpl	0x004d4954
    287c:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2880:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2884:	5f4d4954 	svcpl	0x004d4954
    2888:	5031434f 	eorspl	r4, r1, pc, asr #6
    288c:	6f6c6572 	svcvs	0x006c6572
    2890:	6f436461 	svcvs	0x00436461
    2894:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2898:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    289c:	3143495f 	cmpcc	r3, pc, asr r9
    28a0:	616c6f50 	cmnvs	ip, r0, asr pc
    28a4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    28a8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28ac:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    28b0:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    28b4:	31657275 	smccc	22309	; 0x5725
    28b8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28bc:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    28c0:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    28c4:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    28c8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    28cc:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    28d0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28d4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    28d8:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    28dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    28e0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    28e4:	00784d49 	rsbseq	r4, r8, r9, asr #26
    28e8:	5f4d4954 	svcpl	0x004d4954
    28ec:	63726f46 	cmnvs	r2, #280	; 0x118
    28f0:	63416465 	movtvs	r6, #5221	; 0x1465
    28f4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    28f8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28fc:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    2900:	616c6f50 	cmnvs	ip, r0, asr pc
    2904:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2908:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    290c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2910:	50344349 	eorspl	r4, r4, r9, asr #6
    2914:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2918:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    291c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2920:	616c535f 	cmnvs	ip, pc, asr r3
    2924:	6f4d6576 	svcvs	0x004d6576
    2928:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    292c:	4f5f4d49 	svcmi	0x005f4d49
    2930:	53495353 	movtpl	r5, #37715	; 0x9353
    2934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2938:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    293c:	00317263 	eorseq	r7, r1, r3, ror #4
    2940:	5f4d4954 	svcpl	0x004d4954
    2944:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2948:	0074696e 	rsbseq	r6, r4, lr, ror #18
    294c:	5f4d4954 	svcpl	0x004d4954
    2950:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2954:	6b636f6c 	blvs	18de70c <__Stack_Size+0x18de30c>
    2958:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    295c:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    2960:	00676966 	rsbeq	r6, r7, r6, ror #18
    2964:	5f314954 	svcpl	0x00314954
    2968:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    296c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2970:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2974:	61437465 	cmpvs	r3, r5, ror #8
    2978:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    297c:	54003265 	strpl	r3, [r0], #-613	; 0x265
    2980:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2984:	61437465 	cmpvs	r3, r5, ror #8
    2988:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    298c:	54003365 	strpl	r3, [r0], #-869	; 0x365
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003465 	strpl	r3, [r0], #-1125	; 0x465
    29a0:	505f4d49 	subspl	r4, pc, r9, asr #26
    29a4:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xc75
    29a8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29ac:	414d445f 	cmpmi	sp, pc, asr r4
    29b0:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    29b4:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    29b8:	00687467 	rsbeq	r7, r8, r7, ror #8
    29bc:	5f4d4954 	svcpl	0x004d4954
    29c0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    29c4:	74537475 	ldrbvc	r7, [r3], #-1141	; 0x475
    29c8:	00657461 	rsbeq	r7, r5, r1, ror #8
    29cc:	5f4d4954 	svcpl	0x004d4954
    29d0:	4933434f 	ldmdbmi	r3!, {r0, r1, r2, r3, r6, r8, r9, lr}
    29d4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    29d8:	5f4d4954 	svcpl	0x004d4954
    29dc:	61656c43 	cmnvs	r5, r3, asr #24
    29e0:	34434f72 	strbcc	r4, [r3], #-3954	; 0xf72
    29e4:	00666552 	rsbeq	r6, r6, r2, asr r5
    29e8:	5f4d4954 	svcpl	0x004d4954
    29ec:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    29f0:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    29f4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    29f8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    29fc:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2a00:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a04:	5f4d4954 	svcpl	0x004d4954
    2a08:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a0c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a10:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a14:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    2a18:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    2a1c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2a20:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2a24:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2a28:	72656363 	rsbvc	r6, r5, #-1946157055	; 0x8c000001
    2a2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a30:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2a34:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2a38:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    2a3c:	6f697369 	svcvs	0x00697369
    2a40:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2a44:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a48:	73614632 	cmnvc	r1, #52428800	; 0x3200000
    2a4c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2a50:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a54:	5f4d4954 	svcpl	0x004d4954
    2a58:	61657242 	cmnvs	r5, r2, asr #4
    2a5c:	6c6f506b 	stclvs	0, cr5, [pc], #-428	; 28b8 <__Stack_Size+0x24b8>
    2a60:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2a64:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2a68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2a6c:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2a70:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2a74:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2a78:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    2a7c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2a80:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2a84:	6142656d 	cmpvs	r2, sp, ror #10
    2a88:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    2a8c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2a90:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2a94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a98:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2a9c:	4f746365 	svcmi	0x00746365
    2aa0:	004d7843 	subeq	r7, sp, r3, asr #16
    2aa4:	5f4d4954 	svcpl	0x004d4954
    2aa8:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2aac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ab0:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    2ab4:	76654c4b 	strbtvc	r4, [r5], -fp, asr #24
    2ab8:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2abc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2ac0:	6f437465 	svcvs	0x00437465
    2ac4:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    2ac8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2acc:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2ad0:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2ad4:	646f4d72 	strbtvs	r4, [pc], #-3442	; 2adc <__Stack_Size+0x26dc>
    2ad8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2adc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ae0:	73657250 	cmnvc	r5, #80, 4
    2ae4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ae8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2aec:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2af0:	61656c43 	cmnvs	r5, r3, asr #24
    2af4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2af8:	53505f4d 	cmppl	r0, #308	; 0x134
    2afc:	6c655243 	sfmvs	f5, 2, [r5], #-268	; 0xfffffef4
    2b00:	4d64616f 	stfmie	f6, [r4, #-444]!	; 0xfffffe44
    2b04:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2b08:	5f4d4954 	svcpl	0x004d4954
    2b0c:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    2b10:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    2b14:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b18:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    2b1c:	61637365 	cmnvs	r3, r5, ror #6
    2b20:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2b24:	5f4d4954 	svcpl	0x004d4954
    2b28:	42414d44 	submi	r4, r1, #68, 26	; 0x1100
    2b2c:	00657361 	rsbeq	r7, r5, r1, ror #6
    2b30:	5f4d4954 	svcpl	0x004d4954
    2b34:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2b38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2b3c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2b40:	00666544 	rsbeq	r6, r6, r4, asr #10
    2b44:	5f4d4954 	svcpl	0x004d4954
    2b48:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b4c:	61487463 	cmpvs	r8, r3, ror #8
    2b50:	65536c6c 	ldrbvs	r6, [r3, #-3180]	; 0xc6c
    2b54:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    2b58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b5c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    2b60:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    2b64:	65764565 	ldrbvs	r4, [r6, #-1381]!	; 0x565
    2b68:	5400746e 	strpl	r7, [r0], #-1134	; 0x46e
    2b6c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b70:	43497465 	movtmi	r7, #37989	; 0x9465
    2b74:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0x32
    2b78:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2b7c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2b80:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1e3f <__Stack_Size+0x1a3f>
    2b84:	646f636e 	strbtvs	r6, [pc], #-878	; 2b8c <__Stack_Size+0x278c>
    2b88:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    2b8c:	66726574 			; <UNDEFINED> instruction: 0x66726574
    2b90:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2b94:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2b98:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b9c:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ba0:	54004e78 	strpl	r4, [r0], #-3704	; 0xe78
    2ba4:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2ba8:	6b616572 	blvs	185c178 <__Stack_Size+0x185bd78>
    2bac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bb0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2bb4:	616c6f50 	cmnvs	ip, r0, asr pc
    2bb8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2bbc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc0:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    2bc4:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0x845
    2bc8:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2bcc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2bd0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2bd4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2bd8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2bdc:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    2be0:	61736944 	cmnvs	r3, r4, asr #18
    2be4:	43656c62 	cmnmi	r5, #25088	; 0x6200
    2be8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2bec:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2bf0:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2bf4:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0x164
    2bf8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2bfc:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    2c00:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2c04:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2c08:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2c0c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2c10:	5f334954 	svcpl	0x00334954
    2c14:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2c18:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2c1c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c20:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2c24:	6f4d7265 	svcvs	0x004d7265
    2c28:	6f436564 	svcvs	0x00436564
    2c2c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c30:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c34:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2c38:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2c3c:	33657261 	cmncc	r5, #268435462	; 0x10000006
    2c40:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c44:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2c48:	434f7261 	movtmi	r7, #62049	; 0xf261
    2c4c:	66655233 			; <UNDEFINED> instruction: 0x66655233
    2c50:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c54:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    2c58:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2c5c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c60:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2c64:	4f646563 	svcmi	0x00646563
    2c68:	6f433443 	svcvs	0x00433443
    2c6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c70:	62696c00 	rsbvs	r6, r9, #0, 24
    2c74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2c78:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2c7c:	31663233 	cmncc	r6, r3, lsr r2
    2c80:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2c88 <__Stack_Size+0x2888>
    2c84:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    2c88:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c8c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2c90:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2c94:	00726574 	rsbseq	r6, r2, r4, ror r5
    2c98:	5f4d4954 	svcpl	0x004d4954
    2c9c:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    2ca0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2ca4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2ca8:	74784500 	ldrbtvc	r4, [r8], #-1280	; 0x500
    2cac:	46475254 			; <UNDEFINED> instruction: 0x46475254
    2cb0:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xc69
    2cb4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2cb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2cbc:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2cc0:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
    2cc4:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2ccc <__Stack_Size+0x28cc>
    2cc8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ccc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2cd0:	73614631 	cmnvc	r1, #51380224	; 0x3100000
    2cd4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    2cd8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2cdc:	5f4d4954 	svcpl	0x004d4954
    2ce0:	494e434f 	stmdbmi	lr, {r0, r1, r2, r3, r6, r8, r9, lr}^
    2ce4:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    2ce8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2cec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cf0:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    2cf4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2cf8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2cfc:	4f5f4d49 	svcmi	0x005f4d49
    2d00:	504e3143 	subpl	r3, lr, r3, asr #2
    2d04:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2d08:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2d0c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d10:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d14:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2d18:	00435350 	subeq	r5, r3, r0, asr r3
    2d1c:	5f4d4954 	svcpl	0x004d4954
    2d20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2d24:	756f5374 	strbvc	r5, [pc, #-884]!	; 29b8 <__Stack_Size+0x25b8>
    2d28:	00656372 	rsbeq	r6, r5, r2, ror r3
    2d2c:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2d30:	31726d63 	cmncc	r2, r3, ror #26
    2d34:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2d38:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2d3c:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2d40:	68435f4d 	stmdavs	r3, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2d44:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2d48:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2d4c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d50:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2d54:	004d4f43 	subeq	r4, sp, r3, asr #30
    2d58:	5f4d4954 	svcpl	0x004d4954
    2d5c:	72504343 	subsvc	r4, r0, #201326593	; 0xc000001
    2d60:	616f6c65 	cmnvs	pc, r5, ror #24
    2d64:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2d68:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 2ba0 <__Stack_Size+0x27a0>
    2d6c:	6f636900 	svcvs	0x00636900
    2d70:	736f7070 	cmnvc	pc, #112	; 0x70
    2d74:	73657469 	cmnvc	r5, #1761607680	; 0x69000000
    2d78:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2d7c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2d80:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d84:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    2d88:	616e7265 	cmnvs	lr, r5, ror #4
    2d8c:	6f6c436c 	svcvs	0x006c436c
    2d90:	6f436b63 	svcvs	0x00436b63
    2d94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d9c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2da0:	50314349 	eorspl	r4, r1, r9, asr #6
    2da4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2da8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2dac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2db0:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2db4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2db8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2dbc:	50334349 	eorspl	r4, r3, r9, asr #6
    2dc0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2dc4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2dc8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2dcc:	5343495f 	movtpl	r4, #14687	; 0x395f
    2dd0:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2dd4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2dd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ddc:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    2de0:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2de4:	646f4d6b 	strbtvs	r4, [pc], #-3435	; 2dec <__Stack_Size+0x29ec>
    2de8:	6f433165 	svcvs	0x00433165
    2dec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2df0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2df4:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2df8:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2dfc:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2e00:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2e04:	50656e4f 	rsbpl	r6, r5, pc, asr #28
    2e08:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xc75
    2e0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2e10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e14:	4d434f5f 	stclmi	15, cr4, [r3, #-380]	; 0xfffffe84
    2e18:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2e1c:	5f4d4954 	svcpl	0x004d4954
    2e20:	4f475254 	svcmi	0x00475254
    2e24:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2e28:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    2e2c:	4f5f4d49 	svcmi	0x005f4d49
    2e30:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    2e34:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    2e38:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e3c:	5043495f 	subpl	r4, r3, pc, asr r9
    2e40:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2e44:	00797469 	rsbseq	r7, r9, r9, ror #8
    2e48:	5f4d4954 	svcpl	0x004d4954
    2e4c:	6c727443 	cfldrdvs	mvd7, [r2], #-268	; 0xfffffef4
    2e50:	4f4d5750 	svcmi	0x004d5750
    2e54:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2e58:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
    2e5c:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    2e60:	7469736f 	strbtvc	r7, [r9], #-879	; 0x36f
    2e64:	6c6f7065 	stclvs	0, cr7, [pc], #-404	; 2cd8 <__Stack_Size+0x28d8>
    2e68:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2e6c:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2e70:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    2e74:	6f435254 	svcvs	0x00435254
    2e78:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e80:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2e84:	434f7261 	movtmi	r7, #62049	; 0xf261
    2e88:	66655232 			; <UNDEFINED> instruction: 0x66655232
    2e8c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e90:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    2e94:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    2e98:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2e9c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2ea4:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2ea8:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2eac:	616e7265 	cmnvs	lr, r5, ror #4
    2eb0:	6f6c436c 	svcvs	0x006c436c
    2eb4:	6f436b63 	svcvs	0x00436b63
    2eb8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ebc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ec0:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2ec4:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2ec8:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2ecc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2ed0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ed4:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2ed8:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2edc:	754f6369 	strbvc	r6, [pc, #-873]	; 2b7b <__Stack_Size+0x277b>
    2ee0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ee8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2eec:	6f747541 	svcvs	0x00747541
    2ef0:	6f6c6572 	svcvs	0x006c6572
    2ef4:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ef8:	4f5f4d49 	svcmi	0x005f4d49
    2efc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2f00:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    2f04:	00657461 	rsbeq	r7, r5, r1, ror #8
    2f08:	5f4d4954 	svcpl	0x004d4954
    2f0c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2f10:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    2f14:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2f1c <__Stack_Size+0x2b1c>
    2f18:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2f1c:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2f20:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2f24:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2f28:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2f2c:	6f465f4d 	svcvs	0x00465f4d
    2f30:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2f34:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    2f38:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f3c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f40:	6f435f34 	svcvs	0x00435f34
    2f44:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f48:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f4c:	6165445f 	cmnvs	r5, pc, asr r4
    2f50:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    2f54:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f58:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    2f5c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2f60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f64:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2f68:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2e38 <__Stack_Size+0x2a38>
    2f6c:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2f70:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2f74:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f78:	5f4d4954 	svcpl	0x004d4954
    2f7c:	5034434f 	eorspl	r4, r4, pc, asr #6
    2f80:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2f84:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    2f94:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    2f98:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2f9c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2fa0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fa4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2fa8:	434f7261 	movtmi	r7, #62049	; 0xf261
    2fac:	66655231 			; <UNDEFINED> instruction: 0x66655231
    2fb0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fb4:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2fb8:	616c6f50 	cmnvs	ip, r0, asr pc
    2fbc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2fc0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2fc4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2fc8:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2287 <__Stack_Size+0x1e87>
    2fcc:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    2fd0:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2ebc <__Stack_Size+0x2abc>
    2fd4:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2fd8:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2fdc:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    2fe0:	6f43494d 	svcvs	0x0043494d
    2fe4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fe8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fec:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2ff0:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    2ff4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2ff8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2ffc:	00327263 	eorseq	r7, r2, r3, ror #4
    3000:	5f4d4954 	svcpl	0x004d4954
    3004:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3008:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    300c:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    3010:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3014:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3018:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    301c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3020:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    302c:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    3030:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3034:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 303c <__Stack_Size+0x2c3c>
    3038:	6f53414d 	svcvs	0x0053414d
    303c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3040:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3044:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3048:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    304c:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    3050:	616c5372 	smcvs	50482	; 0xc532
    3054:	6f4d6576 	svcvs	0x004d6576
    3058:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    305c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3060:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3064:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3068:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    306c:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    3070:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3074:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3078:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 2fb8 <__Stack_Size+0x2bb8>
    307c:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3080:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3084:	00676966 	rsbeq	r6, r7, r6, ror #18
    3088:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    308c:	5f6b6369 	svcpl	0x006b6369
    3090:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3094:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3098:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    309c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    30a0:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    30a4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    30a8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    30ac:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    30b0:	6b636974 	blvs	18dd688 <__Stack_Size+0x18dd288>
    30b4:	5300632e 	movwpl	r6, #814	; 0x32e
    30b8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    30bc:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    30c0:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    30c4:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    30c8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30cc:	73795300 	cmnvc	r9, #0, 6
    30d0:	6b636954 	blvs	18dd628 <__Stack_Size+0x18dd228>
    30d4:	414c465f 	cmpmi	ip, pc, asr r6
    30d8:	41430047 	cmpmi	r3, r7, asr #32
    30dc:	0042494c 	subeq	r4, r2, ip, asr #18
    30e0:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    30e4:	5f6b6369 	svcpl	0x006b6369
    30e8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    30ec:	00666544 	rsbeq	r6, r6, r4, asr #10
    30f0:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    30f4:	73795300 	cmnvc	r9, #0, 6
    30f8:	6b636954 	blvs	18dd650 <__Stack_Size+0x18dd250>
    30fc:	756f435f 	strbvc	r4, [pc, #-863]!	; 2da5 <__Stack_Size+0x29a5>
    3100:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3104:	73795300 	cmnvc	r9, #0, 6
    3108:	6b636954 	blvs	18dd660 <__Stack_Size+0x18dd260>
    310c:	4b4c435f 	blmi	1313e90 <__Stack_Size+0x1313a90>
    3110:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3114:	6f436563 	svcvs	0x00436563
    3118:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    311c:	414f4c00 	cmpmi	pc, r0, lsl #24
    3120:	79530044 	ldmdbvc	r3, {r2, r6}^
    3124:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3128:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    312c:	756f534b 	strbvc	r5, [pc, #-843]!	; 2de9 <__Stack_Size+0x29e9>
    3130:	00656372 	rsbeq	r6, r5, r2, ror r3
    3134:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3138:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    313c:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    3140:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3144:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3148:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    314c:	53550041 	cmppl	r5, #65	; 0x41
    3150:	5f545241 	svcpl	0x00545241
    3154:	50746553 	rsbspl	r6, r4, r3, asr r5
    3158:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    315c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3160:	41535500 	cmpmi	r3, r0, lsl #10
    3164:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3168:	72424e49 	subvc	r4, r2, #1168	; 0x490
    316c:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    3170:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3174:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3178:	00687467 	rsbeq	r7, r8, r7, ror #8
    317c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3180:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3184:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3188:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    318c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3190:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3194:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3198:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    319c:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
    31a0:	53550061 	cmppl	r5, #97	; 0x61
    31a4:	5f545241 	svcpl	0x00545241
    31a8:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    31ac:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    31b0:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    31b4:	53550064 	cmppl	r5, #100	; 0x64
    31b8:	5f545241 	svcpl	0x00545241
    31bc:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    31c0:	55007055 	strpl	r7, [r0, #-85]	; 0x55
    31c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    31c8:	414d445f 	cmpmi	sp, pc, asr r4
    31cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    31d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    31d4:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
    31d8:	41535500 	cmpmi	r3, r0, lsl #10
    31dc:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    31e0:	4d414472 	cfstrdmi	mvd4, [r1, #-456]	; 0xfffffe38
    31e4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    31e8:	63627061 	cmnvs	r2, #97	; 0x61
    31ec:	6b636f6c 	blvs	18defa4 <__Stack_Size+0x18deba4>
    31f0:	41535500 	cmpmi	r3, r0, lsl #10
    31f4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    31f8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    31fc:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    3200:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    3204:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    3208:	41535500 	cmpmi	r3, r0, lsl #10
    320c:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    3210:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    3214:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    3218:	41535500 	cmpmi	r3, r0, lsl #10
    321c:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3220:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3224:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    3228:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    322c:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3230:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    3234:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3238:	53550067 	cmppl	r5, #103	; 0x67
    323c:	5f545241 	svcpl	0x00545241
    3240:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3244:	41535500 	cmpmi	r3, r0, lsl #10
    3248:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    324c:	6b636f6c 	blvs	18df004 <__Stack_Size+0x18dec04>
    3250:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3254:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3258:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    325c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3260:	414d445f 	cmpmi	sp, pc, asr r4
    3264:	00716552 	rsbseq	r6, r1, r2, asr r5
    3268:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    326c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3270:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
    3274:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3278:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    327c:	73750074 	cmnvc	r5, #116	; 0x74
    3280:	78747261 	ldmdavc	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    3284:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0x162
    3288:	43435200 	movtmi	r5, #12800	; 0x3200
    328c:	6f6c435f 	svcvs	0x006c435f
    3290:	53736b63 	cmnpl	r3, #101376	; 0x18c00
    3294:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3298:	53550073 	cmppl	r5, #115	; 0x73
    329c:	5f545241 	svcpl	0x00545241
    32a0:	41746553 	cmnmi	r4, r3, asr r5
    32a4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    32a8:	55007373 	strpl	r7, [r0, #-883]	; 0x373
    32ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    32b4:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    32b8:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    32bc:	53550065 	cmppl	r5, #101	; 0x65
    32c0:	5f545241 	svcpl	0x00545241
    32c4:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    32c8:	61657242 	cmnvs	r5, r2, asr #4
    32cc:	5355006b 	cmppl	r5, #107	; 0x6b
    32d0:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    32d4:	62696c00 	rsbvs	r6, r9, #0, 24
    32d8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    32dc:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    32e0:	31663233 	cmncc	r6, r3, lsr r2
    32e4:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 2abc <__Stack_Size+0x26bc>
    32e8:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    32ec:	5500632e 	strpl	r6, [r0, #-814]	; 0x32e
    32f0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32f4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    32f8:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    32fc:	00746375 	rsbseq	r6, r4, r5, ror r3
    3300:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3304:	64415f54 	strbvs	r5, [r1], #-3924	; 0xf54
    3308:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    330c:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    3310:	736f7074 	cmnvc	pc, #116	; 0x74
    3314:	41535500 	cmpmi	r3, r0, lsl #10
    3318:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    331c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3320:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    3324:	41535500 	cmpmi	r3, r0, lsl #10
    3328:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    332c:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    3330:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3334:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3338:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    333c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3340:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    3344:	00676966 	rsbeq	r6, r7, r6, ror #18
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3350:	006b636f 	rsbeq	r6, fp, pc, ror #6
    3354:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3358:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
    335c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    3360:	61577265 	cmpvs	r7, r5, ror #4
    3364:	7055656b 	subsvc	r6, r5, fp, ror #10
    3368:	00646d43 	rsbeq	r6, r4, r3, asr #26
    336c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3370:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    3374:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    3378:	53550064 	cmppl	r5, #100	; 0x64
    337c:	5f545241 	svcpl	0x00545241
    3380:	434e494c 	movtmi	r4, #59724	; 0xe94c
    3384:	6600646d 	strvs	r6, [r0], -sp, ror #8
    3388:	74636172 	strbtvc	r6, [r3], #-370	; 0x172
    338c:	616e6f69 	cmnvs	lr, r9, ror #30
    3390:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    3394:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    3398:	41535500 	cmpmi	r3, r0, lsl #10
    339c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    33a0:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    33a4:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    33a8:	4b43414e 	blmi	10d38e8 <__Stack_Size+0x10d34e8>
    33ac:	00646d43 	rsbeq	r6, r4, r3, asr #26
    33b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33b4:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
    33b8:	616c4674 	smcvs	50276	; 0xc464
    33bc:	61745367 	cmnvs	r4, r7, ror #6
    33c0:	00737574 	rsbseq	r7, r3, r4, ror r5
    33c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33c8:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    33cc:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    33d0:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    33d4:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    33d8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33dc:	6f6c435f 	svcvs	0x006c435f
    33e0:	6e496b63 	vmlsvs.f64	d22, d9, d19
    33e4:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    33e8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33ec:	6b61575f 	blvs	1859170 <__Stack_Size+0x1858d70>
    33f0:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    33f4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    33f8:	53550067 	cmppl	r5, #103	; 0x67
    33fc:	5f545241 	svcpl	0x00545241
    3400:	73657250 	cmnvc	r5, #80, 4
    3404:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3408:	53550072 	cmppl	r5, #114	; 0x72
    340c:	5f545241 	svcpl	0x00545241
    3410:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    3414:	6d746900 	ldclvs	9, cr6, [r4, #-0]
    3418:	006b7361 	rsbeq	r7, fp, r1, ror #6
    341c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3420:	614c5f54 	cmpvs	ip, r4, asr pc
    3424:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    3428:	73750074 	cmnvc	r5, #116	; 0x74
    342c:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    3430:	55006765 	strpl	r6, [r0, #-1893]	; 0x765
    3434:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3438:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    343c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3440:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3444:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    3448:	655f0073 	ldrbvs	r0, [pc, #-115]	; 33dd <__Stack_Size+0x2fdd>
    344c:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    3450:	696c006b 	stmdbvs	ip!, {r0, r1, r3, r5, r6}^
    3454:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3458:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    345c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3460:	5f783031 	svcpl	0x00783031
    3464:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    3468:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    346c:	6c757000 	ldclvs	0, cr7, [r5], #-0
    3470:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
    3474:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    3478:	61746164 	cmnvs	r4, r4, ror #2
    347c:	6c757000 	ldclvs	0, cr7, [r5], #-0
    3480:	00637253 	rsbeq	r7, r3, r3, asr r2
    3484:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    3488:	61485f74 	hvcvs	34292	; 0x85f4
    348c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    3490:	5f670072 	svcpl	0x00670072
    3494:	566e6670 			; <UNDEFINED> instruction: 0x566e6670
    3498:	6f746365 	svcvs	0x00746365
    349c:	5f007372 	svcpl	0x00007372
    34a0:	74616473 	strbtvc	r6, [r1], #-1139	; 0x473
    34a4:	735f0061 	cmpvc	pc, #97	; 0x61
    34a8:	00737362 	rsbseq	r7, r3, r2, ror #6
    34ac:	6164655f 	cmnvs	r4, pc, asr r5
    34b0:	53006174 	movwpl	r6, #372	; 0x174
    34b4:	53657661 	cmnpl	r5, #101711872	; 0x6100000
    34b8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    34bc:	73557000 	cmpvc	r5, #0
    34c0:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    34c4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    34c8:	5f647261 	svcpl	0x00647261
    34cc:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    34d0:	73747365 	cmnvc	r4, #-1811939327	; 0x94000001
    34d4:	62696c00 	rsbvs	r6, r9, #0, 24
    34d8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    34dc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    34e0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    34e4:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    34e8:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    34ec:	00632e74 	rsbeq	r2, r3, r4, ror lr
    34f0:	6e695045 	cdpvs	0, 6, cr5, cr9, cr5, {2}
    34f4:	00786564 	rsbseq	r6, r8, r4, ror #10
    34f8:	6f725070 	svcvs	0x00725070
    34fc:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    3500:	435f0079 	cmpmi	pc, #121	; 0x79
    3504:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
    3508:	535f4c4f 	cmppl	pc, #20224	; 0x4f00
    350c:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
    3510:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    3514:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3518:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    351c:	5059545f 	subspl	r5, r9, pc, asr r4
    3520:	696c0045 	stmdbvs	ip!, {r0, r2, r6}^
    3524:	53552f62 	cmppl	r5, #392	; 0x188
    3528:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    352c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3530:	73752f63 	cmnvc	r5, #396	; 0x18c
    3534:	6f635f62 	svcvs	0x00635f62
    3538:	632e6572 	teqvs	lr, #478150656	; 0x1c800000
    353c:	61745300 	cmnvs	r4, r0, lsl #6
    3540:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3544:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
    3548:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    354c:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    3550:	4c006572 	cfstr32mi	mvfx6, [r0], {114}	; 0x72
    3554:	5f545341 	svcpl	0x00545341
    3558:	5f54554f 	svcpl	0x0054554f
    355c:	41544144 	cmpmi	r4, r4, asr #2
    3560:	74754f00 	ldrbtvc	r4, [r5], #-3840	; 0xf00
    3564:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3568:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    356c:	79540073 	ldmdbvc	r4, {r0, r1, r4, r5, r6}^
    3570:	525f6570 	subspl	r6, pc, #112, 10	; 0x1c000000
    3574:	70006365 	andvc	r6, r0, r5, ror #6
    3578:	00667542 	rsbeq	r7, r6, r2, asr #10
    357c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3580:	41785250 	cmnmi	r8, r0, asr r2
    3584:	00726464 	rsbseq	r6, r2, r4, ror #8
    3588:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    358c:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    3590:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3594:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3598:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    359c:	6f697461 	svcvs	0x00697461
    35a0:	4f43006e 	svcmi	0x0043006e
    35a4:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    35a8:	5345445f 	movtpl	r4, #21599	; 0x545f
    35ac:	50495243 	subpl	r5, r9, r3, asr #4
    35b0:	00524f54 	subseq	r4, r2, r4, asr pc
    35b4:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    35b8:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
    35bc:	306e4900 	rsbcc	r4, lr, r0, lsl #18
    35c0:	6f72505f 	svcvs	0x0072505f
    35c4:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    35c8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    35cc:	4145465f 	cmpmi	r5, pc, asr r6
    35d0:	45525554 	ldrbmi	r5, [r2, #-1364]	; 0x554
    35d4:	45465f00 	strbmi	r5, [r6, #-3840]	; 0xf00
    35d8:	52555441 	subspl	r5, r5, #1090519040	; 0x41000000
    35dc:	45535f45 	ldrbmi	r5, [r3, #-3909]	; 0xf45
    35e0:	5443454c 	strbpl	r4, [r3], #-1356	; 0x54c
    35e4:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    35e8:	43495645 	movtmi	r5, #38469	; 0x9645
    35ec:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    35f0:	45544f4d 	ldrbmi	r4, [r4, #-3917]	; 0xf4d
    35f4:	4b41575f 	blmi	1059378 <__Stack_Size+0x1058f78>
    35f8:	00505545 	subseq	r5, r0, r5, asr #10
    35fc:	54494157 	strbpl	r4, [r9], #-343	; 0x157
    3600:	4154535f 	cmpmi	r4, pc, asr r3
    3604:	5f535554 	svcpl	0x00535554
    3608:	0054554f 	subseq	r5, r4, pc, asr #10
    360c:	54494157 	strbpl	r4, [r9], #-343	; 0x157
    3610:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    3614:	6f005055 	svcvs	0x00005055
    3618:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    361c:	414c0074 	hvcmi	49156	; 0xc004
    3620:	495f5453 	ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    3624:	41445f4e 	cmpmi	r4, lr, asr #30
    3628:	53004154 	movwpl	r4, #340	; 0x154
    362c:	415f5445 	cmpmi	pc, r5, asr #8
    3630:	45524444 	ldrbmi	r4, [r2, #-1092]	; 0x444
    3634:	47005353 	smlsdmi	r0, r3, r3, r5
    3638:	50457465 	subpl	r7, r5, r5, ror #8
    363c:	64417854 	strbvs	r7, [r1], #-2132	; 0x854
    3640:	53007264 	movwpl	r7, #612	; 0x264
    3644:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3648:	666e4973 			; <UNDEFINED> instruction: 0x666e4973
    364c:	4f54006f 	svcmi	0x0054006f
    3650:	5f4c4154 	svcpl	0x004c4154
    3654:	51455273 	hvcpl	21795	; 0x5523
    3658:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    365c:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    3660:	30786564 	rsbscc	r6, r8, r4, ror #10
    3664:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    3668:	4c775f65 	ldclmi	15, cr5, [r7], #-404	; 0xfffffe6c
    366c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3670:	78650068 	stmdavc	r5!, {r3, r5, r6}^
    3674:	4e5f7469 	cdpmi	4, 5, cr7, cr15, cr9, {3}
    3678:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    367c:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    3680:	30707574 	rsbscc	r7, r0, r4, ror r5
    3684:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    3688:	5345445f 	movtpl	r4, #21599	; 0x545f
    368c:	50495243 	subpl	r5, r9, r3, asr #4
    3690:	00524f54 	subseq	r4, r2, r4, asr pc
    3694:	61746144 	cmnvs	r4, r4, asr #2
    3698:	6c754d5f 	ldclvs	13, cr4, [r5], #-380	; 0xfffffe84
    369c:	78614d5f 	stmdavc	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
    36a0:	6b636150 	blvs	18dbbe8 <__Stack_Size+0x18db7e8>
    36a4:	69537465 	ldmdbvs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    36a8:	7000657a 	andvc	r6, r0, sl, ror r5
    36ac:	6e695045 	cdpvs	0, 6, cr5, cr9, cr5, {2}
    36b0:	53006f66 	movwpl	r6, #3942	; 0xf66
    36b4:	49545445 	ldmdbmi	r4, {r0, r2, r6, sl, ip, lr}^
    36b8:	555f474e 	ldrbpl	r4, [pc, #-1870]	; 2f72 <__Stack_Size+0x2b72>
    36bc:	74530050 	ldrbvc	r0, [r3], #-80	; 0x50
    36c0:	61646e61 	cmnvs	r4, r1, ror #28
    36c4:	535f6472 	cmppl	pc, #1912602624	; 0x72000000
    36c8:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    36cc:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    36d0:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    36d4:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    36d8:	6f500065 	svcvs	0x00500065
    36dc:	5f307473 	svcpl	0x00307473
    36e0:	636f7250 	cmnvs	pc, #80, 4
    36e4:	00737365 	rsbseq	r7, r3, r5, ror #6
    36e8:	50444e45 	subpl	r4, r4, r5, asr #28
    36ec:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    36f0:	4154535f 	cmpmi	r4, pc, asr r3
    36f4:	47004c4c 	strmi	r4, [r0, -ip, asr #24]
    36f8:	495f5445 	ldmdbmi	pc, {r0, r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    36fc:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    3700:	45434146 	strbmi	r4, [r3, #-326]	; 0x146
    3704:	61567700 	cmpvs	r6, r0, lsl #14
    3708:	3165756c 	cmncc	r5, ip, ror #10
    370c:	74794200 	ldrbtvc	r4, [r9], #-512	; 0x200
    3710:	61775365 	cmnvs	r7, r5, ror #6
    3714:	6c430070 	mcrrvs	0, 7, r0, r3, cr0
    3718:	44726165 	ldrbtmi	r6, [r2], #-357	; 0x165
    371c:	5f474f54 	svcpl	0x00474f54
    3720:	73005852 	movwvc	r5, #2130	; 0x852
    3724:	5f657661 	svcpl	0x00657661
    3728:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    372c:	00687467 	rsbeq	r7, r8, r7, ror #8
    3730:	41454c43 	cmpmi	r5, r3, asr #24
    3734:	45465f52 	strbmi	r5, [r6, #-3922]	; 0xf52
    3738:	52555441 	subspl	r5, r5, #1090519040	; 0x41000000
    373c:	54530045 	ldrbpl	r0, [r3], #-69	; 0x45
    3740:	454c4c41 	strbmi	r4, [ip, #-3137]	; 0xc41
    3744:	61440044 	cmpvs	r4, r4, asr #32
    3748:	74536174 	ldrbvc	r6, [r3], #-372	; 0x174
    374c:	4f656761 	svcmi	0x00656761
    3750:	53007475 	movwpl	r7, #1141	; 0x475
    3754:	495f5445 	ldmdbmi	pc, {r0, r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    3758:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    375c:	45434146 	strbmi	r4, [r3, #-326]	; 0x146
    3760:	61745300 	cmnvs	r4, r0, lsl #6
    3764:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3768:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    376c:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    3770:	61667265 	cmnvs	r6, r5, ror #4
    3774:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    3778:	74616c65 	strbtvc	r6, [r1], #-3173	; 0xc65
    377c:	455f6465 	ldrbmi	r6, [pc, #-1125]	; 331f <__Stack_Size+0x2f1f>
    3780:	6f70646e 	svcvs	0x0070646e
    3784:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3788:	61746144 	cmnvs	r4, r4, asr #2
    378c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3790:	47007265 	strmi	r7, [r0, -r5, ror #4]
    3794:	445f5445 	ldrbmi	r5, [pc], #-1093	; 379c <__Stack_Size+0x339c>
    3798:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    379c:	4f545049 	svcmi	0x00545049
    37a0:	54530052 	ldrbpl	r0, [r3], #-82	; 0x52
    37a4:	474e4952 	smlsldmi	r4, lr, r2, r9
    37a8:	5345445f 	movtpl	r4, #21599	; 0x545f
    37ac:	50495243 	subpl	r5, r9, r3, asr #4
    37b0:	00524f54 	subseq	r4, r2, r4, asr pc
    37b4:	61746144 	cmnvs	r4, r4, asr #2
    37b8:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37bc:	006e4965 	rsbeq	r4, lr, r5, ror #18
    37c0:	61656c43 	cmnvs	r5, r3, asr #24
    37c4:	4f544472 	svcmi	0x00544472
    37c8:	58545f47 	ldmdapl	r4, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37cc:	52775f00 	rsbspl	r5, r7, #0, 30
    37d0:	61566765 	cmpvs	r6, r5, ror #14
    37d4:	6553006c 	ldrbvs	r0, [r3, #-108]	; 0x6c
    37d8:	30707574 	rsbscc	r7, r0, r4, ror r5
    37dc:	6f72505f 	svcvs	0x0072505f
    37e0:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    37e4:	70784500 	rsbsvc	r4, r8, r0, lsl #10
    37e8:	5f746365 	svcpl	0x00746365
    37ec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    37f0:	4f5f7375 	svcmi	0x005f7375
    37f4:	57007475 	smlsdxpl	r0, r5, r4, r7
    37f8:	5f544941 	svcpl	0x00544941
    37fc:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3800:	495f5355 	ldmdbmi	pc, {r0, r2, r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    3804:	4150004e 	cmpmi	r0, lr, asr #32
    3808:	00455355 	subeq	r5, r5, r5, asr r3
    380c:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3810:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    3814:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3818:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    381c:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    3820:	65520065 	ldrbvs	r0, [r2, #-101]	; 0x65
    3824:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3828:	6f4e5f74 	svcvs	0x004e5f74
    382c:	61745300 	cmnvs	r4, r0, lsl #6
    3830:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3834:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    3838:	76654474 			; <UNDEFINED> instruction: 0x76654474
    383c:	46656369 	strbtmi	r6, [r5], -r9, ror #6
    3840:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    3844:	53006572 	movwpl	r6, #1394	; 0x572
    3848:	48434e59 	stmdami	r3, {r0, r3, r4, r6, r9, sl, fp, lr}^
    384c:	4152465f 	cmpmi	r2, pc, asr r6
    3850:	5000454d 	andpl	r4, r0, sp, asr #10
    3854:	6f54414d 	svcvs	0x0054414d
    3858:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    385c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3860:	6f437265 	svcvs	0x00437265
    3864:	70007970 	andvc	r7, r0, r0, ror r9
    3868:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    386c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    3870:	4154535f 	cmpmi	r4, pc, asr r3
    3874:	00535554 	subseq	r5, r3, r4, asr r5
    3878:	50444e45 	subpl	r4, r4, r5, asr #28
    387c:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3880:	5345445f 	movtpl	r4, #21599	; 0x545f
    3884:	50495243 	subpl	r5, r9, r3, asr #4
    3888:	00524f54 	subseq	r4, r2, r4, asr pc
    388c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
    3890:	5300746c 	movwpl	r7, #1132	; 0x46c
    3894:	52657661 	rsbpl	r7, r5, #101711872	; 0x6100000
    3898:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    389c:	4e490065 	cdpmi	0, 4, cr0, cr9, cr5, {3}
    38a0:	46524554 			; <UNDEFINED> instruction: 0x46524554
    38a4:	5f454341 	svcpl	0x00454341
    38a8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    38ac:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    38b0:	7000524f 	andvc	r5, r0, pc, asr #4
    38b4:	00766544 	rsbseq	r6, r6, r4, asr #10
    38b8:	5f544547 	svcpl	0x00544547
    38bc:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    38c0:	52554749 	subspl	r4, r5, #19136512	; 0x1240000
    38c4:	4f495441 	svcmi	0x00495441
    38c8:	4544004e 	strbmi	r0, [r4, #-78]	; 0x4e
    38cc:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    38d0:	5345445f 	movtpl	r4, #21599	; 0x545f
    38d4:	50495243 	subpl	r5, r9, r3, asr #4
    38d8:	00524f54 	subseq	r4, r2, r4, asr pc
    38dc:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38e0:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38e4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    38e8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    38ec:	53007375 	movwpl	r7, #885	; 0x375
    38f0:	54657661 	strbtpl	r7, [r5], #-1633	; 0x661
    38f4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    38f8:	74530065 	ldrbvc	r0, [r3], #-101	; 0x65
    38fc:	61646e61 	cmnvs	r4, r1, ror #28
    3900:	535f6472 	cmppl	pc, #1912602624	; 0x72000000
    3904:	6f437465 	svcvs	0x00437465
    3908:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    390c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3910:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3914:	5f544553 	svcpl	0x00544553
    3918:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    391c:	52554749 	subspl	r4, r5, #19136512	; 0x1240000
    3920:	4f495441 	svcmi	0x00495441
    3924:	4f4e004e 	svcmi	0x004e004e
    3928:	72505f50 	subsvc	r5, r0, #80, 30	; 0x140
    392c:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    3930:	62700073 	rsbsvs	r0, r0, #115	; 0x73
    3934:	42727355 	rsbsmi	r7, r2, #1409286145	; 0x54000001
    3938:	77006675 	smlsdxvc	r0, r5, r6, r6
    393c:	7479424e 	ldrbtvc	r4, [r9], #-590	; 0x24e
    3940:	74007365 	strvc	r7, [r0], #-869	; 0x365
    3944:	31706d65 	cmncc	r0, r5, ror #26
    3948:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
    394c:	77003270 	smlsdxvc	r0, r0, r2, r3
    3950:	42414d50 	submi	r4, r1, #80, 26	; 0x1400
    3954:	64416675 	strbvs	r6, [r1], #-1653	; 0x675
    3958:	70007264 	andvc	r7, r0, r4, ror #4
    395c:	61567764 	cmpvs	r6, r4, ror #14
    3960:	696c006c 	stmdbvs	ip!, {r2, r3, r5, r6}^
    3964:	53552f62 	cmppl	r5, #392	; 0x188
    3968:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    396c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3970:	73752f63 	cmnvc	r5, #396	; 0x18c
    3974:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    3978:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    397c:	445f5045 	ldrbmi	r5, [pc], #-69	; 3984 <__Stack_Size+0x3584>
    3980:	5f465542 	svcpl	0x00465542
    3984:	00525245 	subseq	r5, r2, r5, asr #4
    3988:	6d655462 	cfstrdvs	mvd5, [r5, #-392]!	; 0xfffffe78
    398c:	6f540070 	svcvs	0x00540070
    3990:	656c6767 	strbvs	r6, [ip, #-1895]!	; 0x767
    3994:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3998:	0058525f 	subseq	r5, r8, pc, asr r2
    399c:	61656c43 	cmnvs	r5, r3, asr #24
    39a0:	44504572 	ldrbmi	r4, [r0], #-1394	; 0x572
    39a4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    39a8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    39ac:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    39b0:	41544274 	cmpmi	r4, r4, ror r2
    39b4:	00454c42 	subeq	r4, r5, r2, asr #24
    39b8:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    39bc:	00525453 	subseq	r5, r2, r3, asr r4
    39c0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    39c4:	64644150 	strbtvs	r4, [r4], #-336	; 0x150
    39c8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    39cc:	646e4500 	strbtvs	r4, [lr], #-1280	; 0x500
    39d0:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    39d4:	54445f74 	strbpl	r5, [r4], #-3956	; 0xf74
    39d8:	535f474f 	cmppl	pc, #20709376	; 0x13c0000
    39dc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    39e0:	455f0073 	ldrbmi	r0, [pc, #-115]	; 3975 <__Stack_Size+0x3575>
    39e4:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    39e8:	445f4655 	ldrbmi	r4, [pc], #-1621	; 39f0 <__Stack_Size+0x35f0>
    39ec:	53005249 	movwpl	r5, #585	; 0x249
    39f0:	50457465 	subpl	r7, r5, r5, ror #8
    39f4:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    39f8:	43316675 	teqmi	r1, #122683392	; 0x7500000
    39fc:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3a00:	424e7700 	submi	r7, lr, #0, 14
    3a04:	6b636f6c 	blvs	18df7bc <__Stack_Size+0x18df3bc>
    3a08:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3a0c:	444e4574 	strbmi	r4, [lr], #-1396	; 0x574
    3a10:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
    3a14:	50450054 	subpl	r0, r5, r4, asr r0
    3a18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a1c:	4e495f46 	cdpmi	15, 4, cr5, cr9, cr6, {2}
    3a20:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3a24:	50457261 	subpl	r7, r5, r1, ror #4
    3a28:	4e494b5f 	vmovmi.8	d9[2], r4
    3a2c:	6c430044 	mcrrvs	0, 4, r0, r3, cr4
    3a30:	45726165 	ldrbmi	r6, [r2, #-357]!	; 0x165
    3a34:	54435f50 	strbpl	r5, [r3], #-3920	; 0xf50
    3a38:	58545f52 	ldmdapl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    3a3c:	64416200 	strbvs	r6, [r1], #-512	; 0x200
    3a40:	53007264 	movwpl	r7, #612	; 0x264
    3a44:	4e437465 	cdpmi	4, 4, cr7, cr3, cr5, {3}
    3a48:	47005254 	smlsdmi	r0, r4, r2, r5
    3a4c:	4e437465 	cdpmi	4, 4, cr7, cr3, cr5, {3}
    3a50:	70005254 	andvc	r5, r0, r4, asr r2
    3a54:	65527764 	ldrbvs	r7, [r2, #-1892]	; 0x764
    3a58:	65470067 	strbvs	r0, [r7, #-103]	; 0x67
    3a5c:	524e4674 	subpl	r4, lr, #116, 12	; 0x7400000
    3a60:	79547700 	ldmdbvc	r4, {r8, r9, sl, ip, sp, lr}^
    3a64:	47006570 	smlsdxmi	r0, r0, r5, r6
    3a68:	41447465 	cmpmi	r4, r5, ror #8
    3a6c:	00524444 	subseq	r4, r2, r4, asr #8
    3a70:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3a74:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3a78:	30667542 	rsbcc	r7, r6, r2, asr #10
    3a7c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a80:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a84:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3a88:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3a8c:	53007375 	movwpl	r7, #885	; 0x375
    3a90:	50457465 	subpl	r7, r5, r5, ror #8
    3a94:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3a98:	41666675 	smcmi	26213	; 0x6665
    3a9c:	00726464 	rsbseq	r6, r2, r4, ror #8
    3aa0:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3aa4:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3aa8:	44667542 	strbtmi	r7, [r6], #-1346	; 0x542
    3aac:	6c007269 	sfmvs	f7, 4, [r0], {105}	; 0x69
    3ab0:	552f6269 	strpl	r6, [pc, #-617]!	; 384f <__Stack_Size+0x344f>
    3ab4:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3ab8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3abc:	752f6372 	strvc	r6, [pc, #-882]!	; 3752 <__Stack_Size+0x3352>
    3ac0:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3ac4:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    3ac8:	53770063 	cmnpl	r7, #99	; 0x63
    3acc:	47005777 	smlsdxmi	r0, r7, r7, r5
    3ad0:	50457465 	subpl	r7, r5, r5, ror #8
    3ad4:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    3ad8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3adc:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ae0:	62445045 	subvs	r5, r4, #69	; 0x45
    3ae4:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3ae8:	64644130 	strbtvs	r4, [r4], #-304	; 0x130
    3aec:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    3af0:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3af4:	62005244 	andvs	r5, r0, #68, 4	; 0x40000004
    3af8:	754e7045 	strbvc	r7, [lr, #-69]	; 0x45
    3afc:	6c43006d 	mcrrvs	0, 6, r0, r3, cr13
    3b00:	45726165 	ldrbmi	r6, [r2, #-357]!	; 0x165
    3b04:	54435f50 	strbpl	r5, [r3], #-3920	; 0xf50
    3b08:	58525f52 	ldmdapl	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    3b0c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b10:	6f435045 	svcvs	0x00435045
    3b14:	52746e75 	rsbspl	r6, r4, #1872	; 0x750
    3b18:	67655278 			; <UNDEFINED> instruction: 0x67655278
    3b1c:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3b20:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3b24:	5f474f54 	svcpl	0x00474f54
    3b28:	77005854 	smlsdvc	r0, r4, r8, r5
    3b2c:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b30:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b34:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3b38:	74537852 	ldrbvc	r7, [r3], #-2130	; 0x852
    3b3c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3b40:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b44:	65470073 	strbvs	r0, [r7, #-115]	; 0x73
    3b48:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b4c:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b50:	6f433066 	svcvs	0x00433066
    3b54:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3b58:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b5c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b60:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b64:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3b68:	65470074 	strbvs	r0, [r7, #-116]	; 0x74
    3b6c:	53785474 	cmnpl	r8, #116, 8	; 0x74000000
    3b70:	6c6c6174 	stfvse	f6, [ip], #-464	; 0xfffffe30
    3b74:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3b78:	45007375 	strmi	r7, [r0, #-885]	; 0x375
    3b7c:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3b80:	4f5f4655 	svcmi	0x005f4655
    3b84:	62005455 	andvs	r5, r0, #1426063360	; 0x55000000
    3b88:	00726944 	rsbseq	r6, r2, r4, asr #18
    3b8c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b90:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b94:	31667542 	cmncc	r6, r2, asr #10
    3b98:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3b9c:	65470074 	strbvs	r0, [r7, #-116]	; 0x74
    3ba0:	41504574 	cmpmi	r0, r4, ror r5
    3ba4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    3ba8:	54007373 	strpl	r7, [r0], #-883	; 0x373
    3bac:	726f576f 	rsbvc	r5, pc, #29097984	; 0x1bc0000
    3bb0:	65530064 	ldrbvs	r0, [r3, #-100]	; 0x64
    3bb4:	74535f74 	ldrbvc	r5, [r3], #-3956	; 0xf74
    3bb8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3bbc:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    3bc0:	64417700 	strbvs	r7, [r1], #-1792	; 0x700
    3bc4:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3bc8:	53497465 	movtpl	r7, #37989	; 0x9465
    3bcc:	47005254 	smlsdmi	r0, r4, r2, r5
    3bd0:	50457465 	subpl	r7, r5, r5, ror #8
    3bd4:	6f437852 	svcvs	0x00437852
    3bd8:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3bdc:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3be0:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3be4:	31667542 	cmncc	r6, r2, asr #10
    3be8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3bec:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3bf0:	62445045 	subvs	r5, r4, #69	; 0x45
    3bf4:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bf8:	756f4366 	strbvc	r4, [pc, #-870]!	; 389a <__Stack_Size+0x349a>
    3bfc:	5300746e 	movwpl	r7, #1134	; 0x46e
    3c00:	6f447465 	svcvs	0x00447465
    3c04:	656c4275 	strbvs	r4, [ip, #-629]!	; 0x275
    3c08:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c0c:	74535045 	ldrbvc	r5, [r3], #-69	; 0x45
    3c10:	006c6c61 	rsbeq	r6, ip, r1, ror #24
    3c14:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3c18:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    3c1c:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3c20:	444e4574 	strbmi	r4, [lr], #-1396	; 0x574
    3c24:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
    3c28:	65470054 	strbvs	r0, [r7, #-84]	; 0x54
    3c2c:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    3c30:	756f4378 	strbvc	r4, [pc, #-888]!	; 38c0 <__Stack_Size+0x34c0>
    3c34:	5300746e 	movwpl	r7, #1134	; 0x46e
    3c38:	50457465 	subpl	r7, r5, r5, ror #8
    3c3c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c40:	41316675 	teqmi	r1, r5, ror r6
    3c44:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c48:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c4c:	494b5f50 	stmdbmi	fp, {r4, r6, r8, r9, sl, fp, ip, lr}^
    3c50:	5300444e 	movwpl	r4, #1102	; 0x44e
    3c54:	50457465 	subpl	r7, r5, r5, ror #8
    3c58:	62756f44 	rsbsvs	r6, r5, #68, 30	; 0x110
    3c5c:	7542656c 	strbvc	r6, [r2, #-1388]	; 0x56c
    3c60:	77006666 	strvc	r6, [r0, -r6, ror #12]
    3c64:	00746552 	rsbseq	r6, r4, r2, asr r5
    3c68:	66754277 			; <UNDEFINED> instruction: 0x66754277
    3c6c:	64644131 	strbtvs	r4, [r4], #-305	; 0x131
    3c70:	72460072 	subvc	r0, r6, #114	; 0x72
    3c74:	73556565 	cmpvc	r5, #423624704	; 0x19400000
    3c78:	75427265 	strbvc	r7, [r2, #-613]	; 0x265
    3c7c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3c80:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c84:	79545045 	ldmdbvc	r4, {r0, r2, r6, ip, lr}^
    3c88:	62006570 	andvs	r6, r0, #112, 10	; 0x1c000000
    3c8c:	64417045 	strbvs	r7, [r1], #-69	; 0x45
    3c90:	44007264 	strmi	r7, [r0], #-612	; 0x264
    3c94:	4c617461 	cfstrdmi	mvd7, [r1], #-388	; 0xfffffe7c
    3c98:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3c9c:	42700068 	rsbsmi	r0, r0, #104	; 0x68
    3ca0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    3ca4:	696f5072 	stmdbvs	pc!, {r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    3ca8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3cac:	62696c00 	rsbvs	r6, r9, #0, 24
    3cb0:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3cb4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3cb8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3cbc:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3cc0:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
    3cc4:	4300632e 	movwmi	r6, #814	; 0x32e
    3cc8:	485f5254 	ldmdami	pc, {r2, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    3ccc:	45770050 	ldrbmi	r0, [r7, #-80]!	; 0x50
    3cd0:	6c615650 	stclvs	6, cr5, [r1], #-320	; 0xfffffec0
    3cd4:	62696c00 	rsbvs	r6, r9, #0, 24
    3cd8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3cdc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3ce0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3ce4:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3ce8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3cec:	Address 0x0000000000003cec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
      20:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
      2c:	00740009 	rsbseq	r0, r4, r9
      30:	751ef609 	ldrvc	pc, [lr, #-1545]	; 0x609
      34:	009f2200 	addseq	r2, pc, r0, lsl #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
      38:	00000000 	andeq	r0, r0, r0
      3c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  SCB->SHPR[tmp1] |= tmppriority;
      40:	09007400 	stmdbeq	r0, {sl, ip, sp, lr}
      44:	50751ef6 	ldrshtpl	r1, [r5], #-230	; 0xffffff1a
      48:	00009f22 	andeq	r9, r0, r2, lsr #30

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00110000 	andseq	r0, r1, r0
      54:	25f75075 	ldrbcs	r5, [r7, #117]!	; 0x75
      58:	1b25f73a 	blne	97dd48 <__Stack_Size+0x97d948>
      5c:	f60900f7 			; <UNDEFINED> instruction: 0xf60900f7
      60:	2250751e 	subscs	r7, r0, #125829120	; 0x7800000
      64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
      74:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
      80:	0076000c 	rsbseq	r0, r6, ip
      84:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
      88:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
      8c:	00009f00 	andeq	r9, r0, r0, lsl #30
      90:	00000000 	andeq	r0, r0, r0
      94:	00010000 	andeq	r0, r1, r0
      98:	00000054 	andeq	r0, r0, r4, asr r0
      9c:	00000000 	andeq	r0, r0, r0
      a0:	75000b00 	strvc	r0, [r0, #-2816]	; 0xb00
      a4:	3a25f750 	bcc	97ddec <__Stack_Size+0x97d9ec>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	00009f00 	andeq	r9, r0, r0, lsl #30
      b0:	00000000 	andeq	r0, r0, r0
      break; 
      
    default:
      break;
  }
}
      b4:	01b20000 			; <UNDEFINED> instruction: 0x01b20000
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	01b60800 			; <UNDEFINED> instruction: 0x01b60800
      bc:	00010800 	andeq	r0, r1, r0, lsl #16
      c0:	0001b650 	andeq	fp, r1, r0, asr r6
      c4:	0001c408 	andeq	ip, r1, r8, lsl #8
      c8:	f3000408 	vshl.u8	d0, d8, d0
      cc:	009f5001 	addseq	r5, pc, r1
      d0:	00000000 	andeq	r0, r0, r0
      d4:	b2000000 	andlt	r0, r0, #0
      d8:	b6080001 	strlt	r0, [r8], -r1
      dc:	02080001 	andeq	r0, r8, #1
      e0:	b69f3000 	ldrlt	r3, [pc], r0
      e4:	ba080001 	blt	2000f0 <__Stack_Size+0x1ffcf0>
      e8:	09080001 	stmdbeq	r8, {r0}
      ec:	f3007400 	vshl.u8	d7, d0, d0
      f0:	231c5001 	tstcs	ip, #1
      f4:	01ba9f01 			; <UNDEFINED> instruction: 0x01ba9f01
      f8:	01c00800 	biceq	r0, r0, r0, lsl #16
      fc:	00070800 	andeq	r0, r7, r0, lsl #16
     100:	01f30074 	mvnseq	r0, r4, ror r0
     104:	c09f1c50 	addsgt	r1, pc, r0, asr ip	; <UNPREDICTABLE>
     108:	c2080001 	andgt	r0, r8, #1
     10c:	09080001 	stmdbeq	r8, {r0}
     110:	f3007400 	vshl.u8	d7, d0, d0
     114:	231c5001 	tstcs	ip, #1
     118:	01c29f01 	biceq	r9, r2, r1, lsl #30
     11c:	01c40800 	biceq	r0, r4, r0, lsl #16
     120:	00070800 	andeq	r0, r7, r0, lsl #16
     124:	01f30074 	mvnseq	r0, r4, ror r0
     128:	009f1c50 	addseq	r1, pc, r0, asr ip	; <UNPREDICTABLE>
	...
     138:	01000000 	mrseq	r0, (UNDEF: 0)
     13c:	00005000 	andeq	r5, r0, r0
     140:	00000000 	andeq	r0, r0, r0
     144:	00040000 	andeq	r0, r4, r0
     148:	9f5001f3 	svcls	0x005001f3
	...
     15c:	00500001 	subseq	r0, r0, r1
     160:	00000000 	andeq	r0, r0, r0
     164:	01000000 	mrseq	r0, (UNDEF: 0)
     168:	00005000 	andeq	r5, r0, r0
	...
     178:	00010000 	andeq	r0, r1, r0
     17c:	00000050 	andeq	r0, r0, r0, asr r0
     180:	00000000 	andeq	r0, r0, r0
     184:	f3000400 	vshl.u8	d0, d0, d0
     188:	009f5001 	addseq	r5, pc, r1
	...
     198:	01000000 	mrseq	r0, (UNDEF: 0)
     19c:	00005000 	andeq	r5, r0, r0
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	00010000 	andeq	r0, r1, r0
     1a8:	00000054 	andeq	r0, r0, r4, asr r0
     1ac:	00000000 	andeq	r0, r0, r0
     1b0:	f3000400 	vshl.u8	d0, d0, d0
     1b4:	009f5001 	addseq	r5, pc, r1
     1b8:	00000000 	andeq	r0, r0, r0
     1bc:	c4000000 	strgt	r0, [r0], #-0
     1c0:	ca080001 	bgt	2001cc <__Stack_Size+0x1ffdcc>
     1c4:	01080001 	tsteq	r8, r1
     1c8:	01ca5000 	biceq	r5, sl, r0
     1cc:	01d20800 	bicseq	r0, r2, r0, lsl #16
     1d0:	00010800 	andeq	r0, r1, r0, lsl #16
     1d4:	0001d254 	andeq	sp, r1, r4, asr r2
     1d8:	0001df08 	andeq	sp, r1, r8, lsl #30
     1dc:	03000508 	movweq	r0, #1288	; 0x508
     1e0:	20000184 	andcs	r0, r0, r4, lsl #3
     1e4:	080001df 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r8}
     1e8:	080001f0 	stmdaeq	r0, {r4, r5, r6, r7, r8}
     1ec:	01f30004 	mvnseq	r0, r4
     1f0:	00009f50 	andeq	r9, r0, r0, asr pc
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	01f00000 	mvnseq	r0, r0
     1fc:	02160800 	andseq	r0, r6, #0, 16
     200:	00010800 	andeq	r0, r1, r0, lsl #16
     204:	00021650 	andeq	r1, r2, r0, asr r6
     208:	00021808 	andeq	r1, r2, r8, lsl #16
     20c:	f3000408 	vshl.u8	d0, d8, d0
     210:	189f5001 	ldmne	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     214:	1a080002 	bne	200224 <__Stack_Size+0x1ffe24>
     218:	01080002 	tsteq	r8, r2
     21c:	021a5000 	andseq	r5, sl, #0
     220:	021c0800 	andseq	r0, ip, #0, 16
     224:	00040800 	andeq	r0, r4, r0, lsl #16
     228:	9f5001f3 	svcls	0x005001f3
     22c:	0800021c 	stmdaeq	r0, {r2, r3, r4, r9}
     230:	0800021e 	stmdaeq	r0, {r1, r2, r3, r4, r9}
     234:	1e500001 	cdpne	0, 5, cr0, cr0, cr1, {0}
     238:	20080002 	andcs	r0, r8, r2
     23c:	04080002 	streq	r0, [r8], #-2
     240:	5001f300 	andpl	pc, r1, r0, lsl #6
     244:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     248:	00000000 	andeq	r0, r0, r0
     24c:	0001f000 	andeq	pc, r1, r0
     250:	0001f408 	andeq	pc, r1, r8, lsl #8
     254:	51000108 	tstpl	r0, r8, lsl #2
     258:	080001f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8}
     25c:	080001f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8}
     260:	01710003 	cmneq	r1, r3
     264:	0001f69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
     268:	00022008 	andeq	r2, r2, r8
     26c:	f3000408 	vshl.u8	d0, d8, d0
     270:	009f5101 	addseq	r5, pc, r1, lsl #2
     274:	00000000 	andeq	r0, r0, r0
     278:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     27c:	f6080001 			; <UNDEFINED> instruction: 0xf6080001
     280:	02080001 	andeq	r0, r8, #1
     284:	f69f3000 			; <UNDEFINED> instruction: 0xf69f3000
     288:	fe080001 	cdp2	0, 0, cr0, cr8, cr1, {0}
     28c:	01080001 	tsteq	r8, r1
     290:	01fe5300 	mvnseq	r5, r0, lsl #6
     294:	02060800 	andeq	r0, r6, #0, 16
     298:	00030800 	andeq	r0, r3, r0, lsl #16
     29c:	069f7f73 			; <UNDEFINED> instruction: 0x069f7f73
     2a0:	18080002 	stmdane	r8, {r1}
     2a4:	01080002 	tsteq	r8, r2
     2a8:	02185200 	andseq	r5, r8, #0, 4
     2ac:	021c0800 	andseq	r0, ip, #0, 16
     2b0:	00030800 	andeq	r0, r3, r0, lsl #16
     2b4:	1c9f7f73 	ldcne	15, cr7, [pc], {115}	; 0x73
     2b8:	20080002 	andcs	r0, r8, r2
     2bc:	01080002 	tsteq	r8, r2
     2c0:	00005200 	andeq	r5, r0, r0, lsl #4
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	02200000 	eoreq	r0, r0, #0
     2cc:	02380800 	eorseq	r0, r8, #0, 16
     2d0:	00010800 	andeq	r0, r1, r0, lsl #16
     2d4:	00023850 	andeq	r3, r2, r0, asr r8
     2d8:	00023a08 	andeq	r3, r2, r8, lsl #20
     2dc:	f3000408 	vshl.u8	d0, d8, d0
     2e0:	009f5001 	addseq	r5, pc, r1
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	20000000 	andcs	r0, r0, r0
     2ec:	24080002 	strcs	r0, [r8], #-2
     2f0:	02080002 	andeq	r0, r8, #2
     2f4:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
     2f8:	2e080002 	cdpcs	0, 0, cr0, cr8, cr2, {0}
     2fc:	01080002 	tsteq	r8, r2
     300:	022e5200 	eoreq	r5, lr, #0, 4
     304:	02300800 	eorseq	r0, r0, #0, 16
     308:	00030800 	andeq	r0, r3, r0, lsl #16
     30c:	309f0173 	addscc	r0, pc, r3, ror r1	; <UNPREDICTABLE>
     310:	36080002 	strcc	r0, [r8], -r2
     314:	03080002 	movweq	r0, #32770	; 0x8002
     318:	9f007300 	svcls	0x00007300
	...
     324:	0800023c 	stmdaeq	r0, {r2, r3, r4, r5, r9}
     328:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
     32c:	9f300002 	svcls	0x00300002
     330:	080003b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9}
     334:	080003d0 	stmdaeq	r0, {r4, r6, r7, r8, r9}
     338:	d6580001 	ldrble	r0, [r8], -r1
     33c:	20080003 	andcs	r0, r8, r3
     340:	01080004 	tsteq	r8, r4
     344:	00005800 	andeq	r5, r0, r0, lsl #16
     348:	00000000 	andeq	r0, r0, r0
     34c:	029c0000 	addseq	r0, ip, #0
     350:	02da0800 	sbcseq	r0, sl, #0, 16
     354:	00020800 	andeq	r0, r2, r0, lsl #16
     358:	02da9f30 	sbcseq	r9, sl, #48, 30	; 0xc0
     35c:	033e0800 	teqeq	lr, #0, 16
     360:	00010800 	andeq	r0, r1, r0, lsl #16
     364:	00000055 	andeq	r0, r0, r5, asr r0
     368:	00000000 	andeq	r0, r0, r0
     36c:	00039e00 	andeq	r9, r3, r0, lsl #28
     370:	0003a108 	andeq	sl, r3, r8, lsl #2
     374:	73000208 	movwvc	r0, #520	; 0x208
     378:	0003a100 	andeq	sl, r3, r0, lsl #2
     37c:	0003ae08 	andeq	sl, r3, r8, lsl #28
     380:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     38c:	0800039a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9}
     390:	0800039c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9}
     394:	040c0005 	streq	r0, [ip], #-5
     398:	9c080030 	stcls	0, cr0, [r8], {48}	; 0x30
     39c:	a1080003 	tstge	r8, r3
     3a0:	02080003 	andeq	r0, r8, #3
     3a4:	a1007300 	mrsge	r7, LR_irq
     3a8:	ae080003 	cdpge	0, 0, cr0, cr8, cr3, {0}
     3ac:	01080003 	tsteq	r8, r3
     3b0:	00005500 	andeq	r5, r0, r0, lsl #10
	...
     3c0:	00010000 	andeq	r0, r1, r0
     3c4:	00000050 	andeq	r0, r0, r0, asr r0
     3c8:	00000000 	andeq	r0, r0, r0
     3cc:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     3d8:	01f30004 	mvnseq	r0, r4
     3dc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     3ec:	00060000 	andeq	r0, r6, r0
     3f0:	ff080070 			; <UNDEFINED> instruction: 0xff080070
     3f4:	00009f1a 	andeq	r9, r0, sl, lsl pc
     3f8:	00000000 	andeq	r0, r0, r0
     3fc:	00060000 	andeq	r0, r6, r0
     400:	ff080075 			; <UNDEFINED> instruction: 0xff080075
     404:	00009f1a 	andeq	r9, r0, sl, lsl pc
     408:	00000000 	andeq	r0, r0, r0
     40c:	00060000 	andeq	r0, r6, r0
     410:	ff080070 			; <UNDEFINED> instruction: 0xff080070
     414:	00009f1a 	andeq	r9, r0, sl, lsl pc
     418:	00000000 	andeq	r0, r0, r0
     41c:	00060000 	andeq	r0, r6, r0
     420:	ff080075 			; <UNDEFINED> instruction: 0xff080075
     424:	00009f1a 	andeq	r9, r0, sl, lsl pc
     428:	00000000 	andeq	r0, r0, r0
     42c:	00060000 	andeq	r0, r6, r0
     430:	ff080070 			; <UNDEFINED> instruction: 0xff080070
     434:	00009f1a 	andeq	r9, r0, sl, lsl pc
     438:	00000000 	andeq	r0, r0, r0
     43c:	00060000 	andeq	r0, r6, r0
     440:	ff080075 			; <UNDEFINED> instruction: 0xff080075
     444:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
     454:	00020000 	andeq	r0, r2, r0
     458:	00009f30 	andeq	r9, r0, r0, lsr pc
     45c:	00000000 	andeq	r0, r0, r0
     460:	00010000 	andeq	r0, r1, r0
     464:	00000054 	andeq	r0, r0, r4, asr r0
     468:	00000000 	andeq	r0, r0, r0
     46c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     480:	00500001 	subseq	r0, r0, r1
     484:	00000000 	andeq	r0, r0, r0
     488:	05000000 	streq	r0, [r0, #-0]
     48c:	01e00300 	mvneq	r0, r0, lsl #6
     490:	00002000 	andeq	r2, r0, r0
     494:	00000000 	andeq	r0, r0, r0
     498:	00040000 	andeq	r0, r4, r0
     49c:	9f5001f3 	svcls	0x005001f3
	...
     4a8:	080005f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, sl}
     4ac:	080005f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl}
     4b0:	9f300002 	svcls	0x00300002
     4b4:	080005f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl}
     4b8:	08000612 	stmdaeq	r0, {r1, r4, r9, sl}
     4bc:	74330005 	ldrtvc	r0, [r3], #-5
     4c0:	129f1c00 	addsne	r1, pc, #0, 24
     4c4:	14080006 	strne	r0, [r8], #-6
     4c8:	05080006 	streq	r0, [r8, #-6]
     4cc:	00743400 	rsbseq	r3, r4, r0, lsl #8
     4d0:	06149f1c 	sadd16eq	r9, r4, ip
     4d4:	06360800 	ldrteq	r0, [r6], -r0, lsl #16
     4d8:	00050800 	andeq	r0, r5, r0, lsl #16
     4dc:	1c007433 	cfstrsne	mvf7, [r0], {51}	; 0x33
     4e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4e4:	00000000 	andeq	r0, r0, r0
     4e8:	00065000 	andeq	r5, r6, r0
     4ec:	00065208 	andeq	r5, r6, r8, lsl #4
     4f0:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     4f4:	08003004 	stmdaeq	r0, {r2, ip, sp}
     4f8:	08000652 	stmdaeq	r0, {r1, r4, r6, r9, sl}
     4fc:	08000654 	stmdaeq	r0, {r2, r4, r6, r9, sl}
     500:	00730002 	rsbseq	r0, r3, r2
     504:	08000654 	stmdaeq	r0, {r2, r4, r6, r9, sl}
     508:	08000655 	stmdaeq	r0, {r0, r2, r4, r6, r9, sl}
     50c:	00530001 	subseq	r0, r3, r1
     510:	00000000 	andeq	r0, r0, r0
     514:	54000000 	strpl	r0, [r0], #-0
     518:	72080007 	andvc	r0, r8, #7
     51c:	01080007 	tsteq	r8, r7
     520:	07725000 	ldrbeq	r5, [r2, -r0]!
     524:	08340800 	ldmdaeq	r4!, {fp}
     528:	00010800 	andeq	r0, r1, r0, lsl #16
     52c:	00083454 	andeq	r3, r8, r4, asr r4
     530:	00085408 	andeq	r5, r8, r8, lsl #8
     534:	f3000408 	vshl.u8	d0, d8, d0
     538:	009f5001 	addseq	r5, pc, r1
     53c:	00000000 	andeq	r0, r0, r0
     540:	54000000 	strpl	r0, [r0], #-0
     544:	72080007 	andvc	r0, r8, #7
     548:	01080007 	tsteq	r8, r7
     54c:	07725100 	ldrbeq	r5, [r2, -r0, lsl #2]!
     550:	08540800 	ldmdaeq	r4, {fp}^
     554:	00040800 	andeq	r0, r4, r0, lsl #16
     558:	9f5101f3 	svcls	0x005101f3
	...
     564:	08000770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl}
     568:	08000772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl}
     56c:	9f300002 	svcls	0x00300002
     570:	08000772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl}
     574:	080007e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl}
     578:	e0550001 	subs	r0, r5, r1
     57c:	fc080007 	stc2	0, cr0, [r8], {7}
     580:	03080007 	movweq	r0, #32775	; 0x8007
     584:	9f7c7500 	svcls	0x007c7500
     588:	080007fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl}
     58c:	0800082c 	stmdaeq	r0, {r2, r3, r5, fp}
     590:	00550001 	subseq	r0, r5, r1
     594:	00000000 	andeq	r0, r0, r0
     598:	54000000 	strpl	r0, [r0], #-0
     59c:	70080007 	andvc	r0, r8, r7
     5a0:	02080007 	andeq	r0, r8, #7
     5a4:	709f3000 	addsvc	r3, pc, r0
     5a8:	28080007 	stmdacs	r8, {r0, r1, r2}
     5ac:	01080008 	tsteq	r8, r8
     5b0:	00005600 	andeq	r5, r0, r0, lsl #12
     5b4:	00000000 	andeq	r0, r0, r0
     5b8:	07a00000 	streq	r0, [r0, r0]!
     5bc:	07ab0800 	streq	r0, [fp, r0, lsl #16]!
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	00000053 	andeq	r0, r0, r3, asr r0
     5c8:	00000000 	andeq	r0, r0, r0
     5cc:	00095800 	andeq	r5, r9, r0, lsl #16
     5d0:	00096e08 	andeq	r6, r9, r8, lsl #28
     5d4:	50000108 	andpl	r0, r0, r8, lsl #2
     5d8:	0800096e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, fp}
     5dc:	08000970 	stmdaeq	r0, {r4, r5, r6, r8, fp}
     5e0:	01f30004 	mvnseq	r0, r4
     5e4:	09709f50 	ldmdbeq	r0!, {r4, r6, r8, r9, sl, fp, ip, pc}^
     5e8:	09980800 	ldmibeq	r8, {fp}
     5ec:	00010800 	andeq	r0, r1, r0, lsl #16
     5f0:	00099850 	andeq	r9, r9, r0, asr r8
     5f4:	0009b408 	andeq	fp, r9, r8, lsl #8
     5f8:	f3000408 	vshl.u8	d0, d8, d0
     5fc:	009f5001 	addseq	r5, pc, r1
     600:	00000000 	andeq	r0, r0, r0
     604:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     608:	6c080009 	stcvs	0, cr0, [r8], {9}
     60c:	02080009 	andeq	r0, r8, #9
     610:	709f3000 	addsvc	r3, pc, r0
     614:	8a080009 	bhi	200640 <__Stack_Size+0x200240>
     618:	02080009 	andeq	r0, r8, #9
     61c:	8a9f3000 	bhi	fe7cc624 <SCS_BASE+0x1e7be624>
     620:	8e080009 	cdphi	0, 0, cr0, cr8, cr9, {0}
     624:	01080009 	tsteq	r8, r9
     628:	098e5300 	stmibeq	lr, {r8, r9, ip, lr}
     62c:	09900800 	ldmibeq	r0, {fp}
     630:	00020800 	andeq	r0, r2, r0, lsl #16
     634:	09909f30 	ldmibeq	r0, {r4, r5, r8, r9, sl, fp, ip, pc}
     638:	099d0800 	ldmibeq	sp, {fp}
     63c:	00010800 	andeq	r0, r1, r0, lsl #16
     640:	00000053 	andeq	r0, r0, r3, asr r0
     644:	00000000 	andeq	r0, r0, r0
     648:	0009b400 	andeq	fp, r9, r0, lsl #8
     64c:	0009c608 	andeq	ip, r9, r8, lsl #12
     650:	50000108 	andpl	r0, r0, r8, lsl #2
     654:	080009c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, fp}
     658:	080009d0 	stmdaeq	r0, {r4, r6, r7, r8, fp}
     65c:	01f30004 	mvnseq	r0, r4
     660:	09d09f50 	ldmibeq	r0, {r4, r6, r8, r9, sl, fp, ip, pc}^
     664:	09d20800 	ldmibeq	r2, {fp}^
     668:	00010800 	andeq	r0, r1, r0, lsl #16
     66c:	0009d250 	andeq	sp, r9, r0, asr r2
     670:	0009d808 	andeq	sp, r9, r8, lsl #16
     674:	f3000408 	vshl.u8	d0, d8, d0
     678:	009f5001 	addseq	r5, pc, r1
     67c:	00000000 	andeq	r0, r0, r0
     680:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     684:	e2080009 	and	r0, r8, #9
     688:	01080009 	tsteq	r8, r9
     68c:	09e25000 	stmibeq	r2!, {ip, lr}^
     690:	09e40800 	stmibeq	r4!, {fp}^
     694:	00040800 	andeq	r0, r4, r0, lsl #16
     698:	9f5001f3 	svcls	0x005001f3
     69c:	080009e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp}
     6a0:	080009e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, fp}
     6a4:	e6500001 	ldrb	r0, [r0], -r1
     6a8:	e8080009 	stmda	r8, {r0, r3}
     6ac:	04080009 	streq	r0, [r8], #-9
     6b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     6b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	0009e800 	andeq	lr, r9, r0, lsl #16
     6c0:	0009f608 	andeq	pc, r9, r8, lsl #12
     6c4:	50000108 	andpl	r0, r0, r8, lsl #2
     6c8:	080009f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, fp}
     6cc:	08000a00 	stmdaeq	r0, {r9, fp}
     6d0:	01f30004 	mvnseq	r0, r4
     6d4:	00009f50 	andeq	r9, r0, r0, asr pc
     6d8:	00000000 	andeq	r0, r0, r0
     6dc:	0a000000 	beq	6e4 <__Stack_Size+0x2e4>
     6e0:	0a1e0800 	beq	7826e8 <__Stack_Size+0x7822e8>
     6e4:	00010800 	andeq	r0, r1, r0, lsl #16
     6e8:	000a1e50 	andeq	r1, sl, r0, asr lr
     6ec:	000a2c08 	andeq	r2, sl, r8, lsl #24
     6f0:	f3000408 	vshl.u8	d0, d8, d0
     6f4:	009f5001 	addseq	r5, pc, r1
     6f8:	00000000 	andeq	r0, r0, r0
     6fc:	30000000 	andcc	r0, r0, r0
     700:	3508000b 	strcc	r0, [r8, #-11]
     704:	0108000b 	tsteq	r8, fp
     708:	0b355000 	bleq	d54710 <__Stack_Size+0xd54310>
     70c:	0b3c0800 	bleq	f02714 <__Stack_Size+0xf02314>
     710:	00040800 	andeq	r0, r4, r0, lsl #16
     714:	9f5001f3 	svcls	0x005001f3
	...
     720:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
     724:	08000b41 	stmdaeq	r0, {r0, r6, r8, r9, fp}
     728:	41500001 	cmpmi	r0, r1
     72c:	4808000b 	stmdami	r8, {r0, r1, r3}
     730:	0408000b 	streq	r0, [r8], #-11
     734:	5001f300 	andpl	pc, r1, r0, lsl #6
     738:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     73c:	00000000 	andeq	r0, r0, r0
     740:	000b4800 	andeq	r4, fp, r0, lsl #16
     744:	000b5b08 	andeq	r5, fp, r8, lsl #22
     748:	50000108 	andpl	r0, r0, r8, lsl #2
     74c:	08000b5b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8, r9, fp}
     750:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
     754:	01f30004 	mvnseq	r0, r4
     758:	0b5c9f50 	bleq	17284a0 <__Stack_Size+0x17280a0>
     75c:	0b5e0800 	bleq	1782764 <__Stack_Size+0x1782364>
     760:	00010800 	andeq	r0, r1, r0, lsl #16
     764:	000b5e50 	andeq	r5, fp, r0, asr lr
     768:	000b6808 	andeq	r6, fp, r8, lsl #16
     76c:	f3000408 	vshl.u8	d0, d8, d0
     770:	009f5001 	addseq	r5, pc, r1
     774:	00000000 	andeq	r0, r0, r0
     778:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     77c:	8408000b 	strhi	r0, [r8], #-11
     780:	0108000b 	tsteq	r8, fp
     784:	0b845000 	bleq	fe11478c <SCS_BASE+0x1e10678c>
     788:	0b8c0800 	bleq	fe302790 <SCS_BASE+0x1e2f4790>
     78c:	00010800 	andeq	r0, r1, r0, lsl #16
     790:	00000050 	andeq	r0, r0, r0, asr r0
     794:	00000000 	andeq	r0, r0, r0
     798:	000b6800 	andeq	r6, fp, r0, lsl #16
     79c:	000b6a08 	andeq	r6, fp, r8, lsl #20
     7a0:	51000108 	tstpl	r0, r8, lsl #2
     7a4:	08000b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp}
     7a8:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     7ac:	7f710003 	svcvc	0x00710003
     7b0:	000b6e9f 	muleq	fp, pc, lr	; <UNPREDICTABLE>
     7b4:	000b8c08 	andeq	r8, fp, r8, lsl #24
     7b8:	f3000408 	vshl.u8	d0, d8, d0
     7bc:	009f5101 	addseq	r5, pc, r1, lsl #2
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     7c8:	6e08000b 	cdpvs	0, 0, cr0, cr8, cr11, {0}
     7cc:	0108000b 	tsteq	r8, fp
     7d0:	0b6e5200 	bleq	1b94fd8 <__Stack_Size+0x1b94bd8>
     7d4:	0b8c0800 	bleq	fe3027dc <SCS_BASE+0x1e2f47dc>
     7d8:	00040800 	andeq	r0, r4, r0, lsl #16
     7dc:	9f5201f3 	svcls	0x005201f3
	...
     7e8:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
     7ec:	08000b6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, r9, fp}
     7f0:	9f300002 	svcls	0x00300002
	...
     7fc:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     800:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     804:	c8500001 	ldmdagt	r0, {r0}^
     808:	d008000b 	andle	r0, r8, fp
     80c:	0408000b 	streq	r0, [r8], #-11
     810:	5001f300 	andpl	pc, r1, r0, lsl #6
     814:	000bd09f 	muleq	fp, pc, r0	; <UNPREDICTABLE>
     818:	000bd208 	andeq	sp, fp, r8, lsl #4
     81c:	50000108 	andpl	r0, r0, r8, lsl #2
     820:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     824:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     828:	01f30004 	mvnseq	r0, r4
     82c:	00009f50 	andeq	r9, r0, r0, asr pc
     830:	00000000 	andeq	r0, r0, r0
     834:	0bc60000 	bleq	ff18083c <SCS_BASE+0x1f17283c>
     838:	0bc80800 	bleq	ff202840 <SCS_BASE+0x1f1f4840>
     83c:	00010800 	andeq	r0, r1, r0, lsl #16
     840:	00000050 	andeq	r0, r0, r0, asr r0
     844:	00000000 	andeq	r0, r0, r0
     848:	000c1000 	andeq	r1, ip, r0
     84c:	000c1808 	andeq	r1, ip, r8, lsl #16
     850:	53000108 	movwpl	r0, #264	; 0x108
     854:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
     858:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     85c:	00720006 	rsbseq	r0, r2, r6
     860:	9f220073 	svcls	0x00220073
     864:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     868:	08000c23 	stmdaeq	r0, {r0, r1, r5, sl, fp}
     86c:	32500001 	subscc	r0, r0, #1
     870:	4408000c 	strmi	r0, [r8], #-12
     874:	0108000c 	tsteq	r8, ip
     878:	00005000 	andeq	r5, r0, r0
     87c:	00000000 	andeq	r0, r0, r0
     880:	0c160000 	ldceq	0, cr0, [r6], {-0}
     884:	0c2e0800 	stceq	8, cr0, [lr], #-0
     888:	00010800 	andeq	r0, r1, r0, lsl #16
     88c:	000c2e54 	andeq	r2, ip, r4, asr lr
     890:	000c3108 	andeq	r3, ip, r8, lsl #2
     894:	50000108 	andpl	r0, r0, r8, lsl #2
     898:	08000c32 	stmdaeq	r0, {r1, r4, r5, sl, fp}
     89c:	08000c34 	stmdaeq	r0, {r2, r4, r5, sl, fp}
     8a0:	00540001 	subseq	r0, r4, r1
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     8ac:	2008000c 	andcs	r0, r8, ip
     8b0:	0108000c 	tsteq	r8, ip
     8b4:	0c325200 	lfmeq	f5, 4, [r2], #-0
     8b8:	0c440800 	mcrreq	8, 0, r0, r4, cr0
     8bc:	00010800 	andeq	r0, r1, r0, lsl #16
     8c0:	00000052 	andeq	r0, r0, r2, asr r0
     8c4:	00000000 	andeq	r0, r0, r0
     8c8:	000c4400 	andeq	r4, ip, r0, lsl #8
     8cc:	000c4e08 	andeq	r4, ip, r8, lsl #28
     8d0:	50000108 	andpl	r0, r0, r8, lsl #2
     8d4:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
     8d8:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
     8dc:	00740002 	rsbseq	r0, r4, r2
	...
     8e8:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
     8ec:	08000c7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, fp}
     8f0:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
     8f4:	8808000c 	stmdahi	r8, {r2, r3}
     8f8:	0408000c 	streq	r0, [r8], #-12
     8fc:	5001f300 	andpl	pc, r1, r0, lsl #6
     900:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     910:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     91c:	01f30004 	mvnseq	r0, r4
     920:	00009f50 	andeq	r9, r0, r0, asr pc
     924:	00000000 	andeq	r0, r0, r0
     928:	0c880000 	stceq	0, cr0, [r8], {0}
     92c:	0c960800 	ldceq	8, cr0, [r6], {0}
     930:	00010800 	andeq	r0, r1, r0, lsl #16
     934:	000c9650 	andeq	r9, ip, r0, asr r6
     938:	000ca008 	andeq	sl, ip, r8
     93c:	f3000408 	vshl.u8	d0, d8, d0
     940:	009f5001 	addseq	r5, pc, r1
	...
     950:	02000000 	andeq	r0, r0, #0
     954:	009f3000 	addseq	r3, pc, r0
     958:	00000000 	andeq	r0, r0, r0
     95c:	07000000 	streq	r0, [r0, -r0]
     960:	32007000 	andcc	r7, r0, #0
     964:	9f2e301a 	svcls	0x002e301a
	...
     978:	9f300002 	svcls	0x00300002
	...
     984:	00700008 	rsbseq	r0, r0, r8
     988:	301a2008 	andscc	r2, sl, r8
     98c:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
     99c:	00010000 	andeq	r0, r1, r0
     9a0:	00000050 	andeq	r0, r0, r0, asr r0
     9a4:	00000000 	andeq	r0, r0, r0
     9a8:	f3000400 	vshl.u8	d0, d0, d0
     9ac:	009f5001 	addseq	r5, pc, r1
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	01000000 	mrseq	r0, (UNDEF: 0)
     9b8:	00005000 	andeq	r5, r0, r0
     9bc:	00000000 	andeq	r0, r0, r0
     9c0:	00040000 	andeq	r0, r4, r0
     9c4:	9f5001f3 	svcls	0x005001f3
	...
     9d8:	00500001 	subseq	r0, r0, r1
     9dc:	00000000 	andeq	r0, r0, r0
     9e0:	04000000 	streq	r0, [r0], #-0
     9e4:	5001f300 	andpl	pc, r1, r0, lsl #6
     9e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9ec:	00000000 	andeq	r0, r0, r0
     9f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     9fc:	01f30004 	mvnseq	r0, r4
     a00:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     a10:	00020000 	andeq	r0, r2, r0
     a14:	00009f30 	andeq	r9, r0, r0, lsr pc
     a18:	00000000 	andeq	r0, r0, r0
     a1c:	00010000 	andeq	r0, r1, r0
     a20:	00000050 	andeq	r0, r0, r0, asr r0
     a24:	00000000 	andeq	r0, r0, r0
     a28:	000cd400 	andeq	sp, ip, r0, lsl #8
     a2c:	000cf608 	andeq	pc, ip, r8, lsl #12
     a30:	34000208 	strcc	r0, [r0], #-520	; 0x208
     a34:	000cf69f 	muleq	ip, pc, r6	; <UNPREDICTABLE>
     a38:	000cfc08 	andeq	pc, ip, r8, lsl #24
     a3c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a48:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     a4c:	08000d03 	stmdaeq	r0, {r0, r1, r8, sl, fp}
     a50:	03500001 	cmpeq	r0, #1
     a54:	3208000d 	andcc	r0, r8, #13
     a58:	0108000d 	tsteq	r8, sp
     a5c:	00005400 	andeq	r5, r0, r0, lsl #8
     a60:	00000000 	andeq	r0, r0, r0
     a64:	0cfc0000 	ldcleq	0, cr0, [ip]
     a68:	0d040800 	stceq	8, cr0, [r4, #-0]
     a6c:	00020800 	andeq	r0, r2, r0, lsl #16
     a70:	0d049f34 	stceq	15, cr9, [r4, #-208]	; 0xffffff30
     a74:	0d1f0800 	ldceq	8, cr0, [pc, #-0]	; a7c <__Stack_Size+0x67c>
     a78:	00010800 	andeq	r0, r1, r0, lsl #16
     a7c:	000d2050 	andeq	r2, sp, r0, asr r0
     a80:	000d2608 	andeq	r2, sp, r8, lsl #12
     a84:	50000108 	andpl	r0, r0, r8, lsl #2
     a88:	08000d28 	stmdaeq	r0, {r3, r5, r8, sl, fp}
     a8c:	08000d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp}
     a90:	00500001 	subseq	r0, r0, r1
     a94:	00000000 	andeq	r0, r0, r0
     a98:	34000000 	strcc	r0, [r0], #-0
     a9c:	3c08000d 	stccc	0, cr0, [r8], {13}
     aa0:	0108000d 	tsteq	r8, sp
     aa4:	0d3c5000 	ldceq	0, cr5, [ip, #-0]
     aa8:	0d700800 	ldcleq	8, cr0, [r0, #-0]
     aac:	00010800 	andeq	r0, r1, r0, lsl #16
     ab0:	000d7055 	andeq	r7, sp, r5, asr r0
     ab4:	000d7408 	andeq	r7, sp, r8, lsl #8
     ab8:	f3000408 	vshl.u8	d0, d8, d0
     abc:	009f5001 	addseq	r5, pc, r1
     ac0:	00000000 	andeq	r0, r0, r0
     ac4:	34000000 	strcc	r0, [r0], #-0
     ac8:	4008000d 	andmi	r0, r8, sp
     acc:	0208000d 	andeq	r0, r8, #13
     ad0:	409f3400 	addsmi	r3, pc, r0, lsl #8
     ad4:	4a08000d 	bmi	200b10 <__Stack_Size+0x200710>
     ad8:	0108000d 	tsteq	r8, sp
     adc:	0d605000 	stcleq	0, cr5, [r0, #-0]
     ae0:	0d740800 	ldcleq	8, cr0, [r4, #-0]
     ae4:	00010800 	andeq	r0, r1, r0, lsl #16
     ae8:	00000050 	andeq	r0, r0, r0, asr r0
	...
     af8:	34000200 	strcc	r0, [r0], #-512	; 0x200
     afc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b00:	00000000 	andeq	r0, r0, r0
     b04:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     b10:	00500001 	subseq	r0, r0, r1
	...
     b20:	02000000 	andeq	r0, r0, #0
     b24:	009f3400 	addseq	r3, pc, r0, lsl #8
     b28:	00000000 	andeq	r0, r0, r0
     b2c:	01000000 	mrseq	r0, (UNDEF: 0)
     b30:	00005000 	andeq	r5, r0, r0
     b34:	00000000 	andeq	r0, r0, r0
     b38:	00010000 	andeq	r0, r1, r0
     b3c:	00000050 	andeq	r0, r0, r0, asr r0
     b40:	00000000 	andeq	r0, r0, r0
     b44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     b50:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     b54:	08000d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp}
     b58:	7a500001 	bvc	1400b64 <__Stack_Size+0x1400764>
     b5c:	b608000d 	strlt	r0, [r8], -sp
     b60:	0108000d 	tsteq	r8, sp
     b64:	0db65500 	cfldr32eq	mvfx5, [r6]
     b68:	0dbc0800 	ldceq	8, cr0, [ip]
     b6c:	00040800 	andeq	r0, r4, r0, lsl #16
     b70:	9f5001f3 	svcls	0x005001f3
	...
     b7c:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     b80:	08000d7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp}
     b84:	7f510001 	svcvc	0x00510001
     b88:	9e08000d 	cdpls	0, 0, cr0, cr8, cr13, {0}
     b8c:	0108000d 	tsteq	r8, sp
     b90:	0d9e5600 	ldceq	6, cr5, [lr]
     b94:	0dbc0800 	ldceq	8, cr0, [ip]
     b98:	00040800 	andeq	r0, r4, r0, lsl #16
     b9c:	9f5101f3 	svcls	0x005101f3
	...
     ba8:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
     bac:	08000d80 	stmdaeq	r0, {r7, r8, sl, fp}
     bb0:	9f340002 	svcls	0x00340002
     bb4:	08000d80 	stmdaeq	r0, {r7, r8, sl, fp}
     bb8:	08000d88 	stmdaeq	r0, {r3, r7, r8, sl, fp}
     bbc:	98500001 	ldmdals	r0, {r0}^
     bc0:	a208000d 	andge	r0, r8, #13
     bc4:	0108000d 	tsteq	r8, sp
     bc8:	0db45000 	ldceq	0, cr5, [r4]
     bcc:	0dbc0800 	ldceq	8, cr0, [ip]
     bd0:	00010800 	andeq	r0, r1, r0, lsl #16
     bd4:	00000050 	andeq	r0, r0, r0, asr r0
	...
     be4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bf0:	00550001 	subseq	r0, r5, r1
     bf4:	00000000 	andeq	r0, r0, r0
     bf8:	04000000 	streq	r0, [r0], #-0
     bfc:	5001f300 	andpl	pc, r1, r0, lsl #6
     c00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c10:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     c1c:	01f30004 	mvnseq	r0, r4
     c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     c30:	00020000 	andeq	r0, r2, r0
     c34:	00009f34 	andeq	r9, r0, r4, lsr pc
     c38:	00000000 	andeq	r0, r0, r0
     c3c:	00010000 	andeq	r0, r1, r0
     c40:	00000050 	andeq	r0, r0, r0, asr r0
     c44:	00000000 	andeq	r0, r0, r0
     c48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c5c:	00500001 	subseq	r0, r0, r1
     c60:	00000000 	andeq	r0, r0, r0
     c64:	01000000 	mrseq	r0, (UNDEF: 0)
     c68:	00005500 	andeq	r5, r0, r0, lsl #10
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	00040000 	andeq	r0, r4, r0
     c74:	9f5001f3 	svcls	0x005001f3
	...
     c88:	00510001 	subseq	r0, r1, r1
     c8c:	00000000 	andeq	r0, r0, r0
     c90:	04000000 	streq	r0, [r0], #-0
     c94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ca8:	34000200 	strcc	r0, [r0], #-512	; 0x200
     cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     cc0:	00500001 	subseq	r0, r0, r1
	...
     cd0:	01000000 	mrseq	r0, (UNDEF: 0)
     cd4:	00005000 	andeq	r5, r0, r0
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00040000 	andeq	r0, r4, r0
     ce0:	9f200070 	svcls	0x00200070
	...
     cec:	00740004 	rsbseq	r0, r4, r4
     cf0:	00009f20 	andeq	r9, r0, r0, lsr #30
     cf4:	00000000 	andeq	r0, r0, r0
     cf8:	00010000 	andeq	r0, r1, r0
     cfc:	00000054 	andeq	r0, r0, r4, asr r0
     d00:	00000000 	andeq	r0, r0, r0
     d04:	f3000500 	vrshl.u8	d0, d0, d0
     d08:	9f205001 	svcls	0x00205001
	...
     d1c:	00700007 	rsbseq	r0, r0, r7
     d20:	1aff0820 	bne	fffc2da8 <SCS_BASE+0x1ffb4da8>
     d24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d28:	00000000 	andeq	r0, r0, r0
     d2c:	74000700 	strvc	r0, [r0], #-1792	; 0x700
     d30:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     d34:	00009f1a 	andeq	r9, r0, sl, lsl pc
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00060000 	andeq	r0, r6, r0
     d40:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     d44:	00009f1a 	andeq	r9, r0, sl, lsl pc
     d48:	00000000 	andeq	r0, r0, r0
     d4c:	00080000 	andeq	r0, r8, r0
     d50:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     d54:	9f1aff08 	svcls	0x001aff08
	...
     d68:	0070000a 	rsbseq	r0, r0, sl
     d6c:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     d70:	9f25381a 	svcls	0x0025381a
	...
     d7c:	0074000a 	rsbseq	r0, r4, sl
     d80:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     d84:	9f25381a 	svcls	0x0025381a
	...
     d90:	00740009 	rsbseq	r0, r4, r9
     d94:	1aff000a 	bne	fffc0dc4 <SCS_BASE+0x1ffb2dc4>
     d98:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	0b000000 	bleq	da8 <__Stack_Size+0x9a8>
     da4:	5001f300 	andpl	pc, r1, r0, lsl #6
     da8:	ff000a20 			; <UNDEFINED> instruction: 0xff000a20
     dac:	9f25381a 	svcls	0x0025381a
	...
     dc0:	0070000b 	rsbseq	r0, r0, fp
     dc4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     dc8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     dcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     dd0:	00000000 	andeq	r0, r0, r0
     dd4:	74000b00 	strvc	r0, [r0], #-2816	; 0xb00
     dd8:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     ddc:	401a2440 	andsmi	r2, sl, r0, asr #8
     de0:	00009f25 	andeq	r9, r0, r5, lsr #30
     de4:	00000000 	andeq	r0, r0, r0
     de8:	000a0000 	andeq	r0, sl, r0
     dec:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     df0:	401a2440 	andsmi	r2, sl, r0, asr #8
     df4:	00009f25 	andeq	r9, r0, r5, lsr #30
     df8:	00000000 	andeq	r0, r0, r0
     dfc:	000c0000 	andeq	r0, ip, r0
     e00:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     e04:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     e08:	9f25401a 	svcls	0x0025401a
	...
     e1c:	00700006 	rsbseq	r0, r0, r6
     e20:	9f254820 	svcls	0x00254820
	...
     e2c:	00740006 	rsbseq	r0, r4, r6
     e30:	9f254820 	svcls	0x00254820
	...
     e3c:	00740005 	rsbseq	r0, r4, r5
     e40:	009f2548 	addseq	r2, pc, r8, asr #10
     e44:	00000000 	andeq	r0, r0, r0
     e48:	07000000 	streq	r0, [r0, -r0]
     e4c:	5001f300 	andpl	pc, r1, r0, lsl #6
     e50:	9f254820 	svcls	0x00254820
	...
     e64:	9f340002 	svcls	0x00340002
	...
     e70:	00500001 	subseq	r0, r0, r1
     e74:	00000000 	andeq	r0, r0, r0
     e78:	01000000 	mrseq	r0, (UNDEF: 0)
     e7c:	00005000 	andeq	r5, r0, r0
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00010000 	andeq	r0, r1, r0
     e88:	00000050 	andeq	r0, r0, r0, asr r0
     e8c:	00000000 	andeq	r0, r0, r0
     e90:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e9c:	00500001 	subseq	r0, r0, r1
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	01000000 	mrseq	r0, (UNDEF: 0)
     ea8:	00005000 	andeq	r5, r0, r0
	...
     eb8:	00010000 	andeq	r0, r1, r0
     ebc:	00000050 	andeq	r0, r0, r0, asr r0
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	f3000400 	vshl.u8	d0, d0, d0
     ec8:	009f5001 	addseq	r5, pc, r1
	...
     ed8:	02000000 	andeq	r0, r0, #0
     edc:	009f3400 	addseq	r3, pc, r0, lsl #8
     ee0:	00000000 	andeq	r0, r0, r0
     ee4:	01000000 	mrseq	r0, (UNDEF: 0)
     ee8:	00005000 	andeq	r5, r0, r0
     eec:	00000000 	andeq	r0, r0, r0
     ef0:	00010000 	andeq	r0, r1, r0
     ef4:	00000050 	andeq	r0, r0, r0, asr r0
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     f10:	00500001 	subseq	r0, r0, r1
     f14:	00000000 	andeq	r0, r0, r0
     f18:	04000000 	streq	r0, [r0], #-0
     f1c:	5001f300 	andpl	pc, r1, r0, lsl #6
     f20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     f30:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     f3c:	01f30004 	mvnseq	r0, r4
     f40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     f50:	00010000 	andeq	r0, r1, r0
     f54:	00000052 	andeq	r0, r0, r2, asr r0
     f58:	00000000 	andeq	r0, r0, r0
     f5c:	f3000400 	vshl.u8	d0, d0, d0
     f60:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
     f70:	02000000 	andeq	r0, r0, #0
     f74:	009f3400 	addseq	r3, pc, r0, lsl #8
     f78:	00000000 	andeq	r0, r0, r0
     f7c:	01000000 	mrseq	r0, (UNDEF: 0)
     f80:	00005000 	andeq	r5, r0, r0
     f84:	00000000 	andeq	r0, r0, r0
     f88:	00010000 	andeq	r0, r1, r0
     f8c:	00000050 	andeq	r0, r0, r0, asr r0
	...
     f9c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     fa8:	01f30004 	mvnseq	r0, r4
     fac:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     fbc:	00020000 	andeq	r0, r2, r0
     fc0:	00009f30 	andeq	r9, r0, r0, lsr pc
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	000c0000 	andeq	r0, ip, r0
     fcc:	ff0a0070 			; <UNDEFINED> instruction: 0xff0a0070
     fd0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
     fd4:	9f2e301a 	svcls	0x002e301a
	...
     fe0:	01f3000d 	mvnseq	r0, sp
     fe4:	ffff0a50 			; <UNDEFINED> instruction: 0xffff0a50
     fe8:	1a00731a 	bne	1dc58 <__Stack_Size+0x1d858>
     fec:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     ffc:	01000000 	mrseq	r0, (UNDEF: 0)
    1000:	00005000 	andeq	r5, r0, r0
    1004:	00000000 	andeq	r0, r0, r0
    1008:	00040000 	andeq	r0, r4, r0
    100c:	9f5001f3 	svcls	0x005001f3
	...
    1018:	00500001 	subseq	r0, r0, r1
    101c:	00000000 	andeq	r0, r0, r0
    1020:	04000000 	streq	r0, [r0], #-0
    1024:	5001f300 	andpl	pc, r1, r0, lsl #6
    1028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    102c:	00000000 	andeq	r0, r0, r0
    1030:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    103c:	01f30004 	mvnseq	r0, r4
    1040:	00009f50 	andeq	r9, r0, r0, asr pc
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00010000 	andeq	r0, r1, r0
    104c:	00000050 	andeq	r0, r0, r0, asr r0
    1050:	00000000 	andeq	r0, r0, r0
    1054:	f3000400 	vshl.u8	d0, d0, d0
    1058:	009f5001 	addseq	r5, pc, r1
    105c:	00000000 	andeq	r0, r0, r0
    1060:	01000000 	mrseq	r0, (UNDEF: 0)
    1064:	00005000 	andeq	r5, r0, r0
    1068:	00000000 	andeq	r0, r0, r0
    106c:	00040000 	andeq	r0, r4, r0
    1070:	9f5001f3 	svcls	0x005001f3
	...
    107c:	00500001 	subseq	r0, r0, r1
    1080:	00000000 	andeq	r0, r0, r0
    1084:	04000000 	streq	r0, [r0], #-0
    1088:	5001f300 	andpl	pc, r1, r0, lsl #6
    108c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1090:	00000000 	andeq	r0, r0, r0
    1094:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10a0:	01f30004 	mvnseq	r0, r4
    10a4:	00009f50 	andeq	r9, r0, r0, asr pc
    10a8:	00000000 	andeq	r0, r0, r0
    10ac:	00010000 	andeq	r0, r1, r0
    10b0:	00000050 	andeq	r0, r0, r0, asr r0
    10b4:	00000000 	andeq	r0, r0, r0
    10b8:	000de000 	andeq	lr, sp, r0
    10bc:	000dec08 	andeq	lr, sp, r8, lsl #24
    10c0:	51000108 	tstpl	r0, r8, lsl #2
    10c4:	08000dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp}
    10c8:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
    10cc:	01f30004 	mvnseq	r0, r4
    10d0:	00009f51 	andeq	r9, r0, r1, asr pc
    10d4:	00000000 	andeq	r0, r0, r0
    10d8:	0de00000 	stcleq	0, cr0, [r0]
    10dc:	0df00800 	ldcleq	8, cr0, [r0]
    10e0:	00020800 	andeq	r0, r2, r0, lsl #16
    10e4:	0df09f30 	ldcleq	15, cr9, [r0, #192]!	; 0xc0
    10e8:	0df40800 	ldcleq	8, cr0, [r4]
    10ec:	00060800 	andeq	r0, r6, r0, lsl #16
    10f0:	ff080075 			; <UNDEFINED> instruction: 0xff080075
    10f4:	0df49f1a 	ldcleq	15, cr9, [r4, #104]!	; 0x68
    10f8:	0e7c0800 	cdpeq	8, 7, cr0, cr12, cr0, {0}
    10fc:	00010800 	andeq	r0, r1, r0, lsl #16
    1100:	00000055 	andeq	r0, r0, r5, asr r0
    1104:	00000000 	andeq	r0, r0, r0
    1108:	000de000 	andeq	lr, sp, r0
    110c:	000dfe08 	andeq	pc, sp, r8, lsl #28
    1110:	30000208 	andcc	r0, r0, r8, lsl #4
    1114:	000e069f 	muleq	lr, pc, r6	; <UNPREDICTABLE>
    1118:	000e3608 	andeq	r3, lr, r8, lsl #12
    111c:	56000108 	strpl	r0, [r0], -r8, lsl #2
    1120:	08000e4a 	stmdaeq	r0, {r1, r3, r6, r9, sl, fp}
    1124:	08000e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp}
    1128:	00560001 	subseq	r0, r6, r1
    112c:	00000000 	andeq	r0, r0, r0
    1130:	e0000000 	and	r0, r0, r0
    1134:	fe08000d 	cdp2	0, 0, cr0, cr8, cr13, {0}
    1138:	0208000d 	andeq	r0, r8, #13
    113c:	fe9f3000 	cdp2	0, 9, cr3, cr15, cr0, {0}
    1140:	3608000d 	strcc	r0, [r8], -sp
    1144:	0108000e 	tsteq	r8, lr
    1148:	0e3c5200 	cdpeq	2, 3, cr5, cr12, cr0, {0}
    114c:	0e3e0800 	cdpeq	8, 3, cr0, cr14, cr0, {0}
    1150:	00020800 	andeq	r0, r2, r0, lsl #16
    1154:	0e3e9f30 	mrceq	15, 1, r9, cr14, cr0, {1}
    1158:	0e7a0800 	cdpeq	8, 7, cr0, cr10, cr0, {0}
    115c:	00010800 	andeq	r0, r1, r0, lsl #16
    1160:	00000052 	andeq	r0, r0, r2, asr r0
    1164:	00000000 	andeq	r0, r0, r0
    1168:	000de000 	andeq	lr, sp, r0
    116c:	000dfe08 	andeq	pc, sp, r8, lsl #28
    1170:	30000208 	andcc	r0, r0, r8, lsl #4
    1174:	000e029f 	muleq	lr, pc, r2	; <UNPREDICTABLE>
    1178:	000e0a08 	andeq	r0, lr, r8, lsl #20
    117c:	57000108 	strpl	r0, [r0, -r8, lsl #2]
    1180:	08000e0a 	stmdaeq	r0, {r1, r3, r9, sl, fp}
    1184:	08000e0c 	stmdaeq	r0, {r2, r3, r9, sl, fp}
    1188:	00720005 	rsbseq	r0, r2, r5
    118c:	0c9f2432 	cfldrseq	mvf2, [pc], {50}	; 0x32
    1190:	1808000e 	stmdane	r8, {r1, r2, r3}
    1194:	0108000e 	tsteq	r8, lr
    1198:	0e185700 	cdpeq	7, 1, cr5, cr8, cr0, {0}
    119c:	0e2e0800 	cdpeq	8, 2, cr0, cr14, cr0, {0}
    11a0:	00050800 	andeq	r0, r5, r0, lsl #16
    11a4:	24320072 	ldrtcs	r0, [r2], #-114	; 0x72
    11a8:	000e469f 	muleq	lr, pc, r6	; <UNPREDICTABLE>
    11ac:	000e4e08 	andeq	r4, lr, r8, lsl #28
    11b0:	57000108 	strpl	r0, [r0, -r8, lsl #2]
    11b4:	08000e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp}
    11b8:	08000e50 	stmdaeq	r0, {r4, r6, r9, sl, fp}
    11bc:	00720005 	rsbseq	r0, r2, r5
    11c0:	509f2432 	addspl	r2, pc, r2, lsr r4	; <UNPREDICTABLE>
    11c4:	5c08000e 	stcpl	0, cr0, [r8], {14}
    11c8:	0108000e 	tsteq	r8, lr
    11cc:	0e5c5700 	cdpeq	7, 5, cr5, cr12, cr0, {0}
    11d0:	0e720800 	cdpeq	8, 7, cr0, cr2, cr0, {0}
    11d4:	00050800 	andeq	r0, r5, r0, lsl #16
    11d8:	24320072 	ldrtcs	r0, [r2], #-114	; 0x72
    11dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	000de000 	andeq	lr, sp, r0
    11e8:	000dfc08 	andeq	pc, sp, r8, lsl #24
    11ec:	30000208 	andcc	r0, r0, r8, lsl #4
    11f0:	000dfc9f 	muleq	sp, pc, ip	; <UNPREDICTABLE>
    11f4:	000e3608 	andeq	r3, lr, r8, lsl #12
    11f8:	54000108 	strpl	r0, [r0], #-264	; 0x108
    11fc:	08000e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp}
    1200:	08000e7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl, fp}
    1204:	00540001 	subseq	r0, r4, r1
    1208:	00000000 	andeq	r0, r0, r0
    120c:	e0000000 	and	r0, r0, r0
    1210:	fe08000d 	cdp2	0, 0, cr0, cr8, cr13, {0}
    1214:	0208000d 	andeq	r0, r8, #13
    1218:	0c9f3000 	ldceq	0, cr3, [pc], {0}
    121c:	1408000e 	strne	r0, [r8], #-14
    1220:	0508000e 	streq	r0, [r8, #-14]
    1224:	00773f00 	rsbseq	r3, r7, r0, lsl #30
    1228:	0e149f24 	cdpeq	15, 1, cr9, cr4, cr4, {1}
    122c:	0e2e0800 	cdpeq	8, 2, cr0, cr14, cr0, {0}
    1230:	00010800 	andeq	r0, r1, r0, lsl #16
    1234:	000e505c 	andeq	r5, lr, ip, asr r0
    1238:	000e5808 	andeq	r5, lr, r8, lsl #16
    123c:	3f000508 	svccc	0x00000508
    1240:	9f240077 	svcls	0x00240077
    1244:	08000e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp}
    1248:	08000e72 	stmdaeq	r0, {r1, r4, r5, r6, r9, sl, fp}
    124c:	005c0001 	subseq	r0, ip, r1
    1250:	00000000 	andeq	r0, r0, r0
    1254:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1258:	8608000e 	strhi	r0, [r8], -lr
    125c:	0108000e 	tsteq	r8, lr
    1260:	0e865000 	cdpeq	0, 8, cr5, cr6, cr0, {0}
    1264:	0e880800 	cdpeq	8, 8, cr0, cr8, cr0, {0}
    1268:	00040800 	andeq	r0, r4, r0, lsl #16
    126c:	9f5001f3 	svcls	0x005001f3
	...
    1278:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
    127c:	08000e7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp}
    1280:	9f300002 	svcls	0x00300002
    1284:	08000e7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp}
    1288:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
    128c:	0071000c 	rsbseq	r0, r1, ip
    1290:	1affff0a 	bne	ec0 <__Stack_Size+0xac0>
    1294:	301a0073 	andscc	r0, sl, r3, ror r0
    1298:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    12a8:	00010000 	andeq	r0, r1, r0
    12ac:	00000050 	andeq	r0, r0, r0, asr r0
    12b0:	00000000 	andeq	r0, r0, r0
    12b4:	f3000400 	vshl.u8	d0, d0, d0
    12b8:	009f5001 	addseq	r5, pc, r1
	...
    12c8:	01000000 	mrseq	r0, (UNDEF: 0)
    12cc:	00005000 	andeq	r5, r0, r0
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00040000 	andeq	r0, r4, r0
    12d8:	9f5001f3 	svcls	0x005001f3
	...
    12ec:	9f300002 	svcls	0x00300002
	...
    12f8:	0071000c 	rsbseq	r0, r1, ip
    12fc:	1affff0a 	bne	f2c <__Stack_Size+0xb2c>
    1300:	301a0073 	andscc	r0, sl, r3, ror r0
    1304:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1314:	00010000 	andeq	r0, r1, r0
    1318:	00000050 	andeq	r0, r0, r0, asr r0
    131c:	00000000 	andeq	r0, r0, r0
    1320:	f3000400 	vshl.u8	d0, d0, d0
    1324:	009f5001 	addseq	r5, pc, r1
	...
    1334:	04000000 	streq	r0, [r0], #-0
    1338:	243c4000 	ldrtcs	r4, [ip], #-0
    133c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1340:	00000000 	andeq	r0, r0, r0
    1344:	53000100 	movwpl	r0, #256	; 0x100
	...
    1358:	00500001 	subseq	r0, r0, r1
    135c:	00000000 	andeq	r0, r0, r0
    1360:	04000000 	streq	r0, [r0], #-0
    1364:	5001f300 	andpl	pc, r1, r0, lsl #6
    1368:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1378:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1384:	01f30004 	mvnseq	r0, r4
    1388:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1398:	00020000 	andeq	r0, r2, r0
    139c:	00009f30 	andeq	r9, r0, r0, lsr pc
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	00010000 	andeq	r0, r1, r0
    13a8:	00000052 	andeq	r0, r0, r2, asr r0
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	70000b00 	andvc	r0, r0, r0, lsl #22
    13b4:	1aff0800 	bne	fffc33bc <SCS_BASE+0x1ffb53bc>
    13b8:	00722434 	rsbseq	r2, r2, r4, lsr r4
    13bc:	00009f21 	andeq	r9, r0, r1, lsr #30
    13c0:	00000000 	andeq	r0, r0, r0
    13c4:	00010000 	andeq	r0, r1, r0
    13c8:	00000050 	andeq	r0, r0, r0, asr r0
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	000e9000 	andeq	r9, lr, r0
    13d4:	000ed408 	andeq	sp, lr, r8, lsl #8
    13d8:	50000108 	andpl	r0, r0, r8, lsl #2
    13dc:	08000ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp}
    13e0:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
    13e4:	01f30004 	mvnseq	r0, r4
    13e8:	00009f50 	andeq	r9, r0, r0, asr pc
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
    13f4:	0ea00800 	cdpeq	8, 10, cr0, cr0, cr0, {0}
    13f8:	00020800 	andeq	r0, r2, r0, lsl #16
    13fc:	0ea09f30 	mcreq	15, 5, r9, cr0, cr0, {1}
    1400:	0ed80800 	cdpeq	8, 13, cr0, cr8, cr0, {0}
    1404:	00010800 	andeq	r0, r1, r0, lsl #16
    1408:	000ed854 	andeq	sp, lr, r4, asr r8
    140c:	000ee408 	andeq	lr, lr, r8, lsl #8
    1410:	f3000808 	vsub.i8	d0, d0, d8
    1414:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    1418:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    141c:	00000000 	andeq	r0, r0, r0
    1420:	90000000 	andls	r0, r0, r0
    1424:	b408000e 	strlt	r0, [r8], #-14
    1428:	0208000e 	andeq	r0, r8, #14
    142c:	b49f3000 	ldrlt	r3, [pc], #0	; 1434 <__Stack_Size+0x1034>
    1430:	c008000e 	andgt	r0, r8, lr
    1434:	0b08000e 	bleq	201474 <__Stack_Size+0x201074>
    1438:	00703300 	rsbseq	r3, r0, r0, lsl #6
    143c:	1a243f4e 	bne	91117c <__Stack_Size+0x910d7c>
    1440:	9f242540 	svcls	0x00242540
    1444:	08000ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp}
    1448:	08000ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp}
    144c:	9f300002 	svcls	0x00300002
	...
    1458:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
    145c:	08000e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp}
    1460:	9f300002 	svcls	0x00300002
    1464:	08000e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp}
    1468:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
    146c:	00530001 	subseq	r0, r3, r1
    1470:	00000000 	andeq	r0, r0, r0
    1474:	90000000 	andls	r0, r0, r0
    1478:	9e08000e 	cdpls	0, 0, cr0, cr8, cr14, {0}
    147c:	0208000e 	andeq	r0, r8, #14
    1480:	9e9f3000 	cdpls	0, 9, cr3, cr15, cr0, {0}
    1484:	d408000e 	strle	r0, [r8], #-14
    1488:	0908000e 	stmdbeq	r8, {r1, r2, r3}
    148c:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1490:	401a243f 	andsmi	r2, sl, pc, lsr r4
    1494:	0ed49f25 	cdpeq	15, 13, cr9, cr4, cr5, {1}
    1498:	0ee40800 	cdpeq	8, 14, cr0, cr4, cr0, {0}
    149c:	000a0800 	andeq	r0, sl, r0, lsl #16
    14a0:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    14a4:	401a243f 	andsmi	r2, sl, pc, lsr r4
    14a8:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    14b8:	00010000 	andeq	r0, r1, r0
    14bc:	00000050 	andeq	r0, r0, r0, asr r0
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	f3000400 	vshl.u8	d0, d0, d0
    14c8:	009f5001 	addseq	r5, pc, r1
	...
    14d8:	01000000 	mrseq	r0, (UNDEF: 0)
    14dc:	00005100 	andeq	r5, r0, r0, lsl #2
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00040000 	andeq	r0, r4, r0
    14e8:	9f5101f3 	svcls	0x005101f3
	...
    14fc:	9f300002 	svcls	0x00300002
	...
    1508:	733f0005 	teqvc	pc, #5
    150c:	009f2400 	addseq	r2, pc, r0, lsl #8
    1510:	00000000 	andeq	r0, r0, r0
    1514:	01000000 	mrseq	r0, (UNDEF: 0)
    1518:	00005200 	andeq	r5, r0, r0, lsl #4
    151c:	00000000 	andeq	r0, r0, r0
    1520:	00050000 	andeq	r0, r5, r0
    1524:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1528:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1538:	30000200 	andcc	r0, r0, r0, lsl #4
    153c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1540:	00000000 	andeq	r0, r0, r0
    1544:	52000100 	andpl	r0, r0, #0, 2
	...
    1558:	9f300002 	svcls	0x00300002
	...
    1564:	9f310002 	svcls	0x00310002
	...
    1570:	9f320002 	svcls	0x00320002
	...
    157c:	9f330002 	svcls	0x00330002
	...
    1588:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
    158c:	08000ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp}
    1590:	e8500001 	ldmda	r0, {r0}^
    1594:	f808000e 			; <UNDEFINED> instruction: 0xf808000e
    1598:	0408000e 	streq	r0, [r8], #-14
    159c:	5001f300 	andpl	pc, r1, r0, lsl #6
    15a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15a4:	00000000 	andeq	r0, r0, r0
    15a8:	000ef800 	andeq	pc, lr, r0, lsl #16
    15ac:	000f0e08 	andeq	r0, pc, r8, lsl #28
    15b0:	30000208 	andcc	r0, r0, r8, lsl #4
    15b4:	000f0e9f 	muleq	pc, pc, lr	; <UNPREDICTABLE>
    15b8:	000f1608 	andeq	r1, pc, r8, lsl #12
    15bc:	52000108 	andpl	r0, r0, #8, 2
    15c0:	08000f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp}
    15c4:	08000f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp}
    15c8:	1e510001 	cdpne	0, 5, cr0, cr1, cr1, {0}
    15cc:	4008000f 	andmi	r0, r8, pc
    15d0:	0108000f 	tsteq	r8, pc
    15d4:	0f405400 	svceq	0x00405400
    15d8:	0f420800 	svceq	0x00420800
    15dc:	00060800 	andeq	r0, r6, r0, lsl #16
    15e0:	00720074 	rsbseq	r0, r2, r4, ror r0
    15e4:	0f429f1a 	svceq	0x00429f1a
    15e8:	0f440800 	svceq	0x00440800
    15ec:	00010800 	andeq	r0, r1, r0, lsl #16
    15f0:	000f4452 	andeq	r4, pc, r2, asr r4	; <UNPREDICTABLE>
    15f4:	000f4808 	andeq	r4, pc, r8, lsl #16
    15f8:	08001208 	stmdaeq	r0, {r3, r9, ip}
    15fc:	940070ff 	strls	r7, [r0], #-255	; 0xff
    1600:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    1604:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    1608:	1a007424 	bne	1e6a0 <__Stack_Size+0x1e2a0>
    160c:	000f589f 	muleq	pc, pc, r8	; <UNPREDICTABLE>
    1610:	000f6608 	andeq	r6, pc, r8, lsl #12
    1614:	30000208 	andcc	r0, r0, r8, lsl #4
    1618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    161c:	00000000 	andeq	r0, r0, r0
    1620:	000ef800 	andeq	pc, lr, r0, lsl #16
    1624:	000f3c08 	andeq	r3, pc, r8, lsl #24
    1628:	30000208 	andcc	r0, r0, r8, lsl #4
    162c:	000f3c9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
    1630:	000f4008 	andeq	r4, pc, r8
    1634:	55000108 	strpl	r0, [r0, #-264]	; 0x108
    1638:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
    163c:	08000f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp}
    1640:	44510001 	ldrbmi	r0, [r1], #-1
    1644:	4c08000f 	stcmi	0, cr0, [r8], {15}
    1648:	0108000f 	tsteq	r8, pc
    164c:	0f585200 	svceq	0x00585200
    1650:	0f660800 	svceq	0x00660800
    1654:	00020800 	andeq	r0, r2, r0, lsl #16
    1658:	00009f30 	andeq	r9, r0, r0, lsr pc
    165c:	00000000 	andeq	r0, r0, r0
    1660:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    1664:	0f3c0800 	svceq	0x003c0800
    1668:	00020800 	andeq	r0, r2, r0, lsl #16
    166c:	0f3c9f30 	svceq	0x003c9f30
    1670:	0f420800 	svceq	0x00420800
    1674:	00010800 	andeq	r0, r1, r0, lsl #16
    1678:	000f4252 	andeq	r4, pc, r2, asr r2	; <UNPREDICTABLE>
    167c:	000f4808 	andeq	r4, pc, r8, lsl #16
    1680:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
    1684:	940070ff 	strls	r7, [r0], #-255	; 0xff
    1688:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    168c:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    1690:	0f589f24 	svceq	0x00589f24
    1694:	0f660800 	svceq	0x00660800
    1698:	00020800 	andeq	r0, r2, r0, lsl #16
    169c:	00009f30 	andeq	r9, r0, r0, lsr pc
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	0ef80000 	cdpeq	0, 15, cr0, cr8, cr0, {0}
    16a8:	0f0e0800 	svceq	0x000e0800
    16ac:	00020800 	andeq	r0, r2, r0, lsl #16
    16b0:	0f0e9f30 	svceq	0x000e9f30
    16b4:	0f120800 	svceq	0x00120800
    16b8:	00050800 	andeq	r0, r5, r0, lsl #16
    16bc:	1c007234 	sfmne	f7, 4, [r0], {52}	; 0x34
    16c0:	000f129f 	muleq	pc, pc, r2	; <UNPREDICTABLE>
    16c4:	000f1608 	andeq	r1, pc, r8, lsl #12
    16c8:	51000108 	tstpl	r0, r8, lsl #2
    16cc:	08000f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp}
    16d0:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
    16d4:	72340005 	eorsvc	r0, r4, #5
    16d8:	589f1c00 	ldmpl	pc, {sl, fp, ip}	; <UNPREDICTABLE>
    16dc:	6608000f 	strvs	r0, [r8], -pc
    16e0:	0208000f 	andeq	r0, r8, #15
    16e4:	009f3000 	addseq	r3, pc, r0
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    16f0:	0e08000e 	cdpeq	0, 0, cr0, cr8, cr14, {0}
    16f4:	0208000f 	andeq	r0, r8, #15
    16f8:	0e9f3f00 	cdpeq	15, 9, cr3, cr15, cr0, {0}
    16fc:	1a08000f 	bne	201740 <__Stack_Size+0x201340>
    1700:	0508000f 	streq	r0, [r8, #-15]
    1704:	00723f00 	rsbseq	r3, r2, r0, lsl #30
    1708:	0f1a9f25 	svceq	0x001a9f25
    170c:	0f1c0800 	svceq	0x001c0800
    1710:	00010800 	andeq	r0, r1, r0, lsl #16
    1714:	000f1c54 	andeq	r1, pc, r4, asr ip	; <UNPREDICTABLE>
    1718:	000f2808 	andeq	r2, pc, r8, lsl #16
    171c:	3f000508 	svccc	0x00000508
    1720:	9f250072 	svcls	0x00250072
    1724:	08000f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp}
    1728:	08000f66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, fp}
    172c:	9f3f0002 	svcls	0x003f0002
	...
    1740:	00500001 	subseq	r0, r0, r1
    1744:	00000000 	andeq	r0, r0, r0
    1748:	04000000 	streq	r0, [r0], #-0
    174c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1750:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1760:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    176c:	01f30004 	mvnseq	r0, r4
    1770:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1780:	00020000 	andeq	r0, r2, r0
    1784:	00009f30 	andeq	r9, r0, r0, lsr pc
    1788:	00000000 	andeq	r0, r0, r0
    178c:	00090000 	andeq	r0, r9, r0
    1790:	00730070 	rsbseq	r0, r3, r0, ror r0
    1794:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    17a8:	30000200 	andcc	r0, r0, r0, lsl #4
    17ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17b0:	00000000 	andeq	r0, r0, r0
    17b4:	53000100 	movwpl	r0, #256	; 0x100
	...
    17c8:	00500001 	subseq	r0, r0, r1
    17cc:	00000000 	andeq	r0, r0, r0
    17d0:	04000000 	streq	r0, [r0], #-0
    17d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    17d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    17e8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    17f4:	01f30004 	mvnseq	r0, r4
    17f8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1808:	00020000 	andeq	r0, r2, r0
    180c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1810:	00000000 	andeq	r0, r0, r0
    1814:	00090000 	andeq	r0, r9, r0
    1818:	00730070 	rsbseq	r0, r3, r0, ror r0
    181c:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1820:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1830:	30000200 	andcc	r0, r0, r0, lsl #4
    1834:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1838:	00000000 	andeq	r0, r0, r0
    183c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1848:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
    184c:	08000f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp}
    1850:	84500001 	ldrbhi	r0, [r0], #-1
    1854:	8c08000f 	stchi	0, cr0, [r8], {15}
    1858:	0408000f 	streq	r0, [r8], #-15
    185c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1860:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1864:	00000000 	andeq	r0, r0, r0
    1868:	000f7800 	andeq	r7, pc, r0, lsl #16
    186c:	000f7c08 	andeq	r7, pc, r8, lsl #24
    1870:	51000108 	tstpl	r0, r8, lsl #2
    1874:	08000f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp}
    1878:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
    187c:	01f30004 	mvnseq	r0, r4
    1880:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1890:	00010000 	andeq	r0, r1, r0
    1894:	00000050 	andeq	r0, r0, r0, asr r0
    1898:	00000000 	andeq	r0, r0, r0
    189c:	f3000400 	vshl.u8	d0, d0, d0
    18a0:	009f5001 	addseq	r5, pc, r1
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	01000000 	mrseq	r0, (UNDEF: 0)
    18ac:	00005000 	andeq	r5, r0, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	00040000 	andeq	r0, r4, r0
    18b8:	9f5001f3 	svcls	0x005001f3
	...
    18cc:	00500001 	subseq	r0, r0, r1
    18d0:	00000000 	andeq	r0, r0, r0
    18d4:	04000000 	streq	r0, [r0], #-0
    18d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    18dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18ec:	30000200 	andcc	r0, r0, r0, lsl #4
    18f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	f3310008 	vhadd.u<illegal width 64>	d0, d1, d8
    1908:	1a4f5001 	bne	13d5914 <__Stack_Size+0x13d5514>
    190c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1910:	00000000 	andeq	r0, r0, r0
    1914:	00010000 	andeq	r0, r1, r0
    1918:	00000050 	andeq	r0, r0, r0, asr r0
    191c:	00000000 	andeq	r0, r0, r0
    1920:	31000800 	tstcc	r0, r0, lsl #16
    1924:	4f5001f3 	svcmi	0x005001f3
    1928:	009f241a 	addseq	r2, pc, sl, lsl r4	; <UNPREDICTABLE>
	...
    1938:	01000000 	mrseq	r0, (UNDEF: 0)
    193c:	00005000 	andeq	r5, r0, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	00040000 	andeq	r0, r4, r0
    1948:	9f5001f3 	svcls	0x005001f3
	...
    195c:	00510001 	subseq	r0, r1, r1
    1960:	00000000 	andeq	r0, r0, r0
    1964:	04000000 	streq	r0, [r0], #-0
    1968:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    196c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    197c:	52000100 	andpl	r0, r0, #0, 2
	...
    1988:	01f30004 	mvnseq	r0, r4
    198c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    199c:	00020000 	andeq	r0, r2, r0
    19a0:	00009f30 	andeq	r9, r0, r0, lsr pc
    19a4:	00000000 	andeq	r0, r0, r0
    19a8:	00050000 	andeq	r0, r5, r0
    19ac:	1c007334 	stcne	3, cr7, [r0], {52}	; 0x34
    19b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19b4:	00000000 	andeq	r0, r0, r0
    19b8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    19c4:	73340005 	teqvc	r4, #5
    19c8:	009f1c00 	addseq	r1, pc, r0, lsl #24
    19cc:	00000000 	andeq	r0, r0, r0
    19d0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    19d4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    19d8:	25361ac0 	ldrcs	r1, [r6, #-2752]!	; 0xac0
    19dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	f3000900 	vmls.i8	d0, d0, d0
    19e8:	c0085001 	andgt	r5, r8, r1
    19ec:	9f25361a 	svcls	0x0025361a
	...
    1a00:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1a04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a08:	00000000 	andeq	r0, r0, r0
    1a0c:	08000600 	stmdaeq	r0, {r9, sl}
    1a10:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1a14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a18:	00000000 	andeq	r0, r0, r0
    1a1c:	53000100 	movwpl	r0, #256	; 0x100
	...
    1a28:	00700007 	rsbseq	r0, r0, r7
    1a2c:	1a332538 	bne	ccaf14 <__Stack_Size+0xccab14>
    1a30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a34:	00000000 	andeq	r0, r0, r0
    1a38:	f3000800 	vsub.i8	d0, d0, d0
    1a3c:	25385001 	ldrcs	r5, [r8, #-1]!
    1a40:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
	...
    1a50:	02000000 	andeq	r0, r0, #0
    1a54:	009f3000 	addseq	r3, pc, r0
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    1a60:	00005400 	andeq	r5, r0, r0, lsl #8
    1a64:	00000000 	andeq	r0, r0, r0
    1a68:	000e0000 	andeq	r0, lr, r0
    1a6c:	01f3ff08 	mvnseq	pc, r8, lsl #30
    1a70:	24fa0950 	ldrbtcs	r0, [sl], #2384	; 0x950
    1a74:	24332532 	ldrtcs	r2, [r3], #-1330	; 0x532
    1a78:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    1a88:	00020000 	andeq	r0, r2, r0
    1a8c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00010000 	andeq	r0, r1, r0
    1a98:	00000053 	andeq	r0, r0, r3, asr r0
    1a9c:	00000000 	andeq	r0, r0, r0
    1aa0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1aac:	00710006 	rsbseq	r0, r1, r6
    1ab0:	9f240072 	svcls	0x00240072
	...
    1abc:	00520001 	subseq	r0, r2, r1
    1ac0:	00000000 	andeq	r0, r0, r0
    1ac4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1ac8:	f3007100 	vrhadd.u8	d7, d0, d0
    1acc:	fa095001 	blx	255ad8 <__Stack_Size+0x2556d8>
    1ad0:	33253224 	teqcc	r5, #36, 4	; 0x40000002
    1ad4:	009f2424 	addseq	r2, pc, r4, lsr #8
	...
    1ae4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ae8:	00005000 	andeq	r5, r0, r0
    1aec:	00000000 	andeq	r0, r0, r0
    1af0:	00040000 	andeq	r0, r4, r0
    1af4:	9f5001f3 	svcls	0x005001f3
	...
    1b08:	9f300002 	svcls	0x00300002
	...
    1b14:	00730009 	rsbseq	r0, r3, r9
    1b18:	731a0070 	tstvc	sl, #112	; 0x70
    1b1c:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    1b2c:	02000000 	andeq	r0, r0, #0
    1b30:	009f3000 	addseq	r3, pc, r0
    1b34:	00000000 	andeq	r0, r0, r0
    1b38:	06000000 	streq	r0, [r0], -r0
    1b3c:	70007300 	andvc	r7, r0, r0, lsl #6
    1b40:	009f1a00 	addseq	r1, pc, r0, lsl #20
    1b44:	00000000 	andeq	r0, r0, r0
    1b48:	01000000 	mrseq	r0, (UNDEF: 0)
    1b4c:	00005000 	andeq	r5, r0, r0
	...
    1b5c:	00070000 	andeq	r0, r7, r0
    1b60:	253a0070 	ldrcs	r0, [sl, #-112]!	; 0x70
    1b64:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1b68:	00000000 	andeq	r0, r0, r0
    1b6c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1b70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b74:	1a3f253a 	bne	fcb064 <__Stack_Size+0xfcac64>
    1b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	53000100 	movwpl	r0, #256	; 0x100
	...
    1b8c:	f3310009 	vhadd.u<illegal width 64>	d0, d1, d9
    1b90:	f6095001 			; <UNDEFINED> instruction: 0xf6095001
    1b94:	009f2424 	addseq	r2, pc, r4, lsr #8
	...
    1ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba8:	00005000 	andeq	r5, r0, r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	00040000 	andeq	r0, r4, r0
    1bb4:	9f5001f3 	svcls	0x005001f3
	...
    1bc8:	00700005 	rsbseq	r0, r0, r5
    1bcc:	009f1a4f 	addseq	r1, pc, pc, asr #20
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	01000000 	mrseq	r0, (UNDEF: 0)
    1bd8:	00005000 	andeq	r5, r0, r0
    1bdc:	00000000 	andeq	r0, r0, r0
    1be0:	00060000 	andeq	r0, r6, r0
    1be4:	4f5001f3 	svcmi	0x005001f3
    1be8:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    1bf8:	00010000 	andeq	r0, r1, r0
    1bfc:	00000050 	andeq	r0, r0, r0, asr r0
    1c00:	00000000 	andeq	r0, r0, r0
    1c04:	f3000400 	vshl.u8	d0, d0, d0
    1c08:	009f5001 	addseq	r5, pc, r1
	...
    1c18:	05000000 	streq	r0, [r0, #-0]
    1c1c:	4f007000 	svcmi	0x00007000
    1c20:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1c24:	00000000 	andeq	r0, r0, r0
    1c28:	00010000 	andeq	r0, r1, r0
    1c2c:	00000050 	andeq	r0, r0, r0, asr r0
    1c30:	00000000 	andeq	r0, r0, r0
    1c34:	71000300 	mrsvc	r0, LR_irq
    1c38:	00009f01 	andeq	r9, r0, r1, lsl #30
    1c3c:	00000000 	andeq	r0, r0, r0
    1c40:	00060000 	andeq	r0, r6, r0
    1c44:	4f5001f3 	svcmi	0x005001f3
    1c48:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    1c58:	00010000 	andeq	r0, r1, r0
    1c5c:	00000050 	andeq	r0, r0, r0, asr r0
    1c60:	00000000 	andeq	r0, r0, r0
    1c64:	f3000400 	vshl.u8	d0, d0, d0
    1c68:	009f5001 	addseq	r5, pc, r1
	...
    1c78:	02000000 	andeq	r0, r0, #0
    1c7c:	009f3000 	addseq	r3, pc, r0
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1c88:	70007300 	andvc	r7, r0, r0, lsl #6
    1c8c:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    1c90:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1ca0:	00020000 	andeq	r0, r2, r0
    1ca4:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ca8:	00000000 	andeq	r0, r0, r0
    1cac:	00060000 	andeq	r0, r6, r0
    1cb0:	00700073 	rsbseq	r0, r0, r3, ror r0
    1cb4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	00010000 	andeq	r0, r1, r0
    1cc0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1cd0:	70000700 	andvc	r0, r0, r0, lsl #14
    1cd4:	3f253e00 	svccc	0x00253e00
    1cd8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1cdc:	00000000 	andeq	r0, r0, r0
    1ce0:	00080000 	andeq	r0, r8, r0
    1ce4:	3e5001f3 	mrccc	1, 2, r0, cr0, cr3, {7}
    1ce8:	9f1a3f25 	svcls	0x001a3f25
	...
    1cf4:	00530001 	subseq	r0, r3, r1
    1cf8:	00000000 	andeq	r0, r0, r0
    1cfc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1d00:	01f33100 	mvnseq	r3, r0, lsl #2
    1d04:	24f20950 	ldrbtcs	r0, [r2], #2384	; 0x950
    1d08:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    1d18:	00010000 	andeq	r0, r1, r0
    1d1c:	00000050 	andeq	r0, r0, r0, asr r0
    1d20:	00000000 	andeq	r0, r0, r0
    1d24:	f3000400 	vshl.u8	d0, d0, d0
    1d28:	009f5001 	addseq	r5, pc, r1
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	01000000 	mrseq	r0, (UNDEF: 0)
    1d34:	00005000 	andeq	r5, r0, r0
    1d38:	00000000 	andeq	r0, r0, r0
    1d3c:	00040000 	andeq	r0, r4, r0
    1d40:	9f5001f3 	svcls	0x005001f3
	...
    1d4c:	00500001 	subseq	r0, r0, r1
    1d50:	00000000 	andeq	r0, r0, r0
    1d54:	04000000 	streq	r0, [r0], #-0
    1d58:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d6c:	30000200 	andcc	r0, r0, r0, lsl #4
    1d70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d74:	00000000 	andeq	r0, r0, r0
    1d78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d84:	9f300002 	svcls	0x00300002
	...
    1d90:	00500001 	subseq	r0, r0, r1
    1d94:	00000000 	andeq	r0, r0, r0
    1d98:	02000000 	andeq	r0, r0, #0
    1d9c:	009f3000 	addseq	r3, pc, r0
    1da0:	00000000 	andeq	r0, r0, r0
    1da4:	01000000 	mrseq	r0, (UNDEF: 0)
    1da8:	00005000 	andeq	r5, r0, r0
	...
    1db8:	00020000 	andeq	r0, r2, r0
    1dbc:	00009f30 	andeq	r9, r0, r0, lsr pc
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	00010000 	andeq	r0, r1, r0
    1dc8:	00000052 	andeq	r0, r0, r2, asr r0
    1dcc:	00000000 	andeq	r0, r0, r0
    1dd0:	70000800 	andvc	r0, r0, r0, lsl #16
    1dd4:	24f00900 	ldrbtcs	r0, [r0], #2304	; 0x900
    1dd8:	009f2532 	addseq	r2, pc, r2, lsr r5	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1de4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1de8:	3224f009 	eorcc	pc, r4, #9
    1dec:	00009f25 	andeq	r9, r0, r5, lsr #30
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	00010000 	andeq	r0, r1, r0
    1df8:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1e08:	30000200 	andcc	r0, r0, r0, lsl #4
    1e0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e10:	00000000 	andeq	r0, r0, r0
    1e14:	70000700 	andvc	r0, r0, r0, lsl #14
    1e18:	33254400 	teqcc	r5, #0, 8
    1e1c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	00080000 	andeq	r0, r8, r0
    1e28:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1e2c:	9f1a3325 	svcls	0x001a3325
	...
    1e38:	00700007 	rsbseq	r0, r0, r7
    1e3c:	1a332544 	bne	ccb354 <__Stack_Size+0xccaf54>
    1e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e44:	00000000 	andeq	r0, r0, r0
    1e48:	f3000800 	vsub.i8	d0, d0, d0
    1e4c:	25445001 	strbcs	r5, [r4, #-1]
    1e50:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	07000000 	streq	r0, [r0, -r0]
    1e5c:	44007000 	strmi	r7, [r0], #-0
    1e60:	9f1a3325 	svcls	0x001a3325
	...
    1e6c:	01f30008 	mvnseq	r0, r8
    1e70:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1e74:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    1e84:	00010000 	andeq	r0, r1, r0
    1e88:	00000050 	andeq	r0, r0, r0, asr r0
    1e8c:	00000000 	andeq	r0, r0, r0
    1e90:	f3000400 	vshl.u8	d0, d0, d0
    1e94:	009f5001 	addseq	r5, pc, r1
	...
    1ea4:	02000000 	andeq	r0, r0, #0
    1ea8:	009f3000 	addseq	r3, pc, r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    1eb4:	00005000 	andeq	r5, r0, r0
	...
    1ec4:	00070000 	andeq	r0, r7, r0
    1ec8:	25460070 	strbcs	r0, [r6, #-112]	; 0x70
    1ecc:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    1ed0:	00000000 	andeq	r0, r0, r0
    1ed4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1ed8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1edc:	1a312546 	bne	c4b3fc <__Stack_Size+0xc4affc>
    1ee0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ef0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1efc:	01f30004 	mvnseq	r0, r4
    1f00:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1f10:	00020000 	andeq	r0, r2, r0
    1f14:	00009f30 	andeq	r9, r0, r0, lsr pc
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00010000 	andeq	r0, r1, r0
    1f20:	00000052 	andeq	r0, r0, r2, asr r0
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f34:	08001000 	stmdaeq	r0, {ip}
    1f38:	0800100c 	stmdaeq	r0, {r2, r3, ip}
    1f3c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1f40:	14080010 	strne	r0, [r8], #-16
    1f44:	04080010 	streq	r0, [r8], #-16
    1f48:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	00100000 	andseq	r0, r0, r0
    1f58:	00100a08 	andseq	r0, r0, r8, lsl #20
    1f5c:	51000108 	tstpl	r0, r8, lsl #2
    1f60:	0800100a 	stmdaeq	r0, {r1, r3, ip}
    1f64:	08001014 	stmdaeq	r0, {r2, r4, ip}
    1f68:	01f30004 	mvnseq	r0, r4
    1f6c:	00009f51 	andeq	r9, r0, r1, asr pc
    1f70:	00000000 	andeq	r0, r0, r0
    1f74:	10000000 	andne	r0, r0, r0
    1f78:	10040800 	andne	r0, r4, r0, lsl #16
    1f7c:	00020800 	andeq	r0, r2, r0, lsl #16
    1f80:	10049f30 	andne	r9, r4, r0, lsr pc
    1f84:	10080800 	andne	r0, r8, r0, lsl #16
    1f88:	00090800 	andeq	r0, r9, r0, lsl #16
    1f8c:	ff110072 			; <UNDEFINED> instruction: 0xff110072
    1f90:	1a7e83ff 	bne	1fa2f94 <__Stack_Size+0x1fa2b94>
    1f94:	0010089f 	mulseq	r0, pc, r8	; <UNPREDICTABLE>
    1f98:	00100c08 	andseq	r0, r0, r8, lsl #24
    1f9c:	52000108 	andpl	r0, r0, #8, 2
    1fa0:	0800100c 	stmdaeq	r0, {r2, r3, ip}
    1fa4:	08001014 	stmdaeq	r0, {r2, r4, ip}
    1fa8:	00500001 	subseq	r0, r0, r1
    1fac:	00000000 	andeq	r0, r0, r0
    1fb0:	20000000 	andcs	r0, r0, r0
    1fb4:	2a080010 	bcs	201ffc <__Stack_Size+0x201bfc>
    1fb8:	01080010 	tsteq	r8, r0, lsl r0
    1fbc:	102a5000 	eorne	r5, sl, r0
    1fc0:	10340800 	eorsne	r0, r4, r0, lsl #16
    1fc4:	00040800 	andeq	r0, r4, r0, lsl #16
    1fc8:	9f5001f3 	svcls	0x005001f3
	...
    1fd4:	08001020 	stmdaeq	r0, {r5, ip}
    1fd8:	08001024 	stmdaeq	r0, {r2, r5, ip}
    1fdc:	9f300002 	svcls	0x00300002
    1fe0:	08001024 	stmdaeq	r0, {r2, r5, ip}
    1fe4:	0800102a 	stmdaeq	r0, {r1, r3, r5, ip}
    1fe8:	2a520001 	bcs	1481ff4 <__Stack_Size+0x1481bf4>
    1fec:	34080010 	strcc	r0, [r8], #-16
    1ff0:	01080010 	tsteq	r8, r0, lsl r0
    1ff4:	00005000 	andeq	r5, r0, r0
    1ff8:	00000000 	andeq	r0, r0, r0
    1ffc:	10440000 	subne	r0, r4, r0
    2000:	104e0800 	subne	r0, lr, r0, lsl #16
    2004:	00010800 	andeq	r0, r1, r0, lsl #16
    2008:	00104e50 	andseq	r4, r0, r0, asr lr
    200c:	00105808 	andseq	r5, r0, r8, lsl #16
    2010:	f3000408 	vshl.u8	d0, d8, d0
    2014:	009f5001 	addseq	r5, pc, r1
    2018:	00000000 	andeq	r0, r0, r0
    201c:	44000000 	strmi	r0, [r0], #-0
    2020:	48080010 	stmdami	r8, {r4}
    2024:	02080010 	andeq	r0, r8, #16
    2028:	489f3000 	ldmmi	pc, {ip, sp}	; <UNPREDICTABLE>
    202c:	4e080010 	mcrmi	0, 0, r0, cr8, cr0, {0}
    2030:	01080010 	tsteq	r8, r0, lsl r0
    2034:	104e5200 	subne	r5, lr, r0, lsl #4
    2038:	10580800 	subsne	r0, r8, r0, lsl #16
    203c:	00010800 	andeq	r0, r1, r0, lsl #16
    2040:	00000050 	andeq	r0, r0, r0, asr r0
    2044:	00000000 	andeq	r0, r0, r0
    2048:	00105800 	andseq	r5, r0, r0, lsl #16
    204c:	00106208 	andseq	r6, r0, r8, lsl #4
    2050:	50000108 	andpl	r0, r0, r8, lsl #2
    2054:	08001062 	stmdaeq	r0, {r1, r5, r6, ip}
    2058:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
    205c:	01f30004 	mvnseq	r0, r4
    2060:	00009f50 	andeq	r9, r0, r0, asr pc
    2064:	00000000 	andeq	r0, r0, r0
    2068:	10580000 	subsne	r0, r8, r0
    206c:	105c0800 	subsne	r0, ip, r0, lsl #16
    2070:	00020800 	andeq	r0, r2, r0, lsl #16
    2074:	105c9f30 	subsne	r9, ip, r0, lsr pc
    2078:	10620800 	rsbne	r0, r2, r0, lsl #16
    207c:	00010800 	andeq	r0, r1, r0, lsl #16
    2080:	00106252 	andseq	r6, r0, r2, asr r2
    2084:	00106c08 	andseq	r6, r0, r8, lsl #24
    2088:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2094:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
    2098:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
    209c:	78500001 	ldmdavc	r0, {r0}^
    20a0:	80080010 	andhi	r0, r8, r0, lsl r0
    20a4:	04080010 	streq	r0, [r8], #-16
    20a8:	5001f300 	andpl	pc, r1, r0, lsl #6
    20ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20b0:	00000000 	andeq	r0, r0, r0
    20b4:	00106c00 	andseq	r6, r0, r0, lsl #24
    20b8:	00107008 	andseq	r7, r0, r8
    20bc:	30000208 	andcc	r0, r0, r8, lsl #4
    20c0:	0010709f 	mulseq	r0, pc, r0	; <UNPREDICTABLE>
    20c4:	00107808 	andseq	r7, r0, r8, lsl #16
    20c8:	52000108 	andpl	r0, r0, #8, 2
    20cc:	08001078 	stmdaeq	r0, {r3, r4, r5, r6, ip}
    20d0:	08001080 	stmdaeq	r0, {r7, ip}
    20d4:	00500001 	subseq	r0, r0, r1
	...
    20e4:	01000000 	mrseq	r0, (UNDEF: 0)
    20e8:	00005000 	andeq	r5, r0, r0
    20ec:	00000000 	andeq	r0, r0, r0
    20f0:	00040000 	andeq	r0, r4, r0
    20f4:	9f5001f3 	svcls	0x005001f3
	...
    2100:	00500001 	subseq	r0, r0, r1
    2104:	00000000 	andeq	r0, r0, r0
    2108:	04000000 	streq	r0, [r0], #-0
    210c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2110:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2120:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    212c:	01f30004 	mvnseq	r0, r4
    2130:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2140:	00020000 	andeq	r0, r2, r0
    2144:	00009f30 	andeq	r9, r0, r0, lsr pc
    2148:	00000000 	andeq	r0, r0, r0
    214c:	00010000 	andeq	r0, r1, r0
    2150:	00000052 	andeq	r0, r0, r2, asr r0
    2154:	00000000 	andeq	r0, r0, r0
    2158:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    216c:	00500001 	subseq	r0, r0, r1
    2170:	00000000 	andeq	r0, r0, r0
    2174:	04000000 	streq	r0, [r0], #-0
    2178:	5001f300 	andpl	pc, r1, r0, lsl #6
    217c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    218c:	30000200 	andcc	r0, r0, r0, lsl #4
    2190:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2194:	00000000 	andeq	r0, r0, r0
    2198:	72000500 	andvc	r0, r0, #0, 10
    219c:	9f1a3c00 	svcls	0x001a3c00
	...
    21a8:	00520001 	subseq	r0, r2, r1
    21ac:	00000000 	andeq	r0, r0, r0
    21b0:	01000000 	mrseq	r0, (UNDEF: 0)
    21b4:	00005200 	andeq	r5, r0, r0, lsl #4
    21b8:	00000000 	andeq	r0, r0, r0
    21bc:	00080000 	andeq	r0, r8, r0
    21c0:	f0080071 			; <UNDEFINED> instruction: 0xf0080071
    21c4:	9f25341a 	svcls	0x0025341a
	...
    21d0:	00740009 	rsbseq	r0, r4, r9
    21d4:	1a07000a 	bne	1c2204 <__Stack_Size+0x1c1e04>
    21d8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    21dc:	00000000 	andeq	r0, r0, r0
    21e0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    21e4:	0a007400 	beq	1f1ec <__Stack_Size+0x1edec>
    21e8:	3b1a3800 	blcc	6901f0 <__Stack_Size+0x68fdf0>
    21ec:	00009f25 	andeq	r9, r0, r5, lsr #30
    21f0:	00000000 	andeq	r0, r0, r0
    21f4:	00090000 	andeq	r0, r9, r0
    21f8:	000a0073 	andeq	r0, sl, r3, ror r0
    21fc:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    2200:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2210:	30000200 	andcc	r0, r0, r0, lsl #4
    2214:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2218:	00000000 	andeq	r0, r0, r0
    221c:	72000700 	andvc	r0, r0, #0, 14
    2220:	24414e00 	strbcs	r4, [r1], #-3584	; 0xe00
    2224:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2228:	00000000 	andeq	r0, r0, r0
    222c:	00010000 	andeq	r0, r1, r0
    2230:	00000052 	andeq	r0, r0, r2, asr r0
	...
    2240:	30000200 	andcc	r0, r0, r0, lsl #4
    2244:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2248:	00000000 	andeq	r0, r0, r0
    224c:	71000700 	tstvc	r0, r0, lsl #14
    2250:	243c4000 	ldrtcs	r4, [ip], #-0
    2254:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    2264:	00020000 	andeq	r0, r2, r0
    2268:	00009f30 	andeq	r9, r0, r0, lsr pc
    226c:	00000000 	andeq	r0, r0, r0
    2270:	00130000 	andseq	r0, r3, r0
    2274:	f0080071 			; <UNDEFINED> instruction: 0xf0080071
    2278:	0325341a 	teqeq	r5, #436207616	; 0x1a000000
    227c:	00000000 	andeq	r0, r0, r0
    2280:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2284:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2288:	00000000 	andeq	r0, r0, r0
    228c:	14000000 	strne	r0, [r0], #-0
    2290:	0a007400 	beq	1f298 <__Stack_Size+0x1ee98>
    2294:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    2298:	00000325 	andeq	r0, r0, r5, lsr #6
    229c:	94220000 	strtls	r0, [r2], #-0
    22a0:	1aff0801 	bne	fffc42ac <SCS_BASE+0x1ffb62ac>
    22a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    22a8:	00000000 	andeq	r0, r0, r0
    22ac:	74001400 	strvc	r1, [r0], #-1024	; 0x400
    22b0:	38000a00 	stmdacc	r0, {r9, fp}
    22b4:	03253b1a 	teqeq	r5, #26624	; 0x6800
    22b8:	00000000 	andeq	r0, r0, r0
    22bc:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    22c0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    22c4:	00000000 	andeq	r0, r0, r0
    22c8:	14000000 	strne	r0, [r0], #-0
    22cc:	0a007300 	beq	1eed4 <__Stack_Size+0x1ead4>
    22d0:	3e1ac000 	cdpcc	0, 1, cr12, cr10, cr0, {0}
    22d4:	00000325 	andeq	r0, r0, r5, lsr #6
    22d8:	94220000 	strtls	r0, [r2], #-0
    22dc:	1aff0801 	bne	fffc42e8 <SCS_BASE+0x1ffb62e8>
    22e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    22fc:	01f30004 	mvnseq	r0, r4
    2300:	00009f50 	andeq	r9, r0, r0, asr pc
    2304:	00000000 	andeq	r0, r0, r0
    2308:	00010000 	andeq	r0, r1, r0
    230c:	00000050 	andeq	r0, r0, r0, asr r0
    2310:	00000000 	andeq	r0, r0, r0
    2314:	f3000400 	vshl.u8	d0, d0, d0
    2318:	009f5001 	addseq	r5, pc, r1
    231c:	00000000 	andeq	r0, r0, r0
    2320:	8c000000 	stchi	0, cr0, [r0], {-0}
    2324:	94080010 	strls	r0, [r8], #-16
    2328:	01080010 	tsteq	r8, r0, lsl r0
    232c:	10945000 	addsne	r5, r4, r0
    2330:	10960800 	addsne	r0, r6, r0, lsl #16
    2334:	00040800 	andeq	r0, r4, r0, lsl #16
    2338:	9f5001f3 	svcls	0x005001f3
    233c:	08001096 	stmdaeq	r0, {r1, r2, r4, r7, ip}
    2340:	0800109a 	stmdaeq	r0, {r1, r3, r4, r7, ip}
    2344:	9a500001 	bls	1402350 <__Stack_Size+0x1401f50>
    2348:	a4080010 	strge	r0, [r8], #-16
    234c:	04080010 	streq	r0, [r8], #-16
    2350:	5001f300 	andpl	pc, r1, r0, lsl #6
    2354:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2358:	00000000 	andeq	r0, r0, r0
    235c:	0010a400 	andseq	sl, r0, r0, lsl #8
    2360:	0010ac08 	andseq	sl, r0, r8, lsl #24
    2364:	50000108 	andpl	r0, r0, r8, lsl #2
    2368:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
    236c:	080010ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, ip}
    2370:	01f30004 	mvnseq	r0, r4
    2374:	10ae9f50 	adcne	r9, lr, r0, asr pc
    2378:	10b20800 	adcsne	r0, r2, r0, lsl #16
    237c:	00010800 	andeq	r0, r1, r0, lsl #16
    2380:	0010b250 	andseq	fp, r0, r0, asr r2
    2384:	0010bc08 	andseq	fp, r0, r8, lsl #24
    2388:	f3000408 	vshl.u8	d0, d8, d0
    238c:	009f5001 	addseq	r5, pc, r1
	...
    239c:	01000000 	mrseq	r0, (UNDEF: 0)
    23a0:	00005000 	andeq	r5, r0, r0
    23a4:	00000000 	andeq	r0, r0, r0
    23a8:	00040000 	andeq	r0, r4, r0
    23ac:	9f5001f3 	svcls	0x005001f3
	...
    23b8:	00500001 	subseq	r0, r0, r1
    23bc:	00000000 	andeq	r0, r0, r0
    23c0:	04000000 	streq	r0, [r0], #-0
    23c4:	5001f300 	andpl	pc, r1, r0, lsl #6
    23c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    23d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    23e4:	01f30004 	mvnseq	r0, r4
    23e8:	00009f50 	andeq	r9, r0, r0, asr pc
    23ec:	00000000 	andeq	r0, r0, r0
    23f0:	00010000 	andeq	r0, r1, r0
    23f4:	00000050 	andeq	r0, r0, r0, asr r0
    23f8:	00000000 	andeq	r0, r0, r0
    23fc:	f3000400 	vshl.u8	d0, d0, d0
    2400:	009f5001 	addseq	r5, pc, r1
    2404:	00000000 	andeq	r0, r0, r0
    2408:	bc000000 	stclt	0, cr0, [r0], {-0}
    240c:	d4080010 	strle	r0, [r8], #-16
    2410:	01080010 	tsteq	r8, r0, lsl r0
    2414:	10d45000 	sbcsne	r5, r4, r0
    2418:	10e40800 	rscne	r0, r4, r0, lsl #16
    241c:	00040800 	andeq	r0, r4, r0, lsl #16
    2420:	9f5001f3 	svcls	0x005001f3
	...
    242c:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
    2430:	080010be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip}
    2434:	9f300002 	svcls	0x00300002
    2438:	080010be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip}
    243c:	080010c6 	stmdaeq	r0, {r1, r2, r6, r7, ip}
    2440:	c6530001 	ldrbgt	r0, [r3], -r1
    2444:	c8080010 	stmdagt	r8, {r4}
    2448:	05080010 	streq	r0, [r8, #-16]
    244c:	35007000 	strcc	r7, [r0, #-0]
    2450:	10c89f25 	sbcne	r9, r8, r5, lsr #30
    2454:	10ce0800 	sbcne	r0, lr, r0, lsl #16
    2458:	00010800 	andeq	r0, r1, r0, lsl #16
    245c:	0010ce53 	andseq	ip, r0, r3, asr lr
    2460:	0010d008 	andseq	sp, r0, r8
    2464:	70000508 	andvc	r0, r0, r8, lsl #10
    2468:	9f253500 	svcls	0x00253500
    246c:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
    2470:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
    2474:	00700008 	rsbseq	r0, r0, r8
    2478:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    247c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2480:	00000000 	andeq	r0, r0, r0
    2484:	10bc0000 	adcsne	r0, ip, r0
    2488:	10c60800 	sbcne	r0, r6, r0, lsl #16
    248c:	00020800 	andeq	r0, r2, r0, lsl #16
    2490:	10c69f30 	sbcne	r9, r6, r0, lsr pc
    2494:	10c80800 	sbcne	r0, r8, r0, lsl #16
    2498:	00010800 	andeq	r0, r1, r0, lsl #16
    249c:	0010c853 	andseq	ip, r0, r3, asr r8
    24a0:	0010ce08 	andseq	ip, r0, r8, lsl #28
    24a4:	30000208 	andcc	r0, r0, r8, lsl #4
    24a8:	0010ce9f 	mulseq	r0, pc, lr	; <UNPREDICTABLE>
    24ac:	0010e408 	andseq	lr, r0, r8, lsl #8
    24b0:	53000108 	movwpl	r0, #264	; 0x108
	...
    24bc:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
    24c0:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
    24c4:	9f300002 	svcls	0x00300002
    24c8:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
    24cc:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
    24d0:	0073000d 	rsbseq	r0, r3, sp
    24d4:	1a4f0070 	bne	13c269c <__Stack_Size+0x13c229c>
    24d8:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    24dc:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    24e0:	00000000 	andeq	r0, r0, r0
    24e4:	ea000000 	b	24ec <__Stack_Size+0x20ec>
    24e8:	06080010 			; <UNDEFINED> instruction: 0x06080010
    24ec:	02080011 	andeq	r0, r8, #17
    24f0:	069f3000 	ldreq	r3, [pc], r0
    24f4:	08080011 	stmdaeq	r8, {r0, r4}
    24f8:	07080011 	smladeq	r8, r1, r0, r0
    24fc:	48007000 	stmdami	r0, {ip, sp, lr}
    2500:	9f2e3024 	svcls	0x002e3024
	...
    250c:	080010f0 	stmdaeq	r0, {r4, r5, r6, r7, ip}
    2510:	08001102 	stmdaeq	r0, {r1, r8, ip}
    2514:	00500001 	subseq	r0, r0, r1
	...
    2524:	01000000 	mrseq	r0, (UNDEF: 0)
    2528:	00005000 	andeq	r5, r0, r0
    252c:	00000000 	andeq	r0, r0, r0
    2530:	00040000 	andeq	r0, r4, r0
    2534:	9f5001f3 	svcls	0x005001f3
	...
    2548:	9f300002 	svcls	0x00300002
	...
    2554:	0070000b 	rsbseq	r0, r0, fp
    2558:	731aff08 	tstvc	sl, #8, 30
    255c:	2e301a00 	vaddcs.f32	s2, s0, s0
    2560:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2564:	00000000 	andeq	r0, r0, r0
    2568:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    256c:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    2570:	1a00731a 	bne	1f1e0 <__Stack_Size+0x1ede0>
    2574:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    2584:	01000000 	mrseq	r0, (UNDEF: 0)
    2588:	00005100 	andeq	r5, r0, r0, lsl #2
    258c:	00000000 	andeq	r0, r0, r0
    2590:	00040000 	andeq	r0, r4, r0
    2594:	9f5101f3 	svcls	0x005101f3
	...
    25a8:	00520001 	subseq	r0, r2, r1
    25ac:	00000000 	andeq	r0, r0, r0
    25b0:	04000000 	streq	r0, [r0], #-0
    25b4:	5201f300 	andpl	pc, r1, #0, 6
    25b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    25c8:	53000100 	movwpl	r0, #256	; 0x100
	...
    25d4:	01f30004 	mvnseq	r0, r4
    25d8:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    25e8:	00020000 	andeq	r0, r2, r0
    25ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    25f0:	00000000 	andeq	r0, r0, r0
    25f4:	00010000 	andeq	r0, r1, r0
    25f8:	00000055 	andeq	r0, r0, r5, asr r0
    25fc:	00000000 	andeq	r0, r0, r0
    2600:	53000100 	movwpl	r0, #256	; 0x100
	...
    2614:	9f300002 	svcls	0x00300002
	...
    2620:	00540001 	subseq	r0, r4, r1
    2624:	00000000 	andeq	r0, r0, r0
    2628:	01000000 	mrseq	r0, (UNDEF: 0)
    262c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    263c:	00010000 	andeq	r0, r1, r0
    2640:	00000051 	andeq	r0, r0, r1, asr r0
    2644:	00000000 	andeq	r0, r0, r0
    2648:	f3000400 	vshl.u8	d0, d0, d0
    264c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    265c:	01000000 	mrseq	r0, (UNDEF: 0)
    2660:	00005200 	andeq	r5, r0, r0, lsl #4
    2664:	00000000 	andeq	r0, r0, r0
    2668:	00040000 	andeq	r0, r4, r0
    266c:	9f5201f3 	svcls	0x005201f3
	...
    2680:	00530001 	subseq	r0, r3, r1
    2684:	00000000 	andeq	r0, r0, r0
    2688:	04000000 	streq	r0, [r0], #-0
    268c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2690:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a0:	30000200 	andcc	r0, r0, r0, lsl #4
    26a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26a8:	00000000 	andeq	r0, r0, r0
    26ac:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    26b8:	00730008 	rsbseq	r0, r3, r8
    26bc:	0075243c 	rsbseq	r2, r5, ip, lsr r4
    26c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	00090000 	andeq	r0, r9, r0
    26cc:	3c5301f3 	ldfcce	f0, [r3], {243}	; 0xf3
    26d0:	21007524 	tstcs	r0, r4, lsr #10
    26d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26d8:	00000000 	andeq	r0, r0, r0
    26dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    26f0:	9f300002 	svcls	0x00300002
	...
    26fc:	00540001 	subseq	r0, r4, r1
    2700:	00000000 	andeq	r0, r0, r0
    2704:	01000000 	mrseq	r0, (UNDEF: 0)
    2708:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2718:	00020000 	andeq	r0, r2, r0
    271c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2720:	00000000 	andeq	r0, r0, r0
    2724:	00050000 	andeq	r0, r5, r0
    2728:	24340071 	ldrtcs	r0, [r4], #-113	; 0x71
    272c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000600 	vmax.u8	d0, d0, d0
    2738:	24345101 	ldrtcs	r5, [r4], #-257	; 0x101
    273c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    274c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2758:	01f30004 	mvnseq	r0, r4
    275c:	00009f50 	andeq	r9, r0, r0, asr pc
    2760:	00000000 	andeq	r0, r0, r0
    2764:	00010000 	andeq	r0, r1, r0
    2768:	00000050 	andeq	r0, r0, r0, asr r0
    276c:	00000000 	andeq	r0, r0, r0
    2770:	f3000400 	vshl.u8	d0, d0, d0
    2774:	009f5001 	addseq	r5, pc, r1
    2778:	00000000 	andeq	r0, r0, r0
    277c:	01000000 	mrseq	r0, (UNDEF: 0)
    2780:	00005000 	andeq	r5, r0, r0
    2784:	00000000 	andeq	r0, r0, r0
    2788:	00040000 	andeq	r0, r4, r0
    278c:	9f5001f3 	svcls	0x005001f3
	...
    2798:	00500001 	subseq	r0, r0, r1
    279c:	00000000 	andeq	r0, r0, r0
    27a0:	04000000 	streq	r0, [r0], #-0
    27a4:	5001f300 	andpl	pc, r1, r0, lsl #6
    27a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27ac:	00000000 	andeq	r0, r0, r0
    27b0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    27bc:	01f30004 	mvnseq	r0, r4
    27c0:	00009f50 	andeq	r9, r0, r0, asr pc
    27c4:	00000000 	andeq	r0, r0, r0
    27c8:	00010000 	andeq	r0, r1, r0
    27cc:	00000050 	andeq	r0, r0, r0, asr r0
    27d0:	00000000 	andeq	r0, r0, r0
    27d4:	f3000400 	vshl.u8	d0, d0, d0
    27d8:	009f5001 	addseq	r5, pc, r1
    27dc:	00000000 	andeq	r0, r0, r0
    27e0:	01000000 	mrseq	r0, (UNDEF: 0)
    27e4:	00005000 	andeq	r5, r0, r0
    27e8:	00000000 	andeq	r0, r0, r0
    27ec:	00040000 	andeq	r0, r4, r0
    27f0:	9f5001f3 	svcls	0x005001f3
	...
    27fc:	00500001 	subseq	r0, r0, r1
    2800:	00000000 	andeq	r0, r0, r0
    2804:	04000000 	streq	r0, [r0], #-0
    2808:	5001f300 	andpl	pc, r1, r0, lsl #6
    280c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2810:	00000000 	andeq	r0, r0, r0
    2814:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2828:	00510001 	subseq	r0, r1, r1
    282c:	00000000 	andeq	r0, r0, r0
    2830:	04000000 	streq	r0, [r0], #-0
    2834:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2838:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2848:	30000200 	andcc	r0, r0, r0, lsl #4
    284c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2850:	00000000 	andeq	r0, r0, r0
    2854:	52000100 	andpl	r0, r0, #0, 2
	...
    2868:	9f300002 	svcls	0x00300002
	...
    2874:	00530001 	subseq	r0, r3, r1
    2878:	00000000 	andeq	r0, r0, r0
    287c:	01000000 	mrseq	r0, (UNDEF: 0)
    2880:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2890:	00020000 	andeq	r0, r2, r0
    2894:	00009f30 	andeq	r9, r0, r0, lsr pc
    2898:	00000000 	andeq	r0, r0, r0
    289c:	00010000 	andeq	r0, r1, r0
    28a0:	00000054 	andeq	r0, r0, r4, asr r0
    28a4:	00000000 	andeq	r0, r0, r0
    28a8:	74000700 	strvc	r0, [r0], #-1792	; 0x700
    28ac:	7eff0a00 	vmovvc.f32	s1, #240	; 0xf0
    28b0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    28b4:	00000000 	andeq	r0, r0, r0
    28b8:	00080000 	andeq	r0, r8, r0
    28bc:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    28c0:	9f210075 	svcls	0x00210075
	...
    28cc:	00710006 	rsbseq	r0, r1, r6
    28d0:	9f210075 	svcls	0x00210075
	...
    28dc:	00540001 	subseq	r0, r4, r1
	...
    28ec:	02000000 	andeq	r0, r0, #0
    28f0:	009f3000 	addseq	r3, pc, r0
    28f4:	00000000 	andeq	r0, r0, r0
    28f8:	01000000 	mrseq	r0, (UNDEF: 0)
    28fc:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    290c:	00020000 	andeq	r0, r2, r0
    2910:	00009f30 	andeq	r9, r0, r0, lsr pc
    2914:	00000000 	andeq	r0, r0, r0
    2918:	00010000 	andeq	r0, r1, r0
    291c:	00000053 	andeq	r0, r0, r3, asr r0
    2920:	00000000 	andeq	r0, r0, r0
    2924:	53000100 	movwpl	r0, #256	; 0x100
	...
    2930:	00530001 	subseq	r0, r3, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	01000000 	mrseq	r0, (UNDEF: 0)
    293c:	00005500 	andeq	r5, r0, r0, lsl #10
    2940:	00000000 	andeq	r0, r0, r0
    2944:	00010000 	andeq	r0, r1, r0
    2948:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2958:	30000200 	andcc	r0, r0, r0, lsl #4
    295c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2960:	00000000 	andeq	r0, r0, r0
    2964:	52000100 	andpl	r0, r0, #0, 2
	...
    2970:	00550001 	subseq	r0, r5, r1
    2974:	00000000 	andeq	r0, r0, r0
    2978:	01000000 	mrseq	r0, (UNDEF: 0)
    297c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    298c:	00020000 	andeq	r0, r2, r0
    2990:	00009f30 	andeq	r9, r0, r0, lsr pc
    2994:	00000000 	andeq	r0, r0, r0
    2998:	00010000 	andeq	r0, r1, r0
    299c:	00000054 	andeq	r0, r0, r4, asr r0
	...
    29ac:	30000200 	andcc	r0, r0, r0, lsl #4
    29b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29b4:	00000000 	andeq	r0, r0, r0
    29b8:	53000100 	movwpl	r0, #256	; 0x100
	...
    29c4:	00530001 	subseq	r0, r3, r1
    29c8:	00000000 	andeq	r0, r0, r0
    29cc:	01000000 	mrseq	r0, (UNDEF: 0)
    29d0:	00005300 	andeq	r5, r0, r0, lsl #6
    29d4:	00000000 	andeq	r0, r0, r0
    29d8:	00010000 	andeq	r0, r1, r0
    29dc:	00000053 	andeq	r0, r0, r3, asr r0
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    29f0:	00530001 	subseq	r0, r3, r1
	...
    2a00:	02000000 	andeq	r0, r0, #0
    2a04:	009f3000 	addseq	r3, pc, r0
    2a08:	00000000 	andeq	r0, r0, r0
    2a0c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a10:	00005200 	andeq	r5, r0, r0, lsl #4
    2a14:	00000000 	andeq	r0, r0, r0
    2a18:	00010000 	andeq	r0, r1, r0
    2a1c:	00000055 	andeq	r0, r0, r5, asr r0
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	52000100 	andpl	r0, r0, #0, 2
	...
    2a38:	00510001 	subseq	r0, r1, r1
    2a3c:	00000000 	andeq	r0, r0, r0
    2a40:	04000000 	streq	r0, [r0], #-0
    2a44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2a48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2a58:	30000200 	andcc	r0, r0, r0, lsl #4
    2a5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	52000100 	andpl	r0, r0, #0, 2
	...
    2a78:	9f300002 	svcls	0x00300002
	...
    2a84:	00530001 	subseq	r0, r3, r1
    2a88:	00000000 	andeq	r0, r0, r0
    2a8c:	01000000 	mrseq	r0, (UNDEF: 0)
    2a90:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2aa0:	00020000 	andeq	r0, r2, r0
    2aa4:	00009f30 	andeq	r9, r0, r0, lsr pc
    2aa8:	00000000 	andeq	r0, r0, r0
    2aac:	00010000 	andeq	r0, r1, r0
    2ab0:	00000054 	andeq	r0, r0, r4, asr r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2ac4:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    2ac8:	08001180 	stmdaeq	r0, {r7, r8, ip}
    2acc:	80510001 	subshi	r0, r1, r1
    2ad0:	82080011 	andhi	r0, r8, #17
    2ad4:	04080011 	streq	r0, [r8], #-17
    2ad8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2adc:	0011829f 	mulseq	r1, pc, r2	; <UNPREDICTABLE>
    2ae0:	00118608 	andseq	r8, r1, r8, lsl #12
    2ae4:	51000108 	tstpl	r0, r8, lsl #2
    2ae8:	08001186 	stmdaeq	r0, {r1, r2, r7, r8, ip}
    2aec:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
    2af0:	01f30004 	mvnseq	r0, r4
    2af4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	f3000400 	vshl.u8	d0, d0, d0
    2b14:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2b24:	01000000 	mrseq	r0, (UNDEF: 0)
    2b28:	00005100 	andeq	r5, r0, r0, lsl #2
    2b2c:	00000000 	andeq	r0, r0, r0
    2b30:	00040000 	andeq	r0, r4, r0
    2b34:	9f5101f3 	svcls	0x005101f3
	...
    2b40:	00510001 	subseq	r0, r1, r1
    2b44:	00000000 	andeq	r0, r0, r0
    2b48:	04000000 	streq	r0, [r0], #-0
    2b4c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b60:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2b6c:	01f30004 	mvnseq	r0, r4
    2b70:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2b80:	00020000 	andeq	r0, r2, r0
    2b84:	00009f30 	andeq	r9, r0, r0, lsr pc
    2b88:	00000000 	andeq	r0, r0, r0
    2b8c:	00010000 	andeq	r0, r1, r0
    2b90:	00000053 	andeq	r0, r0, r3, asr r0
    2b94:	00000000 	andeq	r0, r0, r0
    2b98:	53000100 	movwpl	r0, #256	; 0x100
	...
    2ba4:	00510001 	subseq	r0, r1, r1
	...
    2bb4:	01000000 	mrseq	r0, (UNDEF: 0)
    2bb8:	00005000 	andeq	r5, r0, r0
    2bbc:	00000000 	andeq	r0, r0, r0
    2bc0:	00010000 	andeq	r0, r1, r0
    2bc4:	00000054 	andeq	r0, r0, r4, asr r0
    2bc8:	00000000 	andeq	r0, r0, r0
    2bcc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2bd8:	00540001 	subseq	r0, r4, r1
	...
    2be8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bec:	00005100 	andeq	r5, r0, r0, lsl #2
    2bf0:	00000000 	andeq	r0, r0, r0
    2bf4:	00040000 	andeq	r0, r4, r0
    2bf8:	9f5101f3 	svcls	0x005101f3
	...
    2c0c:	00520001 	subseq	r0, r2, r1
    2c10:	00000000 	andeq	r0, r0, r0
    2c14:	04000000 	streq	r0, [r0], #-0
    2c18:	5201f300 	andpl	pc, r1, #0, 6
    2c1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c2c:	53000100 	movwpl	r0, #256	; 0x100
	...
    2c38:	01f30004 	mvnseq	r0, r4
    2c3c:	00009f53 	andeq	r9, r0, r3, asr pc
    2c40:	00000000 	andeq	r0, r0, r0
    2c44:	00010000 	andeq	r0, r1, r0
    2c48:	00000053 	andeq	r0, r0, r3, asr r0
    2c4c:	00000000 	andeq	r0, r0, r0
    2c50:	f3000400 	vshl.u8	d0, d0, d0
    2c54:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2c64:	02000000 	andeq	r0, r0, #0
    2c68:	009f3000 	addseq	r3, pc, r0
    2c6c:	00000000 	andeq	r0, r0, r0
    2c70:	01000000 	mrseq	r0, (UNDEF: 0)
    2c74:	00005300 	andeq	r5, r0, r0, lsl #6
    2c78:	00000000 	andeq	r0, r0, r0
    2c7c:	00010000 	andeq	r0, r1, r0
    2c80:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2c90:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c9c:	01f30004 	mvnseq	r0, r4
    2ca0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cb0:	00010000 	andeq	r0, r1, r0
    2cb4:	00000053 	andeq	r0, r0, r3, asr r0
    2cb8:	00000000 	andeq	r0, r0, r0
    2cbc:	f3000400 	vshl.u8	d0, d0, d0
    2cc0:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2cd0:	02000000 	andeq	r0, r0, #0
    2cd4:	009f3000 	addseq	r3, pc, r0
    2cd8:	00000000 	andeq	r0, r0, r0
    2cdc:	06000000 	streq	r0, [r0], -r0
    2ce0:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2ce4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	01000000 	mrseq	r0, (UNDEF: 0)
    2cf0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2d00:	00010000 	andeq	r0, r1, r0
    2d04:	00000050 	andeq	r0, r0, r0, asr r0
    2d08:	00000000 	andeq	r0, r0, r0
    2d0c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2d20:	00510001 	subseq	r0, r1, r1
    2d24:	00000000 	andeq	r0, r0, r0
    2d28:	04000000 	streq	r0, [r0], #-0
    2d2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2d30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d40:	52000100 	andpl	r0, r0, #0, 2
	...
    2d4c:	01f30004 	mvnseq	r0, r4
    2d50:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2d60:	00010000 	andeq	r0, r1, r0
    2d64:	00000053 	andeq	r0, r0, r3, asr r0
    2d68:	00000000 	andeq	r0, r0, r0
    2d6c:	f3000400 	vshl.u8	d0, d0, d0
    2d70:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d80:	02000000 	andeq	r0, r0, #0
    2d84:	009f3000 	addseq	r3, pc, r0
    2d88:	00000000 	andeq	r0, r0, r0
    2d8c:	05000000 	streq	r0, [r0, #-0]
    2d90:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2d94:	00009f21 	andeq	r9, r0, r1, lsr #30
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	00050000 	andeq	r0, r5, r0
    2da0:	21370073 	teqcs	r7, r3, ror r0
    2da4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2da8:	00000000 	andeq	r0, r0, r0
    2dac:	53000100 	movwpl	r0, #256	; 0x100
	...
    2dc0:	00500001 	subseq	r0, r0, r1
    2dc4:	00000000 	andeq	r0, r0, r0
    2dc8:	01000000 	mrseq	r0, (UNDEF: 0)
    2dcc:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000051 	andeq	r0, r0, r1, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2dfc:	01000000 	mrseq	r0, (UNDEF: 0)
    2e00:	00005200 	andeq	r5, r0, r0, lsl #4
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	00040000 	andeq	r0, r4, r0
    2e0c:	9f5201f3 	svcls	0x005201f3
	...
    2e20:	00530001 	subseq	r0, r3, r1
    2e24:	00000000 	andeq	r0, r0, r0
    2e28:	04000000 	streq	r0, [r0], #-0
    2e2c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e40:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2e4c:	01f30004 	mvnseq	r0, r4
    2e50:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2e60:	00020000 	andeq	r0, r2, r0
    2e64:	00009f30 	andeq	r9, r0, r0, lsr pc
    2e68:	00000000 	andeq	r0, r0, r0
    2e6c:	00010000 	andeq	r0, r1, r0
    2e70:	00000053 	andeq	r0, r0, r3, asr r0
    2e74:	00000000 	andeq	r0, r0, r0
    2e78:	53000100 	movwpl	r0, #256	; 0x100
	...
    2e84:	00510001 	subseq	r0, r1, r1
	...
    2e94:	01000000 	mrseq	r0, (UNDEF: 0)
    2e98:	00005100 	andeq	r5, r0, r0, lsl #2
    2e9c:	00000000 	andeq	r0, r0, r0
    2ea0:	00040000 	andeq	r0, r4, r0
    2ea4:	9f5101f3 	svcls	0x005101f3
	...
    2eb8:	9f300002 	svcls	0x00300002
	...
    2ec4:	00530001 	subseq	r0, r3, r1
    2ec8:	00000000 	andeq	r0, r0, r0
    2ecc:	01000000 	mrseq	r0, (UNDEF: 0)
    2ed0:	00005300 	andeq	r5, r0, r0, lsl #6
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	00010000 	andeq	r0, r1, r0
    2edc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2eec:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2ef8:	01f30004 	mvnseq	r0, r4
    2efc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f0c:	00010000 	andeq	r0, r1, r0
    2f10:	00000052 	andeq	r0, r0, r2, asr r0
    2f14:	00000000 	andeq	r0, r0, r0
    2f18:	f3000400 	vshl.u8	d0, d0, d0
    2f1c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2f2c:	01000000 	mrseq	r0, (UNDEF: 0)
    2f30:	00005300 	andeq	r5, r0, r0, lsl #6
    2f34:	00000000 	andeq	r0, r0, r0
    2f38:	00040000 	andeq	r0, r4, r0
    2f3c:	9f5301f3 	svcls	0x005301f3
	...
    2f50:	9f300002 	svcls	0x00300002
	...
    2f5c:	00550001 	subseq	r0, r5, r1
    2f60:	00000000 	andeq	r0, r0, r0
    2f64:	01000000 	mrseq	r0, (UNDEF: 0)
    2f68:	00005500 	andeq	r5, r0, r0, lsl #10
    2f6c:	00000000 	andeq	r0, r0, r0
    2f70:	00010000 	andeq	r0, r1, r0
    2f74:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2f84:	30000200 	andcc	r0, r0, r0, lsl #4
    2f88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f8c:	00000000 	andeq	r0, r0, r0
    2f90:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2f9c:	00540001 	subseq	r0, r4, r1
	...
    2fac:	02000000 	andeq	r0, r0, #0
    2fb0:	009f3000 	addseq	r3, pc, r0
    2fb4:	00000000 	andeq	r0, r0, r0
    2fb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2fbc:	00005600 	andeq	r5, r0, r0, lsl #12
    2fc0:	00000000 	andeq	r0, r0, r0
    2fc4:	00010000 	andeq	r0, r1, r0
    2fc8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2fd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2fe4:	01f30004 	mvnseq	r0, r4
    2fe8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ff8:	00020000 	andeq	r0, r2, r0
    2ffc:	00009f30 	andeq	r9, r0, r0, lsr pc
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000053 	andeq	r0, r0, r3, asr r0
    300c:	00000000 	andeq	r0, r0, r0
    3010:	53000100 	movwpl	r0, #256	; 0x100
	...
    301c:	00510001 	subseq	r0, r1, r1
	...
    302c:	01000000 	mrseq	r0, (UNDEF: 0)
    3030:	00005100 	andeq	r5, r0, r0, lsl #2
    3034:	00000000 	andeq	r0, r0, r0
    3038:	00040000 	andeq	r0, r4, r0
    303c:	9f5101f3 	svcls	0x005101f3
	...
    3050:	9f300002 	svcls	0x00300002
	...
    305c:	00530001 	subseq	r0, r3, r1
    3060:	00000000 	andeq	r0, r0, r0
    3064:	01000000 	mrseq	r0, (UNDEF: 0)
    3068:	00005300 	andeq	r5, r0, r0, lsl #6
    306c:	00000000 	andeq	r0, r0, r0
    3070:	00010000 	andeq	r0, r1, r0
    3074:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3084:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3090:	01f30004 	mvnseq	r0, r4
    3094:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    30a4:	00020000 	andeq	r0, r2, r0
    30a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    30ac:	00000000 	andeq	r0, r0, r0
    30b0:	00010000 	andeq	r0, r1, r0
    30b4:	00000053 	andeq	r0, r0, r3, asr r0
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	53000100 	movwpl	r0, #256	; 0x100
	...
    30c8:	00510001 	subseq	r0, r1, r1
	...
    30d8:	01000000 	mrseq	r0, (UNDEF: 0)
    30dc:	00005100 	andeq	r5, r0, r0, lsl #2
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	00040000 	andeq	r0, r4, r0
    30e8:	9f5101f3 	svcls	0x005101f3
	...
    30fc:	9f300002 	svcls	0x00300002
	...
    3108:	00530001 	subseq	r0, r3, r1
    310c:	00000000 	andeq	r0, r0, r0
    3110:	01000000 	mrseq	r0, (UNDEF: 0)
    3114:	00005300 	andeq	r5, r0, r0, lsl #6
    3118:	00000000 	andeq	r0, r0, r0
    311c:	00010000 	andeq	r0, r1, r0
    3120:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3130:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    313c:	01f30004 	mvnseq	r0, r4
    3140:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3150:	00020000 	andeq	r0, r2, r0
    3154:	00009f30 	andeq	r9, r0, r0, lsr pc
    3158:	00000000 	andeq	r0, r0, r0
    315c:	00010000 	andeq	r0, r1, r0
    3160:	00000053 	andeq	r0, r0, r3, asr r0
    3164:	00000000 	andeq	r0, r0, r0
    3168:	53000100 	movwpl	r0, #256	; 0x100
	...
    3174:	00510001 	subseq	r0, r1, r1
	...
    3184:	01000000 	mrseq	r0, (UNDEF: 0)
    3188:	00005100 	andeq	r5, r0, r0, lsl #2
    318c:	00000000 	andeq	r0, r0, r0
    3190:	00040000 	andeq	r0, r4, r0
    3194:	9f5101f3 	svcls	0x005101f3
	...
    31a8:	9f300002 	svcls	0x00300002
	...
    31b4:	00530001 	subseq	r0, r3, r1
    31b8:	00000000 	andeq	r0, r0, r0
    31bc:	01000000 	mrseq	r0, (UNDEF: 0)
    31c0:	00005300 	andeq	r5, r0, r0, lsl #6
    31c4:	00000000 	andeq	r0, r0, r0
    31c8:	00010000 	andeq	r0, r1, r0
    31cc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31dc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31e8:	01f30004 	mvnseq	r0, r4
    31ec:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31fc:	00020000 	andeq	r0, r2, r0
    3200:	00009f30 	andeq	r9, r0, r0, lsr pc
    3204:	00000000 	andeq	r0, r0, r0
    3208:	00010000 	andeq	r0, r1, r0
    320c:	00000053 	andeq	r0, r0, r3, asr r0
    3210:	00000000 	andeq	r0, r0, r0
    3214:	53000100 	movwpl	r0, #256	; 0x100
	...
    3220:	00510001 	subseq	r0, r1, r1
	...
    3230:	01000000 	mrseq	r0, (UNDEF: 0)
    3234:	00005100 	andeq	r5, r0, r0, lsl #2
    3238:	00000000 	andeq	r0, r0, r0
    323c:	00040000 	andeq	r0, r4, r0
    3240:	9f5101f3 	svcls	0x005101f3
	...
    3254:	9f300002 	svcls	0x00300002
	...
    3260:	00530001 	subseq	r0, r3, r1
    3264:	00000000 	andeq	r0, r0, r0
    3268:	01000000 	mrseq	r0, (UNDEF: 0)
    326c:	00005300 	andeq	r5, r0, r0, lsl #6
    3270:	00000000 	andeq	r0, r0, r0
    3274:	00010000 	andeq	r0, r1, r0
    3278:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3288:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3294:	01f30004 	mvnseq	r0, r4
    3298:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    32a8:	00020000 	andeq	r0, r2, r0
    32ac:	00009f30 	andeq	r9, r0, r0, lsr pc
    32b0:	00000000 	andeq	r0, r0, r0
    32b4:	00010000 	andeq	r0, r1, r0
    32b8:	00000053 	andeq	r0, r0, r3, asr r0
    32bc:	00000000 	andeq	r0, r0, r0
    32c0:	53000100 	movwpl	r0, #256	; 0x100
	...
    32cc:	00510001 	subseq	r0, r1, r1
	...
    32dc:	01000000 	mrseq	r0, (UNDEF: 0)
    32e0:	00005100 	andeq	r5, r0, r0, lsl #2
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	00040000 	andeq	r0, r4, r0
    32ec:	9f5101f3 	svcls	0x005101f3
	...
    3300:	9f300002 	svcls	0x00300002
	...
    330c:	00530001 	subseq	r0, r3, r1
    3310:	00000000 	andeq	r0, r0, r0
    3314:	01000000 	mrseq	r0, (UNDEF: 0)
    3318:	00005300 	andeq	r5, r0, r0, lsl #6
    331c:	00000000 	andeq	r0, r0, r0
    3320:	00010000 	andeq	r0, r1, r0
    3324:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3334:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3340:	01f30004 	mvnseq	r0, r4
    3344:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3354:	00020000 	andeq	r0, r2, r0
    3358:	00009f30 	andeq	r9, r0, r0, lsr pc
    335c:	00000000 	andeq	r0, r0, r0
    3360:	00010000 	andeq	r0, r1, r0
    3364:	00000053 	andeq	r0, r0, r3, asr r0
    3368:	00000000 	andeq	r0, r0, r0
    336c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3378:	00510001 	subseq	r0, r1, r1
	...
    3388:	01000000 	mrseq	r0, (UNDEF: 0)
    338c:	00005100 	andeq	r5, r0, r0, lsl #2
    3390:	00000000 	andeq	r0, r0, r0
    3394:	00040000 	andeq	r0, r4, r0
    3398:	9f5101f3 	svcls	0x005101f3
	...
    33ac:	9f300002 	svcls	0x00300002
	...
    33b8:	00530001 	subseq	r0, r3, r1
    33bc:	00000000 	andeq	r0, r0, r0
    33c0:	01000000 	mrseq	r0, (UNDEF: 0)
    33c4:	00005300 	andeq	r5, r0, r0, lsl #6
    33c8:	00000000 	andeq	r0, r0, r0
    33cc:	00010000 	andeq	r0, r1, r0
    33d0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33e0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33ec:	01f30004 	mvnseq	r0, r4
    33f0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3400:	00020000 	andeq	r0, r2, r0
    3404:	00009f30 	andeq	r9, r0, r0, lsr pc
    3408:	00000000 	andeq	r0, r0, r0
    340c:	00010000 	andeq	r0, r1, r0
    3410:	00000053 	andeq	r0, r0, r3, asr r0
    3414:	00000000 	andeq	r0, r0, r0
    3418:	53000100 	movwpl	r0, #256	; 0x100
	...
    3424:	00510001 	subseq	r0, r1, r1
	...
    3434:	01000000 	mrseq	r0, (UNDEF: 0)
    3438:	00005100 	andeq	r5, r0, r0, lsl #2
    343c:	00000000 	andeq	r0, r0, r0
    3440:	00040000 	andeq	r0, r4, r0
    3444:	9f5101f3 	svcls	0x005101f3
	...
    3458:	9f300002 	svcls	0x00300002
	...
    3464:	00530001 	subseq	r0, r3, r1
    3468:	00000000 	andeq	r0, r0, r0
    346c:	01000000 	mrseq	r0, (UNDEF: 0)
    3470:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3480:	00010000 	andeq	r0, r1, r0
    3484:	00000051 	andeq	r0, r0, r1, asr r0
    3488:	00000000 	andeq	r0, r0, r0
    348c:	f3000400 	vshl.u8	d0, d0, d0
    3490:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    34a0:	02000000 	andeq	r0, r0, #0
    34a4:	009f3000 	addseq	r3, pc, r0
    34a8:	00000000 	andeq	r0, r0, r0
    34ac:	01000000 	mrseq	r0, (UNDEF: 0)
    34b0:	00005300 	andeq	r5, r0, r0, lsl #6
    34b4:	00000000 	andeq	r0, r0, r0
    34b8:	00010000 	andeq	r0, r1, r0
    34bc:	00000053 	andeq	r0, r0, r3, asr r0
    34c0:	00000000 	andeq	r0, r0, r0
    34c4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    34d8:	00510001 	subseq	r0, r1, r1
    34dc:	00000000 	andeq	r0, r0, r0
    34e0:	04000000 	streq	r0, [r0], #-0
    34e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    34e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    34f8:	30000200 	andcc	r0, r0, r0, lsl #4
    34fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3500:	00000000 	andeq	r0, r0, r0
    3504:	53000100 	movwpl	r0, #256	; 0x100
	...
    3510:	00510001 	subseq	r0, r1, r1
	...
    3520:	01000000 	mrseq	r0, (UNDEF: 0)
    3524:	00005100 	andeq	r5, r0, r0, lsl #2
    3528:	00000000 	andeq	r0, r0, r0
    352c:	00040000 	andeq	r0, r4, r0
    3530:	9f5101f3 	svcls	0x005101f3
	...
    3544:	9f300002 	svcls	0x00300002
	...
    3550:	00530001 	subseq	r0, r3, r1
    3554:	00000000 	andeq	r0, r0, r0
    3558:	01000000 	mrseq	r0, (UNDEF: 0)
    355c:	00005300 	andeq	r5, r0, r0, lsl #6
    3560:	00000000 	andeq	r0, r0, r0
    3564:	00010000 	andeq	r0, r1, r0
    3568:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3578:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3584:	01f30004 	mvnseq	r0, r4
    3588:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3598:	00020000 	andeq	r0, r2, r0
    359c:	00009f30 	andeq	r9, r0, r0, lsr pc
    35a0:	00000000 	andeq	r0, r0, r0
    35a4:	00010000 	andeq	r0, r1, r0
    35a8:	00000053 	andeq	r0, r0, r3, asr r0
    35ac:	00000000 	andeq	r0, r0, r0
    35b0:	53000100 	movwpl	r0, #256	; 0x100
	...
    35bc:	00510001 	subseq	r0, r1, r1
	...
    35cc:	01000000 	mrseq	r0, (UNDEF: 0)
    35d0:	00005100 	andeq	r5, r0, r0, lsl #2
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	00040000 	andeq	r0, r4, r0
    35dc:	9f5101f3 	svcls	0x005101f3
	...
    35f0:	9f300002 	svcls	0x00300002
	...
    35fc:	00530001 	subseq	r0, r3, r1
    3600:	00000000 	andeq	r0, r0, r0
    3604:	01000000 	mrseq	r0, (UNDEF: 0)
    3608:	00005300 	andeq	r5, r0, r0, lsl #6
    360c:	00000000 	andeq	r0, r0, r0
    3610:	00010000 	andeq	r0, r1, r0
    3614:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3624:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3630:	01f30004 	mvnseq	r0, r4
    3634:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3644:	00020000 	andeq	r0, r2, r0
    3648:	00009f30 	andeq	r9, r0, r0, lsr pc
    364c:	00000000 	andeq	r0, r0, r0
    3650:	00010000 	andeq	r0, r1, r0
    3654:	00000053 	andeq	r0, r0, r3, asr r0
    3658:	00000000 	andeq	r0, r0, r0
    365c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3668:	00510001 	subseq	r0, r1, r1
	...
    3678:	01000000 	mrseq	r0, (UNDEF: 0)
    367c:	00005100 	andeq	r5, r0, r0, lsl #2
    3680:	00000000 	andeq	r0, r0, r0
    3684:	00040000 	andeq	r0, r4, r0
    3688:	9f5101f3 	svcls	0x005101f3
	...
    369c:	9f300002 	svcls	0x00300002
	...
    36a8:	00530001 	subseq	r0, r3, r1
    36ac:	00000000 	andeq	r0, r0, r0
    36b0:	01000000 	mrseq	r0, (UNDEF: 0)
    36b4:	00005300 	andeq	r5, r0, r0, lsl #6
    36b8:	00000000 	andeq	r0, r0, r0
    36bc:	00010000 	andeq	r0, r1, r0
    36c0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36d0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36dc:	01f30004 	mvnseq	r0, r4
    36e0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36f0:	00020000 	andeq	r0, r2, r0
    36f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    36f8:	00000000 	andeq	r0, r0, r0
    36fc:	00010000 	andeq	r0, r1, r0
    3700:	00000053 	andeq	r0, r0, r3, asr r0
    3704:	00000000 	andeq	r0, r0, r0
    3708:	53000100 	movwpl	r0, #256	; 0x100
	...
    3714:	00510001 	subseq	r0, r1, r1
	...
    3724:	01000000 	mrseq	r0, (UNDEF: 0)
    3728:	00005100 	andeq	r5, r0, r0, lsl #2
    372c:	00000000 	andeq	r0, r0, r0
    3730:	00040000 	andeq	r0, r4, r0
    3734:	9f5101f3 	svcls	0x005101f3
	...
    3748:	9f300002 	svcls	0x00300002
	...
    3754:	00530001 	subseq	r0, r3, r1
    3758:	00000000 	andeq	r0, r0, r0
    375c:	01000000 	mrseq	r0, (UNDEF: 0)
    3760:	00005300 	andeq	r5, r0, r0, lsl #6
    3764:	00000000 	andeq	r0, r0, r0
    3768:	00010000 	andeq	r0, r1, r0
    376c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    377c:	52000100 	andpl	r0, r0, #0, 2
	...
    3788:	01f30004 	mvnseq	r0, r4
    378c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    379c:	00010000 	andeq	r0, r1, r0
    37a0:	00000052 	andeq	r0, r0, r2, asr r0
    37a4:	00000000 	andeq	r0, r0, r0
    37a8:	f3000400 	vshl.u8	d0, d0, d0
    37ac:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    37bc:	01000000 	mrseq	r0, (UNDEF: 0)
    37c0:	00005000 	andeq	r5, r0, r0
    37c4:	00000000 	andeq	r0, r0, r0
    37c8:	00030000 	andeq	r0, r3, r0
    37cc:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005100 	andeq	r5, r0, r0, lsl #2
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00040000 	andeq	r0, r4, r0
    37ec:	9f5101f3 	svcls	0x005101f3
	...
    37f8:	00510001 	subseq	r0, r1, r1
    37fc:	00000000 	andeq	r0, r0, r0
    3800:	04000000 	streq	r0, [r0], #-0
    3804:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3808:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3818:	52000100 	andpl	r0, r0, #0, 2
	...
    3824:	01f30004 	mvnseq	r0, r4
    3828:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3838:	00010000 	andeq	r0, r1, r0
    383c:	00000051 	andeq	r0, r0, r1, asr r0
    3840:	00000000 	andeq	r0, r0, r0
    3844:	f3000400 	vshl.u8	d0, d0, d0
    3848:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3858:	01000000 	mrseq	r0, (UNDEF: 0)
    385c:	00005100 	andeq	r5, r0, r0, lsl #2
    3860:	00000000 	andeq	r0, r0, r0
    3864:	00040000 	andeq	r0, r4, r0
    3868:	9f5101f3 	svcls	0x005101f3
	...
    387c:	00510001 	subseq	r0, r1, r1
    3880:	00000000 	andeq	r0, r0, r0
    3884:	04000000 	streq	r0, [r0], #-0
    3888:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    388c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    389c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    38a8:	01f30004 	mvnseq	r0, r4
    38ac:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    38bc:	00010000 	andeq	r0, r1, r0
    38c0:	00000051 	andeq	r0, r0, r1, asr r0
    38c4:	00000000 	andeq	r0, r0, r0
    38c8:	f3000400 	vshl.u8	d0, d0, d0
    38cc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    38dc:	01000000 	mrseq	r0, (UNDEF: 0)
    38e0:	00005100 	andeq	r5, r0, r0, lsl #2
    38e4:	00000000 	andeq	r0, r0, r0
    38e8:	00040000 	andeq	r0, r4, r0
    38ec:	9f5101f3 	svcls	0x005101f3
	...
    3900:	00500001 	subseq	r0, r0, r1
    3904:	00000000 	andeq	r0, r0, r0
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005500 	andeq	r5, r0, r0, lsl #10
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00010000 	andeq	r0, r1, r0
    3918:	00000050 	andeq	r0, r0, r0, asr r0
    391c:	00000000 	andeq	r0, r0, r0
    3920:	f3000400 	vshl.u8	d0, d0, d0
    3924:	009f5001 	addseq	r5, pc, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	01000000 	mrseq	r0, (UNDEF: 0)
    3930:	00005000 	andeq	r5, r0, r0
    3934:	00000000 	andeq	r0, r0, r0
    3938:	00010000 	andeq	r0, r1, r0
    393c:	00000055 	andeq	r0, r0, r5, asr r0
    3940:	00000000 	andeq	r0, r0, r0
    3944:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    397c:	01f30004 	mvnseq	r0, r4
    3980:	00009f51 	andeq	r9, r0, r1, asr pc
    3984:	00000000 	andeq	r0, r0, r0
    3988:	00010000 	andeq	r0, r1, r0
    398c:	00000054 	andeq	r0, r0, r4, asr r0
    3990:	00000000 	andeq	r0, r0, r0
    3994:	f3000400 	vshl.u8	d0, d0, d0
    3998:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    39a8:	02000000 	andeq	r0, r0, #0
    39ac:	009f3000 	addseq	r3, pc, r0
    39b0:	00000000 	andeq	r0, r0, r0
    39b4:	01000000 	mrseq	r0, (UNDEF: 0)
    39b8:	00005700 	andeq	r5, r0, r0, lsl #14
    39bc:	00000000 	andeq	r0, r0, r0
    39c0:	00010000 	andeq	r0, r1, r0
    39c4:	00000057 	andeq	r0, r0, r7, asr r0
	...
    39d4:	31000200 	mrscc	r0, R8_usr
    39d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    39dc:	00000000 	andeq	r0, r0, r0
    39e0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    39ec:	00560001 	subseq	r0, r6, r1
	...
    39fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3a00:	00005100 	andeq	r5, r0, r0, lsl #2
    3a04:	00000000 	andeq	r0, r0, r0
    3a08:	00040000 	andeq	r0, r4, r0
    3a0c:	9f5101f3 	svcls	0x005101f3
	...
    3a20:	00510001 	subseq	r0, r1, r1
    3a24:	00000000 	andeq	r0, r0, r0
    3a28:	04000000 	streq	r0, [r0], #-0
    3a2c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3a30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3a40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a4c:	00540001 	subseq	r0, r4, r1
    3a50:	00000000 	andeq	r0, r0, r0
    3a54:	01000000 	mrseq	r0, (UNDEF: 0)
    3a58:	00005000 	andeq	r5, r0, r0
    3a5c:	00000000 	andeq	r0, r0, r0
    3a60:	00040000 	andeq	r0, r4, r0
    3a64:	9f5001f3 	svcls	0x005001f3
	...
    3a70:	00500001 	subseq	r0, r0, r1
    3a74:	00000000 	andeq	r0, r0, r0
    3a78:	01000000 	mrseq	r0, (UNDEF: 0)
    3a7c:	00005400 	andeq	r5, r0, r0, lsl #8
    3a80:	00000000 	andeq	r0, r0, r0
    3a84:	00010000 	andeq	r0, r1, r0
    3a88:	00000050 	andeq	r0, r0, r0, asr r0
    3a8c:	00000000 	andeq	r0, r0, r0
    3a90:	f3000400 	vshl.u8	d0, d0, d0
    3a94:	009f5001 	addseq	r5, pc, r1
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3aa0:	00005000 	andeq	r5, r0, r0
    3aa4:	00000000 	andeq	r0, r0, r0
    3aa8:	00040000 	andeq	r0, r4, r0
    3aac:	9f5001f3 	svcls	0x005001f3
	...
    3ab8:	00500001 	subseq	r0, r0, r1
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	04000000 	streq	r0, [r0], #-0
    3ac4:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ac8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ad8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3ae4:	00550001 	subseq	r0, r5, r1
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	04000000 	streq	r0, [r0], #-0
    3af0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3af8:	00000000 	andeq	r0, r0, r0
    3afc:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3b08:	01f30004 	mvnseq	r0, r4
    3b0c:	00009f51 	andeq	r9, r0, r1, asr pc
    3b10:	00000000 	andeq	r0, r0, r0
    3b14:	00010000 	andeq	r0, r1, r0
    3b18:	00000055 	andeq	r0, r0, r5, asr r0
    3b1c:	00000000 	andeq	r0, r0, r0
    3b20:	f3000400 	vshl.u8	d0, d0, d0
    3b24:	009f5101 	addseq	r5, pc, r1, lsl #2
    3b28:	00000000 	andeq	r0, r0, r0
    3b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3b30:	00005500 	andeq	r5, r0, r0, lsl #10
    3b34:	00000000 	andeq	r0, r0, r0
    3b38:	00040000 	andeq	r0, r4, r0
    3b3c:	9f5101f3 	svcls	0x005101f3
	...
    3b50:	00530001 	subseq	r0, r3, r1
    3b54:	00000000 	andeq	r0, r0, r0
    3b58:	05000000 	streq	r0, [r0, #-0]
    3b5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b60:	00000823 	andeq	r0, r0, r3, lsr #16
	...
    3b70:	00010000 	andeq	r0, r1, r0
    3b74:	00000052 	andeq	r0, r0, r2, asr r0
    3b78:	00000000 	andeq	r0, r0, r0
    3b7c:	f3000500 	vrshl.u8	d0, d0, d0
    3b80:	04235101 	strteq	r5, [r3], #-257	; 0x101
	...
    3b94:	00510001 	subseq	r0, r1, r1
    3b98:	00000000 	andeq	r0, r0, r0
    3b9c:	05000000 	streq	r0, [r0, #-0]
    3ba0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3ba4:	00000223 	andeq	r0, r0, r3, lsr #4
	...
    3bb4:	00010000 	andeq	r0, r1, r0
    3bb8:	00000050 	andeq	r0, r0, r0, asr r0
    3bbc:	00000000 	andeq	r0, r0, r0
    3bc0:	f3000400 	vshl.u8	d0, d0, d0
    3bc4:	009f5001 	addseq	r5, pc, r1
	...
    3bd4:	02000000 	andeq	r0, r0, #0
    3bd8:	009f3000 	addseq	r3, pc, r0
    3bdc:	00000000 	andeq	r0, r0, r0
    3be0:	01000000 	mrseq	r0, (UNDEF: 0)
    3be4:	00005500 	andeq	r5, r0, r0, lsl #10
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	00010000 	andeq	r0, r1, r0
    3bf0:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c00:	30000200 	andcc	r0, r0, r0, lsl #4
    3c04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c08:	00000000 	andeq	r0, r0, r0
    3c0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3c18:	00760007 	rsbseq	r0, r6, r7
    3c1c:	1afdff0b 	bne	fff83850 <SCS_BASE+0x1ff75850>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c34:	01f30019 	mvnseq	r0, r9, lsl r0
    3c38:	94022351 	strls	r2, [r2], #-849	; 0x351
    3c3c:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    3c40:	7324381a 	teqvc	r4, #1703936	; 0x1a0000
    3c44:	ff0a2100 			; <UNDEFINED> instruction: 0xff0a2100
    3c48:	000a1aff 	strdeq	r1, [sl], -pc	; <UNPREDICTABLE>
    3c4c:	009f2101 	addseq	r2, pc, r1, lsl #2
	...
    3c5c:	02000000 	andeq	r0, r0, #0
    3c60:	009f3000 	addseq	r3, pc, r0
    3c64:	00000000 	andeq	r0, r0, r0
    3c68:	05000000 	streq	r0, [r0, #-0]
    3c6c:	38007100 	stmdacc	r0, {r8, ip, sp, lr}
    3c70:	00009f24 	andeq	r9, r0, r4, lsr #30
    3c74:	00000000 	andeq	r0, r0, r0
    3c78:	000a0000 	andeq	r0, sl, r0
    3c7c:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    3c80:	38029402 	stmdacc	r2, {r1, sl, ip, pc}
    3c84:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    3c94:	00010000 	andeq	r0, r1, r0
    3c98:	00000053 	andeq	r0, r0, r3, asr r0
    3c9c:	00000000 	andeq	r0, r0, r0
    3ca0:	f3000500 	vrshl.u8	d0, d0, d0
    3ca4:	08235101 	stmdaeq	r3!, {r0, r8, ip, lr}
	...
    3cb8:	00520001 	subseq	r0, r2, r1
    3cbc:	00000000 	andeq	r0, r0, r0
    3cc0:	05000000 	streq	r0, [r0, #-0]
    3cc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3cc8:	00000423 	andeq	r0, r0, r3, lsr #8
	...
    3cd8:	00010000 	andeq	r0, r1, r0
    3cdc:	00000051 	andeq	r0, r0, r1, asr r0
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	f3000500 	vrshl.u8	d0, d0, d0
    3ce8:	02235101 	eoreq	r5, r3, #1073741824	; 0x40000000
	...
    3cfc:	00500001 	subseq	r0, r0, r1
    3d00:	00000000 	andeq	r0, r0, r0
    3d04:	04000000 	streq	r0, [r0], #-0
    3d08:	5001f300 	andpl	pc, r1, r0, lsl #6
    3d0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d1c:	30000200 	andcc	r0, r0, r0, lsl #4
    3d20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d24:	00000000 	andeq	r0, r0, r0
    3d28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3d34:	00530001 	subseq	r0, r3, r1
	...
    3d44:	02000000 	andeq	r0, r0, #0
    3d48:	009f3000 	addseq	r3, pc, r0
    3d4c:	00000000 	andeq	r0, r0, r0
    3d50:	01000000 	mrseq	r0, (UNDEF: 0)
    3d54:	00005600 	andeq	r5, r0, r0, lsl #12
    3d58:	00000000 	andeq	r0, r0, r0
    3d5c:	00070000 	andeq	r0, r7, r0
    3d60:	ff0b0076 			; <UNDEFINED> instruction: 0xff0b0076
    3d64:	009f1adf 			; <UNDEFINED> instruction: 0x009f1adf
    3d68:	00000000 	andeq	r0, r0, r0
    3d6c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d70:	00005100 	andeq	r5, r0, r0, lsl #2
    3d74:	00000000 	andeq	r0, r0, r0
    3d78:	00190000 	andseq	r0, r9, r0
    3d7c:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    3d80:	0a029402 	beq	a8d90 <__Stack_Size+0xa8990>
    3d84:	3c1affff 	ldccc	15, cr15, [sl], {255}	; 0xff
    3d88:	21007224 	tstcs	r0, r4, lsr #4
    3d8c:	1affff0a 	bne	39bc <__Stack_Size+0x35bc>
    3d90:	2110000a 	tstcs	r0, sl
    3d94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3da4:	30000200 	andcc	r0, r0, r0, lsl #4
    3da8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3dac:	00000000 	andeq	r0, r0, r0
    3db0:	71000500 	tstvc	r0, r0, lsl #10
    3db4:	9f243c00 	svcls	0x00243c00
	...
    3dc0:	01f3000a 	mvnseq	r0, sl
    3dc4:	94022351 	strls	r2, [r2], #-849	; 0x351
    3dc8:	9f243c02 	svcls	0x00243c02
	...
    3ddc:	00510001 	subseq	r0, r1, r1
    3de0:	00000000 	andeq	r0, r0, r0
    3de4:	04000000 	streq	r0, [r0], #-0
    3de8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3dec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3dfc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e08:	01f30004 	mvnseq	r0, r4
    3e0c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e1c:	00010000 	andeq	r0, r1, r0
    3e20:	00000050 	andeq	r0, r0, r0, asr r0
    3e24:	00000000 	andeq	r0, r0, r0
    3e28:	f3000400 	vshl.u8	d0, d0, d0
    3e2c:	009f5001 	addseq	r5, pc, r1
	...
    3e3c:	01000000 	mrseq	r0, (UNDEF: 0)
    3e40:	00005000 	andeq	r5, r0, r0
    3e44:	00000000 	andeq	r0, r0, r0
    3e48:	00040000 	andeq	r0, r4, r0
    3e4c:	9f5001f3 	svcls	0x005001f3
	...
    3e60:	00500001 	subseq	r0, r0, r1
    3e64:	00000000 	andeq	r0, r0, r0
    3e68:	04000000 	streq	r0, [r0], #-0
    3e6c:	5001f300 	andpl	pc, r1, r0, lsl #6
    3e70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e8c:	01f30004 	mvnseq	r0, r4
    3e90:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3ea0:	00010000 	andeq	r0, r1, r0
    3ea4:	00000050 	andeq	r0, r0, r0, asr r0
    3ea8:	00000000 	andeq	r0, r0, r0
    3eac:	f3000400 	vshl.u8	d0, d0, d0
    3eb0:	009f5001 	addseq	r5, pc, r1
	...
    3ec0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ec4:	00005000 	andeq	r5, r0, r0
    3ec8:	00000000 	andeq	r0, r0, r0
    3ecc:	00040000 	andeq	r0, r4, r0
    3ed0:	9f5001f3 	svcls	0x005001f3
	...
    3ee4:	9f300002 	svcls	0x00300002
	...
    3ef0:	0071000a 	rsbseq	r0, r1, sl
    3ef4:	401a0073 	andsmi	r0, sl, r3, ror r0
    3ef8:	9f2e3024 	svcls	0x002e3024
	...
    3f04:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
    3f08:	08001192 	stmdaeq	r0, {r1, r4, r7, r8, ip}
    3f0c:	92510001 	subsls	r0, r1, #1
    3f10:	98080011 	stmdals	r8, {r0, r4}
    3f14:	04080011 	streq	r0, [r8], #-17
    3f18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3f2c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f38:	01f30004 	mvnseq	r0, r4
    3f3c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f4c:	00020000 	andeq	r0, r2, r0
    3f50:	00009f30 	andeq	r9, r0, r0, lsr pc
    3f54:	00000000 	andeq	r0, r0, r0
    3f58:	00010000 	andeq	r0, r1, r0
    3f5c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3f6c:	30000200 	andcc	r0, r0, r0, lsl #4
    3f70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f74:	00000000 	andeq	r0, r0, r0
    3f78:	73000600 	movwvc	r0, #1536	; 0x600
    3f7c:	1a007100 	bne	20384 <__Stack_Size+0x1ff84>
    3f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3f90:	30000200 	andcc	r0, r0, r0, lsl #4
    3f94:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3f98:	00000000 	andeq	r0, r0, r0
    3f9c:	71000600 	tstvc	r0, r0, lsl #12
    3fa0:	1a007200 	bne	207a8 <__Stack_Size+0x203a8>
    3fa4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fa8:	00000000 	andeq	r0, r0, r0
    3fac:	00119800 	andseq	r9, r1, r0, lsl #16
    3fb0:	00119a08 	andseq	r9, r1, r8, lsl #20
    3fb4:	51000108 	tstpl	r0, r8, lsl #2
    3fb8:	0800119a 	stmdaeq	r0, {r1, r3, r4, r7, r8, ip}
    3fbc:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
    3fc0:	01f30004 	mvnseq	r0, r4
    3fc4:	00009f51 	andeq	r9, r0, r1, asr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	11ac0000 			; <UNDEFINED> instruction: 0x11ac0000
    3fd0:	11bc0800 			; <UNDEFINED> instruction: 0x11bc0800
    3fd4:	00010800 	andeq	r0, r1, r0, lsl #16
    3fd8:	0011bc50 	andseq	fp, r1, r0, asr ip
    3fdc:	0011c408 	andseq	ip, r1, r8, lsl #8
    3fe0:	70000308 	andvc	r0, r0, r8, lsl #6
    3fe4:	11c49f7e 	bicne	r9, r4, lr, ror pc
    3fe8:	11c80800 	bicne	r0, r8, r0, lsl #16
    3fec:	00040800 	andeq	r0, r4, r0, lsl #16
    3ff0:	9f5001f3 	svcls	0x005001f3
    3ff4:	080011c8 	stmdaeq	r0, {r3, r6, r7, r8, ip}
    3ff8:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
    3ffc:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4010:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    401c:	01f30004 	mvnseq	r0, r4
    4020:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4030:	00020000 	andeq	r0, r2, r0
    4034:	00009f30 	andeq	r9, r0, r0, lsr pc
    4038:	00000000 	andeq	r0, r0, r0
    403c:	00010000 	andeq	r0, r1, r0
    4040:	00000053 	andeq	r0, r0, r3, asr r0
	...
    4050:	70000800 	andvc	r0, r0, r0, lsl #16
    4054:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    4058:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    4068:	02000000 	andeq	r0, r0, #0
    406c:	009f3000 	addseq	r3, pc, r0
    4070:	00000000 	andeq	r0, r0, r0
    4074:	0b000000 	bleq	407c <__Stack_Size+0x3c7c>
    4078:	70007300 	andvc	r7, r0, r0, lsl #6
    407c:	1aff0800 	bne	fffc6084 <SCS_BASE+0x1ffb8084>
    4080:	9f1a3125 	svcls	0x001a3125
	...
    4094:	00500001 	subseq	r0, r0, r1
    4098:	00000000 	andeq	r0, r0, r0
    409c:	04000000 	streq	r0, [r0], #-0
    40a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    40a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    40a8:	00000000 	andeq	r0, r0, r0
    40ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    40b8:	01f30004 	mvnseq	r0, r4
    40bc:	00009f50 	andeq	r9, r0, r0, asr pc
    40c0:	00000000 	andeq	r0, r0, r0
    40c4:	00010000 	andeq	r0, r1, r0
    40c8:	00000050 	andeq	r0, r0, r0, asr r0
    40cc:	00000000 	andeq	r0, r0, r0
    40d0:	f3000400 	vshl.u8	d0, d0, d0
    40d4:	009f5001 	addseq	r5, pc, r1
    40d8:	00000000 	andeq	r0, r0, r0
    40dc:	01000000 	mrseq	r0, (UNDEF: 0)
    40e0:	00005000 	andeq	r5, r0, r0
    40e4:	00000000 	andeq	r0, r0, r0
    40e8:	00040000 	andeq	r0, r4, r0
    40ec:	9f5001f3 	svcls	0x005001f3
	...
    40f8:	00500001 	subseq	r0, r0, r1
    40fc:	00000000 	andeq	r0, r0, r0
    4100:	04000000 	streq	r0, [r0], #-0
    4104:	5001f300 	andpl	pc, r1, r0, lsl #6
    4108:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4124:	00500001 	subseq	r0, r0, r1
    4128:	00000000 	andeq	r0, r0, r0
    412c:	01000000 	mrseq	r0, (UNDEF: 0)
    4130:	00005400 	andeq	r5, r0, r0, lsl #8
    4134:	00000000 	andeq	r0, r0, r0
    4138:	00040000 	andeq	r0, r4, r0
    413c:	9f5001f3 	svcls	0x005001f3
	...
    4150:	00510001 	subseq	r0, r1, r1
    4154:	00000000 	andeq	r0, r0, r0
    4158:	01000000 	mrseq	r0, (UNDEF: 0)
    415c:	00005500 	andeq	r5, r0, r0, lsl #10
    4160:	00000000 	andeq	r0, r0, r0
    4164:	00040000 	andeq	r0, r4, r0
    4168:	9f5101f3 	svcls	0x005101f3
	...
    417c:	9f300002 	svcls	0x00300002
	...
    4188:	0073000b 	rsbseq	r0, r3, fp
    418c:	1acfff0b 	bne	ff403dc0 <SCS_BASE+0x1f3f5dc0>
    4190:	1affff0a 	bne	3dc0 <__Stack_Size+0x39c0>
    4194:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4198:	00000000 	andeq	r0, r0, r0
    419c:	73000700 	movwvc	r0, #1792	; 0x700
    41a0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    41a4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    41a8:	00000000 	andeq	r0, r0, r0
    41ac:	000b0000 	andeq	r0, fp, r0
    41b0:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    41b4:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    41b8:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    41bc:	00000000 	andeq	r0, r0, r0
    41c0:	07000000 	streq	r0, [r0, -r0]
    41c4:	0a007300 	beq	20dcc <__Stack_Size+0x209cc>
    41c8:	9f1affff 	svcls	0x001affff
	...
    41d4:	0875001c 	ldmdaeq	r5!, {r2, r3, r4}^
    41d8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    41dc:	04751aff 	ldrbteq	r1, [r5], #-2815	; 0xaff
    41e0:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    41e4:	71211aff 	strdvc	r1, [r1, -pc]!
    41e8:	00722100 	rsbseq	r2, r2, r0, lsl #2
    41ec:	ffff0a21 			; <UNDEFINED> instruction: 0xffff0a21
    41f0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    41f4:	00000000 	andeq	r0, r0, r0
    41f8:	000b0000 	andeq	r0, fp, r0
    41fc:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    4200:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    4204:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4208:	00000000 	andeq	r0, r0, r0
    420c:	07000000 	streq	r0, [r0, -r0]
    4210:	0a007300 	beq	20e18 <__Stack_Size+0x20a18>
    4214:	9f1affff 	svcls	0x001affff
	...
    4220:	00520001 	subseq	r0, r2, r1
    4224:	00000000 	andeq	r0, r0, r0
    4228:	06000000 	streq	r0, [r0], -r0
    422c:	72007300 	andvc	r7, r0, #0, 6
    4230:	009f2100 	addseq	r2, pc, r0, lsl #2
    4234:	00000000 	andeq	r0, r0, r0
    4238:	01000000 	mrseq	r0, (UNDEF: 0)
    423c:	00005200 	andeq	r5, r0, r0, lsl #4
    4240:	00000000 	andeq	r0, r0, r0
    4244:	00300000 	eorseq	r0, r0, r0
    4248:	91066491 			; <UNDEFINED> instruction: 0x91066491
    424c:	00740668 	rsbseq	r0, r4, r8, ror #12
    4250:	0138000c 	teqeq	r8, ip
    4254:	01282e40 	teqeq	r8, r0, asr #28
    4258:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    425c:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    4260:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4264:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4268:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    426c:	1b25f764 	blne	982004 <__Stack_Size+0x981c04>
    4270:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xf7
    4274:	9f210073 	svcls	0x00210073
	...
    4280:	647d0032 	ldrbtvs	r0, [sp], #-50	; 0x32
    4284:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    4288:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    428c:	40013800 	andmi	r3, r1, r0, lsl #16
    4290:	0001282e 	andeq	r2, r1, lr, lsr #16
    4294:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4298:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    429c:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    42a0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    42a4:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    42a8:	1b25f764 	blne	982040 <__Stack_Size+0x981c40>
    42ac:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xf7
    42b0:	9f210073 	svcls	0x00210073
	...
    42c4:	9f300002 	svcls	0x00300002
	...
    42d0:	00530001 	subseq	r0, r3, r1
    42d4:	00000000 	andeq	r0, r0, r0
    42d8:	13000000 	movwne	r0, #0
    42dc:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    42e0:	00740072 	rsbseq	r0, r4, r2, ror r0
    42e4:	0138000c 	teqeq	r8, ip
    42e8:	01282e40 	teqeq	r8, r0, asr #28
    42ec:	9f131600 	svcls	0x00131600
	...
    42f8:	64910014 	ldrvs	r0, [r1], #20
    42fc:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    4300:	000c0074 	andeq	r0, ip, r4, ror r0
    4304:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    4308:	16000128 	strne	r0, [r0], -r8, lsr #2
    430c:	00009f13 	andeq	r9, r0, r3, lsl pc
    4310:	00000000 	andeq	r0, r0, r0
    4314:	00150000 	andseq	r0, r5, r0
    4318:	7d06647d 	cfstrsvc	mvf6, [r6, #-500]	; 0xfffffe0c
    431c:	01f30668 	mvnseq	r0, r8, ror #12
    4320:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4324:	282e4001 	stmdacs	lr!, {r0, lr}
    4328:	13160001 	tstne	r6, #1
    432c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    433c:	30000200 	andcc	r0, r0, r0, lsl #4
    4340:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4344:	00000000 	andeq	r0, r0, r0
    4348:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4354:	64910022 	ldrvs	r0, [r1], #34	; 0x22
    4358:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    435c:	000c0074 	andeq	r0, ip, r4, ror r0
    4360:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    4364:	16000128 	strne	r0, [r0], -r8, lsr #2
    4368:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    436c:	06007525 	streq	r7, [r0], -r5, lsr #10
    4370:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4374:	9f00f71b 	svcls	0x0000f71b
	...
    4380:	647d0024 	ldrbtvs	r0, [sp], #-36	; 0x24
    4384:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    4388:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    438c:	40013800 	andmi	r3, r1, r0, lsl #16
    4390:	0001282e 	andeq	r2, r1, lr, lsr #16
    4394:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    4398:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    439c:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43a0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43a4:	00009f00 	andeq	r9, r0, r0, lsl #30
	...
    43b4:	00020000 	andeq	r0, r2, r0
    43b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    43bc:	00000000 	andeq	r0, r0, r0
    43c0:	000b0000 	andeq	r0, fp, r0
    43c4:	00720071 	rsbseq	r0, r2, r1, ror r0
    43c8:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    43cc:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    43d0:	00000000 	andeq	r0, r0, r0
    43d4:	01000000 	mrseq	r0, (UNDEF: 0)
    43d8:	00005100 	andeq	r5, r0, r0, lsl #2
    43dc:	00000000 	andeq	r0, r0, r0
    43e0:	002a0000 	eoreq	r0, sl, r0
    43e4:	91066491 			; <UNDEFINED> instruction: 0x91066491
    43e8:	00740668 	rsbseq	r0, r4, r8, ror #12
    43ec:	0138000c 	teqeq	r8, ip
    43f0:	01282e40 	teqeq	r8, r0, asr #28
    43f4:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    43f8:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    43fc:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4400:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4404:	34007200 	strcc	r7, [r0], #-512	; 0x200
    4408:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    440c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    4410:	00000000 	andeq	r0, r0, r0
    4414:	00540000 	subseq	r0, r4, r0
    4418:	91066491 			; <UNDEFINED> instruction: 0x91066491
    441c:	00740668 	rsbseq	r0, r4, r8, ror #12
    4420:	0138000c 	teqeq	r8, ip
    4424:	01282e40 	teqeq	r8, r0, asr #28
    4428:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    442c:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    4430:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4434:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4438:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    443c:	74066891 	strvc	r6, [r6], #-2193	; 0x891
    4440:	38000c00 	stmdacc	r0, {sl, fp}
    4444:	282e4001 	stmdacs	lr!, {r0, lr}
    4448:	13160001 	tstne	r6, #1
    444c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4450:	32060075 	andcc	r0, r6, #117	; 0x75
    4454:	1b25f724 	blne	9820ec <__Stack_Size+0x981cec>
    4458:	25f700f7 	ldrbcs	r0, [r7, #247]!	; 0xf7
    445c:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    4460:	3400f71b 	strcc	pc, [r0], #-1819	; 0x71b
    4464:	08253424 	stmdaeq	r5!, {r2, r5, sl, ip, sp}
    4468:	9f1c1e64 	svcls	0x001c1e64
	...
    4474:	647d0058 	ldrbtvs	r0, [sp], #-88	; 0x58
    4478:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    447c:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    4480:	40013800 	andmi	r3, r1, r0, lsl #16
    4484:	0001282e 	andeq	r2, r1, lr, lsr #16
    4488:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    448c:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    4490:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    4494:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4498:	06647d00 	strbteq	r7, [r4], -r0, lsl #26
    449c:	f306687d 	vceq.i8	q3, q3, <illegal reg q14.5>
    44a0:	000c5001 	andeq	r5, ip, r1
    44a4:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    44a8:	16000128 	strne	r0, [r0], -r8, lsr #2
    44ac:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    44b0:	5101f325 	tstpl	r1, r5, lsr #6
    44b4:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    44b8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    44bc:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
    44c0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    44c4:	34243400 	strtcc	r3, [r4], #-1024	; 0x400
    44c8:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    44cc:	00009f1c 	andeq	r9, r0, ip, lsl pc
	...
    44dc:	00010000 	andeq	r0, r1, r0
    44e0:	00000051 	andeq	r0, r0, r1, asr r0
    44e4:	00000000 	andeq	r0, r0, r0
    44e8:	f3000400 	vshl.u8	d0, d0, d0
    44ec:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    44fc:	02000000 	andeq	r0, r0, #0
    4500:	009f3000 	addseq	r3, pc, r0
    4504:	00000000 	andeq	r0, r0, r0
    4508:	0b000000 	bleq	4510 <__Stack_Size+0x4110>
    450c:	0b007200 	bleq	20d14 <__Stack_Size+0x20914>
    4510:	0a1af0ff 	beq	6c0914 <__Stack_Size+0x6c0514>
    4514:	9f1affff 	svcls	0x001affff
	...
    4520:	00730007 	rsbseq	r0, r3, r7
    4524:	1affff0a 	bne	4154 <__Stack_Size+0x3d54>
    4528:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4538:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4544:	74700003 	ldrbtvc	r0, [r0], #-3
    4548:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    454c:	00000000 	andeq	r0, r0, r0
    4550:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    455c:	01f30004 	mvnseq	r0, r4
    4560:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4570:	00010000 	andeq	r0, r1, r0
    4574:	00000051 	andeq	r0, r0, r1, asr r0
    4578:	00000000 	andeq	r0, r0, r0
    457c:	f3000400 	vshl.u8	d0, d0, d0
    4580:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4590:	02000000 	andeq	r0, r0, #0
    4594:	009f3000 	addseq	r3, pc, r0
    4598:	00000000 	andeq	r0, r0, r0
    459c:	01000000 	mrseq	r0, (UNDEF: 0)
    45a0:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    45b0:	00020000 	andeq	r0, r2, r0
    45b4:	00009f30 	andeq	r9, r0, r0, lsr pc
    45b8:	00000000 	andeq	r0, r0, r0
    45bc:	00090000 	andeq	r0, r9, r0
    45c0:	1a4f0071 	bne	13c478c <__Stack_Size+0x13c438c>
    45c4:	1affff0a 	bne	41f4 <__Stack_Size+0x3df4>
    45c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    45d8:	30000200 	andcc	r0, r0, r0, lsl #4
    45dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    45e0:	00000000 	andeq	r0, r0, r0
    45e4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    45f0:	00510001 	subseq	r0, r1, r1
	...
    4600:	01000000 	mrseq	r0, (UNDEF: 0)
    4604:	00005100 	andeq	r5, r0, r0, lsl #2
    4608:	00000000 	andeq	r0, r0, r0
    460c:	00040000 	andeq	r0, r4, r0
    4610:	9f5101f3 	svcls	0x005101f3
	...
    461c:	00510001 	subseq	r0, r1, r1
    4620:	00000000 	andeq	r0, r0, r0
    4624:	04000000 	streq	r0, [r0], #-0
    4628:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    462c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    463c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4648:	01f30004 	mvnseq	r0, r4
    464c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    465c:	00010000 	andeq	r0, r1, r0
    4660:	00000051 	andeq	r0, r0, r1, asr r0
    4664:	00000000 	andeq	r0, r0, r0
    4668:	f3000400 	vshl.u8	d0, d0, d0
    466c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    467c:	01000000 	mrseq	r0, (UNDEF: 0)
    4680:	00005100 	andeq	r5, r0, r0, lsl #2
    4684:	00000000 	andeq	r0, r0, r0
    4688:	00040000 	andeq	r0, r4, r0
    468c:	9f5101f3 	svcls	0x005101f3
	...
    46a0:	00510001 	subseq	r0, r1, r1
    46a4:	00000000 	andeq	r0, r0, r0
    46a8:	04000000 	streq	r0, [r0], #-0
    46ac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    46b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    46b4:	00000000 	andeq	r0, r0, r0
    46b8:	0011ec00 	andseq	lr, r1, r0, lsl #24
    46bc:	0011ee08 	andseq	lr, r1, r8, lsl #28
    46c0:	50000108 	andpl	r0, r0, r8, lsl #2
    46c4:	080011ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, ip}
    46c8:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
    46cc:	01f30004 	mvnseq	r0, r4
    46d0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    46e0:	00010000 	andeq	r0, r1, r0
    46e4:	00000051 	andeq	r0, r0, r1, asr r0
    46e8:	00000000 	andeq	r0, r0, r0
    46ec:	f3000400 	vshl.u8	d0, d0, d0
    46f0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4700:	01000000 	mrseq	r0, (UNDEF: 0)
    4704:	00005100 	andeq	r5, r0, r0, lsl #2
    4708:	00000000 	andeq	r0, r0, r0
    470c:	00040000 	andeq	r0, r4, r0
    4710:	9f5101f3 	svcls	0x005101f3
	...
    4724:	00510001 	subseq	r0, r1, r1
    4728:	00000000 	andeq	r0, r0, r0
    472c:	04000000 	streq	r0, [r0], #-0
    4730:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4744:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4750:	01f30004 	mvnseq	r0, r4
    4754:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4764:	00020000 	andeq	r0, r2, r0
    4768:	00009f30 	andeq	r9, r0, r0, lsr pc
    476c:	00000000 	andeq	r0, r0, r0
    4770:	000a0000 	andeq	r0, sl, r0
    4774:	00730071 	rsbseq	r0, r3, r1, ror r0
    4778:	3024401a 	eorcc	r4, r4, sl, lsl r0
    477c:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    478c:	00010000 	andeq	r0, r1, r0
    4790:	00000051 	andeq	r0, r0, r1, asr r0
    4794:	00000000 	andeq	r0, r0, r0
    4798:	f3000400 	vshl.u8	d0, d0, d0
    479c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    47ac:	01000000 	mrseq	r0, (UNDEF: 0)
    47b0:	00005000 	andeq	r5, r0, r0
    47b4:	00000000 	andeq	r0, r0, r0
    47b8:	00040000 	andeq	r0, r4, r0
    47bc:	9f5001f3 	svcls	0x005001f3
	...
    47c8:	00500001 	subseq	r0, r0, r1
    47cc:	00000000 	andeq	r0, r0, r0
    47d0:	04000000 	streq	r0, [r0], #-0
    47d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    47d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    47e8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    47f4:	01f30004 	mvnseq	r0, r4
    47f8:	00009f51 	andeq	r9, r0, r1, asr pc
    47fc:	00000000 	andeq	r0, r0, r0
    4800:	00010000 	andeq	r0, r1, r0
    4804:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4814:	30000200 	andcc	r0, r0, r0, lsl #4
    4818:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    481c:	00000000 	andeq	r0, r0, r0
    4820:	31000b00 	tstcc	r0, r0, lsl #22
    4824:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4828:	1affff0a 	bne	4458 <__Stack_Size+0x4058>
    482c:	00009f24 	andeq	r9, r0, r4, lsr #30
    4830:	00000000 	andeq	r0, r0, r0
    4834:	00120000 	andseq	r0, r2, r0
    4838:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    483c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4840:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4844:	1affff0a 	bne	4474 <__Stack_Size+0x4074>
    4848:	00009f1a 	andeq	r9, r0, sl, lsl pc
    484c:	00000000 	andeq	r0, r0, r0
    4850:	00120000 	andseq	r0, r2, r0
    4854:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    4858:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    485c:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4860:	1affff0a 	bne	4490 <__Stack_Size+0x4090>
    4864:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    4874:	00020000 	andeq	r0, r2, r0
    4878:	00009f30 	andeq	r9, r0, r0, lsr pc
    487c:	00000000 	andeq	r0, r0, r0
    4880:	00090000 	andeq	r0, r9, r0
    4884:	1a4f0071 	bne	13c4a50 <__Stack_Size+0x13c4650>
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4890:	00000000 	andeq	r0, r0, r0
    4894:	52000100 	andpl	r0, r0, #0, 2
	...
    48a0:	00530001 	subseq	r0, r3, r1
    48a4:	00000000 	andeq	r0, r0, r0
    48a8:	01000000 	mrseq	r0, (UNDEF: 0)
    48ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    48bc:	00020000 	andeq	r0, r2, r0
    48c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    48c4:	00000000 	andeq	r0, r0, r0
    48c8:	00010000 	andeq	r0, r1, r0
    48cc:	00000054 	andeq	r0, r0, r4, asr r0
	...
    48dc:	30000200 	andcc	r0, r0, r0, lsl #4
    48e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    48e4:	00000000 	andeq	r0, r0, r0
    48e8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    48fc:	00510001 	subseq	r0, r1, r1
    4900:	00000000 	andeq	r0, r0, r0
    4904:	04000000 	streq	r0, [r0], #-0
    4908:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    490c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    491c:	71000500 	tstvc	r0, r0, lsl #10
    4920:	9f253800 	svcls	0x00253800
	...
    492c:	01f30006 	mvnseq	r0, r6
    4930:	9f253851 	svcls	0x00253851
	...
    493c:	08001206 	stmdaeq	r0, {r1, r2, r9, ip}
    4940:	0800120a 	stmdaeq	r0, {r1, r3, r9, ip}
    4944:	14500001 	ldrbne	r0, [r0], #-1
    4948:	16080012 			; <UNDEFINED> instruction: 0x16080012
    494c:	01080012 	tsteq	r8, r2, lsl r0
    4950:	12165000 	andsne	r5, r6, #0
    4954:	12220800 	eorne	r0, r2, #0, 16
    4958:	00010800 	andeq	r0, r1, r0, lsl #16
    495c:	00122253 	andseq	r2, r2, r3, asr r2
    4960:	00122408 	andseq	r2, r2, r8, lsl #8
    4964:	73000308 	movwvc	r0, #776	; 0x308
    4968:	12249f7c 	eorne	r9, r4, #124, 30	; 0x1f0
    496c:	12270800 	eorne	r0, r7, #0, 16
    4970:	00010800 	andeq	r0, r1, r0, lsl #16
    4974:	00000053 	andeq	r0, r0, r3, asr r0
    4978:	00000000 	andeq	r0, r0, r0
    497c:	00127c00 	andseq	r7, r2, r0, lsl #24
    4980:	00129108 	andseq	r9, r2, r8, lsl #2
    4984:	50000108 	andpl	r0, r0, r8, lsl #2
    4988:	08001291 	stmdaeq	r0, {r0, r4, r7, r9, ip}
    498c:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
    4990:	01f30004 	mvnseq	r0, r4
    4994:	00009f50 	andeq	r9, r0, r0, asr pc
    4998:	00000000 	andeq	r0, r0, r0
    499c:	12a00000 	adcne	r0, r0, #0
    49a0:	12b50800 	adcsne	r0, r5, #0, 16
    49a4:	00010800 	andeq	r0, r1, r0, lsl #16
    49a8:	0012b550 	andseq	fp, r2, r0, asr r5
    49ac:	0012c408 	andseq	ip, r2, r8, lsl #8
    49b0:	f3000408 	vshl.u8	d0, d8, d0
    49b4:	009f5001 	addseq	r5, pc, r1
    49b8:	00000000 	andeq	r0, r0, r0
    49bc:	c4000000 	strgt	r0, [r0], #-0
    49c0:	d8080012 	stmdale	r8, {r1, r4}
    49c4:	01080012 	tsteq	r8, r2, lsl r0
    49c8:	12d85000 	sbcsne	r5, r8, #0
    49cc:	13540800 	cmpne	r4, #0, 16
    49d0:	00040800 	andeq	r0, r4, r0, lsl #16
    49d4:	9f5001f3 	svcls	0x005001f3
	...
    49e0:	080012e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip}
    49e4:	080012e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, ip}
    49e8:	09710002 	ldmdbeq	r1!, {r1}^
	...
    49f4:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    49f8:	08001310 	stmdaeq	r0, {r4, r8, r9, ip}
    49fc:	10520001 	subsne	r0, r2, r1
    4a00:	2a080013 	bcs	204a54 <__Stack_Size+0x204654>
    4a04:	05080013 	streq	r0, [r8, #-19]
    4a08:	3f007100 	svccc	0x00007100
    4a0c:	132e9f1a 	teqne	lr, #26, 30	; 0x68
    4a10:	13380800 	teqne	r8, #0, 16
    4a14:	00050800 	andeq	r0, r5, r0, lsl #16
    4a18:	1a3f0071 	bne	fc4be4 <__Stack_Size+0xfc47e4>
    4a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4a20:	00000000 	andeq	r0, r0, r0
    4a24:	00135c00 	andseq	r5, r3, r0, lsl #24
    4a28:	0013e208 	andseq	lr, r3, r8, lsl #4
    4a2c:	74000308 	strvc	r0, [r0], #-776	; 0x308
    4a30:	00009f10 	andeq	r9, r0, r0, lsl pc
    4a34:	00000000 	andeq	r0, r0, r0
    4a38:	13600000 	cmnne	r0, #0
    4a3c:	138a0800 	orrne	r0, sl, #0, 16
    4a40:	00010800 	andeq	r0, r1, r0, lsl #16
    4a44:	00138a53 	andseq	r8, r3, r3, asr sl
    4a48:	00139008 	andseq	r9, r3, r8
    4a4c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    4a50:	0a029410 	beq	a9a98 <__Stack_Size+0xa9698>
    4a54:	9f1affff 	svcls	0x001affff
    4a58:	08001390 	stmdaeq	r0, {r4, r7, r8, r9, ip}
    4a5c:	080013a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip}
    4a60:	a4530001 	ldrbge	r0, [r3], #-1
    4a64:	a5080013 	strge	r0, [r8, #-19]
    4a68:	09080013 	stmdbeq	r8, {r0, r1, r4}
    4a6c:	94107400 	ldrls	r7, [r0], #-1024	; 0x400
    4a70:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4a74:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4a78:	00000000 	andeq	r0, r0, r0
    4a7c:	13620000 	cmnne	r2, #0
    4a80:	13840800 	orrne	r0, r4, #0, 16
    4a84:	00060800 	andeq	r0, r6, r0, lsl #16
    4a88:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4a8c:	13849f1a 	orrne	r9, r4, #26, 30	; 0x68
    4a90:	13880800 	orrne	r0, r8, #0, 16
    4a94:	00020800 	andeq	r0, r2, r0, lsl #16
    4a98:	13889f34 	orrne	r9, r8, #52, 30	; 0xd0
    4a9c:	13900800 	orrsne	r0, r0, #0, 16
    4aa0:	00020800 	andeq	r0, r2, r0, lsl #16
    4aa4:	13909f37 	orrsne	r9, r0, #55, 30	; 0xdc
    4aa8:	139a0800 	orrsne	r0, sl, #0, 16
    4aac:	00060800 	andeq	r0, r6, r0, lsl #16
    4ab0:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4ab4:	139a9f1a 	orrsne	r9, sl, #26, 30	; 0x68
    4ab8:	13e20800 	mvnne	r0, #0, 16
    4abc:	00010800 	andeq	r0, r1, r0, lsl #16
    4ac0:	00000056 	andeq	r0, r0, r6, asr r0
    4ac4:	00000000 	andeq	r0, r0, r0
    4ac8:	0013a800 	andseq	sl, r3, r0, lsl #16
    4acc:	0013aa08 	andseq	sl, r3, r8, lsl #20
    4ad0:	50000108 	andpl	r0, r0, r8, lsl #2
    4ad4:	080013aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, ip}
    4ad8:	080013d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, ip}
    4adc:	00590001 	subseq	r0, r9, r1
    4ae0:	00000000 	andeq	r0, r0, r0
    4ae4:	92000000 	andls	r0, r0, #0
    4ae8:	9a080013 	bls	204b3c <__Stack_Size+0x20473c>
    4aec:	01080013 	tsteq	r8, r3, lsl r0
    4af0:	139a5500 	orrsne	r5, sl, #0, 10
    4af4:	13a00800 	movne	r0, #0, 16
    4af8:	00160800 	andseq	r0, r6, r0, lsl #16
    4afc:	40120075 	andsmi	r0, r2, r5, ror r0
    4b00:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b04:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b08:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b0c:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b10:	13a09f13 	movne	r9, #19, 30	; 0x4c
    4b14:	13ce0800 	bicne	r0, lr, #0, 16
    4b18:	00010800 	andeq	r0, r1, r0, lsl #16
    4b1c:	00000055 	andeq	r0, r0, r5, asr r0
    4b20:	00000000 	andeq	r0, r0, r0
    4b24:	00144600 	andseq	r4, r4, r0, lsl #12
    4b28:	00145d08 	andseq	r5, r4, r8, lsl #26
    4b2c:	50000108 	andpl	r0, r0, r8, lsl #2
    4b30:	0800146c 	stmdaeq	r0, {r2, r3, r5, r6, sl, ip}
    4b34:	0800146e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, ip}
    4b38:	00500001 	subseq	r0, r0, r1
    4b3c:	00000000 	andeq	r0, r0, r0
    4b40:	84000000 	strhi	r0, [r0], #-0
    4b44:	88080014 	stmdahi	r8, {r2, r4}
    4b48:	06080014 			; <UNDEFINED> instruction: 0x06080014
    4b4c:	08007000 	stmdaeq	r0, {ip, sp, lr}
    4b50:	889f1a7f 	ldmhi	pc, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
    4b54:	ac080014 	stcge	0, cr0, [r8], {20}
    4b58:	01080014 	tsteq	r8, r4, lsl r0
    4b5c:	14ac5000 	strtne	r5, [ip], #0
    4b60:	14d20800 	ldrbne	r0, [r2], #2048	; 0x800
    4b64:	000b0800 	andeq	r0, fp, r0, lsl #16
    4b68:	01940073 	orrseq	r0, r4, r3, ror r0
    4b6c:	081a7f08 	ldmdaeq	sl, {r3, r8, r9, sl, fp, ip, sp, lr}
    4b70:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4b74:	00000000 	andeq	r0, r0, r0
    4b78:	c4000000 	strgt	r0, [r0], #-0
    4b7c:	f3080014 	vqadd.u8	d0, d8, d4
    4b80:	01080014 	tsteq	r8, r4, lsl r0
    4b84:	14fe5100 	ldrbtne	r5, [lr], #256	; 0x100
    4b88:	15100800 	ldrne	r0, [r0, #-2048]	; 0x800
    4b8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4b90:	00151651 	andseq	r1, r5, r1, asr r6
    4b94:	00151908 	andseq	r1, r5, r8, lsl #18
    4b98:	51000108 	tstpl	r0, r8, lsl #2
	...
    4ba4:	080014ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip}
    4ba8:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    4bac:	fe500001 	cdp2	0, 5, cr0, cr0, cr1, {0}
    4bb0:	13080014 	movwne	r0, #32788	; 0x8014
    4bb4:	01080015 	tsteq	r8, r5, lsl r0
    4bb8:	15165000 	ldrne	r5, [r6, #-0]
    4bbc:	15190800 	ldrne	r0, [r9, #-2048]	; 0x800
    4bc0:	00010800 	andeq	r0, r1, r0, lsl #16
    4bc4:	00000050 	andeq	r0, r0, r0, asr r0
    4bc8:	00000000 	andeq	r0, r0, r0
    4bcc:	0014a600 	andseq	sl, r4, r0, lsl #12
    4bd0:	0014e008 	andseq	lr, r4, r8
    4bd4:	72000608 	andvc	r0, r0, #8, 12	; 0x800000
    4bd8:	1aff0800 	bne	fffc6be0 <SCS_BASE+0x1ffb8be0>
    4bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4be0:	00000000 	andeq	r0, r0, r0
    4be4:	00152600 	andseq	r2, r5, r0, lsl #12
    4be8:	00152a08 	andseq	r2, r5, r8, lsl #20
    4bec:	73000708 	movwvc	r0, #1800	; 0x708
    4bf0:	30000a00 	andcc	r0, r0, r0, lsl #20
    4bf4:	152a9f27 	strne	r9, [sl, #-3879]!	; 0xf27
    4bf8:	152e0800 	strne	r0, [lr, #-2048]!	; 0x800
    4bfc:	000b0800 	andeq	r0, fp, r0, lsl #16
    4c00:	000a0073 	andeq	r0, sl, r3, ror r0
    4c04:	000a2730 	andeq	r2, sl, r0, lsr r7
    4c08:	009f2730 	addseq	r2, pc, r0, lsr r7	; <UNPREDICTABLE>
    4c0c:	00000000 	andeq	r0, r0, r0
    4c10:	60000000 	andvs	r0, r0, r0
    4c14:	9a080015 	bls	204c70 <__Stack_Size+0x204870>
    4c18:	06080015 			; <UNDEFINED> instruction: 0x06080015
    4c1c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4c20:	d09f1aff 			; <UNDEFINED> instruction: 0xd09f1aff
    4c24:	e0080015 	and	r0, r8, r5, lsl r0
    4c28:	06080015 			; <UNDEFINED> instruction: 0x06080015
    4c2c:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4c30:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4c34:	00000000 	andeq	r0, r0, r0
    4c38:	64000000 	strvs	r0, [r0], #-0
    4c3c:	84080015 	strhi	r0, [r8], #-21
    4c40:	01080015 	tsteq	r8, r5, lsl r0
    4c44:	15845400 	strne	r5, [r4, #1024]	; 0x400
    4c48:	159a0800 	ldrne	r0, [sl, #2048]	; 0x800
    4c4c:	00070800 	andeq	r0, r7, r0, lsl #16
    4c50:	7f0b0072 	svcvc	0x000b0072
    4c54:	d09f1aff 			; <UNDEFINED> instruction: 0xd09f1aff
    4c58:	e0080015 	and	r0, r8, r5, lsl r0
    4c5c:	07080015 	smladeq	r8, r5, r0, r0
    4c60:	0b007200 	bleq	21468 <__Stack_Size+0x21068>
    4c64:	9f1aff7f 	svcls	0x001aff7f
	...
    4c70:	0800157a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip}
    4c74:	080015cb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, sl, ip}
    4c78:	d0500001 	subsle	r0, r0, r1
    4c7c:	d2080015 	andle	r0, r8, #21
    4c80:	01080015 	tsteq	r8, r5, lsl r0
    4c84:	00005000 	andeq	r5, r0, r0
    4c88:	00000000 	andeq	r0, r0, r0
    4c8c:	15a60000 	strne	r0, [r6, #0]!
    4c90:	15aa0800 	strne	r0, [sl, #2048]!	; 0x800
    4c94:	00050800 	andeq	r0, r5, r0, lsl #16
    4c98:	27400072 	smlsldxcs	r0, r0, r2, r0	; <UNPREDICTABLE>
    4c9c:	0015aa9f 	mulseq	r5, pc, sl	; <UNPREDICTABLE>
    4ca0:	0015ac08 	andseq	sl, r5, r8, lsl #24
    4ca4:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4ca8:	40274000 	eormi	r4, r7, r0
    4cac:	00009f27 	andeq	r9, r0, r7, lsr #30
    4cb0:	00000000 	andeq	r0, r0, r0
    4cb4:	15b60000 	ldrne	r0, [r6, #0]!
    4cb8:	15ba0800 	ldrne	r0, [sl, #2048]!	; 0x800
    4cbc:	00070800 	andeq	r0, r7, r0, lsl #16
    4cc0:	000a0072 	andeq	r0, sl, r2, ror r0
    4cc4:	009f2710 	addseq	r2, pc, r0, lsl r7	; <UNPREDICTABLE>
    4cc8:	00000000 	andeq	r0, r0, r0
    4ccc:	04000000 	streq	r0, [r0], #-0
    4cd0:	16080016 			; <UNDEFINED> instruction: 0x16080016
    4cd4:	01080016 	tsteq	r8, r6, lsl r0
    4cd8:	16165000 	ldrne	r5, [r6], -r0
    4cdc:	16200800 	strtne	r0, [r0], -r0, lsl #16
    4ce0:	00040800 	andeq	r0, r4, r0, lsl #16
    4ce4:	9f5001f3 	svcls	0x005001f3
	...
    4cf0:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    4cf4:	0800160e 	stmdaeq	r0, {r1, r2, r3, r9, sl, ip}
    4cf8:	0e510001 	cdpeq	0, 5, cr0, cr1, cr1, {0}
    4cfc:	14080016 	strne	r0, [r8], #-22
    4d00:	04080016 	streq	r0, [r8], #-22
    4d04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4d08:	0016149f 	mulseq	r6, pc, r4	; <UNPREDICTABLE>
    4d0c:	00162008 	andseq	r2, r6, r8
    4d10:	51000108 	tstpl	r0, r8, lsl #2
	...
    4d1c:	0800160a 	stmdaeq	r0, {r1, r3, r9, sl, ip}
    4d20:	08001610 	stmdaeq	r0, {r4, r9, sl, ip}
    4d24:	10530001 	subsne	r0, r3, r1
    4d28:	14080016 	strne	r0, [r8], #-22
    4d2c:	09080016 	stmdbeq	r8, {r1, r2, r4}
    4d30:	94127200 	ldrls	r7, [r2], #-512	; 0x200
    4d34:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4d38:	16149f1a 	sadd16ne	r9, r4, sl
    4d3c:	16200800 	strtne	r0, [r0], -r0, lsl #16
    4d40:	00010800 	andeq	r0, r1, r0, lsl #16
    4d44:	00000053 	andeq	r0, r0, r3, asr r0
    4d48:	00000000 	andeq	r0, r0, r0
    4d4c:	00167400 	andseq	r7, r6, r0, lsl #8
    4d50:	00167c08 	andseq	r7, r6, r8, lsl #24
    4d54:	74001108 	strvc	r1, [r0], #-264	; 0x108
    4d58:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    4d5c:	2324311a 	teqcs	r4, #-2147483642	; 0x80000006
    4d60:	8081c080 	addhi	ip, r1, r0, lsl #1
    4d64:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
    4d68:	0800167c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip}
    4d6c:	08001686 	stmdaeq	r0, {r1, r2, r7, r9, sl, ip}
    4d70:	84720018 	ldrbthi	r0, [r2], #-24
    4d74:	028080e0 	addeq	r8, r0, #224	; 0xe0
    4d78:	0a062431 	beq	18de44 <__Stack_Size+0x18da44>
    4d7c:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4d80:	c0802324 	addgt	r2, r0, r4, lsr #6
    4d84:	9f048081 	svcls	0x00048081
    4d88:	16860493 	pkhbtne	r0, r6, r3, lsl #9
    4d8c:	168a0800 	strne	r0, [sl], r0, lsl #16
    4d90:	00180800 	andseq	r0, r8, r0, lsl #16
    4d94:	80e08472 	rschi	r8, r0, r2, ror r4
    4d98:	24310280 	ldrtcs	r0, [r1], #-640	; 0x280
    4d9c:	ffff0a06 			; <UNDEFINED> instruction: 0xffff0a06
    4da0:	2324311a 	teqcs	r4, #-2147483642	; 0x80000006
    4da4:	8081c081 	addhi	ip, r1, r1, lsl #1
    4da8:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
	...
    4db4:	080016b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip}
    4db8:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    4dbc:	9f320002 	svcls	0x00320002
    4dc0:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    4dc4:	080016c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, sl, ip}
    4dc8:	c6500001 	ldrbgt	r0, [r0], -r1
    4dcc:	d2080016 	andle	r0, r8, #22
    4dd0:	02080016 	andeq	r0, r8, #22
    4dd4:	d69f3200 	ldrle	r3, [pc], r0, lsl #4
    4dd8:	f4080016 	vst4.8	{d0-d3}, [r8 :64], r6
    4ddc:	02080016 	andeq	r0, r8, #22
    4de0:	fe9f3200 	cdp2	2, 9, cr3, cr15, cr0, {0}
    4de4:	04080016 	streq	r0, [r8], #-22
    4de8:	01080017 	tsteq	r8, r7, lsl r0
    4dec:	17045000 	strne	r5, [r4, -r0]
    4df0:	17140800 	ldrne	r0, [r4, -r0, lsl #16]
    4df4:	00020800 	andeq	r0, r2, r0, lsl #16
    4df8:	17149f32 			; <UNDEFINED> instruction: 0x17149f32
    4dfc:	17160800 	ldrne	r0, [r6, -r0, lsl #16]
    4e00:	00010800 	andeq	r0, r1, r0, lsl #16
    4e04:	00171650 	andseq	r1, r7, r0, asr r6
    4e08:	00173008 	andseq	r3, r7, r8
    4e0c:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e10:	0017309f 	mulseq	r7, pc, r0	; <UNPREDICTABLE>
    4e14:	00173208 	andseq	r3, r7, r8, lsl #4
    4e18:	50000108 	andpl	r0, r0, r8, lsl #2
    4e1c:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
    4e20:	0800173e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip}
    4e24:	9f320002 	svcls	0x00320002
    4e28:	0800173e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl, ip}
    4e2c:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    4e30:	40500001 	subsmi	r0, r0, r1
    4e34:	50080017 	andpl	r0, r8, r7, lsl r0
    4e38:	02080017 	andeq	r0, r8, #23
    4e3c:	509f3200 	addspl	r3, pc, r0, lsl #4
    4e40:	58080017 	stmdapl	r8, {r0, r1, r2, r4}
    4e44:	01080017 	tsteq	r8, r7, lsl r0
    4e48:	17705000 	ldrbne	r5, [r0, -r0]!
    4e4c:	17720800 	ldrbne	r0, [r2, -r0, lsl #16]!
    4e50:	00010800 	andeq	r0, r1, r0, lsl #16
    4e54:	00000050 	andeq	r0, r0, r0, asr r0
    4e58:	00000000 	andeq	r0, r0, r0
    4e5c:	0016b400 	andseq	fp, r6, r0, lsl #8
    4e60:	00177808 	andseq	r7, r7, r8, lsl #16
    4e64:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4e70:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    4e74:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    4e78:	9f360002 	svcls	0x00360002
    4e7c:	08001772 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, ip}
    4e80:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
    4e84:	00530001 	subseq	r0, r3, r1
    4e88:	00000000 	andeq	r0, r0, r0
    4e8c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    4e90:	8e080017 	mcrhi	0, 0, r0, cr8, cr7, {0}
    4e94:	02080017 	andeq	r0, r8, #23
    4e98:	8e9f3000 	cdphi	0, 9, cr3, cr15, cr0, {0}
    4e9c:	90080017 	andls	r0, r8, r7, lsl r0
    4ea0:	01080017 	tsteq	r8, r7, lsl r0
    4ea4:	17905300 	ldrne	r5, [r0, r0, lsl #6]
    4ea8:	17980800 	ldrne	r0, [r8, r0, lsl #16]
    4eac:	00020800 	andeq	r0, r2, r0, lsl #16
    4eb0:	17989f30 			; <UNDEFINED> instruction: 0x17989f30
    4eb4:	179a0800 	ldrne	r0, [sl, r0, lsl #16]
    4eb8:	00010800 	andeq	r0, r1, r0, lsl #16
    4ebc:	00179a53 	andseq	r9, r7, r3, asr sl
    4ec0:	0017a208 	andseq	sl, r7, r8, lsl #4
    4ec4:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec8:	0017a29f 	mulseq	r7, pc, r2	; <UNPREDICTABLE>
    4ecc:	0017a408 	andseq	sl, r7, r8, lsl #8
    4ed0:	53000108 	movwpl	r0, #264	; 0x108
    4ed4:	080017a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, ip}
    4ed8:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4edc:	9f300002 	svcls	0x00300002
    4ee0:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4ee4:	0800186f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, fp, ip}
    4ee8:	22530001 	subscs	r0, r3, #1
    4eec:	2c080019 	stccs	0, cr0, [r8], {25}
    4ef0:	02080019 	andeq	r0, r8, #25
    4ef4:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    4ef8:	48080019 	stmdami	r8, {r0, r3, r4}
    4efc:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4f00:	12a10300 	adcne	r0, r1, #0, 6
    4f04:	009f0800 	addseq	r0, pc, r0, lsl #16
    4f08:	00000000 	andeq	r0, r0, r0
    4f0c:	70000000 	andvc	r0, r0, r0
    4f10:	74080018 	strvc	r0, [r8], #-24
    4f14:	02080018 	andeq	r0, r8, #24
    4f18:	809f3000 	addshi	r3, pc, r0
    4f1c:	96080018 			; <UNDEFINED> instruction: 0x96080018
    4f20:	01080018 	tsteq	r8, r8, lsl r0
    4f24:	189a5000 	ldmne	sl, {ip, lr}
    4f28:	18a20800 	stmiane	r2!, {fp}
    4f2c:	00010800 	andeq	r0, r1, r0, lsl #16
    4f30:	0018c450 	andseq	ip, r8, r0, asr r4
    4f34:	0018d208 	andseq	sp, r8, r8, lsl #4
    4f38:	50000108 	andpl	r0, r0, r8, lsl #2
    4f3c:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
    4f40:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
    4f44:	00500001 	subseq	r0, r0, r1
    4f48:	00000000 	andeq	r0, r0, r0
    4f4c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    4f50:	68080017 	stmdavs	r8, {r0, r1, r2, r4}
    4f54:	01080018 	tsteq	r8, r8, lsl r0
    4f58:	18745400 	ldmdane	r4!, {sl, ip, lr}^
    4f5c:	188a0800 	stmne	sl, {fp}
    4f60:	00010800 	andeq	r0, r1, r0, lsl #16
    4f64:	00192254 	andseq	r2, r9, r4, asr r2
    4f68:	00194808 	andseq	r4, r9, r8, lsl #16
    4f6c:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f78:	080017f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip}
    4f7c:	08001824 	stmdaeq	r0, {r2, r5, fp, ip}
    4f80:	00510001 	subseq	r0, r1, r1
    4f84:	00000000 	andeq	r0, r0, r0
    4f88:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4f8c:	24080017 	strcs	r0, [r8], #-23
    4f90:	09080018 	stmdbeq	r8, {r3, r4}
    4f94:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    4f98:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4f9c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fa0:	00000000 	andeq	r0, r0, r0
    4fa4:	17780000 	ldrbne	r0, [r8, -r0]!
    4fa8:	191a0800 	ldmdbne	sl, {fp}
    4fac:	00020800 	andeq	r0, r2, r0, lsl #16
    4fb0:	19229f30 	stmdbne	r2!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4fb4:	19480800 	stmdbne	r8, {fp}^
    4fb8:	00020800 	andeq	r0, r2, r0, lsl #16
    4fbc:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fc0:	00000000 	andeq	r0, r0, r0
    4fc4:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    4fc8:	18240800 	stmdane	r4!, {fp}
    4fcc:	00010800 	andeq	r0, r1, r0, lsl #16
    4fd0:	00000052 	andeq	r0, r0, r2, asr r0
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	00178400 	andseq	r8, r7, r0, lsl #8
    4fdc:	00178608 	andseq	r8, r7, r8, lsl #12
    4fe0:	73000208 	movwvc	r0, #520	; 0x208
    4fe4:	00178602 	andseq	r8, r7, r2, lsl #12
    4fe8:	0017a408 	andseq	sl, r7, r8, lsl #8
    4fec:	75000508 	strvc	r0, [r0, #-1288]	; 0x508
    4ff0:	02230600 	eoreq	r0, r3, #0, 12
    4ff4:	08001862 	stmdaeq	r0, {r1, r5, r6, fp, ip}
    4ff8:	08001864 	stmdaeq	r0, {r2, r5, r6, fp, ip}
    4ffc:	00750005 	rsbseq	r0, r5, r5
    5000:	00022306 	andeq	r2, r2, r6, lsl #6
    5004:	00000000 	andeq	r0, r0, r0
    5008:	50000000 	andpl	r0, r0, r0
    500c:	62080019 	andvs	r0, r8, #25
    5010:	01080019 	tsteq	r8, r9, lsl r0
    5014:	19625300 	stmdbne	r2!, {r8, r9, ip, lr}^
    5018:	19730800 	ldmdbne	r3!, {fp}^
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	080019e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, fp, ip}
    502c:	080019ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, fp, ip}
    5030:	ea530001 	b	14c503c <__Stack_Size+0x14c4c3c>
    5034:	ef080019 	svc	0x00080019
    5038:	08080019 	stmdaeq	r8, {r0, r3, r4}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0019f29f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    5048:	0019fa08 	andseq	pc, r9, r8, lsl #20
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	08001960 	stmdaeq	r0, {r5, r6, r8, fp, ip}
    505c:	080019e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	00196400 	andseq	r6, r9, r0, lsl #8
    5070:	00197308 	andseq	r7, r9, r8, lsl #6
    5074:	52000108 	andpl	r0, r0, #8, 2
	...
    5080:	08001978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip}
    5084:	08001980 	stmdaeq	r0, {r7, r8, fp, ip}
    5088:	80500001 	subshi	r0, r0, r1
    508c:	92080019 	andls	r0, r8, #25
    5090:	01080019 	tsteq	r8, r9, lsl r0
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	196a0000 	stmdbne	sl!, {}^	; <UNPREDICTABLE>
    50a0:	19700800 	ldmdbne	r0!, {fp}^
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7222244b 	eorvc	r2, r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	19709f13 	ldmdbne	r0!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}^
    50c0:	19920800 	ldmibne	r2, {fp}
    50c4:	00010800 	andeq	r0, r1, r0, lsl #16
    50c8:	00000056 	andeq	r0, r0, r6, asr r0
    50cc:	00000000 	andeq	r0, r0, r0
    50d0:	001a1800 	andseq	r1, sl, r0, lsl #16
    50d4:	001a4c08 	andseq	r4, sl, r8, lsl #24
    50d8:	50000108 	andpl	r0, r0, r8, lsl #2
    50dc:	08001a4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip}
    50e0:	08001a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip}
    50e4:	01f30004 	mvnseq	r0, r4
    50e8:	00009f50 	andeq	r9, r0, r0, asr pc
    50ec:	00000000 	andeq	r0, r0, r0
    50f0:	1a1e0000 	bne	7850f8 <__Stack_Size+0x784cf8>
    50f4:	1a200800 	bne	8070fc <__Stack_Size+0x806cfc>
    50f8:	00020800 	andeq	r0, r2, r0, lsl #16
    50fc:	1a209f30 	bne	82cdc4 <__Stack_Size+0x82c9c4>
    5100:	1a480800 	bne	1207108 <__Stack_Size+0x1206d08>
    5104:	00010800 	andeq	r0, r1, r0, lsl #16
    5108:	00000053 	andeq	r0, r0, r3, asr r0
    510c:	00000000 	andeq	r0, r0, r0
    5110:	001a1e00 	andseq	r1, sl, r0, lsl #28
    5114:	001a5008 	andseq	r5, sl, r8
    5118:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5124:	08001a60 	stmdaeq	r0, {r5, r6, r9, fp, ip}
    5128:	08001a6b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r9, fp, ip}
    512c:	70520001 	subsvc	r0, r2, r1
    5130:	7208001a 	andvc	r0, r8, #26
    5134:	0108001a 	tsteq	r8, sl, lsl r0
    5138:	1a725300 	bne	1c99d40 <__Stack_Size+0x1c99940>
    513c:	1a780800 	bne	1e07144 <__Stack_Size+0x1e06d44>
    5140:	00010800 	andeq	r0, r1, r0, lsl #16
    5144:	001a7852 	andseq	r7, sl, r2, asr r8
    5148:	001a8708 	andseq	r8, sl, r8, lsl #14
    514c:	73000808 	movwvc	r0, #2056	; 0x808
    5150:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5154:	9a9f1aff 	bls	fe7cbd58 <SCS_BASE+0x1e7bdd58>
    5158:	a508001a 	strge	r0, [r8, #-26]
    515c:	0108001a 	tsteq	r8, sl, lsl r0
    5160:	00005300 	andeq	r5, r0, r0, lsl #6
    5164:	00000000 	andeq	r0, r0, r0
    5168:	1ab60000 	bne	fed85170 <SCS_BASE+0x1ed77170>
    516c:	1ace0800 	bne	ff387174 <SCS_BASE+0x1f379174>
    5170:	00010800 	andeq	r0, r1, r0, lsl #16
    5174:	001ace50 	andseq	ip, sl, r0, asr lr
    5178:	001ad008 	andseq	sp, sl, r8
    517c:	70000308 	andvc	r0, r0, r8, lsl #6
    5180:	1ad09f7e 	bne	ff42cf80 <SCS_BASE+0x1f41ef80>
    5184:	1ae00800 	bne	ff80718c <SCS_BASE+0x1f7f918c>
    5188:	00030800 	andeq	r0, r3, r0, lsl #16
    518c:	e09f7f70 	adds	r7, pc, r0, ror pc	; <UNPREDICTABLE>
    5190:	e408001a 	str	r0, [r8], #-26
    5194:	0108001a 	tsteq	r8, sl, lsl r0
    5198:	1ae45000 	bne	ff9191a0 <SCS_BASE+0x1f90b1a0>
    519c:	1ae60800 	bne	ff9871a4 <SCS_BASE+0x1f9791a4>
    51a0:	00030800 	andeq	r0, r3, r0, lsl #16
    51a4:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a8:	00000000 	andeq	r0, r0, r0
    51ac:	b6000000 	strlt	r0, [r0], -r0
    51b0:	bc08001a 	stclt	0, cr0, [r8], {26}
    51b4:	0108001a 	tsteq	r8, sl, lsl r0
    51b8:	1abc5100 	bne	fef195c0 <SCS_BASE+0x1ef0b5c0>
    51bc:	1ae60800 	bne	ff9871c4 <SCS_BASE+0x1f9791c4>
    51c0:	00040800 	andeq	r0, r4, r0, lsl #16
    51c4:	9f5101f3 	svcls	0x005101f3
	...
    51d0:	08001ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip}
    51d4:	08001abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp, ip}
    51d8:	be520001 	cdplt	0, 5, cr0, cr2, cr1, {0}
    51dc:	e608001a 			; <UNDEFINED> instruction: 0xe608001a
    51e0:	0408001a 	streq	r0, [r8], #-26
    51e4:	5201f300 	andpl	pc, r1, #0, 6
    51e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51ec:	00000000 	andeq	r0, r0, r0
    51f0:	001ac600 	andseq	ip, sl, r0, lsl #12
    51f4:	001ac808 	andseq	ip, sl, r8, lsl #16
    51f8:	52000108 	andpl	r0, r0, #8, 2
    51fc:	08001ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, ip}
    5200:	08001ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp, ip}
    5204:	01f3000f 	mvnseq	r0, pc
    5208:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    520c:	3101231a 	tstcc	r1, sl, lsl r3
    5210:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5214:	001ae09f 	mulseq	sl, pc, r0	; <UNPREDICTABLE>
    5218:	001ae208 	andseq	lr, sl, r8, lsl #4
    521c:	f3001008 	vhadd.u8	d1, d0, d8
    5220:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5224:	01231aff 	strdeq	r1, [r3, -pc]!
    5228:	00732631 	rsbseq	r2, r3, r1, lsr r6
    522c:	e29f2220 	adds	r2, pc, #32, 4
    5230:	e608001a 			; <UNDEFINED> instruction: 0xe608001a
    5234:	0f08001a 	svceq	0x0008001a
    5238:	5201f300 	andpl	pc, r1, #0, 6
    523c:	1affff0a 	bne	4e6c <__Stack_Size+0x4a6c>
    5240:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5244:	9f1c0073 	svcls	0x001c0073
	...
    5250:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
    5254:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
    5258:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    525c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    5260:	1ad89f1a 	bne	ff62ced0 <SCS_BASE+0x1f61eed0>
    5264:	1adc0800 	bne	ff70726c <SCS_BASE+0x1f6f926c>
    5268:	00010800 	andeq	r0, r1, r0, lsl #16
    526c:	001adc54 	andseq	sp, sl, r4, asr ip
    5270:	001ae008 	andseq	lr, sl, r8
    5274:	70000808 	andvc	r0, r0, r8, lsl #16
    5278:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    527c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5280:	00000000 	andeq	r0, r0, r0
    5284:	d0000000 	andle	r0, r0, r0
    5288:	e008001a 	and	r0, r8, sl, lsl r0
    528c:	1208001a 	andne	r0, r8, #26
    5290:	947f7000 	ldrbtls	r7, [pc], #-0	; 5298 <__Stack_Size+0x4e98>
    5294:	1aff0801 	bne	fffc72a0 <SCS_BASE+0x1ffb92a0>
    5298:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    529c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    52a0:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a4:	00000000 	andeq	r0, r0, r0
    52a8:	c6000000 	strgt	r0, [r0], -r0
    52ac:	c808001a 	stmdagt	r8, {r1, r3, r4}
    52b0:	0108001a 	tsteq	r8, sl, lsl r0
    52b4:	1ae05100 	bne	ff8196bc <SCS_BASE+0x1f80b6bc>
    52b8:	1ae20800 	bne	ff8872c0 <SCS_BASE+0x1f8792c0>
    52bc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52c0:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c4:	23220071 	teqcs	r2, #113	; 0x71
    52c8:	1ae29f04 	bne	ff8acee0 <SCS_BASE+0x1f89eee0>
    52cc:	1ae40800 	bne	ff9072d4 <SCS_BASE+0x1f8f92d4>
    52d0:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d4:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d8:	23220071 	teqcs	r2, #113	; 0x71
    52dc:	00009f04 	andeq	r9, r0, r4, lsl #30
    52e0:	00000000 	andeq	r0, r0, r0
    52e4:	1ae60000 	bne	ff9852ec <SCS_BASE+0x1f9772ec>
    52e8:	1af80800 	bne	ffe072f0 <SCS_BASE+0x1fdf92f0>
    52ec:	00010800 	andeq	r0, r1, r0, lsl #16
    52f0:	001b0450 	andseq	r0, fp, r0, asr r4
    52f4:	001b0608 	andseq	r0, fp, r8, lsl #12
    52f8:	73000a08 	movwvc	r0, #2568	; 0xa08
    52fc:	70243100 	eorvc	r3, r4, r0, lsl #2
    5300:	02232200 	eoreq	r2, r3, #0, 4
    5304:	001b069f 	mulseq	fp, pc, r6	; <UNPREDICTABLE>
    5308:	001b0808 	andseq	r0, fp, r8, lsl #16
    530c:	73000a08 	movwvc	r0, #2568	; 0xa08
    5310:	7024317f 	eorvc	r3, r4, pc, ror r1
    5314:	02232200 	eoreq	r2, r3, #0, 4
    5318:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    531c:	00000000 	andeq	r0, r0, r0
    5320:	001ae600 	andseq	lr, sl, r0, lsl #12
    5324:	001aec08 	andseq	lr, sl, r8, lsl #24
    5328:	51000108 	tstpl	r0, r8, lsl #2
    532c:	08001aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip}
    5330:	08001b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp, ip}
    5334:	01f30004 	mvnseq	r0, r4
    5338:	00009f51 	andeq	r9, r0, r1, asr pc
    533c:	00000000 	andeq	r0, r0, r0
    5340:	1ae60000 	bne	ff985348 <SCS_BASE+0x1f977348>
    5344:	1aee0800 	bne	ffb8734c <SCS_BASE+0x1fb7934c>
    5348:	00010800 	andeq	r0, r1, r0, lsl #16
    534c:	001aee52 	andseq	lr, sl, r2, asr lr
    5350:	001b0a08 	andseq	r0, fp, r8, lsl #20
    5354:	f3000408 	vshl.u8	d0, d8, d0
    5358:	009f5201 	addseq	r5, pc, r1, lsl #4
    535c:	00000000 	andeq	r0, r0, r0
    5360:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5364:	f808001a 			; <UNDEFINED> instruction: 0xf808001a
    5368:	0108001a 	tsteq	r8, sl, lsl r0
    536c:	1af85200 	bne	ffe19b74 <SCS_BASE+0x1fe0bb74>
    5370:	1b040800 	blne	107378 <__Stack_Size+0x106f78>
    5374:	000f0800 	andeq	r0, pc, r0, lsl #16
    5378:	0a5201f3 	beq	1485b4c <__Stack_Size+0x148574c>
    537c:	231affff 	tstcs	sl, #1020	; 0x3fc
    5380:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    5384:	049f1c00 	ldreq	r1, [pc], #3072	; 538c <__Stack_Size+0x4f8c>
    5388:	0608001b 			; <UNDEFINED> instruction: 0x0608001b
    538c:	1008001b 	andne	r0, r8, fp, lsl r0
    5390:	5201f300 	andpl	pc, r1, #0, 6
    5394:	1affff0a 	bne	4fc4 <__Stack_Size+0x4bc4>
    5398:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    539c:	22200073 	eorcs	r0, r0, #115	; 0x73
    53a0:	001b069f 	mulseq	fp, pc, r6	; <UNPREDICTABLE>
    53a4:	001b0a08 	andseq	r0, fp, r8, lsl #20
    53a8:	f3000f08 	vpmax.f32	d0, d0, d8
    53ac:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53b0:	01231aff 	strdeq	r1, [r3, -pc]!
    53b4:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b8:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53bc:	00000000 	andeq	r0, r0, r0
    53c0:	1af60000 	bne	ffd853c8 <SCS_BASE+0x1fd773c8>
    53c4:	1af80800 	bne	ffe073cc <SCS_BASE+0x1fdf93cc>
    53c8:	00010800 	andeq	r0, r1, r0, lsl #16
    53cc:	001afc51 	andseq	pc, sl, r1, asr ip	; <UNPREDICTABLE>
    53d0:	001b0608 	andseq	r0, fp, r8, lsl #12
    53d4:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d8:	71243200 	teqvc	r4, r0, lsl #4
    53dc:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53e0:	001b069f 	mulseq	fp, pc, r6	; <UNPREDICTABLE>
    53e4:	001b0808 	andseq	r0, fp, r8, lsl #16
    53e8:	73000a08 	movwvc	r0, #2568	; 0xa08
    53ec:	7124327f 	teqvc	r4, pc, ror r2
    53f0:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5404:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5410:	01f30004 	mvnseq	r0, r4
    5414:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5424:	00010000 	andeq	r0, r1, r0
    5428:	00000050 	andeq	r0, r0, r0, asr r0
    542c:	00000000 	andeq	r0, r0, r0
    5430:	f3000400 	vshl.u8	d0, d0, d0
    5434:	009f5001 	addseq	r5, pc, r1
    5438:	00000000 	andeq	r0, r0, r0
    543c:	1c000000 	stcne	0, cr0, [r0], {-0}
    5440:	1e08001b 	mcrne	0, 0, r0, cr8, cr11, {0}
    5444:	0108001b 	tsteq	r8, fp, lsl r0
    5448:	1b1e5000 	blne	799450 <__Stack_Size+0x799050>
    544c:	1b380800 	blne	e07454 <__Stack_Size+0xe07054>
    5450:	00040800 	andeq	r0, r4, r0, lsl #16
    5454:	9f5001f3 	svcls	0x005001f3
	...
    5460:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
    5464:	08001b32 	stmdaeq	r0, {r1, r4, r5, r8, r9, fp, ip}
    5468:	32510001 	subscc	r0, r1, #1
    546c:	3808001b 	stmdacc	r8, {r0, r1, r3, r4}
    5470:	0408001b 	streq	r0, [r8], #-27
    5474:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5478:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5488:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5494:	01f30004 	mvnseq	r0, r4
    5498:	00009f50 	andeq	r9, r0, r0, asr pc
    549c:	00000000 	andeq	r0, r0, r0
    54a0:	1b380000 	blne	e054a8 <__Stack_Size+0xe050a8>
    54a4:	1b3a0800 	blne	e874ac <__Stack_Size+0xe870ac>
    54a8:	00010800 	andeq	r0, r1, r0, lsl #16
    54ac:	001b3a50 	andseq	r3, fp, r0, asr sl
    54b0:	001b6a08 	andseq	r6, fp, r8, lsl #20
    54b4:	f3000408 	vshl.u8	d0, d8, d0
    54b8:	009f5001 	addseq	r5, pc, r1
    54bc:	00000000 	andeq	r0, r0, r0
    54c0:	50000000 	andpl	r0, r0, r0
    54c4:	6208001b 	andvs	r0, r8, #27
    54c8:	0108001b 	tsteq	r8, fp, lsl r0
    54cc:	00005300 	andeq	r5, r0, r0, lsl #6
    54d0:	00000000 	andeq	r0, r0, r0
    54d4:	1b6a0000 	blne	1a854dc <__Stack_Size+0x1a850dc>
    54d8:	1b6c0800 	blne	1b074e0 <__Stack_Size+0x1b070e0>
    54dc:	00010800 	andeq	r0, r1, r0, lsl #16
    54e0:	001b6c50 	andseq	r6, fp, r0, asr ip
    54e4:	001b9c08 	andseq	r9, fp, r8, lsl #24
    54e8:	f3000408 	vshl.u8	d0, d8, d0
    54ec:	009f5001 	addseq	r5, pc, r1
    54f0:	00000000 	andeq	r0, r0, r0
    54f4:	82000000 	andhi	r0, r0, #0
    54f8:	9408001b 	strls	r0, [r8], #-27
    54fc:	0108001b 	tsteq	r8, fp, lsl r0
    5500:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5510:	00010000 	andeq	r0, r1, r0
    5514:	00000050 	andeq	r0, r0, r0, asr r0
    5518:	00000000 	andeq	r0, r0, r0
    551c:	f3000400 	vshl.u8	d0, d0, d0
    5520:	009f5001 	addseq	r5, pc, r1
	...
    5530:	01000000 	mrseq	r0, (UNDEF: 0)
    5534:	00005000 	andeq	r5, r0, r0
    5538:	00000000 	andeq	r0, r0, r0
    553c:	00040000 	andeq	r0, r4, r0
    5540:	9f5001f3 	svcls	0x005001f3
	...
    5554:	00500001 	subseq	r0, r0, r1
    5558:	00000000 	andeq	r0, r0, r0
    555c:	04000000 	streq	r0, [r0], #-0
    5560:	5001f300 	andpl	pc, r1, r0, lsl #6
    5564:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5568:	00000000 	andeq	r0, r0, r0
    556c:	001b9c00 	andseq	r9, fp, r0, lsl #24
    5570:	001b9e08 	andseq	r9, fp, r8, lsl #28
    5574:	50000108 	andpl	r0, r0, r8, lsl #2
    5578:	08001b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp, ip}
    557c:	08001bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp, ip}
    5580:	01f30004 	mvnseq	r0, r4
    5584:	00009f50 	andeq	r9, r0, r0, asr pc
    5588:	00000000 	andeq	r0, r0, r0
    558c:	1bb20000 	blne	fec85594 <SCS_BASE+0x1ec77594>
    5590:	1bb60800 	blne	fed87598 <SCS_BASE+0x1ed79598>
    5594:	00060800 	andeq	r0, r6, r0, lsl #16
    5598:	30080073 	andcc	r0, r8, r3, ror r0
    559c:	1bb69f27 	blne	fedad240 <SCS_BASE+0x1ed9f240>
    55a0:	1bba0800 	blne	fee875a8 <SCS_BASE+0x1ee795a8>
    55a4:	00090800 	andeq	r0, r9, r0, lsl #16
    55a8:	30080073 	andcc	r0, r8, r3, ror r0
    55ac:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55b4:	00000000 	andeq	r0, r0, r0
    55b8:	001bc200 	andseq	ip, fp, r0, lsl #4
    55bc:	001bc408 	andseq	ip, fp, r8, lsl #8
    55c0:	50000108 	andpl	r0, r0, r8, lsl #2
    55c4:	08001bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip}
    55c8:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
    55cc:	01f30004 	mvnseq	r0, r4
    55d0:	00009f50 	andeq	r9, r0, r0, asr pc
    55d4:	00000000 	andeq	r0, r0, r0
    55d8:	1bd80000 	blne	ff6055e0 <SCS_BASE+0x1f5f75e0>
    55dc:	1bdc0800 	blne	ff7075e4 <SCS_BASE+0x1f6f95e4>
    55e0:	00070800 	andeq	r0, r7, r0, lsl #16
    55e4:	000a0073 	andeq	r0, sl, r3, ror r0
    55e8:	dc9f2730 	ldcle	7, cr2, [pc], {48}	; 0x30
    55ec:	e008001b 	and	r0, r8, fp, lsl r0
    55f0:	0b08001b 	bleq	205664 <__Stack_Size+0x205264>
    55f4:	0a007300 	beq	221fc <__Stack_Size+0x21dfc>
    55f8:	0a273000 	beq	9d1600 <__Stack_Size+0x9d1200>
    55fc:	9f273000 	svcls	0x00273000
	...
    5610:	00500001 	subseq	r0, r0, r1
    5614:	00000000 	andeq	r0, r0, r0
    5618:	04000000 	streq	r0, [r0], #-0
    561c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5620:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5630:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    563c:	01f30004 	mvnseq	r0, r4
    5640:	00009f50 	andeq	r9, r0, r0, asr pc
    5644:	00000000 	andeq	r0, r0, r0
    5648:	1be80000 	blne	ffa05650 <SCS_BASE+0x1f9f7650>
    564c:	1bea0800 	blne	ffa87654 <SCS_BASE+0x1fa79654>
    5650:	00010800 	andeq	r0, r1, r0, lsl #16
    5654:	001bea50 	andseq	lr, fp, r0, asr sl
    5658:	001c0808 	andseq	r0, ip, r8, lsl #16
    565c:	f3000408 	vshl.u8	d0, d8, d0
    5660:	009f5001 	addseq	r5, pc, r1
	...
    5670:	01000000 	mrseq	r0, (UNDEF: 0)
    5674:	00005000 	andeq	r5, r0, r0
    5678:	00000000 	andeq	r0, r0, r0
    567c:	00040000 	andeq	r0, r4, r0
    5680:	9f5001f3 	svcls	0x005001f3
	...
    5694:	00500001 	subseq	r0, r0, r1
    5698:	00000000 	andeq	r0, r0, r0
    569c:	04000000 	streq	r0, [r0], #-0
    56a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    56a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56c0:	01f30004 	mvnseq	r0, r4
    56c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56d4:	00010000 	andeq	r0, r1, r0
    56d8:	00000050 	andeq	r0, r0, r0, asr r0
    56dc:	00000000 	andeq	r0, r0, r0
    56e0:	f3000400 	vshl.u8	d0, d0, d0
    56e4:	009f5001 	addseq	r5, pc, r1
	...
    56f4:	01000000 	mrseq	r0, (UNDEF: 0)
    56f8:	00005000 	andeq	r5, r0, r0
    56fc:	00000000 	andeq	r0, r0, r0
    5700:	00040000 	andeq	r0, r4, r0
    5704:	9f5001f3 	svcls	0x005001f3
	...
    5718:	00500001 	subseq	r0, r0, r1
    571c:	00000000 	andeq	r0, r0, r0
    5720:	04000000 	streq	r0, [r0], #-0
    5724:	5001f300 	andpl	pc, r1, r0, lsl #6
    5728:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5738:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5744:	01f30004 	mvnseq	r0, r4
    5748:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5758:	00010000 	andeq	r0, r1, r0
    575c:	00000050 	andeq	r0, r0, r0, asr r0
    5760:	00000000 	andeq	r0, r0, r0
    5764:	f3000400 	vshl.u8	d0, d0, d0
    5768:	009f5001 	addseq	r5, pc, r1
	...
    5778:	01000000 	mrseq	r0, (UNDEF: 0)
    577c:	00005000 	andeq	r5, r0, r0
    5780:	00000000 	andeq	r0, r0, r0
    5784:	00040000 	andeq	r0, r4, r0
    5788:	9f5001f3 	svcls	0x005001f3
	...
    5794:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
    5798:	08001c0a 	stmdaeq	r0, {r1, r3, sl, fp, ip}
    579c:	0a500001 	beq	14057a8 <__Stack_Size+0x14053a8>
    57a0:	2c08001c 	stccs	0, cr0, [r8], {28}
    57a4:	0408001c 	streq	r0, [r8], #-28
    57a8:	5001f300 	andpl	pc, r1, r0, lsl #6
    57ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57b0:	00000000 	andeq	r0, r0, r0
    57b4:	001c2c00 	andseq	r2, ip, r0, lsl #24
    57b8:	001c2e08 	andseq	r2, ip, r8, lsl #28
    57bc:	50000108 	andpl	r0, r0, r8, lsl #2
    57c0:	08001c2e 	stmdaeq	r0, {r1, r2, r3, r5, sl, fp, ip}
    57c4:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
    57c8:	01f30004 	mvnseq	r0, r4
    57cc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57dc:	00010000 	andeq	r0, r1, r0
    57e0:	00000050 	andeq	r0, r0, r0, asr r0
    57e4:	00000000 	andeq	r0, r0, r0
    57e8:	f3000400 	vshl.u8	d0, d0, d0
    57ec:	009f5001 	addseq	r5, pc, r1
	...
    57fc:	01000000 	mrseq	r0, (UNDEF: 0)
    5800:	00005100 	andeq	r5, r0, r0, lsl #2
    5804:	00000000 	andeq	r0, r0, r0
    5808:	00040000 	andeq	r0, r4, r0
    580c:	9f5101f3 	svcls	0x005101f3
	...
    5820:	00500001 	subseq	r0, r0, r1
    5824:	00000000 	andeq	r0, r0, r0
    5828:	04000000 	streq	r0, [r0], #-0
    582c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5830:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5834:	00000000 	andeq	r0, r0, r0
    5838:	001c5000 	andseq	r5, ip, r0
    583c:	001c5e08 	andseq	r5, ip, r8, lsl #28
    5840:	50000108 	andpl	r0, r0, r8, lsl #2
    5844:	08001c5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, sl, fp, ip}
    5848:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
    584c:	01f30004 	mvnseq	r0, r4
    5850:	00009f50 	andeq	r9, r0, r0, asr pc
    5854:	00000000 	andeq	r0, r0, r0
    5858:	1c500000 	mrane	r0, r0, acc0
    585c:	1c540800 	mrrcne	8, 0, r0, r4, cr0
    5860:	00010800 	andeq	r0, r1, r0, lsl #16
    5864:	001c5451 	andseq	r5, ip, r1, asr r4
    5868:	001c7008 	andseq	r7, ip, r8
    586c:	f3000408 	vshl.u8	d0, d8, d0
    5870:	009f5101 	addseq	r5, pc, r1, lsl #2
    5874:	00000000 	andeq	r0, r0, r0
    5878:	70000000 	andvc	r0, r0, r0
    587c:	7e08001c 	mcrvc	0, 0, r0, cr8, cr12, {0}
    5880:	0108001c 	tsteq	r8, ip, lsl r0
    5884:	1c7e5000 	ldclne	0, cr5, [lr], #-0
    5888:	1c900800 	ldcne	8, cr0, [r0], {0}
    588c:	00040800 	andeq	r0, r4, r0, lsl #16
    5890:	9f5001f3 	svcls	0x005001f3
	...
    589c:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
    58a0:	08001c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, ip}
    58a4:	74510001 	ldrbvc	r0, [r1], #-1
    58a8:	9008001c 	andls	r0, r8, ip, lsl r0
    58ac:	0408001c 	streq	r0, [r8], #-28
    58b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b8:	00000000 	andeq	r0, r0, r0
    58bc:	001c9000 	andseq	r9, ip, r0
    58c0:	001c9a08 	andseq	r9, ip, r8, lsl #20
    58c4:	50000108 	andpl	r0, r0, r8, lsl #2
    58c8:	08001c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, ip}
    58cc:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
    58d0:	01f30004 	mvnseq	r0, r4
    58d4:	00009f50 	andeq	r9, r0, r0, asr pc
    58d8:	00000000 	andeq	r0, r0, r0
    58dc:	1cac0000 	stcne	0, cr0, [ip]
    58e0:	1cb60800 	ldcne	8, cr0, [r6]
    58e4:	00010800 	andeq	r0, r1, r0, lsl #16
    58e8:	001cb650 	andseq	fp, ip, r0, asr r6
    58ec:	001cc808 	andseq	ip, ip, r8, lsl #16
    58f0:	f3000408 	vshl.u8	d0, d8, d0
    58f4:	009f5001 	addseq	r5, pc, r1
    58f8:	00000000 	andeq	r0, r0, r0
    58fc:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    5900:	d208001c 	andle	r0, r8, #28
    5904:	0108001c 	tsteq	r8, ip, lsl r0
    5908:	1cd25000 	ldclne	0, cr5, [r2], {0}
    590c:	1ce40800 	stclne	8, cr0, [r4]
    5910:	00040800 	andeq	r0, r4, r0, lsl #16
    5914:	9f5001f3 	svcls	0x005001f3
	...
    5928:	00510001 	subseq	r0, r1, r1
    592c:	00000000 	andeq	r0, r0, r0
    5930:	04000000 	streq	r0, [r0], #-0
    5934:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5938:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    593c:	00000000 	andeq	r0, r0, r0
    5940:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    594c:	01f30004 	mvnseq	r0, r4
    5950:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5960:	00010000 	andeq	r0, r1, r0
    5964:	00000053 	andeq	r0, r0, r3, asr r0
    5968:	00000000 	andeq	r0, r0, r0
    596c:	53000100 	movwpl	r0, #256	; 0x100
	...
    5978:	00530001 	subseq	r0, r3, r1
    597c:	00000000 	andeq	r0, r0, r0
    5980:	e4000000 	str	r0, [r0], #-0
    5984:	f008001c 			; <UNDEFINED> instruction: 0xf008001c
    5988:	0108001c 	tsteq	r8, ip, lsl r0
    598c:	1cf05000 	ldclne	0, cr5, [r0]
    5990:	1d240800 	stcne	8, cr0, [r4, #-0]
    5994:	00040800 	andeq	r0, r4, r0, lsl #16
    5998:	9f5001f3 	svcls	0x005001f3
	...
    59a4:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    59a8:	08001d12 	stmdaeq	r0, {r1, r4, r8, sl, fp, ip}
    59ac:	12510001 	subsne	r0, r1, #1
    59b0:	2408001d 	strcs	r0, [r8], #-29
    59b4:	0408001d 	streq	r0, [r8], #-29
    59b8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59c0:	00000000 	andeq	r0, r0, r0
    59c4:	001cfc00 	andseq	pc, ip, r0, lsl #24
    59c8:	001d0408 	andseq	r0, sp, r8, lsl #8
    59cc:	53000108 	movwpl	r0, #264	; 0x108
    59d0:	08001d04 	stmdaeq	r0, {r2, r8, sl, fp, ip}
    59d4:	08001d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip}
    59d8:	00710005 	rsbseq	r0, r1, r5
    59dc:	069f2535 			; <UNDEFINED> instruction: 0x069f2535
    59e0:	0808001d 	stmdaeq	r8, {r0, r2, r3, r4}
    59e4:	0108001d 	tsteq	r8, sp, lsl r0
    59e8:	1d105300 	ldcne	3, cr5, [r0, #-0]
    59ec:	1d180800 	ldcne	8, cr0, [r8, #-0]
    59f0:	00010800 	andeq	r0, r1, r0, lsl #16
    59f4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5a04:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a10:	01f30004 	mvnseq	r0, r4
    5a14:	00009f50 	andeq	r9, r0, r0, asr pc
    5a18:	00000000 	andeq	r0, r0, r0
    5a1c:	1d240000 	stcne	0, cr0, [r4, #-0]
    5a20:	1d2e0800 	stcne	8, cr0, [lr, #-0]
    5a24:	00010800 	andeq	r0, r1, r0, lsl #16
    5a28:	001d2e50 	andseq	r2, sp, r0, asr lr
    5a2c:	001d4408 	andseq	r4, sp, r8, lsl #8
    5a30:	f3000408 	vshl.u8	d0, d8, d0
    5a34:	009f5001 	addseq	r5, pc, r1
	...
    5a44:	01000000 	mrseq	r0, (UNDEF: 0)
    5a48:	00005000 	andeq	r5, r0, r0
    5a4c:	00000000 	andeq	r0, r0, r0
    5a50:	00040000 	andeq	r0, r4, r0
    5a54:	9f5001f3 	svcls	0x005001f3
	...
    5a68:	00510001 	subseq	r0, r1, r1
    5a6c:	00000000 	andeq	r0, r0, r0
    5a70:	04000000 	streq	r0, [r0], #-0
    5a74:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a88:	52000100 	andpl	r0, r0, #0, 2
	...
    5a94:	01f30004 	mvnseq	r0, r4
    5a98:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa8:	00010000 	andeq	r0, r1, r0
    5aac:	00000050 	andeq	r0, r0, r0, asr r0
    5ab0:	00000000 	andeq	r0, r0, r0
    5ab4:	f3000400 	vshl.u8	d0, d0, d0
    5ab8:	009f5001 	addseq	r5, pc, r1
	...
    5ac8:	01000000 	mrseq	r0, (UNDEF: 0)
    5acc:	00005100 	andeq	r5, r0, r0, lsl #2
    5ad0:	00000000 	andeq	r0, r0, r0
    5ad4:	00040000 	andeq	r0, r4, r0
    5ad8:	9f5101f3 	svcls	0x005101f3
	...
    5aec:	00500001 	subseq	r0, r0, r1
    5af0:	00000000 	andeq	r0, r0, r0
    5af4:	04000000 	streq	r0, [r0], #-0
    5af8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5afc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b0c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b18:	01f30004 	mvnseq	r0, r4
    5b1c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b2c:	00010000 	andeq	r0, r1, r0
    5b30:	00000050 	andeq	r0, r0, r0, asr r0
    5b34:	00000000 	andeq	r0, r0, r0
    5b38:	f3000400 	vshl.u8	d0, d0, d0
    5b3c:	009f5001 	addseq	r5, pc, r1
	...
    5b4c:	01000000 	mrseq	r0, (UNDEF: 0)
    5b50:	00005000 	andeq	r5, r0, r0
    5b54:	00000000 	andeq	r0, r0, r0
    5b58:	00040000 	andeq	r0, r4, r0
    5b5c:	9f5001f3 	svcls	0x005001f3
	...
    5b70:	00500001 	subseq	r0, r0, r1
    5b74:	00000000 	andeq	r0, r0, r0
    5b78:	04000000 	streq	r0, [r0], #-0
    5b7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b84:	00000000 	andeq	r0, r0, r0
    5b88:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b94:	01f30004 	mvnseq	r0, r4
    5b98:	00009f50 	andeq	r9, r0, r0, asr pc
    5b9c:	00000000 	andeq	r0, r0, r0
    5ba0:	00010000 	andeq	r0, r1, r0
    5ba4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bb4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bc0:	01f30004 	mvnseq	r0, r4
    5bc4:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc8:	00000000 	andeq	r0, r0, r0
    5bcc:	00010000 	andeq	r0, r1, r0
    5bd0:	00000051 	andeq	r0, r0, r1, asr r0
    5bd4:	00000000 	andeq	r0, r0, r0
    5bd8:	f3000400 	vshl.u8	d0, d0, d0
    5bdc:	009f5101 	addseq	r5, pc, r1, lsl #2
    5be0:	00000000 	andeq	r0, r0, r0
    5be4:	01000000 	mrseq	r0, (UNDEF: 0)
    5be8:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf8:	00010000 	andeq	r0, r1, r0
    5bfc:	00000052 	andeq	r0, r0, r2, asr r0
    5c00:	00000000 	andeq	r0, r0, r0
    5c04:	f3000400 	vshl.u8	d0, d0, d0
    5c08:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c0c:	00000000 	andeq	r0, r0, r0
    5c10:	01000000 	mrseq	r0, (UNDEF: 0)
    5c14:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c24:	00010000 	andeq	r0, r1, r0
    5c28:	00000051 	andeq	r0, r0, r1, asr r0
    5c2c:	00000000 	andeq	r0, r0, r0
    5c30:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c44:	00530001 	subseq	r0, r3, r1
    5c48:	00000000 	andeq	r0, r0, r0
    5c4c:	05000000 	streq	r0, [r0, #-0]
    5c50:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5c54:	00009f25 	andeq	r9, r0, r5, lsr #30
    5c58:	00000000 	andeq	r0, r0, r0
    5c5c:	00010000 	andeq	r0, r1, r0
    5c60:	00000053 	andeq	r0, r0, r3, asr r0
    5c64:	00000000 	andeq	r0, r0, r0
    5c68:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c7c:	00530001 	subseq	r0, r3, r1
    5c80:	00000000 	andeq	r0, r0, r0
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5c98:	00010000 	andeq	r0, r1, r0
    5c9c:	00000051 	andeq	r0, r0, r1, asr r0
    5ca0:	00000000 	andeq	r0, r0, r0
    5ca4:	72000500 	andvc	r0, r0, #0, 10
    5ca8:	9f253500 	svcls	0x00253500
	...
    5cb4:	00510001 	subseq	r0, r1, r1
    5cb8:	00000000 	andeq	r0, r0, r0
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5cd0:	00010000 	andeq	r0, r1, r0
    5cd4:	00000050 	andeq	r0, r0, r0, asr r0
    5cd8:	00000000 	andeq	r0, r0, r0
    5cdc:	f3000400 	vshl.u8	d0, d0, d0
    5ce0:	009f5001 	addseq	r5, pc, r1
    5ce4:	00000000 	andeq	r0, r0, r0
    5ce8:	01000000 	mrseq	r0, (UNDEF: 0)
    5cec:	00005000 	andeq	r5, r0, r0
    5cf0:	00000000 	andeq	r0, r0, r0
    5cf4:	00040000 	andeq	r0, r4, r0
    5cf8:	9f5001f3 	svcls	0x005001f3
	...
    5d0c:	00510001 	subseq	r0, r1, r1
    5d10:	00000000 	andeq	r0, r0, r0
    5d14:	04000000 	streq	r0, [r0], #-0
    5d18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d20:	00000000 	andeq	r0, r0, r0
    5d24:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d38:	00520001 	subseq	r0, r2, r1
    5d3c:	00000000 	andeq	r0, r0, r0
    5d40:	04000000 	streq	r0, [r0], #-0
    5d44:	5201f300 	andpl	pc, r1, #0, 6
    5d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d4c:	00000000 	andeq	r0, r0, r0
    5d50:	52000100 	andpl	r0, r0, #0, 2
	...
    5d64:	00510001 	subseq	r0, r1, r1
	...
    5d74:	01000000 	mrseq	r0, (UNDEF: 0)
    5d78:	00005300 	andeq	r5, r0, r0, lsl #6
    5d7c:	00000000 	andeq	r0, r0, r0
    5d80:	00050000 	andeq	r0, r5, r0
    5d84:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5d88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d8c:	00000000 	andeq	r0, r0, r0
    5d90:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00530001 	subseq	r0, r3, r1
	...
    5dac:	01000000 	mrseq	r0, (UNDEF: 0)
    5db0:	00005000 	andeq	r5, r0, r0
    5db4:	00000000 	andeq	r0, r0, r0
    5db8:	00040000 	andeq	r0, r4, r0
    5dbc:	9f5001f3 	svcls	0x005001f3
	...
    5dc8:	00500001 	subseq	r0, r0, r1
    5dcc:	00000000 	andeq	r0, r0, r0
    5dd0:	04000000 	streq	r0, [r0], #-0
    5dd4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5de8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5df4:	01f30004 	mvnseq	r0, r4
    5df8:	00009f51 	andeq	r9, r0, r1, asr pc
    5dfc:	00000000 	andeq	r0, r0, r0
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e14:	52000100 	andpl	r0, r0, #0, 2
	...
    5e20:	01f30004 	mvnseq	r0, r4
    5e24:	00009f52 	andeq	r9, r0, r2, asr pc
    5e28:	00000000 	andeq	r0, r0, r0
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5e40:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5e54:	00530001 	subseq	r0, r3, r1
    5e58:	00000000 	andeq	r0, r0, r0
    5e5c:	05000000 	streq	r0, [r0, #-0]
    5e60:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5e64:	00009f25 	andeq	r9, r0, r5, lsr #30
    5e68:	00000000 	andeq	r0, r0, r0
    5e6c:	00010000 	andeq	r0, r1, r0
    5e70:	00000053 	andeq	r0, r0, r3, asr r0
    5e74:	00000000 	andeq	r0, r0, r0
    5e78:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e8c:	00500001 	subseq	r0, r0, r1
    5e90:	00000000 	andeq	r0, r0, r0
    5e94:	04000000 	streq	r0, [r0], #-0
    5e98:	5001f300 	andpl	pc, r1, r0, lsl #6
    5e9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5eac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5eb8:	01f30004 	mvnseq	r0, r4
    5ebc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5ecc:	00010000 	andeq	r0, r1, r0
    5ed0:	00000050 	andeq	r0, r0, r0, asr r0
    5ed4:	00000000 	andeq	r0, r0, r0
    5ed8:	f3000400 	vshl.u8	d0, d0, d0
    5edc:	009f5001 	addseq	r5, pc, r1
	...
    5eec:	01000000 	mrseq	r0, (UNDEF: 0)
    5ef0:	00005000 	andeq	r5, r0, r0
    5ef4:	00000000 	andeq	r0, r0, r0
    5ef8:	00040000 	andeq	r0, r4, r0
    5efc:	9f5001f3 	svcls	0x005001f3
	...
    5f08:	00500001 	subseq	r0, r0, r1
    5f0c:	00000000 	andeq	r0, r0, r0
    5f10:	04000000 	streq	r0, [r0], #-0
    5f14:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5f28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f34:	01f30004 	mvnseq	r0, r4
    5f38:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f48:	000e0000 	andeq	r0, lr, r0
    5f4c:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    5f50:	7124381a 	teqvc	r4, sl, lsl r8
    5f54:	1aff0800 	bne	fffc7f5c <SCS_BASE+0x1ffb9f5c>
    5f58:	00009f21 	andeq	r9, r0, r1, lsr #30
    5f5c:	00000000 	andeq	r0, r0, r0
    5f60:	000f0000 	andeq	r0, pc, r0
    5f64:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5f68:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f6c:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f70:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f74:	00000000 	andeq	r0, r0, r0
    5f78:	44000000 	strmi	r0, [r0], #-0
    5f7c:	4808001d 	stmdami	r8, {r0, r2, r3, r4}
    5f80:	0108001d 	tsteq	r8, sp, lsl r0
    5f84:	1d485000 	stclne	0, cr5, [r8, #-0]
    5f88:	1d4e0800 	stclne	8, cr0, [lr, #-0]
    5f8c:	00040800 	andeq	r0, r4, r0, lsl #16
    5f90:	9f5001f3 	svcls	0x005001f3
	...
    5f9c:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
    5fa0:	08001d48 	stmdaeq	r0, {r3, r6, r8, sl, fp, ip}
    5fa4:	00500001 	subseq	r0, r0, r1
    5fa8:	00000000 	andeq	r0, r0, r0
    5fac:	44000000 	strmi	r0, [r0], #-0
    5fb0:	4808001d 	stmdami	r8, {r0, r2, r3, r4}
    5fb4:	0d08001d 	stceq	0, cr0, [r8, #-116]	; 0xffffff8c
    5fb8:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fbc:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fc0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fc4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fc8:	00000000 	andeq	r0, r0, r0
    5fcc:	1d700000 	ldclne	0, cr0, [r0, #-0]
    5fd0:	1d780800 	ldclne	8, cr0, [r8, #-0]
    5fd4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fd8:	001d7850 	andseq	r7, sp, r0, asr r8
    5fdc:	001d9408 	andseq	r9, sp, r8, lsl #8
    5fe0:	f3000408 	vshl.u8	d0, d8, d0
    5fe4:	009f5001 	addseq	r5, pc, r1
    5fe8:	00000000 	andeq	r0, r0, r0
    5fec:	70000000 	andvc	r0, r0, r0
    5ff0:	7d08001d 	stcvc	0, cr0, [r8, #-116]	; 0xffffff8c
    5ff4:	0108001d 	tsteq	r8, sp, lsl r0
    5ff8:	1d7d5100 	ldfnee	f5, [sp, #-0]
    5ffc:	1d940800 	ldcne	8, cr0, [r4]
    6000:	00010800 	andeq	r0, r1, r0, lsl #16
    6004:	00000056 	andeq	r0, r0, r6, asr r0
    6008:	00000000 	andeq	r0, r0, r0
    600c:	001d7000 	andseq	r7, sp, r0
    6010:	001d8008 	andseq	r8, sp, r8
    6014:	30000208 	andcc	r0, r0, r8, lsl #4
    6018:	001d809f 	mulseq	sp, pc, r0	; <UNPREDICTABLE>
    601c:	001d8208 	andseq	r8, sp, r8, lsl #4
    6020:	70000708 	andvc	r0, r0, r8, lsl #14
    6024:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6028:	1d829f1a 	stcne	15, cr9, [r2, #104]	; 0x68
    602c:	1d940800 	ldcne	8, cr0, [r4]
    6030:	00070800 	andeq	r0, r7, r0, lsl #16
    6034:	ff0a0074 			; <UNDEFINED> instruction: 0xff0a0074
    6038:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    603c:	00000000 	andeq	r0, r0, r0
    6040:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    6044:	e208001d 	and	r0, r8, #29
    6048:	0708001d 	smladeq	r8, sp, r0, r0
    604c:	0a007200 	beq	22854 <__Stack_Size+0x22454>
    6050:	9f272020 	svcls	0x00272020
    6054:	08001de2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, fp, ip}
    6058:	08001de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, ip}
    605c:	00720006 	rsbseq	r0, r2, r6
    6060:	9f272008 	svcls	0x00272008
    6064:	08001de6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, fp, ip}
    6068:	08001dea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, sl, fp, ip}
    606c:	ea520001 	b	1486078 <__Stack_Size+0x1485c78>
    6070:	0308001d 	movweq	r0, #32797	; 0x801d
    6074:	0b08001e 	bleq	2060f4 <__Stack_Size+0x205cf4>
    6078:	0a007100 	beq	22480 <__Stack_Size+0x22080>
    607c:	0a1abfbf 	beq	6b5f80 <__Stack_Size+0x6b5b80>
    6080:	9f272020 	svcls	0x00272020
    6084:	08001e06 	stmdaeq	r0, {r1, r2, r9, sl, fp, ip}
    6088:	08001e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, ip}
    608c:	0071000b 	rsbseq	r0, r1, fp
    6090:	1abfbf0a 	bne	feff5cc0 <SCS_BASE+0x1efe7cc0>
    6094:	2720200a 	strcs	r2, [r0, -sl]!
    6098:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    609c:	00000000 	andeq	r0, r0, r0
    60a0:	001e4600 	andseq	r4, lr, r0, lsl #12
    60a4:	001e7208 	andseq	r7, lr, r8, lsl #4
    60a8:	53000108 	movwpl	r0, #264	; 0x108
	...
    60bc:	9f300002 	svcls	0x00300002
	...
    60c8:	00710007 	rsbseq	r0, r1, r7
    60cc:	1affff0a 	bne	5cfc <__Stack_Size+0x58fc>
    60d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d4:	00000000 	andeq	r0, r0, r0
    60d8:	71000700 	tstvc	r0, r0, lsl #14
    60dc:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    60e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    60e4:	00000000 	andeq	r0, r0, r0
    60e8:	00020000 	andeq	r0, r2, r0
    60ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    60f0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));

  if ((IWDG->SR & IWDG_FLAG) != (u32)RESET)
   4:	08000140 	stmdaeq	r0, {r6, r8}
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
   8:	08000140 	stmdaeq	r0, {r6, r8}
   c:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
  10:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
  14:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
  18:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
  1c:	080001b2 	stmdaeq	r0, {r1, r4, r5, r7, r8}

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  20:	00000001 	andeq	r0, r0, r1
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  24:	00000001 	andeq	r0, r0, r1
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  28:	00000001 	andeq	r0, r0, r1
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  2c:	00000001 	andeq	r0, r0, r1
  30:	00000001 	andeq	r0, r0, r1
  34:	00000001 	andeq	r0, r0, r1
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  38:	00000001 	andeq	r0, r0, r1
  3c:	00000001 	andeq	r0, r0, r1
  SCB->SHPR[tmp1] |= tmppriority;
  40:	00000001 	andeq	r0, r0, r1
  44:	00000001 	andeq	r0, r0, r1
  48:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  4c:	00000001 	andeq	r0, r0, r1

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	080001b2 	stmdaeq	r0, {r1, r4, r5, r7, r8}
  5c:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  60:	00000001 	andeq	r0, r0, r1
  64:	00000001 	andeq	r0, r0, r1
  68:	00000001 	andeq	r0, r0, r1
  6c:	00000001 	andeq	r0, r0, r1
  70:	00000001 	andeq	r0, r0, r1
  74:	00000001 	andeq	r0, r0, r1
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  84:	080001f0 	stmdaeq	r0, {r4, r5, r6, r7, r8}
  88:	080001f0 	stmdaeq	r0, {r4, r5, r6, r7, r8}
  8c:	08000220 	stmdaeq	r0, {r5, r9}
  90:	08000220 	stmdaeq	r0, {r5, r9}
  94:	0800023a 	stmdaeq	r0, {r1, r3, r4, r5, r9}
  98:	0800023c 	stmdaeq	r0, {r2, r3, r4, r5, r9}
  9c:	08000420 	stmdaeq	r0, {r5, sl}
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	00000001 	andeq	r0, r0, r1
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	00000001 	andeq	r0, r0, r1
  b0:	08000420 	stmdaeq	r0, {r5, sl}
      break; 
      
    default:
      break;
  }
}
  b4:	080004ac 	stmdaeq	r0, {r2, r3, r5, r7, sl}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	080004ac 	stmdaeq	r0, {r2, r3, r5, r7, sl}
  bc:	08000554 	stmdaeq	r0, {r2, r4, r6, r8, sl}
  c0:	08000554 	stmdaeq	r0, {r2, r4, r6, r8, sl}
  c4:	080005b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl}
  c8:	080005b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl}
  cc:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
	...
  d8:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
  dc:	08000676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl}
  e0:	08000676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl}
  e4:	08000678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl}
  e8:	08000678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl}
  ec:	0800067a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl}
  f0:	0800067a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sl}
  f4:	0800067c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl}
  f8:	0800067c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl}
  fc:	0800067e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl}
 100:	0800067e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl}
 104:	08000680 	stmdaeq	r0, {r7, r9, sl}
 108:	08000680 	stmdaeq	r0, {r7, r9, sl}
 10c:	08000682 	stmdaeq	r0, {r1, r7, r9, sl}
 110:	08000682 	stmdaeq	r0, {r1, r7, r9, sl}
 114:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
 118:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
 11c:	08000698 	stmdaeq	r0, {r3, r4, r7, r9, sl}
 120:	08000698 	stmdaeq	r0, {r3, r4, r7, r9, sl}
 124:	0800069a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl}
 128:	0800069a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl}
 12c:	0800069c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl}
 130:	0800069c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl}
 134:	0800069e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl}
 138:	0800069e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl}
 13c:	080006a0 	stmdaeq	r0, {r5, r7, r9, sl}
 140:	080006a0 	stmdaeq	r0, {r5, r7, r9, sl}
 144:	080006a2 	stmdaeq	r0, {r1, r5, r7, r9, sl}
 148:	080006a2 	stmdaeq	r0, {r1, r5, r7, r9, sl}
 14c:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
 150:	080006a4 	stmdaeq	r0, {r2, r5, r7, r9, sl}
 154:	080006a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl}
 158:	080006a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl}
 15c:	080006a8 	stmdaeq	r0, {r3, r5, r7, r9, sl}
 160:	080006a8 	stmdaeq	r0, {r3, r5, r7, r9, sl}
 164:	080006aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl}
 168:	080006aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl}
 16c:	080006ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl}
 170:	080006ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl}
 174:	080006ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl}
 178:	00000001 	andeq	r0, r0, r1
 17c:	00000001 	andeq	r0, r0, r1
 180:	00000001 	andeq	r0, r0, r1
 184:	00000001 	andeq	r0, r0, r1
 188:	00000001 	andeq	r0, r0, r1
 18c:	00000001 	andeq	r0, r0, r1
 190:	00000001 	andeq	r0, r0, r1
 194:	00000001 	andeq	r0, r0, r1
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	080006ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl}
 1b4:	080006b0 	stmdaeq	r0, {r4, r5, r7, r9, sl}
 1b8:	080006b0 	stmdaeq	r0, {r4, r5, r7, r9, sl}
 1bc:	080006b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl}
 1c0:	080006b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl}
 1c4:	080006b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl}
 1c8:	080006b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl}
 1cc:	080006b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl}
 1d0:	080006b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl}
 1d4:	080006ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl}
 1d8:	080006ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl}
 1dc:	080006bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl}
 1e0:	080006bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl}
 1e4:	080006be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl}
 1e8:	080006be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl}
 1ec:	080006c0 	stmdaeq	r0, {r6, r7, r9, sl}
 1f0:	080006c0 	stmdaeq	r0, {r6, r7, r9, sl}
 1f4:	080006c2 	stmdaeq	r0, {r1, r6, r7, r9, sl}
 1f8:	080006c2 	stmdaeq	r0, {r1, r6, r7, r9, sl}
 1fc:	080006c4 	stmdaeq	r0, {r2, r6, r7, r9, sl}
 200:	080006c4 	stmdaeq	r0, {r2, r6, r7, r9, sl}
 204:	080006d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl}
 208:	080006d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl}
 20c:	080006da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl}
 210:	080006da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, sl}
 214:	080006dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl}
 218:	080006dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl}
 21c:	080006de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl}
 220:	080006de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sl}
 224:	080006e0 	stmdaeq	r0, {r5, r6, r7, r9, sl}
 228:	080006e0 	stmdaeq	r0, {r5, r6, r7, r9, sl}
 22c:	080006e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl}
 230:	080006e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl}
 234:	080006e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl}
 238:	080006e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl}
 23c:	080006e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl}
 240:	080006e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl}
 244:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
 248:	080006e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl}
 24c:	080006ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl}
 250:	080006ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl}
 254:	08000728 	stmdaeq	r0, {r3, r5, r8, r9, sl}
 258:	08000728 	stmdaeq	r0, {r3, r5, r8, r9, sl}
 25c:	0800072a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl}
 260:	0800072a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl}
 264:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
 268:	0800072c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl}
 26c:	0800072e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl}
 270:	0800072e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl}
 274:	08000730 	stmdaeq	r0, {r4, r5, r8, r9, sl}
 278:	08000730 	stmdaeq	r0, {r4, r5, r8, r9, sl}
 27c:	08000732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl}
 280:	08000732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl}
 284:	08000734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl}
 288:	08000734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl}
 28c:	08000736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl}
 290:	08000736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl}
 294:	08000738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl}
 298:	08000738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl}
 29c:	0800073a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl}
 2a0:	0800073a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl}
 2a4:	0800073c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl}
 2a8:	0800073c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl}
 2ac:	0800073e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl}
 2b0:	0800073e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, sl}
 2b4:	08000740 	stmdaeq	r0, {r6, r8, r9, sl}
 2b8:	08000740 	stmdaeq	r0, {r6, r8, r9, sl}
 2bc:	08000742 	stmdaeq	r0, {r1, r6, r8, r9, sl}
 2c0:	08000742 	stmdaeq	r0, {r1, r6, r8, r9, sl}
 2c4:	08000744 	stmdaeq	r0, {r2, r6, r8, r9, sl}
 2c8:	08000744 	stmdaeq	r0, {r2, r6, r8, r9, sl}
 2cc:	08000746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl}
 2d0:	08000746 	stmdaeq	r0, {r1, r2, r6, r8, r9, sl}
 2d4:	08000748 	stmdaeq	r0, {r3, r6, r8, r9, sl}
 2d8:	08000748 	stmdaeq	r0, {r3, r6, r8, r9, sl}
 2dc:	0800074a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl}
 2e0:	0800074a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl}
 2e4:	0800074c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl}
 2e8:	0800074c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl}
 2ec:	0800074e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl}
 2f0:	0800074e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl}
 2f4:	08000750 	stmdaeq	r0, {r4, r6, r8, r9, sl}
 2f8:	08000750 	stmdaeq	r0, {r4, r6, r8, r9, sl}
 2fc:	08000752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl}
	...
 308:	08000776 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl}
 30c:	080007de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl}
 310:	080007e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl}
 314:	080007fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl}
 318:	080007fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl}
 31c:	0800080c 	stmdaeq	r0, {r2, r3, fp}
	...
 328:	08000752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl}
 32c:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
 330:	08000754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl}
 334:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
 338:	08000854 	stmdaeq	r0, {r2, r4, r6, fp}
 33c:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
 340:	00000001 	andeq	r0, r0, r1
 344:	00000001 	andeq	r0, r0, r1
	...
 350:	080008b0 	stmdaeq	r0, {r4, r5, r7, fp}
 354:	0800091c 	stmdaeq	r0, {r2, r3, r4, r8, fp}
	...
 360:	0800091c 	stmdaeq	r0, {r2, r3, r4, r8, fp}
 364:	08000934 	stmdaeq	r0, {r2, r4, r5, r8, fp}
 368:	08000934 	stmdaeq	r0, {r2, r4, r5, r8, fp}
 36c:	08000940 	stmdaeq	r0, {r6, r8, fp}
 370:	08000940 	stmdaeq	r0, {r6, r8, fp}
 374:	08000954 	stmdaeq	r0, {r2, r4, r6, r8, fp}
 378:	08000954 	stmdaeq	r0, {r2, r4, r6, r8, fp}
 37c:	08000956 	stmdaeq	r0, {r1, r2, r4, r6, r8, fp}
 380:	08000958 	stmdaeq	r0, {r3, r4, r6, r8, fp}
 384:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
 388:	080009b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp}
 38c:	080009d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp}
 390:	080009d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, fp}
 394:	080009e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp}
 398:	080009e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp}
 39c:	08000a00 	stmdaeq	r0, {r9, fp}
 3a0:	08000a00 	stmdaeq	r0, {r9, fp}
 3a4:	08000a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp}
 3a8:	08000a2c 	stmdaeq	r0, {r2, r3, r5, r9, fp}
 3ac:	08000a50 	stmdaeq	r0, {r4, r6, r9, fp}
 3b0:	08000a50 	stmdaeq	r0, {r4, r6, r9, fp}
 3b4:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 3b8:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 3bc:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 3c0:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 3c4:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 3c8:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 3cc:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
	...
 3d8:	08000b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp}
 3dc:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 3e0:	08000b8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp}
 3e4:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 3e8:	00000001 	andeq	r0, r0, r1
 3ec:	00000001 	andeq	r0, r0, r1
 3f0:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 3f4:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 3f8:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 3fc:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 400:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 404:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 408:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 40c:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 410:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
 414:	08000c6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, sl, fp}
	...
 420:	08000c70 	stmdaeq	r0, {r4, r5, r6, sl, fp}
 424:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 428:	00000001 	andeq	r0, r0, r1
 42c:	00000001 	andeq	r0, r0, r1
 430:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
 434:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
 438:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
 43c:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
 440:	08000cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp}
 444:	08000cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	00000001 	andeq	r0, r0, r1
 454:	00000001 	andeq	r0, r0, r1
 458:	00000001 	andeq	r0, r0, r1
 45c:	00000001 	andeq	r0, r0, r1
 460:	00000001 	andeq	r0, r0, r1
 464:	00000001 	andeq	r0, r0, r1
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	08000cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp}
 47c:	08000cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp}
 480:	08000cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp}
 484:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
 488:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
 48c:	08000d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp}
 490:	08000d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp}
 494:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 498:	00000001 	andeq	r0, r0, r1
 49c:	00000001 	andeq	r0, r0, r1
 4a0:	00000001 	andeq	r0, r0, r1
 4a4:	00000001 	andeq	r0, r0, r1
 4a8:	08000d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp}
 4ac:	08000dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp}
 4b0:	00000001 	andeq	r0, r0, r1
 4b4:	00000001 	andeq	r0, r0, r1
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	00000001 	andeq	r0, r0, r1
 4cc:	00000001 	andeq	r0, r0, r1
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
	...
 4e0:	08000dbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, fp}
 4e4:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 4e8:	08000dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp}
 4ec:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 4f0:	08000dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp}
 4f4:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 4f8:	00000001 	andeq	r0, r0, r1
 4fc:	00000001 	andeq	r0, r0, r1
 500:	00000001 	andeq	r0, r0, r1
 504:	00000001 	andeq	r0, r0, r1
 508:	00000001 	andeq	r0, r0, r1
 50c:	00000001 	andeq	r0, r0, r1
	...
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 52c:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 530:	00000001 	andeq	r0, r0, r1
 534:	00000001 	andeq	r0, r0, r1
 538:	08000e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp}
 53c:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	00000001 	andeq	r0, r0, r1
 54c:	00000001 	andeq	r0, r0, r1
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	08000e88 	stmdaeq	r0, {r3, r7, r9, sl, fp}
 55c:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 560:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
 564:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	00000001 	andeq	r0, r0, r1
 57c:	00000001 	andeq	r0, r0, r1
 580:	00000001 	andeq	r0, r0, r1
 584:	00000001 	andeq	r0, r0, r1
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 594:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
	...
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	00000001 	andeq	r0, r0, r1
 5b4:	00000001 	andeq	r0, r0, r1
 5b8:	08000ee4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, fp}
 5bc:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
 5c0:	08000ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp}
 5c4:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	00000001 	andeq	r0, r0, r1
 5dc:	00000001 	andeq	r0, r0, r1
 5e0:	00000001 	andeq	r0, r0, r1
 5e4:	00000001 	andeq	r0, r0, r1
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
 63c:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	00000001 	andeq	r0, r0, r1
 65c:	00000001 	andeq	r0, r0, r1
 660:	00000001 	andeq	r0, r0, r1
 664:	00000001 	andeq	r0, r0, r1
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
	...
 6a0:	08000f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp}
 6a4:	08000fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp}
 6a8:	08000fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp}
 6ac:	08001000 	stmdaeq	r0, {ip}
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
 6b8:	00000001 	andeq	r0, r0, r1
 6bc:	00000001 	andeq	r0, r0, r1
 6c0:	08001000 	stmdaeq	r0, {ip}
 6c4:	08001014 	stmdaeq	r0, {r2, r4, ip}
 6c8:	08001014 	stmdaeq	r0, {r2, r4, ip}
 6cc:	08001020 	stmdaeq	r0, {r5, ip}
 6d0:	08001020 	stmdaeq	r0, {r5, ip}
 6d4:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 6d8:	08001034 	stmdaeq	r0, {r2, r4, r5, ip}
 6dc:	08001044 	stmdaeq	r0, {r2, r6, ip}
 6e0:	08001044 	stmdaeq	r0, {r2, r6, ip}
 6e4:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
 6e8:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
 6ec:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 6f0:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 6f4:	08001080 	stmdaeq	r0, {r7, ip}
 6f8:	00000001 	andeq	r0, r0, r1
 6fc:	00000001 	andeq	r0, r0, r1
 700:	08001080 	stmdaeq	r0, {r7, ip}
 704:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 708:	00000001 	andeq	r0, r0, r1
 70c:	00000001 	andeq	r0, r0, r1
 710:	00000001 	andeq	r0, r0, r1
 714:	00000001 	andeq	r0, r0, r1
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	00000001 	andeq	r0, r0, r1
 724:	00000001 	andeq	r0, r0, r1
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	0800108c 	stmdaeq	r0, {r2, r3, r7, ip}
 744:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 748:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 74c:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
 750:	00000001 	andeq	r0, r0, r1
 754:	00000001 	andeq	r0, r0, r1
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	00000001 	andeq	r0, r0, r1
 764:	00000001 	andeq	r0, r0, r1
 768:	00000001 	andeq	r0, r0, r1
 76c:	00000001 	andeq	r0, r0, r1
 770:	00000001 	andeq	r0, r0, r1
 774:	00000001 	andeq	r0, r0, r1
 778:	080010bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, ip}
 77c:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 780:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 784:	08001112 	stmdaeq	r0, {r1, r4, r8, ip}
 788:	08001114 	stmdaeq	r0, {r2, r4, r8, ip}
 78c:	08001124 	stmdaeq	r0, {r2, r5, r8, ip}
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	00000001 	andeq	r0, r0, r1
 79c:	00000001 	andeq	r0, r0, r1
	...
 7a8:	00000001 	andeq	r0, r0, r1
 7ac:	00000001 	andeq	r0, r0, r1
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
	...
 7c0:	00000001 	andeq	r0, r0, r1
 7c4:	00000001 	andeq	r0, r0, r1
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	08001124 	stmdaeq	r0, {r2, r5, r8, ip}
 7dc:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 7e0:	00000001 	andeq	r0, r0, r1
 7e4:	00000001 	andeq	r0, r0, r1
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
 7f8:	00000001 	andeq	r0, r0, r1
 7fc:	00000001 	andeq	r0, r0, r1
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	00000001 	andeq	r0, r0, r1
 81c:	00000001 	andeq	r0, r0, r1
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 82c:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 83c:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	00000001 	andeq	r0, r0, r1
 86c:	00000001 	andeq	r0, r0, r1
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	00000001 	andeq	r0, r0, r1
 87c:	00000001 	andeq	r0, r0, r1
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	0800118a 	stmdaeq	r0, {r1, r3, r7, r8, ip}
 88c:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	00000001 	andeq	r0, r0, r1
 8cc:	00000001 	andeq	r0, r0, r1
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 a74:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	08001198 	stmdaeq	r0, {r3, r4, r7, r8, ip}
 a84:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
	...
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 a9c:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 aa0:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 aa4:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 aa8:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 aac:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
 ab0:	00000001 	andeq	r0, r0, r1
 ab4:	00000001 	andeq	r0, r0, r1
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
	...
 ac8:	00000001 	andeq	r0, r0, r1
 acc:	00000001 	andeq	r0, r0, r1
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	00000001 	andeq	r0, r0, r1
 adc:	00000001 	andeq	r0, r0, r1
 ae0:	00000001 	andeq	r0, r0, r1
 ae4:	00000001 	andeq	r0, r0, r1
 ae8:	00000001 	andeq	r0, r0, r1
 aec:	00000001 	andeq	r0, r0, r1
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
 b00:	00000001 	andeq	r0, r0, r1
 b04:	00000001 	andeq	r0, r0, r1
 b08:	00000001 	andeq	r0, r0, r1
 b0c:	00000001 	andeq	r0, r0, r1
 b10:	00000001 	andeq	r0, r0, r1
 b14:	00000001 	andeq	r0, r0, r1
 b18:	00000001 	andeq	r0, r0, r1
 b1c:	00000001 	andeq	r0, r0, r1
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	00000001 	andeq	r0, r0, r1
 b34:	00000001 	andeq	r0, r0, r1
 b38:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
 b3c:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	00000001 	andeq	r0, r0, r1
 b74:	00000001 	andeq	r0, r0, r1
 b78:	00000001 	andeq	r0, r0, r1
 b7c:	00000001 	andeq	r0, r0, r1
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
	...
 ba8:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}
 bac:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
	...
 bb8:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
 bbc:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
	...
 bc8:	0800158c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip}
 bcc:	08001594 	stmdaeq	r0, {r2, r4, r7, r8, sl, ip}
 bd0:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
 bd4:	0800159a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, ip}
 bd8:	0800159c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip}
 bdc:	080015ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, ip}
	...
 be8:	08001778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip}
 bec:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
 bf0:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
 bf4:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
	...
 c00:	0800127c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, ip}
 c04:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 c08:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 c0c:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
 c10:	080012c4 	stmdaeq	r0, {r2, r6, r7, r9, ip}
 c14:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 c18:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 c1c:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
 c20:	080013fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, ip}
 c24:	08001434 	stmdaeq	r0, {r2, r4, r5, sl, ip}
 c28:	08001434 	stmdaeq	r0, {r2, r4, r5, sl, ip}
 c2c:	0800147c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip}
 c30:	0800147c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, ip}
 c34:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
 c38:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
 c3c:	080015e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip}
 c40:	080015e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip}
 c44:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 c48:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 c4c:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
 c50:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
 c54:	08001660 	stmdaeq	r0, {r5, r6, r9, sl, ip}
 c58:	08001660 	stmdaeq	r0, {r5, r6, r9, sl, ip}
 c5c:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 c60:	08001948 	stmdaeq	r0, {r3, r6, r8, fp, ip}
 c64:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 c68:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 c6c:	08001a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip}
 c70:	08001a58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip}
 c74:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
 c78:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
 c7c:	08001ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip}
	...
 c88:	08001ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp, ip}
 c8c:	08001ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip}
 c90:	08001ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp, ip}
 c94:	08001b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp, ip}
	...
 ca0:	00000001 	andeq	r0, r0, r1
 ca4:	00000001 	andeq	r0, r0, r1
 ca8:	00000001 	andeq	r0, r0, r1
 cac:	00000001 	andeq	r0, r0, r1
	...
 cb8:	08001ce6 	stmdaeq	r0, {r1, r2, r5, r6, r7, sl, fp, ip}
 cbc:	08001ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, ip}
 cc0:	08001cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip}
 cc4:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
	...
 cd0:	00000001 	andeq	r0, r0, r1
 cd4:	00000001 	andeq	r0, r0, r1
 cd8:	00000001 	andeq	r0, r0, r1
 cdc:	00000001 	andeq	r0, r0, r1
	...
 ce8:	00000001 	andeq	r0, r0, r1
 cec:	00000001 	andeq	r0, r0, r1
 cf0:	00000001 	andeq	r0, r0, r1
 cf4:	00000001 	andeq	r0, r0, r1
	...
 d00:	00000001 	andeq	r0, r0, r1
 d04:	00000001 	andeq	r0, r0, r1
 d08:	00000001 	andeq	r0, r0, r1
 d0c:	00000001 	andeq	r0, r0, r1
 d10:	00000001 	andeq	r0, r0, r1
 d14:	00000001 	andeq	r0, r0, r1
	...
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
 d28:	00000001 	andeq	r0, r0, r1
 d2c:	00000001 	andeq	r0, r0, r1
	...
 d38:	00000001 	andeq	r0, r0, r1
 d3c:	00000001 	andeq	r0, r0, r1
 d40:	00000001 	andeq	r0, r0, r1
 d44:	00000001 	andeq	r0, r0, r1
	...
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
 d58:	00000001 	andeq	r0, r0, r1
 d5c:	00000001 	andeq	r0, r0, r1
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
 d70:	00000001 	andeq	r0, r0, r1
 d74:	00000001 	andeq	r0, r0, r1
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	08001b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp, ip}
 d8c:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
 d90:	00000001 	andeq	r0, r0, r1
 d94:	00000001 	andeq	r0, r0, r1
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
 da8:	08001b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp, ip}
 dac:	08001b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip}
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	08001b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp, ip}
 dbc:	08001b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, ip}
 dc0:	08001b6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, fp, ip}
 dc4:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	08001b9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, fp, ip}
 de4:	08001bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp, ip}
 de8:	08001bc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, fp, ip}
 dec:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	08001be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp, ip}
 e04:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	00000001 	andeq	r0, r0, r1
 e24:	00000001 	andeq	r0, r0, r1
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	00000001 	andeq	r0, r0, r1
 e34:	00000001 	andeq	r0, r0, r1
 e38:	00000001 	andeq	r0, r0, r1
 e3c:	00000001 	andeq	r0, r0, r1
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	08001c08 	stmdaeq	r0, {r3, sl, fp, ip}
 e54:	08001c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip}
 e58:	08001c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp, ip}
 e5c:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 e60:	00000001 	andeq	r0, r0, r1
 e64:	00000001 	andeq	r0, r0, r1
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	08001c50 	stmdaeq	r0, {r4, r6, sl, fp, ip}
 e74:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
 e78:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
 e7c:	08001c90 	stmdaeq	r0, {r4, r7, sl, fp, ip}
 e80:	08001c90 	stmdaeq	r0, {r4, r7, sl, fp, ip}
 e84:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
 e88:	08001cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip}
 e8c:	08001cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip}
 e90:	08001cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip}
 e94:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
 ea4:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
 eb4:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	00000001 	andeq	r0, r0, r1
 ecc:	00000001 	andeq	r0, r0, r1
 ed0:	00000001 	andeq	r0, r0, r1
 ed4:	00000001 	andeq	r0, r0, r1
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	00000001 	andeq	r0, r0, r1
 eec:	00000001 	andeq	r0, r0, r1
 ef0:	00000001 	andeq	r0, r0, r1
 ef4:	00000001 	andeq	r0, r0, r1
 ef8:	00000001 	andeq	r0, r0, r1
 efc:	00000001 	andeq	r0, r0, r1
 f00:	00000001 	andeq	r0, r0, r1
 f04:	00000001 	andeq	r0, r0, r1
 f08:	00000001 	andeq	r0, r0, r1
 f0c:	00000001 	andeq	r0, r0, r1
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	00000001 	andeq	r0, r0, r1
 f1c:	00000001 	andeq	r0, r0, r1
 f20:	08001d44 	stmdaeq	r0, {r2, r6, r8, sl, fp, ip}
 f24:	08001d4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, fp, ip}
	...
 f30:	08001d50 	stmdaeq	r0, {r4, r6, r8, sl, fp, ip}
 f34:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 f38:	08001d70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, ip}
 f3c:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
	...
 f48:	08001d94 	stmdaeq	r0, {r2, r4, r7, r8, sl, fp, ip}
 f4c:	08001f00 	stmdaeq	r0, {r8, r9, sl, fp, ip}
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
	...
