MIPS Microprocessor-based systems implemented in Verilog HDL:

1. Single-cycle
2. Multi-cycle with FSM-based control unit
3. Pipelined with hazard unit
