{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739901184294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739901184295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:53:03 2025 " "Processing started: Tue Feb 18 14:53:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739901184295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901184295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off seq_mult -c seq_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901184295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739901184390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739901184391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seq_mult.vhd 10 1 " "Found 10 design units, including 1 entities, in source file seq_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seq_mult-mult_seg_arch " "Found design unit 1: seq_mult-mult_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seq_mult-four_seg_arch " "Found design unit 2: seq_mult-four_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seq_mult-two_seg_arch " "Found design unit 3: seq_mult-two_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 seq_mult-one_seg_arch " "Found design unit 4: seq_mult-one_seg_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 275 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 seq_mult-sharing_arch " "Found design unit 5: seq_mult-sharing_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 seq_mult-mealy_arch " "Found design unit 6: seq_mult-mealy_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 seq_mult-shift_add_raw_arch " "Found design unit 7: seq_mult-shift_add_raw_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 seq_mult-shift_add_better_arch " "Found design unit 8: seq_mult-shift_add_better_arch" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 556 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 conf " "Found design unit 9: conf" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 628 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""} { "Info" "ISGN_ENTITY_NAME" "1 seq_mult " "Found entity 1: seq_mult" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739901189314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901189314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seq_mult " "Elaborating entity \"seq_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739901189352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[8\] GND " "Pin \"r\[8\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[9\] GND " "Pin \"r\[9\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[10\] GND " "Pin \"r\[10\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[11\] GND " "Pin \"r\[11\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[12\] GND " "Pin \"r\[12\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[13\] GND " "Pin \"r\[13\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[14\] GND " "Pin \"r\[14\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[15\] GND " "Pin \"r\[15\]\" is stuck at GND" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739901189562 "|seq_mult|r[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739901189562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739901189597 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739901189730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739901189771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739901189771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[0\] " "No output dependent on input pin \"a_in\[0\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[1\] " "No output dependent on input pin \"a_in\[1\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[2\] " "No output dependent on input pin \"a_in\[2\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[3\] " "No output dependent on input pin \"a_in\[3\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[4\] " "No output dependent on input pin \"a_in\[4\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[5\] " "No output dependent on input pin \"a_in\[5\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[6\] " "No output dependent on input pin \"a_in\[6\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_in\[7\] " "No output dependent on input pin \"a_in\[7\]\"" {  } { { "seq_mult.vhd" "" { Text "/home/aluno/ELD_IFSC_2/Encontro33/seq_mult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739901189787 "|seq_mult|a_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739901189787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739901189787 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739901189787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739901189787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739901189787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "471 " "Peak virtual memory: 471 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739901189791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 14:53:09 2025 " "Processing ended: Tue Feb 18 14:53:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739901189791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739901189791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739901189791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739901189791 ""}
