#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec 14 19:06:02 2020
# Process ID: 9472
# Current directory: D:/study_tools/FPGA/final_project/pro/finalAcc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8884 D:\study_tools\FPGA\final_project\pro\finalAcc\finalAcc.xpr
# Log file: D:/study_tools/FPGA/final_project/pro/finalAcc/vivado.log
# Journal file: D:/study_tools/FPGA/final_project/pro/finalAcc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.xpr
INFO: [Project 1-313] Project file moved from 'D:/GradeFour/AICHIP/ref/project/repo/FinalPro-CnnAcc/pro/finalAcc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 834.367 ; gain = 112.219
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM4k'...
export_ip_user_files -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/BRAM4k.xci] -directory D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/sim_scripts -ip_user_files_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files -ipstatic_source_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/modelsim} {questa=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/questa} {riviera=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/riviera} {activehdl=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'WLay1ROM'...
export_ip_user_files -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/WLay1ROM.xci] -directory D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/sim_scripts -ip_user_files_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files -ipstatic_source_dir D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/modelsim} {questa=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/questa} {riviera=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/riviera} {activehdl=D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2693]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2718]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2744]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2769]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2794]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2821]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2848]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2874]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2899]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2924]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 14 19:06:34 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 856.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/top_tb_behav_Dec13th1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/top_tb_behav_Dec13th1.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 866.535 ; gain = 13.891
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 870.844 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2693]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2718]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2744]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2769]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2794]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2821]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2848]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2874]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2899]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2924]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 909.797 ; gain = 0.086
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 915.742 ; gain = 5.840
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 916.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 916.629 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 916.629 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 918.391 ; gain = 1.762
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 924.840 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 926.594 ; gain = 1.754
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 929.965 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 929.965 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 931.824 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 931.969 ; gain = 0.145
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 933.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 947.066 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 947.801 ; gain = 0.734
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 950.652 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 954.598 ; gain = 3.945
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 954.598 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 954.598 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 954.598 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 956.906 ; gain = 2.309
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 960.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 960.375 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 960.375 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 960.375 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 964.652 ; gain = 4.277
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2694]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2719]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2745]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2770]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2795]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2822]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2849]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2875]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2900]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2925]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 964.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.680 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 964.680 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 964.848 ; gain = 0.168
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 964.953 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 964.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.953 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 964.953 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 968.355 ; gain = 3.402
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 971.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 971.664 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 971.664 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 971.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 972.914 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 978.332 ; gain = 5.418
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.867 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 981.867 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.867 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 981.867 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.867 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 981.867 ; gain = 0.000
run 500 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 984.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 984.578 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 984.578 ; gain = 0.063
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 984.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 984.578 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 984.578 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 984.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 984.578 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 984.578 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 992.688 ; gain = 8.109
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/BRAM4k.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1input.coe'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/WLay1ROM.mif'
INFO: [SIM-utils-43] Exported 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim/conv1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM4k/sim/BRAM4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/BRAM32k/sim/BRAM32k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM32k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/WLay1ROM/sim/WLay1ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WLay1ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/weightROM/sim/weightROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe1
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:308]
WARNING: [VRFC 10-756] identifier Process is used before its declaration [D:/study_tools/FPGA/final_project/srcs/pe1.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/pe_group2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_group2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study_tools/FPGA/final_project/srcs/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 018feefae29b4c6eb1949bdcb041afb8 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addra [D:/study_tools/FPGA/final_project/srcs/top.v:75]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 9 for port addrb [D:/study_tools/FPGA/final_project/srcs/top.v:76]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2695]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2720]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2746]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2771]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2796]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2823]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2850]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2876]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2901]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port layer [D:/study_tools/FPGA/final_project/srcs/pe1.v:2926]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.weightROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.WLay1ROM
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM32k
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM4k
Compiling module xil_defaultlib.pe_group2
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.pe1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 992.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 992.688 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
Block Memory Generator module top_tb.top_.weightRom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.wLayer1Rom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top_tb.top_.bram32k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.top_.bram4k.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 992.688 ; gain = 0.000
run 500 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 993.352 ; gain = 0.664
save_wave_config {D:/study_tools/FPGA/final_project/pro/finalAcc/finalAcc.sim/top_tb_behav_Dec13th1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 21:46:54 2020...
