--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf
-ucf dvi_demo.ucf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX0_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -3.527(R)|      FAST  |    7.820(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.472(R)|      FAST  |    7.765(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -3.527(R)|      FAST  |    7.820(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -3.527(R)|      FAST  |    7.819(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.472(R)|      FAST  |    7.764(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -3.527(R)|      FAST  |    7.819(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX0_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -3.527(R)|      FAST  |    7.821(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -3.472(R)|      FAST  |    7.766(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -3.527(R)|      FAST  |    7.821(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -3.527(R)|      FAST  |    7.820(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -3.472(R)|      FAST  |    7.765(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -3.527(R)|      FAST  |    7.820(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    3.385(R)|      SLOW  |   -1.113(R)|      FAST  |CLOCK100          |   0.000|
RST_N       |    3.895(R)|      SLOW  |   -1.520(R)|      FAST  |CLOCK100          |   0.000|
SPI_MOSI    |    1.071(R)|      SLOW  |   -0.024(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SCK     |    1.322(R)|      SLOW  |   -0.250(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SS      |    0.885(R)|      SLOW  |    0.156(R)|      SLOW  |CLOCK100          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_EXT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TX0_TMDS<0> |        10.329(R)|      SLOW  |         5.768(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        10.380(R)|      SLOW  |         5.819(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        10.329(R)|      SLOW  |         5.768(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        10.380(R)|      SLOW  |         5.819(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        10.371(R)|      SLOW  |         5.784(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        10.422(R)|      SLOW  |         5.835(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        10.371(R)|      SLOW  |         5.784(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        10.422(R)|      SLOW  |         5.835(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        13.999(R)|      SLOW  |         8.228(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        14.986(R)|      SLOW  |         8.813(R)|      FAST  |tx0_pclk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        13.650(F)|      SLOW  |         7.950(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<1>      |        14.718(F)|      SLOW  |         8.755(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<2>      |        14.140(F)|      SLOW  |         8.296(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<3>      |        13.553(F)|      SLOW  |         7.901(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<4>      |        13.013(F)|      SLOW  |         7.496(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<5>      |        13.180(F)|      SLOW  |         7.625(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<6>      |        13.266(F)|      SLOW  |         7.626(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<7>      |        13.157(F)|      SLOW  |         7.553(F)|      FAST  |rx0_pllclk1       |   0.000|
TX0_TMDS<0> |        13.395(R)|      SLOW  |         7.394(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        13.446(R)|      SLOW  |         7.445(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        13.395(R)|      SLOW  |         7.394(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        13.446(R)|      SLOW  |         7.445(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        13.437(R)|      SLOW  |         7.410(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        13.488(R)|      SLOW  |         7.461(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        13.437(R)|      SLOW  |         7.410(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        13.488(R)|      SLOW  |         7.461(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.810(R)|      SLOW  |         9.232(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.065(R)|      SLOW  |         9.854(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.797(R)|      SLOW  |         9.817(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        18.052(R)|      SLOW  |        10.439(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        15.568(R)|      SLOW  |         8.990(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        16.168(R)|      SLOW  |         9.442(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        13.651(F)|      SLOW  |         7.950(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<1>      |        14.719(F)|      SLOW  |         8.755(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<2>      |        14.141(F)|      SLOW  |         8.296(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<3>      |        13.554(F)|      SLOW  |         7.901(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<4>      |        13.014(F)|      SLOW  |         7.496(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<5>      |        13.181(F)|      SLOW  |         7.625(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<6>      |        13.267(F)|      SLOW  |         7.626(F)|      FAST  |rx0_pllclk1       |   0.000|
LED<7>      |        13.158(F)|      SLOW  |         7.553(F)|      FAST  |rx0_pllclk1       |   0.000|
TX0_TMDS<0> |        13.396(R)|      SLOW  |         7.394(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        13.447(R)|      SLOW  |         7.445(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        13.396(R)|      SLOW  |         7.394(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        13.447(R)|      SLOW  |         7.445(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        13.438(R)|      SLOW  |         7.410(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        13.489(R)|      SLOW  |         7.461(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        13.438(R)|      SLOW  |         7.410(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        13.489(R)|      SLOW  |         7.461(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.811(R)|      SLOW  |         9.232(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.066(R)|      SLOW  |         9.854(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        17.798(R)|      SLOW  |         9.817(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        18.053(R)|      SLOW  |        10.439(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        15.569(R)|      SLOW  |         8.990(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        16.169(R)|      SLOW  |         9.442(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk100 to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
PO_SCL      |        20.084(R)|      SLOW  |        14.584(R)|      FAST  |PROGRAMMABLE_OSC/clk_40m|   0.000|
SPI_MISO    |         9.525(R)|      SLOW  |         4.994(R)|      FAST  |CLOCK100                |   0.000|
UART_TX     |         9.307(R)|      SLOW  |         4.845(R)|      FAST  |CLOCK100                |   0.000|
sync_out_1  |        13.325(R)|      SLOW  |         7.974(R)|      FAST  |clk100_IBUFG            |   0.000|
sync_out_1B2|        14.312(R)|      SLOW  |         8.559(R)|      FAST  |clk100_IBUFG            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock sync_in_1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sync_out_2  |        12.423(F)|      SLOW  |         6.786(F)|      FAST  |sync_in_1_inv     |   0.000|
sync_out_2B2|        12.964(F)|      SLOW  |         7.123(F)|      FAST  |sync_in_1_inv     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    7.516|    7.516|         |         |
RX0_TMDS<3>    |   11.305|   10.582|         |         |
RX0_TMDSB<3>   |   11.305|   10.583|         |         |
clk100         |   13.731|         |         |         |
sync_in_1      |         |   15.322|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    5.813|         |    3.649|         |
DDC_SDA        |   -0.496|   -1.149|         |         |
clk100         |    0.502|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    0.345|    0.345|         |         |
clk100         |    2.404|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.025|    5.047|         |         |
RX0_TMDS<3>    |   11.305|    8.113|    5.177|    1.586|
RX0_TMDSB<3>   |   11.305|    8.114|    5.177|    1.586|
clk100         |   13.731|         |         |         |
sync_in_1      |   -1.710|   15.322|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.025|    5.046|         |         |
RX0_TMDS<3>    |   11.305|    8.112|    5.177|    1.586|
RX0_TMDSB<3>   |   11.305|    8.113|    5.177|    1.586|
clk100         |   13.731|         |         |         |
sync_in_1      |   -1.710|   15.322|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    9.442|         |         |         |
DDC_SCL        |    7.862|    2.415|         |         |
DDC_SDA        |    1.214|    1.214|         |         |
RX0_TMDS<3>    |   11.383|   10.533|         |         |
RX0_TMDSB<3>   |   11.383|   10.533|         |         |
clk100         |    6.288|         |         |         |
sync_in_1      |    3.793|    3.793|         |         |
sync_in_2      |    1.685|    1.685|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.520|    0.520|
sync_in_2      |         |         |   -0.334|   -0.334|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    1.334|    1.334|
sync_in_2      |         |         |    0.472|    0.472|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    8.428|
sync_in_1      |sync_out_1     |    8.172|
sync_in_1      |sync_out_1B2   |    9.159|
sync_in_1      |sync_out_2     |    9.099|
sync_in_1      |sync_out_2B2   |    9.640|
---------------+---------------+---------+


Analysis completed Wed May 29 11:31:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4613 MB



