`include "parameters.h"

module cache_main_pipe_stage_1_ctrl
#(
    parameter BANK_NUM                           = 0,
    parameter NUM_INPUT_PORT                     = 2,
    parameter UNIFIED_CACHE_PACKET_WIDTH_IN_BITS = `UNIFIED_CACHE_PACKET_WIDTH_IN_BITS,

    parameter NUM_SET                            = `UNIFIED_CACHE_NUM_SETS,
    parameter NUM_WAY                            = `UNIFIED_CACHE_SET_ASSOCIATIVITY,
    parameter BLOCK_SIZE_IN_BYTES                = `UNIFIED_CACHE_BLOCK_SIZE_IN_BYTES
)
(
    input                                               reset_in,
    input                                               clk_in,
    
    input [UNIFIED_CACHE_PACKET_WIDTH_IN_BITS - 1 : 0]  access_packet,
    output                                              access_packet_ack,
    input                                               bank_lock_release;

);

reg  bank_lock;
wire issue_grant = access_packet[`UNIFIED_CACHE_PACKET_VALID_POS] & (~bank_lock | (bank_lock & bank_lock_release))

always@(posedge clk_in or posedge reset_in)
begin
    if(reset_in)
    begin
        bank_lock <= 1'b0;
    end
    
    else if()
    begin
        bank_lock <= 1'b1;

    end

    else
    begin

    end
end


endmodule