{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574384165574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574384165618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 16:55:50 2019 " "Processing started: Thu Nov 21 16:55:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574384165618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574384165618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574384165618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1574384169226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574384169226 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1574384186817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384186877 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_testbench " "Found entity 2: adder_64_testbench" {  } { { "adder_64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384186877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384186877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 2 2 " "Found 2 design units, including 2 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384186933 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_testbench " "Found entity 2: addsub_testbench" {  } { { "addsub.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384186933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384186933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384186987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384186987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.sv 3 3 " "Found 3 design units, including 3 entities, in source file bit_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_and " "Found entity 1: bit_and" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187045 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit_or " "Found entity 2: bit_or" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187045 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_xor " "Found entity 3: bit_xor" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/D_FF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187249 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5to32_testbench " "Found entity 2: decoder_5to32_testbench" {  } { { "decoder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_1_2 " "Found entity 1: decoder_1_2" {  } { { "decoder_1_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_1_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_4_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187612 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_zero.sv 2 2 " "Found 2 design units, including 2 entities, in source file is_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 is_zero " "Found entity 1: is_zero" {  } { { "is_zero.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187930 ""} { "Info" "ISGN_ENTITY_NAME" "2 is_zero_testbench " "Found entity 2: is_zero_testbench" {  } { { "is_zero.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384187930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384187930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188030 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188085 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188154 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188319 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188388 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188446 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188561 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x32_1_testbench " "Found entity 2: mux64x32_1_testbench" {  } { { "mux64x32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx64.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerx64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerx64 " "Found entity 1: registerx64" {  } { { "registerx64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188703 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerx64_testbench " "Found entity 2: registerx64_testbench" {  } { { "registerx64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtend " "Found entity 1: ZeroExtend" {  } { { "ZeroExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188759 ""} { "Info" "ISGN_ENTITY_NAME" "2 ZeroExtend_testbench " "Found entity 2: ZeroExtend_testbench" {  } { { "ZeroExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signedextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignedExtend " "Found entity 1: SignedExtend" {  } { { "SignedExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188873 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignedExtend_testbench " "Found entity 2: SignedExtend_testbench" {  } { { "SignedExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_2 " "Found entity 1: shift_2" {  } { { "shift_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188929 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_2_testbench " "Found entity 2: shift_2_testbench" {  } { { "shift_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188981 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384188981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384188981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondBr uncondbr instr_fetch.sv(6) " "Verilog HDL Declaration information at instr_fetch.sv(6): object \"UncondBr\" differs only in case from object \"uncondbr\" in the same scope" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384189040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrTaken brtaken instr_fetch.sv(6) " "Verilog HDL Declaration information at instr_fetch.sv(6): object \"BrTaken\" differs only in case from object \"brtaken\" in the same scope" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384189040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux5x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x2_1 " "Found entity 1: mux5x2_1" {  } { { "mux5x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189126 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux5x2_1_testbench " "Found entity 2: mux5x2_1_testbench" {  } { { "mux5x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSrc alusrc datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"ALUSrc\" differs only in case from object \"alusrc\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384189172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189246 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189311 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189371 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_reg_testbench " "Found entity 2: flag_reg_testbench" {  } { { "flag_reg.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189492 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_rf_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_rf_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_RF_register " "Found entity 1: IF_RF_register" {  } { { "IF_RF_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/IF_RF_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ex_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf_ex_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_EX_register " "Found entity 1: RF_EX_register" {  } { { "RF_EX_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF_EX_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_register " "Found entity 1: EX_MEM_register" {  } { { "EX_MEM_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX_MEM_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_register " "Found entity 1: MEM_WB_register" {  } { { "MEM_WB_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM_WB_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_4 " "Found entity 1: mux64_4" {  } { { "mux64_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189968 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_4_testbench " "Found entity 2: mux64_4_testbench" {  } { { "mux64_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384189968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384189968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384190028 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_testbench " "Found entity 2: mux_4_testbench" {  } { { "mux_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384190028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384190028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondBr uncondbr instr_path.sv(6) " "Verilog HDL Declaration information at instr_path.sv(6): object \"UncondBr\" differs only in case from object \"uncondbr\" in the same scope" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384190075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrTaken brtaken instr_path.sv(6) " "Verilog HDL Declaration information at instr_path.sv(6): object \"BrTaken\" differs only in case from object \"brtaken\" in the same scope" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384190076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_path " "Found entity 1: instr_path" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384190084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384190084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/forwarding_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384190139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384190139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1574384190509 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "norm_result_mem 0 CPU.sv(50) " "Net \"norm_result_mem\" at CPU.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1574384190520 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_b_mem 0 CPU.sv(51) " "Net \"data_b_mem\" at CPU.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1574384190520 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BrTaken 0 CPU.sv(11) " "Net \"BrTaken\" at CPU.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1574384190520 "|CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "is_BR 0 CPU.sv(11) " "Net \"is_BR\" at CPU.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Design Software" 0 -1 1574384190522 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:prog_counter " "Elaborating entity \"PC\" for hierarchy \"PC:prog_counter\"" {  } { { "CPU.sv" "prog_counter" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574384190624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF PC:prog_counter\|D_FF:each_itr\[0\].each_dff " "Elaborating entity \"D_FF\" for hierarchy \"PC:prog_counter\|D_FF:each_itr\[0\].each_dff\"" {  } { { "PC.sv" "each_itr\[0\].each_dff" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/PC.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574384190672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instr_out " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instr_out\"" {  } { { "CPU.sv" "instr_out" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1574384190744 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(28) " "Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1574384190747 "|CPU|instructmem:instr_out"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test01_AddiB.arm(25) " "Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../benchmarks/test01_AddiB.arm" "" { Text "U:/benchmarks/test01_AddiB.arm" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574384190758 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(47) " "Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark: " {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1574384190760 "|CPU|instructmem:instr_out"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instr_out " "Can't elaborate user hierarchy \"instructmem:instr_out\"" {  } { { "CPU.sv" "instr_out" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1574384190761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1574384190964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574384191067 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 16:56:31 2019 " "Processing ended: Thu Nov 21 16:56:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574384191067 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574384191067 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574384191067 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574384191067 ""}
