<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス FetchUnit</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>クラス FetchUnit</h1><!-- doxytag: class="FetchUnit" --><!-- doxytag: inherits="CacheUnit" -->
<p><code>#include &lt;<a class="el" href="fetch__unit_8hh_source.html">fetch_unit.hh</a>&gt;</code></p>
<div class="dynheader">
FetchUnitに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classFetchUnit.gif" usemap="#FetchUnit_map" alt=""/>
  <map id="FetchUnit_map" name="FetchUnit_map">
<area href="classCacheUnit.html" alt="CacheUnit" shape="rect" coords="0,56,70,80"/>
<area href="classResource.html" alt="Resource" shape="rect" coords="0,0,70,24"/>
</map>
 </div>
</div>

<p><a href="classFetchUnit-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a></td></tr>
<tr><td colspan="2"><h2>Public 型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a> { <a class="el" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4">InitiateFetch</a>, 
<a class="el" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2">CompleteFetch</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">DynInstPtr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a></td></tr>
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a75059c82e769a677cc5e29338234493b">FetchUnit</a> (std::string res_name, int res_id, int res_width, <a class="el" href="classCycles.html">Cycles</a> res_latency, <a class="el" href="classInOrderCPU.html">InOrderCPU</a> *_cpu, <a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *params)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a1c06a50150220d7a3cf7acc6e3161c01">~FetchUnit</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResourceRequest</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#aae5ce84f94a1057d7f60172daf5d731d">getRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">execute</a> (int slot_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">trap</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td colspan="2"><h2>Public 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::Decoder *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a> [<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td colspan="2"><h2>Private メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#ac2831520eb121be08811b040992f416b">squashCacheRequest</a> (<a class="el" href="classCacheRequest.html">CacheReqPtr</a> req_ptr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a38dd226fde9580d1753032305635353f">createMachInst</a> (<a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator fetch_it, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a3dc029c2e87eb911352b82ff15c86236">processCacheCompletion</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#aa942d730ea26d41b72db771cc951f51e">setupMemRequest</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCacheRequest.html">CacheReqPtr</a> cache_req, int acc_size, int flags)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#ab36871bdfd10e2b804a650594462b36e">cacheBlockAlignPC</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a8a894d91761439227fd27d91a318c31f">removeAddrDependency</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#aa2c07c0c9648d711cd5916edb942dd4f">findReplacementBlock</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a> (<a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt; &amp;fetch_blocks, int asid, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> block_addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#aa7abce4f82cf68e0c338953fb41e3fc8">markBlockUsed</a> (<a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator block_it)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a09d558cb19e49cebfa44ecfad6ca98d7">blocksInUse</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a2ccfb855f570dc8e39e9d25d3fb845a3">clearFetchBuffer</a> ()</td></tr>
<tr><td colspan="2"><h2>Private 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a494a9a986bc62c946604f9e9047ad237">instSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#a97e2b6a8af0f5cb34f9d266a9ac21a48">fetchBuffSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a></td></tr>
</table>
<hr/><h2>型定義</h2>
<a class="anchor" id="af9d0c8a46736ba6aa2d8bb94da1a5e73"></a><!-- doxytag: member="FetchUnit::DynInstPtr" ref="af9d0c8a46736ba6aa2d8bb94da1a5e73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a> <a class="el" href="classRefCountingPtr.html">DynInstPtr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCacheUnit.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">CacheUnit</a>を再定義しています。</p>

</div>
</div>
<a class="anchor" id="a5605d4fc727eae9e595325c90c0ec108"></a><!-- doxytag: member="FetchUnit::ExtMachInst" ref="a5605d4fc727eae9e595325c90c0ec108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::ExtMachInst <a class="el" href="classFetchUnit.html#a5605d4fc727eae9e595325c90c0ec108">ExtMachInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>列挙型</h2>
<a class="anchor" id="a2afce0a47a93eee73a314d53e4890153"></a><!-- doxytag: member="FetchUnit::Command" ref="a2afce0a47a93eee73a314d53e4890153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153">Command</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Actions that this resource can take on an instruction </p>
<dl><dt><b>列挙型の値: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4"></a><!-- doxytag: member="InitiateFetch" ref="a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4" args="" -->InitiateFetch</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2"></a><!-- doxytag: member="CompleteFetch" ref="a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2" args="" -->CompleteFetch</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p><a class="el" href="classCacheUnit.html#a2afce0a47a93eee73a314d53e4890153">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00077"></a>00077                  {
<a name="l00078"></a>00078         <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4">InitiateFetch</a>,
<a name="l00079"></a>00079         <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2">CompleteFetch</a>
<a name="l00080"></a>00080     };
</pre></div></p>

</div>
</div>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a75059c82e769a677cc5e29338234493b"></a><!-- doxytag: member="FetchUnit::FetchUnit" ref="a75059c82e769a677cc5e29338234493b" args="(std::string res_name, int res_id, int res_width, Cycles res_latency, InOrderCPU *_cpu, ThePipeline::Params *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classFetchUnit.html">FetchUnit</a> </td>
          <td>(</td>
          <td class="paramtype">std::string&nbsp;</td>
          <td class="paramname"> <em>res_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>res_latency</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html">InOrderCPU</a> *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceThePipeline.html#ab62ca16eeca26566ad2422b5df4943ce">ThePipeline::Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c06a50150220d7a3cf7acc6e3161c01"></a><!-- doxytag: member="FetchUnit::~FetchUnit" ref="a1c06a50150220d7a3cf7acc6e3161c01" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">~<a class="el" href="classFetchUnit.html">FetchUnit</a> </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00066"></a>00066 {
<a name="l00067"></a>00067     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.begin();
<a name="l00068"></a>00068     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end();
<a name="l00069"></a>00069     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00070"></a>00070         <span class="keyword">delete</span> (*fetch_it)-&gt;block;
<a name="l00071"></a>00071         <span class="keyword">delete</span> *fetch_it;
<a name="l00072"></a>00072         fetch_it++;
<a name="l00073"></a>00073     }
<a name="l00074"></a>00074     <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.clear();
<a name="l00075"></a>00075 
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> pend_it = <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.begin();
<a name="l00078"></a>00078     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> pend_end = <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.end();
<a name="l00079"></a>00079     <span class="keywordflow">while</span> (pend_it != pend_end) {
<a name="l00080"></a>00080         <span class="keywordflow">if</span> ((*pend_it)-&gt;block) {
<a name="l00081"></a>00081             <span class="keyword">delete</span> (*pend_it)-&gt;block;
<a name="l00082"></a>00082         }
<a name="l00083"></a>00083 
<a name="l00084"></a>00084         <span class="keyword">delete</span> *pend_it;
<a name="l00085"></a>00085         pend_it++;
<a name="l00086"></a>00086     }
<a name="l00087"></a>00087     <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.clear();
<a name="l00088"></a>00088 }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a09d558cb19e49cebfa44ecfad6ca98d7"></a><!-- doxytag: member="FetchUnit::blocksInUse" ref="a09d558cb19e49cebfa44ecfad6ca98d7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int blocksInUse </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00216"></a>00216 {
<a name="l00217"></a>00217     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.begin();
<a name="l00218"></a>00218     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end();
<a name="l00219"></a>00219 
<a name="l00220"></a>00220     <span class="keywordtype">int</span> cnt = 0;
<a name="l00221"></a>00221     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00222"></a>00222         <span class="keywordflow">if</span> ((*fetch_it)-&gt;cnt &gt; 0)
<a name="l00223"></a>00223             cnt++;
<a name="l00224"></a>00224 
<a name="l00225"></a>00225         fetch_it++;
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     <span class="keywordflow">return</span> cnt;
<a name="l00229"></a>00229 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ab36871bdfd10e2b804a650594462b36e"></a><!-- doxytag: member="FetchUnit::cacheBlockAlignPC" ref="ab36871bdfd10e2b804a650594462b36e" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cacheBlockAlignPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Align a PC to the start of an I-cache block. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00111"></a>00111     {
<a name="l00112"></a>00112         <span class="keywordflow">return</span> (<a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a> &amp; ~(<a class="code" href="classCacheUnit.html#a4abab6f8643f5958a53eec1355be3ebd">cacheBlkMask</a>));
<a name="l00113"></a>00113     }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a2ccfb855f570dc8e39e9d25d3fb845a3"></a><!-- doxytag: member="FetchUnit::clearFetchBuffer" ref="a2ccfb855f570dc8e39e9d25d3fb845a3" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void clearFetchBuffer </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.begin();
<a name="l00235"></a>00235     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end();
<a name="l00236"></a>00236 
<a name="l00237"></a>00237     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00238"></a>00238         <span class="keywordflow">if</span> ((*fetch_it)-&gt;block) {
<a name="l00239"></a>00239             <span class="keyword">delete</span> [] (*fetch_it)-&gt;block;
<a name="l00240"></a>00240         }
<a name="l00241"></a>00241         <span class="keyword">delete</span> *fetch_it;
<a name="l00242"></a>00242         fetch_it++;
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244     <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.clear();
<a name="l00245"></a>00245 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a38dd226fde9580d1753032305635353f"></a><!-- doxytag: member="FetchUnit::createMachInst" ref="a38dd226fde9580d1753032305635353f" args="(std::list&lt; FetchBlock * &gt;::iterator fetch_it, DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void createMachInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator&nbsp;</td>
          <td class="paramname"> <em>fetch_it</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00093"></a>00093 {
<a name="l00094"></a>00094     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00095"></a>00095     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fetch_addr = inst-&gt;getMemAddr();
<a name="l00096"></a>00096     <span class="keywordtype">unsigned</span> fetch_offset = (fetch_addr - block_addr) / <a class="code" href="classFetchUnit.html#a494a9a986bc62c946604f9e9047ad237">instSize</a>;
<a name="l00097"></a>00097     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00098"></a>00098     <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">TheISA::PCState</a> instPC = inst-&gt;pcState();
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 
<a name="l00101"></a>00101     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Creating instruction [sn:%i] w/fetch data @&quot;</span>
<a name="l00102"></a>00102             <span class="stringliteral">&quot;addr:%08p block:%08p\n&quot;</span>, inst-&gt;seqNum, fetch_addr, block_addr);
<a name="l00103"></a>00103 
<a name="l00104"></a>00104     assert((*fetch_it)-&gt;valid);
<a name="l00105"></a>00105 
<a name="l00106"></a>00106     <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">TheISA::MachInst</a> *fetchInsts =
<a name="l00107"></a>00107         <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">TheISA::MachInst</a> *<span class="keyword">&gt;</span>((*fetch_it)-&gt;block);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     <a class="code" href="namespaceAlphaISA.html#a301c22ea09fa33dcfe6ddf22f203699c">MachInst</a> mach_inst =
<a name="l00110"></a>00110         <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">TheISA::gtoh</a>(fetchInsts[fetch_offset]);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <a class="code" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a>[tid]-&gt;moreBytes(instPC, inst-&gt;instAddr(), mach_inst);
<a name="l00113"></a>00113     assert(<a class="code" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a>[tid]-&gt;instReady());
<a name="l00114"></a>00114     inst-&gt;setStaticInst(<a class="code" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a>[tid]-&gt;decode(instPC));
<a name="l00115"></a>00115     inst-&gt;pcState(instPC);
<a name="l00116"></a>00116 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a7b7fff82f8c9cbdb02add1346f60bb9e"></a><!-- doxytag: member="FetchUnit::execute" ref="a7b7fff82f8c9cbdb02add1346f60bb9e" args="(int slot_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void execute </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Executes one of the commands from the "Command" enum </p>

<p><a class="el" href="classCacheUnit.html#a7b7fff82f8c9cbdb02add1346f60bb9e">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00249"></a>00249 {
<a name="l00250"></a>00250     <a class="code" href="classCacheRequest.html">CacheReqPtr</a> cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num]);
<a name="l00251"></a>00251     assert(cache_req);
<a name="l00252"></a>00252 
<a name="l00253"></a>00253     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#abe897aa45cc14999423020f95746328a">cachePortBlocked</a> &amp;&amp; cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4">InitiateFetch</a>) {
<a name="l00254"></a>00254         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Cache Port Blocked. Cannot Access\n&quot;</span>);
<a name="l00255"></a>00255         cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00256"></a>00256         <span class="keywordflow">return</span>;
<a name="l00257"></a>00257     }
<a name="l00258"></a>00258 
<a name="l00259"></a>00259     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>;
<a name="l00260"></a>00260     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00261"></a>00261     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00262"></a>00262     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a92720268bdaf1e0e53fc66152af0ff18">asid</a> = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a>[tid];
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00265"></a>00265         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00266"></a>00266                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00267"></a>00267                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00268"></a>00268                 <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(inst-&gt;getMemAddr()));
<a name="l00269"></a>00269         <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00270"></a>00270         <span class="keywordflow">return</span>;
<a name="l00271"></a>00271     }
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     <span class="keywordflow">switch</span> (cache_req-&gt;<a class="code" href="classResourceRequest.html#ab3d2004723874364229cf4339bb129fb">cmd</a>)
<a name="l00274"></a>00274     {
<a name="l00275"></a>00275       <span class="keywordflow">case</span> <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4">InitiateFetch</a>:
<a name="l00276"></a>00276         {
<a name="l00277"></a>00277             <span class="comment">// Check to see if we&apos;ve already got this request buffered</span>
<a name="l00278"></a>00278             <span class="comment">// or pending to be buffered</span>
<a name="l00279"></a>00279             <span class="keywordtype">bool</span> do_fetch = <span class="keyword">true</span>;
<a name="l00280"></a>00280             <span class="keywordtype">int</span> total_pending = <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.size() + <a class="code" href="classFetchUnit.html#a09d558cb19e49cebfa44ecfad6ca98d7">blocksInUse</a>();
<a name="l00281"></a>00281 
<a name="l00282"></a>00282             <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> pending_it;
<a name="l00283"></a>00283             pending_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>, asid, block_addr);
<a name="l00284"></a>00284             <span class="keywordflow">if</span> (pending_it != <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.end()) {
<a name="l00285"></a>00285                 (*pending_it)-&gt;cnt++;
<a name="l00286"></a>00286                 do_fetch = <span class="keyword">false</span>;
<a name="l00287"></a>00287 
<a name="l00288"></a>00288                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%08p is a pending fetch block &quot;</span>
<a name="l00289"></a>00289                         <span class="stringliteral">&quot;(pending:%i).\n&quot;</span>, block_addr,
<a name="l00290"></a>00290                         (*pending_it)-&gt;cnt);
<a name="l00291"></a>00291             } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (total_pending &lt; <a class="code" href="classFetchUnit.html#a97e2b6a8af0f5cb34f9d266a9ac21a48">fetchBuffSize</a>) {
<a name="l00292"></a>00292                 <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> buff_it;
<a name="l00293"></a>00293                 buff_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>, asid, block_addr);
<a name="l00294"></a>00294                 <span class="keywordflow">if</span> (buff_it != <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end()) {
<a name="l00295"></a>00295                     (*buff_it)-&gt;cnt++;
<a name="l00296"></a>00296                     do_fetch = <span class="keyword">false</span>;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%08p is in fetch buffer &quot;</span>
<a name="l00299"></a>00299                             <span class="stringliteral">&quot;(pending:%i).\n&quot;</span>, block_addr, (*buff_it)-&gt;cnt);
<a name="l00300"></a>00300                 }
<a name="l00301"></a>00301             }
<a name="l00302"></a>00302 
<a name="l00303"></a>00303             <span class="keywordflow">if</span> (!do_fetch) {
<a name="l00304"></a>00304                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Inst. [sn:%i] marked to be filled &quot;</span>
<a name="l00305"></a>00305                         <span class="stringliteral">&quot;through fetch buffer.\n&quot;</span>, inst-&gt;seqNum);
<a name="l00306"></a>00306                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a2b7f1ab2876d712b08792af773ace20e">fetchBufferFill</a> = <span class="keyword">true</span>;
<a name="l00307"></a>00307                 cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">true</span>);
<a name="l00308"></a>00308                 <span class="keywordflow">return</span>;
<a name="l00309"></a>00309             }
<a name="l00310"></a>00310 
<a name="l00311"></a>00311             <span class="comment">// Check to see if there is room in the fetchbuffer for this instruction.</span>
<a name="l00312"></a>00312             <span class="comment">// If not, block this request.</span>
<a name="l00313"></a>00313             <span class="keywordflow">if</span> (total_pending &gt;= <a class="code" href="classFetchUnit.html#a97e2b6a8af0f5cb34f9d266a9ac21a48">fetchBuffSize</a>) {
<a name="l00314"></a>00314                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;No room available in fetch buffer.\n&quot;</span>);
<a name="l00315"></a>00315                 cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>(<span class="keyword">false</span>);
<a name="l00316"></a>00316                 <span class="keywordflow">return</span>;
<a name="l00317"></a>00317             }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319             <a class="code" href="classCacheUnit.html#a88205381d7b3d93f930cac7bacc96022">doTLBAccess</a>(inst, cache_req, <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>, <a class="code" href="classRequest.html#a1137c9aff3d0aa2d9c0fafeb06ec7bc3">Request::INST_FETCH</a>, TheISA::TLB::Execute);
<a name="l00320"></a>00320 
<a name="l00321"></a>00321             <span class="keywordflow">if</span> (inst-&gt;fault == <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00322"></a>00322                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00323"></a>00323                         <span class="stringliteral">&quot;[tid:%u]: Initiating fetch access to %s for &quot;</span>
<a name="l00324"></a>00324                         <span class="stringliteral">&quot;addr:%#x (block:%#x)\n&quot;</span>, tid, <a class="code" href="classResource.html#af1801e31af6399bccce114ab12575168">name</a>(),
<a name="l00325"></a>00325                         cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;getMemAddr(), block_addr);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327                 cache_req-&gt;<a class="code" href="classCacheRequest.html#a3c85036decf244a8280a1ca878e81b34">reqData</a> = <span class="keyword">new</span> uint8_t[<a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>];
<a name="l00328"></a>00328 
<a name="l00329"></a>00329                 inst-&gt;setCurResSlot(slot_num);
<a name="l00330"></a>00330 
<a name="l00331"></a>00331                 <a class="code" href="classCacheUnit.html#afc4f09d8e36072c3a3c361f2edf108b4">doCacheAccess</a>(inst);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333                 <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a4cde89a6a447d3a380be174fd290160c">isMemAccPending</a>()) {
<a name="l00334"></a>00334                     <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.push_back(<span class="keyword">new</span> FetchBlock(asid, block_addr));
<a name="l00335"></a>00335 
<a name="l00336"></a>00336                     <span class="comment">// mark replacement block</span>
<a name="l00337"></a>00337                 }
<a name="l00338"></a>00338             }
<a name="l00339"></a>00339 
<a name="l00340"></a>00340             <span class="keywordflow">break</span>;
<a name="l00341"></a>00341         }
<a name="l00342"></a>00342 
<a name="l00343"></a>00343       <span class="keywordflow">case</span> <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2">CompleteFetch</a>:
<a name="l00344"></a>00344         <span class="keywordflow">if</span> (inst-&gt;fault != <a class="code" href="fault__fwd_8hh.html#ab8ce3b69a6737f63fcdcf99910feb153">NoFault</a>) {
<a name="l00345"></a>00345             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00346"></a>00346                 <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Detected %s fault @ %x. Forwarding to &quot;</span>
<a name="l00347"></a>00347                 <span class="stringliteral">&quot;next stage.\n&quot;</span>, tid, inst-&gt;seqNum, inst-&gt;fault-&gt;name(),
<a name="l00348"></a>00348                 inst-&gt;getMemAddr());
<a name="l00349"></a>00349             <a class="code" href="classCacheUnit.html#aea41ebe99227291877a80081e9b47822">finishCacheUnitReq</a>(inst, cache_req);
<a name="l00350"></a>00350             <span class="keywordflow">return</span>;
<a name="l00351"></a>00351         }
<a name="l00352"></a>00352 
<a name="l00353"></a>00353         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a2b7f1ab2876d712b08792af773ace20e">fetchBufferFill</a>) {
<a name="l00354"></a>00354             <span class="comment">// Block request if it&apos;s depending on a previous fetch, but it hasnt made it yet</span>
<a name="l00355"></a>00355             <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>, asid, block_addr);
<a name="l00356"></a>00356             <span class="keywordflow">if</span> (fetch_it == <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end()) {
<a name="l00357"></a>00357                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;%#x not available yet\n&quot;</span>,
<a name="l00358"></a>00358                         block_addr);
<a name="l00359"></a>00359                 cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00360"></a>00360                 <span class="keywordflow">return</span>;
<a name="l00361"></a>00361             }
<a name="l00362"></a>00362 
<a name="l00363"></a>00363             <span class="comment">// Make New Instruction</span>
<a name="l00364"></a>00364             <a class="code" href="classFetchUnit.html#a38dd226fde9580d1753032305635353f">createMachInst</a>(fetch_it, inst);
<a name="l00365"></a>00365             <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00366"></a>00366                 inst-&gt;traceData-&gt;setStaticInst(inst-&gt;staticInst);
<a name="l00367"></a>00367                 inst-&gt;traceData-&gt;setPC(inst-&gt;pcState());
<a name="l00368"></a>00368             }
<a name="l00369"></a>00369 
<a name="l00370"></a>00370             <span class="comment">// FetchBuffer Book-Keeping</span>
<a name="l00371"></a>00371             (*fetch_it)-&gt;cnt--;
<a name="l00372"></a>00372             assert((*fetch_it)-&gt;cnt &gt;= 0);
<a name="l00373"></a>00373             <a class="code" href="classFetchUnit.html#aa7abce4f82cf68e0c338953fb41e3fc8">markBlockUsed</a>(fetch_it);
<a name="l00374"></a>00374 
<a name="l00375"></a>00375             cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00376"></a>00376             <span class="keywordflow">return</span>;
<a name="l00377"></a>00377         }
<a name="l00378"></a>00378 
<a name="l00379"></a>00379         <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a63ec568bcbc0ea1b45a4d351285768f0">isMemAccComplete</a>()) {
<a name="l00380"></a>00380             <span class="keywordflow">if</span> (<a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.size() &gt;= <a class="code" href="classFetchUnit.html#a97e2b6a8af0f5cb34f9d266a9ac21a48">fetchBuffSize</a>) {
<a name="l00381"></a>00381                 <span class="comment">// If there is no replacement block, then we&apos;ll just have</span>
<a name="l00382"></a>00382                 <span class="comment">// to wait till that gets cleared before satisfying the fetch</span>
<a name="l00383"></a>00383                 <span class="comment">// for this instruction</span>
<a name="l00384"></a>00384                 <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> repl_it  =
<a name="l00385"></a>00385                     <a class="code" href="classFetchUnit.html#aa2c07c0c9648d711cd5916edb942dd4f">findReplacementBlock</a>();
<a name="l00386"></a>00386                 <span class="keywordflow">if</span> (repl_it == <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end()) {
<a name="l00387"></a>00387                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Unable to find replacement block&quot;</span>
<a name="l00388"></a>00388                             <span class="stringliteral">&quot; and complete fetch.\n&quot;</span>);
<a name="l00389"></a>00389                     cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00390"></a>00390                     <span class="keywordflow">return</span>;
<a name="l00391"></a>00391                 }
<a name="l00392"></a>00392 
<a name="l00393"></a>00393                 <span class="keyword">delete</span> [] (*repl_it)-&gt;block;
<a name="l00394"></a>00394                 <span class="keyword">delete</span> *repl_it;
<a name="l00395"></a>00395                 <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.erase(repl_it);
<a name="l00396"></a>00396             }
<a name="l00397"></a>00397 
<a name="l00398"></a>00398             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00399"></a>00399                     <span class="stringliteral">&quot;[tid:%i]: Completing Fetch Access for [sn:%i]\n&quot;</span>,
<a name="l00400"></a>00400                     tid, inst-&gt;seqNum);
<a name="l00401"></a>00401 
<a name="l00402"></a>00402             <span class="comment">// Make New Instruction</span>
<a name="l00403"></a>00403             <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it  =
<a name="l00404"></a>00404                 <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>, asid, block_addr);
<a name="l00405"></a>00405 
<a name="l00406"></a>00406             assert(fetch_it != <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.end());
<a name="l00407"></a>00407             assert((*fetch_it)-&gt;valid);
<a name="l00408"></a>00408 
<a name="l00409"></a>00409             <a class="code" href="classFetchUnit.html#a38dd226fde9580d1753032305635353f">createMachInst</a>(fetch_it, inst);
<a name="l00410"></a>00410             <span class="keywordflow">if</span> (inst-&gt;traceData) {
<a name="l00411"></a>00411                 inst-&gt;traceData-&gt;setStaticInst(inst-&gt;staticInst);
<a name="l00412"></a>00412                 inst-&gt;traceData-&gt;setPC(inst-&gt;pcState());
<a name="l00413"></a>00413             }
<a name="l00414"></a>00414 
<a name="l00415"></a>00415 
<a name="l00416"></a>00416             <span class="comment">// Update instructions waiting on new fetch block</span>
<a name="l00417"></a>00417             FetchBlock *new_block = (*fetch_it);
<a name="l00418"></a>00418             new_block-&gt;cnt--;
<a name="l00419"></a>00419             assert(new_block-&gt;cnt &gt;= 0);
<a name="l00420"></a>00420 
<a name="l00421"></a>00421             <span class="comment">// Finally, update FetchBuffer w/Pending Block into the</span>
<a name="l00422"></a>00422             <span class="comment">// MRU location</span>
<a name="l00423"></a>00423             <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.erase(fetch_it);
<a name="l00424"></a>00424             <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.push_back(new_block);
<a name="l00425"></a>00425 
<a name="l00426"></a>00426             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%i]: Instruction [sn:%i] is: %s\n&quot;</span>,
<a name="l00427"></a>00427                     tid, inst-&gt;seqNum,
<a name="l00428"></a>00428                     inst-&gt;staticInst-&gt;disassemble(inst-&gt;instAddr()));
<a name="l00429"></a>00429 
<a name="l00430"></a>00430             inst-&gt;unsetMemAddr();
<a name="l00431"></a>00431 
<a name="l00432"></a>00432             cache_req-&gt;<a class="code" href="classResourceRequest.html#a2a9dd8aec142709a08d9a73f37668427">done</a>();
<a name="l00433"></a>00433         } <span class="keywordflow">else</span> {
<a name="l00434"></a>00434             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00435"></a>00435                      <span class="stringliteral">&quot;[tid:%i]: [sn:%i]: Unable to Complete Fetch Access\n&quot;</span>,
<a name="l00436"></a>00436                     tid, inst-&gt;seqNum);
<a name="l00437"></a>00437             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderStall,
<a name="l00438"></a>00438                     <span class="stringliteral">&quot;STALL: [tid:%i]: Fetch miss from %08p\n&quot;</span>,
<a name="l00439"></a>00439                     tid, cache_req-&gt;<a class="code" href="classResourceRequest.html#af5d4fb974eeb4507d4c837d365d0cefc">inst</a>-&gt;instAddr());
<a name="l00440"></a>00440             cache_req-&gt;<a class="code" href="classResourceRequest.html#ac2df3f74e87d10a17911104bd883e133">setCompleted</a>(<span class="keyword">false</span>);
<a name="l00441"></a>00441             <span class="comment">// NOTE: For SwitchOnCacheMiss ThreadModel, we *don&apos;t* switch on</span>
<a name="l00442"></a>00442             <span class="comment">//       fetch miss, but we could ...</span>
<a name="l00443"></a>00443             <span class="comment">// cache_req-&gt;setMemStall(true);</span>
<a name="l00444"></a>00444         }
<a name="l00445"></a>00445         <span class="keywordflow">break</span>;
<a name="l00446"></a>00446 
<a name="l00447"></a>00447       <span class="keywordflow">default</span>:
<a name="l00448"></a>00448         <a class="code" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Unrecognized command to %s&quot;</span>, <a class="code" href="classResource.html#a991d4c92f58169fd45fe3f1c1881ac9e">resName</a>);
<a name="l00449"></a>00449     }
<a name="l00450"></a>00450 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac92ba32e2d79eb977cc570fc6da90fcd"></a><!-- doxytag: member="FetchUnit::findBlock" ref="ac92ba32e2d79eb977cc570fc6da90fcd" args="(std::list&lt; FetchBlock * &gt; &amp;fetch_blocks, int asid, Addr block_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchUnit::FetchBlock</a> * &gt;::iterator findBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>fetch_blocks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>asid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>block_addr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = fetch_blocks.begin();
<a name="l00169"></a>00169     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = fetch_blocks.end();
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00172"></a>00172         <span class="keywordflow">if</span> ((*fetch_it)-&gt;asid == <a class="code" href="namespaceArmISA.html#a92720268bdaf1e0e53fc66152af0ff18">asid</a> &amp;&amp;
<a name="l00173"></a>00173             (*fetch_it)-&gt;addr == block_addr) {
<a name="l00174"></a>00174             <span class="keywordflow">return</span> fetch_it;
<a name="l00175"></a>00175         }
<a name="l00176"></a>00176 
<a name="l00177"></a>00177         fetch_it++;
<a name="l00178"></a>00178     }
<a name="l00179"></a>00179 
<a name="l00180"></a>00180     <span class="keywordflow">return</span> fetch_it;
<a name="l00181"></a>00181 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa2c07c0c9648d711cd5916edb942dd4f"></a><!-- doxytag: member="FetchUnit::findReplacementBlock" ref="aa2c07c0c9648d711cd5916edb942dd4f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchUnit::FetchBlock</a> * &gt;::iterator findReplacementBlock </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> fetch_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.begin();
<a name="l00187"></a>00187     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> end_it = <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end();
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     <span class="keywordflow">while</span> (fetch_it != end_it) {
<a name="l00190"></a>00190         <span class="keywordflow">if</span> ((*fetch_it)-&gt;cnt == 0) {
<a name="l00191"></a>00191             <span class="keywordflow">return</span> fetch_it;
<a name="l00192"></a>00192         } <span class="keywordflow">else</span> {
<a name="l00193"></a>00193             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Block %08p has %i insts pending.\n&quot;</span>,
<a name="l00194"></a>00194                     (*fetch_it)-&gt;addr, (*fetch_it)-&gt;cnt);
<a name="l00195"></a>00195         }
<a name="l00196"></a>00196         fetch_it++;
<a name="l00197"></a>00197     }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="keywordflow">return</span> fetch_it;
<a name="l00200"></a>00200 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aae5ce84f94a1057d7f60172daf5d731d"></a><!-- doxytag: member="FetchUnit::getRequest" ref="aae5ce84f94a1057d7f60172daf5d731d" args="(DynInstPtr _inst, int stage_num, int res_idx, int slot_num, unsigned cmd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResReqPtr</a> getRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>_inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>res_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>slot_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>cmd</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classRequest.html">Request</a> usage of a resource for this instruction. If this instruction already has made this request to this resource, and that request is uncompleted this function will just return that request </p>

<p><a class="el" href="classCacheUnit.html#aae5ce84f94a1057d7f60172daf5d731d">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00127"></a>00127 {
<a name="l00128"></a>00128     <a class="code" href="structThePipeline_1_1ScheduleEntry.html">ScheduleEntry</a>* sched_entry = *inst-&gt;curSkedEntry;
<a name="l00129"></a>00129     <a class="code" href="classCacheRequest.html">CacheRequest</a>* cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheRequest</a>*<span class="keyword">&gt;</span>(<a class="code" href="classResource.html#a83b4e5928b54d2813c3c4911043e677d">reqs</a>[slot_num]);
<a name="l00130"></a>00130 
<a name="l00131"></a>00131     <span class="keywordflow">if</span> (!inst-&gt;validMemAddr()) {
<a name="l00132"></a>00132         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Mem. Addr. must be set before requesting cache access\n&quot;</span>);
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     assert(sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#ab3d2004723874364229cf4339bb129fb">cmd</a> == <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153a36b8c84ed26a9bbdd1dd1dd457fda0f4">InitiateFetch</a>);
<a name="l00136"></a>00136 
<a name="l00137"></a>00137     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00138"></a>00138             <span class="stringliteral">&quot;[tid:%i]: Fetch request from [sn:%i] for addr %08p\n&quot;</span>,
<a name="l00139"></a>00139             inst-&gt;readTid(), inst-&gt;seqNum, inst-&gt;getMemAddr());
<a name="l00140"></a>00140 
<a name="l00141"></a>00141     cache_req-&gt;<a class="code" href="classCacheRequest.html#a84f6f3e65e793185ef653dd30dc70bce">setRequest</a>(inst, stage_num, <span class="keywordtype">id</span>, slot_num,
<a name="l00142"></a>00142                           sched_entry-&gt;<a class="code" href="structThePipeline_1_1ScheduleEntry.html#ab3d2004723874364229cf4339bb129fb">cmd</a>, <a class="code" href="classMemCmd.html#a2afce0a47a93eee73a314d53e4890153a96120c772a9cb695fe62ca81ec93a53b">MemCmd::ReadReq</a>,
<a name="l00143"></a>00143                           inst-&gt;curSkedEntry-&gt;idx);
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <span class="keywordflow">return</span> cache_req;
<a name="l00146"></a>00146 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa7abce4f82cf68e0c338953fb41e3fc8"></a><!-- doxytag: member="FetchUnit::markBlockUsed" ref="aa7abce4f82cf68e0c338953fb41e3fc8" args="(std::list&lt; FetchBlock * &gt;::iterator block_it)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void markBlockUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a> * &gt;::iterator&nbsp;</td>
          <td class="paramname"> <em>block_it</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><div class="fragment"><pre class="fragment"><a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="comment">// Move block from whatever location it is in fetch buffer</span>
<a name="l00206"></a>00206     <span class="comment">// to the back (represents most-recently-used location)</span>
<a name="l00207"></a>00207     <span class="keywordflow">if</span> (block_it != <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end()) {
<a name="l00208"></a>00208         FetchBlock *mru_blk = *block_it;
<a name="l00209"></a>00209         <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.erase(block_it);
<a name="l00210"></a>00210         <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.push_back(mru_blk);
<a name="l00211"></a>00211     }
<a name="l00212"></a>00212 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a3dc029c2e87eb911352b82ff15c86236"></a><!-- doxytag: member="FetchUnit::processCacheCompletion" ref="a3dc029c2e87eb911352b82ff15c86236" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void processCacheCompletion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>After memory request is completed, then turn the fetched data into an instruction. </p>

<p><a class="el" href="classCacheUnit.html#a3dc029c2e87eb911352b82ff15c86236">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="comment">// Cast to correct packet type</span>
<a name="l00456"></a>00456     <span class="comment">// @todo: use pkt Sender state here to be consistent with other</span>
<a name="l00457"></a>00457     <span class="comment">// cpu models</span>
<a name="l00458"></a>00458     <a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>* cache_pkt = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheReqPacket.html">CacheReqPacket</a>*<span class="keyword">&gt;</span>(pkt);
<a name="l00459"></a>00459     assert(cache_pkt);
<a name="l00460"></a>00460 
<a name="l00461"></a>00461     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;Finished request for %x\n&quot;</span>,
<a name="l00462"></a>00462             cache_pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>());
<a name="l00463"></a>00463 
<a name="l00464"></a>00464     <span class="keywordflow">if</span> (<a class="code" href="classCacheUnit.html#a251d965e889d9bfeeb0f36bc4411d86f">processSquash</a>(cache_pkt))
<a name="l00465"></a>00465         <span class="keywordflow">return</span>;
<a name="l00466"></a>00466 
<a name="l00467"></a>00467     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;
<a name="l00468"></a>00468                                       getInst()-&gt;getMemAddr());
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00471"></a>00471             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Waking from fetch access to addr:%#x(phys:%#x), size:%i\n&quot;</span>,
<a name="l00472"></a>00472             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l00473"></a>00473             cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum,
<a name="l00474"></a>00474             block_addr, cache_pkt-&gt;<a class="code" href="classPacket.html#afca9af4d83a57836baba87603463a6e0">getAddr</a>(), cache_pkt-&gt;<a class="code" href="classPacket.html#a1d18ba49c7be427da1f4a42d53e35f48">getSize</a>());
<a name="l00475"></a>00475 
<a name="l00476"></a>00476     <span class="comment">// Cast to correct request type</span>
<a name="l00477"></a>00477     <a class="code" href="classCacheRequest.html">CacheRequest</a> *cache_req = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classCacheRequest.html">CacheReqPtr</a><span class="keyword">&gt;</span>(
<a name="l00478"></a>00478         <a class="code" href="classCacheUnit.html#ae3afc1c63d17a49a6301bd18fca574a0">findRequest</a>(cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>(), cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#a65152017e4eb674a60e1b6c374b2df6f">instIdx</a>));
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     <span class="keywordflow">if</span> (!cache_req) {
<a name="l00481"></a>00481         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Can&apos;t find slot for fetch access to &quot;</span>
<a name="l00482"></a>00482               <span class="stringliteral">&quot;addr. %08p\n&quot;</span>, cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;readTid(),
<a name="l00483"></a>00483               cache_pkt-&gt;<a class="code" href="classCacheReqPacket.html#ac55dd41eb7bb1d4c2abf3ef65d8c9a02">cacheReq</a>-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>()-&gt;seqNum,
<a name="l00484"></a>00484               block_addr);
<a name="l00485"></a>00485     }
<a name="l00486"></a>00486 
<a name="l00487"></a>00487     <span class="comment">// Get resource request info</span>
<a name="l00488"></a>00488     <span class="keywordtype">unsigned</span> stage_num = cache_req-&gt;getStageNum();
<a name="l00489"></a>00489     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = cache_req-&gt;inst;
<a name="l00490"></a>00490     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = cache_req-&gt;inst-&gt;readTid();
<a name="l00491"></a>00491     <span class="keywordtype">short</span> <a class="code" href="namespaceArmISA.html#a92720268bdaf1e0e53fc66152af0ff18">asid</a> = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a>[tid];
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     assert(!cache_req-&gt;isSquashed());
<a name="l00494"></a>00494     assert(inst-&gt;curSkedEntry-&gt;cmd == <a class="code" href="classFetchUnit.html#a2afce0a47a93eee73a314d53e4890153aa6cf31a29793ec4c8f38a24da999cdc2">CompleteFetch</a>);
<a name="l00495"></a>00495 
<a name="l00496"></a>00496     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort,
<a name="l00497"></a>00497             <span class="stringliteral">&quot;[tid:%u]: [sn:%i]: Processing fetch access for block %#x\n&quot;</span>,
<a name="l00498"></a>00498             tid, inst-&gt;seqNum, block_addr);
<a name="l00499"></a>00499 
<a name="l00500"></a>00500     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> pend_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>, asid,
<a name="l00501"></a>00501                                                          block_addr);
<a name="l00502"></a>00502     assert(pend_it != <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.end());
<a name="l00503"></a>00503 
<a name="l00504"></a>00504     <span class="comment">// Copy Data to pendingFetch queue...</span>
<a name="l00505"></a>00505     (*pend_it)-&gt;block = <span class="keyword">new</span> uint8_t[<a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>];
<a name="l00506"></a>00506     memcpy((*pend_it)-&gt;block, cache_pkt-&gt;<a class="code" href="classPacket.html#a5c451baf3f0a89084e79e69bb9061200">getPtr</a>&lt;uint8_t&gt;(), <a class="code" href="classCacheUnit.html#a9d95d13b55fcaa47810d188d54903caf">cacheBlkSize</a>);
<a name="l00507"></a>00507     (*pend_it)-&gt;valid = <span class="keyword">true</span>;
<a name="l00508"></a>00508 
<a name="l00509"></a>00509     cache_req-&gt;setMemAccPending(<span class="keyword">false</span>);
<a name="l00510"></a>00510     cache_req-&gt;setMemAccCompleted();
<a name="l00511"></a>00511 
<a name="l00512"></a>00512     <span class="keywordflow">if</span> (cache_req-&gt;isMemStall() &amp;&amp;
<a name="l00513"></a>00513         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#af190f1a05b1875acfda59f02e59e2fe0">threadModel</a> == <a class="code" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1af15b471f97b68795dc1ed6ca9cac5ebc">InOrderCPU::SwitchOnCacheMiss</a>) {
<a name="l00514"></a>00514         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[tid:%u] Waking up from Cache Miss.\n&quot;</span>,
<a name="l00515"></a>00515                 tid);
<a name="l00516"></a>00516 
<a name="l00517"></a>00517         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#ad1c701dd98d725950e539f84f9faa8ec">activateContext</a>(tid);
<a name="l00518"></a>00518 
<a name="l00519"></a>00519         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(ThreadModel, <span class="stringliteral">&quot;Activating [tid:%i] after return from cache&quot;</span>
<a name="l00520"></a>00520                 <span class="stringliteral">&quot;miss.\n&quot;</span>, tid);
<a name="l00521"></a>00521     }
<a name="l00522"></a>00522 
<a name="l00523"></a>00523     <span class="comment">// Wake up the CPU (if it went to sleep and was waiting on this</span>
<a name="l00524"></a>00524     <span class="comment">// completion event).</span>
<a name="l00525"></a>00525     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>();
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;[tid:%u] Activating %s due to cache completion\n&quot;</span>,
<a name="l00528"></a>00528             tid, <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a>[stage_num]-&gt;<a class="code" href="classPipelineStage.html#a37627d5d5bba7f4a8690c71c2ab3cb07">name</a>());
<a name="l00529"></a>00529 
<a name="l00530"></a>00530     <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a20899487e4c954b6f0af2a5fc0a6cc6b">switchToActive</a>(stage_num);
<a name="l00531"></a>00531 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a8a894d91761439227fd27d91a318c31f"></a><!-- doxytag: member="FetchUnit::removeAddrDependency" ref="a8a894d91761439227fd27d91a318c31f" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void removeAddrDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCacheUnit.html#a8a894d91761439227fd27d91a318c31f">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00120"></a>00120 {
<a name="l00121"></a>00121     inst-&gt;unsetMemAddr();
<a name="l00122"></a>00122 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aa942d730ea26d41b72db771cc951f51e"></a><!-- doxytag: member="FetchUnit::setupMemRequest" ref="aa942d730ea26d41b72db771cc951f51e" args="(DynInstPtr inst, CacheReqPtr cache_req, int acc_size, int flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void setupMemRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>cache_req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>acc_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Create request that will interface w/TLB and Memory objects </p>

<p><a class="el" href="classCacheUnit.html#aa942d730ea26d41b72db771cc951f51e">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00153"></a>00153     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> aligned_addr = <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> == <a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>) {
<a name="l00155"></a>00155         cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a> =
<a name="l00156"></a>00156             <span class="keyword">new</span> <a class="code" href="classRequest.html">Request</a>(tid, aligned_addr, acc_size, <a class="code" href="namespacem5_1_1debug.html#a9ceb38153d5c0f156fbeada6dc00ff4f">flags</a>,
<a name="l00157"></a>00157                         <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;instMasterId(), inst-&gt;instAddr(), <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a65e0754207768ee6d2d6145cb0c5e3a5">readCpuId</a>(),
<a name="l00158"></a>00158                         tid);
<a name="l00159"></a>00159         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Created memReq @%x, -&gt;%x\n&quot;</span>,
<a name="l00160"></a>00160                 inst-&gt;seqNum, &amp;cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>, cache_req-&gt;<a class="code" href="classCacheRequest.html#a5520eb2f7c2cf4b0e109d6ffd6d2d053">memReq</a>);
<a name="l00161"></a>00161     }
<a name="l00162"></a>00162 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="ac2831520eb121be08811b040992f416b"></a><!-- doxytag: member="FetchUnit::squashCacheRequest" ref="ac2831520eb121be08811b040992f416b" args="(CacheReqPtr req_ptr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void squashCacheRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCacheRequest.html">CacheReqPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req_ptr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCacheUnit.html#ac2831520eb121be08811b040992f416b">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00535"></a>00535 {
<a name="l00536"></a>00536     <a class="code" href="classRefCountingPtr.html">DynInstPtr</a> inst = req_ptr-&gt;<a class="code" href="classResourceRequest.html#af6db09c48a5520b022682b3f32ff771c">getInst</a>();
<a name="l00537"></a>00537     <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = inst-&gt;readTid();
<a name="l00538"></a>00538     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> block_addr = <a class="code" href="classCacheUnit.html#a6a734ac8ee8c7fbe0df3fed5826a52ef">cacheBlockAlign</a>(inst-&gt;getMemAddr());
<a name="l00539"></a>00539     <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a92720268bdaf1e0e53fc66152af0ff18">asid</a> = <a class="code" href="classResource.html#a41d682c28d0f49e04393c52815808782">cpu</a>-&gt;<a class="code" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a>[tid];
<a name="l00540"></a>00540 
<a name="l00541"></a>00541     <span class="comment">// Check Fetch Buffer (or pending fetch) for this block and</span>
<a name="l00542"></a>00542     <span class="comment">// update pending counts</span>
<a name="l00543"></a>00543     <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> buff_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>,
<a name="l00544"></a>00544                                                          asid,
<a name="l00545"></a>00545                                                          block_addr);
<a name="l00546"></a>00546     <span class="keywordflow">if</span> (buff_it != <a class="code" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a>.end()) {
<a name="l00547"></a>00547         (*buff_it)-&gt;cnt--;
<a name="l00548"></a>00548         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Removing Pending Access &quot;</span>
<a name="l00549"></a>00549                 <span class="stringliteral">&quot;for Fetch Buffer block %08p (cnt=%i)\n&quot;</span>, inst-&gt;seqNum,
<a name="l00550"></a>00550                 block_addr, (*buff_it)-&gt;cnt);
<a name="l00551"></a>00551         assert((*buff_it)-&gt;cnt &gt;= 0);
<a name="l00552"></a>00552     } <span class="keywordflow">else</span> {
<a name="l00553"></a>00553         <a class="code" href="classstd_1_1list.html">std::list&lt;FetchBlock*&gt;::iterator</a> block_it = <a class="code" href="classFetchUnit.html#ac92ba32e2d79eb977cc570fc6da90fcd">findBlock</a>(<a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>,
<a name="l00554"></a>00554                                                               asid,
<a name="l00555"></a>00555                                                               block_addr);
<a name="l00556"></a>00556         <span class="keywordflow">if</span> (block_it != <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.end()) {
<a name="l00557"></a>00557             (*block_it)-&gt;cnt--;
<a name="l00558"></a>00558             <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(InOrderCachePort, <span class="stringliteral">&quot;[sn:%i] Removing Pending Access &quot;</span>
<a name="l00559"></a>00559                     <span class="stringliteral">&quot;for Pending Buffer Block %08p (cnt=%i)\n&quot;</span>,
<a name="l00560"></a>00560                     inst-&gt;seqNum,
<a name="l00561"></a>00561                     block_addr, (*block_it)-&gt;cnt);
<a name="l00562"></a>00562             assert((*block_it)-&gt;cnt &gt;= 0);
<a name="l00563"></a>00563             <span class="keywordflow">if</span> ((*block_it)-&gt;cnt == 0) {
<a name="l00564"></a>00564                 <span class="keywordflow">if</span> ((*block_it)-&gt;block) {
<a name="l00565"></a>00565                     <span class="keyword">delete</span> [] (*block_it)-&gt;block;
<a name="l00566"></a>00566                 }
<a name="l00567"></a>00567                 <span class="keyword">delete</span> *block_it;
<a name="l00568"></a>00568                 <a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.erase(block_it);
<a name="l00569"></a>00569             }
<a name="l00570"></a>00570         }
<a name="l00571"></a>00571     }
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     <a class="code" href="classFetchUnit.html#ac2831520eb121be08811b040992f416b">CacheUnit::squashCacheRequest</a>(req_ptr);
<a name="l00574"></a>00574 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="abf76d6d245f7d3b17d26ea8dcc0cf36f"></a><!-- doxytag: member="FetchUnit::trap" ref="abf76d6d245f7d3b17d26ea8dcc0cf36f" args="(Fault fault, ThreadID tid, DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void trap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Post-processsing for Trap Generated from this instruction </p>

<p><a class="el" href="classCacheUnit.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">CacheUnit</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00578"></a>00578 {
<a name="l00579"></a>00579     <span class="comment">//@todo: per thread?</span>
<a name="l00580"></a>00580     <a class="code" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a>[tid]-&gt;reset();
<a name="l00581"></a>00581 
<a name="l00582"></a>00582     <span class="comment">//@todo: squash using dummy inst seq num</span>
<a name="l00583"></a>00583     <a class="code" href="classCacheUnit.html#a52235c5e3d912452f254dc45f1496fd2">squash</a>(<a class="code" href="namespacem5_1_1params.html#a1e2e219ac4e913a2c59019be3094d3ca">NULL</a>, <a class="code" href="namespaceThePipeline.html#a6918d1731267e5f56969bfb5c240be85">NumStages</a> - 1, 0, tid);
<a name="l00584"></a>00584 
<a name="l00585"></a>00585     <span class="comment">//@todo: make sure no blocks are in use</span>
<a name="l00586"></a>00586     assert(<a class="code" href="classFetchUnit.html#a09d558cb19e49cebfa44ecfad6ca98d7">blocksInUse</a>() == 0);
<a name="l00587"></a>00587     assert(<a class="code" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a>.size() == 0);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589     <span class="comment">//@todo: clear pendingFetch and fetchBuffer</span>
<a name="l00590"></a>00590     <a class="code" href="classFetchUnit.html#a2ccfb855f570dc8e39e9d25d3fb845a3">clearFetchBuffer</a>();
<a name="l00591"></a>00591 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a5f15f1b871b77f550632262df3bce5f1"></a><!-- doxytag: member="FetchUnit::decoder" ref="a5f15f1b871b77f550632262df3bce5f1" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::Decoder* <a class="el" href="classFetchUnit.html#a5f15f1b871b77f550632262df3bce5f1">decoder</a>[<a class="el" href="namespaceThePipeline.html#ac9c0bbe9cf27d93e08ea8ccc4096e633">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab201075a98e275240766bee54144d42d"></a><!-- doxytag: member="FetchUnit::fetchBuffer" ref="ab201075a98e275240766bee54144d42d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a>*&gt; <a class="el" href="classFetchUnit.html#ab201075a98e275240766bee54144d42d">fetchBuffer</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Valid <a class="el" href="classCache.html">Cache</a> Blocks </p>

</div>
</div>
<a class="anchor" id="a97e2b6a8af0f5cb34f9d266a9ac21a48"></a><!-- doxytag: member="FetchUnit::fetchBuffSize" ref="a97e2b6a8af0f5cb34f9d266a9ac21a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classFetchUnit.html#a97e2b6a8af0f5cb34f9d266a9ac21a48">fetchBuffSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a494a9a986bc62c946604f9e9047ad237"></a><!-- doxytag: member="FetchUnit::instSize" ref="a494a9a986bc62c946604f9e9047ad237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classFetchUnit.html#a494a9a986bc62c946604f9e9047ad237">instSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2a77ef8e6fe01c93bcac28b1152e44b"></a><!-- doxytag: member="FetchUnit::pendingFetch" ref="af2a77ef8e6fe01c93bcac28b1152e44b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="structFetchUnit_1_1FetchBlock.html">FetchBlock</a>*&gt; <a class="el" href="classFetchUnit.html#af2a77ef8e6fe01c93bcac28b1152e44b">pendingFetch</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p><a class="el" href="classCache.html">Cache</a> lines that are pending </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/inorder/resources/<a class="el" href="fetch__unit_8hh_source.html">fetch_unit.hh</a></li>
<li>cpu/inorder/resources/<a class="el" href="fetch__unit_8cc.html">fetch_unit.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
