; ModuleID = '/home/alex/Documents/RFNoCFrameSynchHWAccel/correlatorDev/correlator/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@newVal_V = internal global i16 0
@loadCount_V = internal global i32 0
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@currentState = internal unnamed_addr global i1 false, align 1
@correlateTop_str = internal unnamed_addr constant [13 x i8] c"correlateTop\00"
@cor_phaseClass9_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass9_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass8_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass7_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass6_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass5_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass4_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass3_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass2_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass15_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass14_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass13_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass12_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass11_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass10_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass1_V_0 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_9 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_8 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_7 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_6 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_5 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_4 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_3 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_2 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_15 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_14 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_13 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_12 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_11 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_10 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_1 = internal unnamed_addr global i16 0
@cor_phaseClass0_V_0 = internal unnamed_addr global i16 0
@p_str4 = private unnamed_addr constant [5 x i8] c"both\00", align 1
@p_str3 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str2 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1

define internal fastcc void @shiftPhaseClass(i16 %newValue_V, i4 %phaseClass_V) {
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %newValue_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %newValue_V)
  switch i4 %phaseClass_V_read, label %._crit_edge [
    i4 0, label %.preheader63.0
    i4 1, label %.preheader62.0
    i4 2, label %.preheader61.0
    i4 3, label %.preheader60.0
    i4 4, label %.preheader59.0
    i4 5, label %.preheader58.0
    i4 6, label %.preheader57.0
    i4 7, label %.preheader56.0
    i4 -8, label %.preheader55.0
    i4 -7, label %.preheader54.0
    i4 -6, label %.preheader53.0
    i4 -5, label %.preheader52.0
    i4 -4, label %.preheader51.0
    i4 -3, label %.preheader50.0
    i4 -2, label %.preheader49.0
    i4 -1, label %.preheader.0
  ]

.preheader63.0:                                   ; preds = %0
  %cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4
  store i16 %cor_phaseClass0_V_14, i16* @cor_phaseClass0_V_15, align 2
  %cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2
  store i16 %cor_phaseClass0_V_13, i16* @cor_phaseClass0_V_14, align 4
  %cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8
  store i16 %cor_phaseClass0_V_12, i16* @cor_phaseClass0_V_13, align 2
  %cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2
  store i16 %cor_phaseClass0_V_11, i16* @cor_phaseClass0_V_12, align 8
  %cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4
  store i16 %cor_phaseClass0_V_10, i16* @cor_phaseClass0_V_11, align 2
  %cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2
  store i16 %cor_phaseClass0_V_9_s, i16* @cor_phaseClass0_V_10, align 4
  %cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16
  store i16 %cor_phaseClass0_V_8_s, i16* @cor_phaseClass0_V_9, align 2
  %cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2
  store i16 %cor_phaseClass0_V_7_s, i16* @cor_phaseClass0_V_8, align 16
  %cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4
  store i16 %cor_phaseClass0_V_6_s, i16* @cor_phaseClass0_V_7, align 2
  %cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2
  store i16 %cor_phaseClass0_V_5_s, i16* @cor_phaseClass0_V_6, align 4
  %cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8
  store i16 %cor_phaseClass0_V_4_s, i16* @cor_phaseClass0_V_5, align 2
  %cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2
  store i16 %cor_phaseClass0_V_3_s, i16* @cor_phaseClass0_V_4, align 8
  %cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4
  store i16 %cor_phaseClass0_V_2_s, i16* @cor_phaseClass0_V_3, align 2
  %cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2
  store i16 %cor_phaseClass0_V_1_s, i16* @cor_phaseClass0_V_2, align 4
  %cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16
  store i16 %cor_phaseClass0_V_0_s, i16* @cor_phaseClass0_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass0_V_0, align 16
  br label %._crit_edge

.preheader62.0:                                   ; preds = %0
  %cor_phaseClass1_V_14 = load i16* @cor_phaseClass1_V_14, align 4
  store i16 %cor_phaseClass1_V_14, i16* @cor_phaseClass1_V_15, align 2
  %cor_phaseClass1_V_13 = load i16* @cor_phaseClass1_V_13, align 2
  store i16 %cor_phaseClass1_V_13, i16* @cor_phaseClass1_V_14, align 4
  %cor_phaseClass1_V_12 = load i16* @cor_phaseClass1_V_12, align 8
  store i16 %cor_phaseClass1_V_12, i16* @cor_phaseClass1_V_13, align 2
  %cor_phaseClass1_V_11 = load i16* @cor_phaseClass1_V_11, align 2
  store i16 %cor_phaseClass1_V_11, i16* @cor_phaseClass1_V_12, align 8
  %cor_phaseClass1_V_10 = load i16* @cor_phaseClass1_V_10, align 4
  store i16 %cor_phaseClass1_V_10, i16* @cor_phaseClass1_V_11, align 2
  %cor_phaseClass1_V_9_s = load i16* @cor_phaseClass1_V_9, align 2
  store i16 %cor_phaseClass1_V_9_s, i16* @cor_phaseClass1_V_10, align 4
  %cor_phaseClass1_V_8_s = load i16* @cor_phaseClass1_V_8, align 16
  store i16 %cor_phaseClass1_V_8_s, i16* @cor_phaseClass1_V_9, align 2
  %cor_phaseClass1_V_7_s = load i16* @cor_phaseClass1_V_7, align 2
  store i16 %cor_phaseClass1_V_7_s, i16* @cor_phaseClass1_V_8, align 16
  %cor_phaseClass1_V_6_s = load i16* @cor_phaseClass1_V_6, align 4
  store i16 %cor_phaseClass1_V_6_s, i16* @cor_phaseClass1_V_7, align 2
  %cor_phaseClass1_V_5_s = load i16* @cor_phaseClass1_V_5, align 2
  store i16 %cor_phaseClass1_V_5_s, i16* @cor_phaseClass1_V_6, align 4
  %cor_phaseClass1_V_4_s = load i16* @cor_phaseClass1_V_4, align 8
  store i16 %cor_phaseClass1_V_4_s, i16* @cor_phaseClass1_V_5, align 2
  %cor_phaseClass1_V_3_s = load i16* @cor_phaseClass1_V_3, align 2
  store i16 %cor_phaseClass1_V_3_s, i16* @cor_phaseClass1_V_4, align 8
  %cor_phaseClass1_V_2_s = load i16* @cor_phaseClass1_V_2, align 4
  store i16 %cor_phaseClass1_V_2_s, i16* @cor_phaseClass1_V_3, align 2
  %cor_phaseClass1_V_1_s = load i16* @cor_phaseClass1_V_1, align 2
  store i16 %cor_phaseClass1_V_1_s, i16* @cor_phaseClass1_V_2, align 4
  %cor_phaseClass1_V_0_s = load i16* @cor_phaseClass1_V_0, align 16
  store i16 %cor_phaseClass1_V_0_s, i16* @cor_phaseClass1_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass1_V_0, align 16
  br label %._crit_edge

.preheader61.0:                                   ; preds = %0
  %cor_phaseClass2_V_14 = load i16* @cor_phaseClass2_V_14, align 4
  store i16 %cor_phaseClass2_V_14, i16* @cor_phaseClass2_V_15, align 2
  %cor_phaseClass2_V_13 = load i16* @cor_phaseClass2_V_13, align 2
  store i16 %cor_phaseClass2_V_13, i16* @cor_phaseClass2_V_14, align 4
  %cor_phaseClass2_V_12 = load i16* @cor_phaseClass2_V_12, align 8
  store i16 %cor_phaseClass2_V_12, i16* @cor_phaseClass2_V_13, align 2
  %cor_phaseClass2_V_11 = load i16* @cor_phaseClass2_V_11, align 2
  store i16 %cor_phaseClass2_V_11, i16* @cor_phaseClass2_V_12, align 8
  %cor_phaseClass2_V_10 = load i16* @cor_phaseClass2_V_10, align 4
  store i16 %cor_phaseClass2_V_10, i16* @cor_phaseClass2_V_11, align 2
  %cor_phaseClass2_V_9_s = load i16* @cor_phaseClass2_V_9, align 2
  store i16 %cor_phaseClass2_V_9_s, i16* @cor_phaseClass2_V_10, align 4
  %cor_phaseClass2_V_8_s = load i16* @cor_phaseClass2_V_8, align 16
  store i16 %cor_phaseClass2_V_8_s, i16* @cor_phaseClass2_V_9, align 2
  %cor_phaseClass2_V_7_s = load i16* @cor_phaseClass2_V_7, align 2
  store i16 %cor_phaseClass2_V_7_s, i16* @cor_phaseClass2_V_8, align 16
  %cor_phaseClass2_V_6_s = load i16* @cor_phaseClass2_V_6, align 4
  store i16 %cor_phaseClass2_V_6_s, i16* @cor_phaseClass2_V_7, align 2
  %cor_phaseClass2_V_5_s = load i16* @cor_phaseClass2_V_5, align 2
  store i16 %cor_phaseClass2_V_5_s, i16* @cor_phaseClass2_V_6, align 4
  %cor_phaseClass2_V_4_s = load i16* @cor_phaseClass2_V_4, align 8
  store i16 %cor_phaseClass2_V_4_s, i16* @cor_phaseClass2_V_5, align 2
  %cor_phaseClass2_V_3_s = load i16* @cor_phaseClass2_V_3, align 2
  store i16 %cor_phaseClass2_V_3_s, i16* @cor_phaseClass2_V_4, align 8
  %cor_phaseClass2_V_2_s = load i16* @cor_phaseClass2_V_2, align 4
  store i16 %cor_phaseClass2_V_2_s, i16* @cor_phaseClass2_V_3, align 2
  %cor_phaseClass2_V_1_s = load i16* @cor_phaseClass2_V_1, align 2
  store i16 %cor_phaseClass2_V_1_s, i16* @cor_phaseClass2_V_2, align 4
  %cor_phaseClass2_V_0_s = load i16* @cor_phaseClass2_V_0, align 16
  store i16 %cor_phaseClass2_V_0_s, i16* @cor_phaseClass2_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass2_V_0, align 16
  br label %._crit_edge

.preheader60.0:                                   ; preds = %0
  %cor_phaseClass3_V_14 = load i16* @cor_phaseClass3_V_14, align 4
  store i16 %cor_phaseClass3_V_14, i16* @cor_phaseClass3_V_15, align 2
  %cor_phaseClass3_V_13 = load i16* @cor_phaseClass3_V_13, align 2
  store i16 %cor_phaseClass3_V_13, i16* @cor_phaseClass3_V_14, align 4
  %cor_phaseClass3_V_12 = load i16* @cor_phaseClass3_V_12, align 8
  store i16 %cor_phaseClass3_V_12, i16* @cor_phaseClass3_V_13, align 2
  %cor_phaseClass3_V_11 = load i16* @cor_phaseClass3_V_11, align 2
  store i16 %cor_phaseClass3_V_11, i16* @cor_phaseClass3_V_12, align 8
  %cor_phaseClass3_V_10 = load i16* @cor_phaseClass3_V_10, align 4
  store i16 %cor_phaseClass3_V_10, i16* @cor_phaseClass3_V_11, align 2
  %cor_phaseClass3_V_9_s = load i16* @cor_phaseClass3_V_9, align 2
  store i16 %cor_phaseClass3_V_9_s, i16* @cor_phaseClass3_V_10, align 4
  %cor_phaseClass3_V_8_s = load i16* @cor_phaseClass3_V_8, align 16
  store i16 %cor_phaseClass3_V_8_s, i16* @cor_phaseClass3_V_9, align 2
  %cor_phaseClass3_V_7_s = load i16* @cor_phaseClass3_V_7, align 2
  store i16 %cor_phaseClass3_V_7_s, i16* @cor_phaseClass3_V_8, align 16
  %cor_phaseClass3_V_6_s = load i16* @cor_phaseClass3_V_6, align 4
  store i16 %cor_phaseClass3_V_6_s, i16* @cor_phaseClass3_V_7, align 2
  %cor_phaseClass3_V_5_s = load i16* @cor_phaseClass3_V_5, align 2
  store i16 %cor_phaseClass3_V_5_s, i16* @cor_phaseClass3_V_6, align 4
  %cor_phaseClass3_V_4_s = load i16* @cor_phaseClass3_V_4, align 8
  store i16 %cor_phaseClass3_V_4_s, i16* @cor_phaseClass3_V_5, align 2
  %cor_phaseClass3_V_3_s = load i16* @cor_phaseClass3_V_3, align 2
  store i16 %cor_phaseClass3_V_3_s, i16* @cor_phaseClass3_V_4, align 8
  %cor_phaseClass3_V_2_s = load i16* @cor_phaseClass3_V_2, align 4
  store i16 %cor_phaseClass3_V_2_s, i16* @cor_phaseClass3_V_3, align 2
  %cor_phaseClass3_V_1_s = load i16* @cor_phaseClass3_V_1, align 2
  store i16 %cor_phaseClass3_V_1_s, i16* @cor_phaseClass3_V_2, align 4
  %cor_phaseClass3_V_0_s = load i16* @cor_phaseClass3_V_0, align 16
  store i16 %cor_phaseClass3_V_0_s, i16* @cor_phaseClass3_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass3_V_0, align 16
  br label %._crit_edge

.preheader59.0:                                   ; preds = %0
  %cor_phaseClass4_V_14 = load i16* @cor_phaseClass4_V_14, align 4
  store i16 %cor_phaseClass4_V_14, i16* @cor_phaseClass4_V_15, align 2
  %cor_phaseClass4_V_13 = load i16* @cor_phaseClass4_V_13, align 2
  store i16 %cor_phaseClass4_V_13, i16* @cor_phaseClass4_V_14, align 4
  %cor_phaseClass4_V_12 = load i16* @cor_phaseClass4_V_12, align 8
  store i16 %cor_phaseClass4_V_12, i16* @cor_phaseClass4_V_13, align 2
  %cor_phaseClass4_V_11 = load i16* @cor_phaseClass4_V_11, align 2
  store i16 %cor_phaseClass4_V_11, i16* @cor_phaseClass4_V_12, align 8
  %cor_phaseClass4_V_10 = load i16* @cor_phaseClass4_V_10, align 4
  store i16 %cor_phaseClass4_V_10, i16* @cor_phaseClass4_V_11, align 2
  %cor_phaseClass4_V_9_s = load i16* @cor_phaseClass4_V_9, align 2
  store i16 %cor_phaseClass4_V_9_s, i16* @cor_phaseClass4_V_10, align 4
  %cor_phaseClass4_V_8_s = load i16* @cor_phaseClass4_V_8, align 16
  store i16 %cor_phaseClass4_V_8_s, i16* @cor_phaseClass4_V_9, align 2
  %cor_phaseClass4_V_7_s = load i16* @cor_phaseClass4_V_7, align 2
  store i16 %cor_phaseClass4_V_7_s, i16* @cor_phaseClass4_V_8, align 16
  %cor_phaseClass4_V_6_s = load i16* @cor_phaseClass4_V_6, align 4
  store i16 %cor_phaseClass4_V_6_s, i16* @cor_phaseClass4_V_7, align 2
  %cor_phaseClass4_V_5_s = load i16* @cor_phaseClass4_V_5, align 2
  store i16 %cor_phaseClass4_V_5_s, i16* @cor_phaseClass4_V_6, align 4
  %cor_phaseClass4_V_4_s = load i16* @cor_phaseClass4_V_4, align 8
  store i16 %cor_phaseClass4_V_4_s, i16* @cor_phaseClass4_V_5, align 2
  %cor_phaseClass4_V_3_s = load i16* @cor_phaseClass4_V_3, align 2
  store i16 %cor_phaseClass4_V_3_s, i16* @cor_phaseClass4_V_4, align 8
  %cor_phaseClass4_V_2_s = load i16* @cor_phaseClass4_V_2, align 4
  store i16 %cor_phaseClass4_V_2_s, i16* @cor_phaseClass4_V_3, align 2
  %cor_phaseClass4_V_1_s = load i16* @cor_phaseClass4_V_1, align 2
  store i16 %cor_phaseClass4_V_1_s, i16* @cor_phaseClass4_V_2, align 4
  %cor_phaseClass4_V_0_s = load i16* @cor_phaseClass4_V_0, align 16
  store i16 %cor_phaseClass4_V_0_s, i16* @cor_phaseClass4_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass4_V_0, align 16
  br label %._crit_edge

.preheader58.0:                                   ; preds = %0
  %cor_phaseClass5_V_14 = load i16* @cor_phaseClass5_V_14, align 4
  store i16 %cor_phaseClass5_V_14, i16* @cor_phaseClass5_V_15, align 2
  %cor_phaseClass5_V_13 = load i16* @cor_phaseClass5_V_13, align 2
  store i16 %cor_phaseClass5_V_13, i16* @cor_phaseClass5_V_14, align 4
  %cor_phaseClass5_V_12 = load i16* @cor_phaseClass5_V_12, align 8
  store i16 %cor_phaseClass5_V_12, i16* @cor_phaseClass5_V_13, align 2
  %cor_phaseClass5_V_11 = load i16* @cor_phaseClass5_V_11, align 2
  store i16 %cor_phaseClass5_V_11, i16* @cor_phaseClass5_V_12, align 8
  %cor_phaseClass5_V_10 = load i16* @cor_phaseClass5_V_10, align 4
  store i16 %cor_phaseClass5_V_10, i16* @cor_phaseClass5_V_11, align 2
  %cor_phaseClass5_V_9_s = load i16* @cor_phaseClass5_V_9, align 2
  store i16 %cor_phaseClass5_V_9_s, i16* @cor_phaseClass5_V_10, align 4
  %cor_phaseClass5_V_8_s = load i16* @cor_phaseClass5_V_8, align 16
  store i16 %cor_phaseClass5_V_8_s, i16* @cor_phaseClass5_V_9, align 2
  %cor_phaseClass5_V_7_s = load i16* @cor_phaseClass5_V_7, align 2
  store i16 %cor_phaseClass5_V_7_s, i16* @cor_phaseClass5_V_8, align 16
  %cor_phaseClass5_V_6_s = load i16* @cor_phaseClass5_V_6, align 4
  store i16 %cor_phaseClass5_V_6_s, i16* @cor_phaseClass5_V_7, align 2
  %cor_phaseClass5_V_5_s = load i16* @cor_phaseClass5_V_5, align 2
  store i16 %cor_phaseClass5_V_5_s, i16* @cor_phaseClass5_V_6, align 4
  %cor_phaseClass5_V_4_s = load i16* @cor_phaseClass5_V_4, align 8
  store i16 %cor_phaseClass5_V_4_s, i16* @cor_phaseClass5_V_5, align 2
  %cor_phaseClass5_V_3_s = load i16* @cor_phaseClass5_V_3, align 2
  store i16 %cor_phaseClass5_V_3_s, i16* @cor_phaseClass5_V_4, align 8
  %cor_phaseClass5_V_2_s = load i16* @cor_phaseClass5_V_2, align 4
  store i16 %cor_phaseClass5_V_2_s, i16* @cor_phaseClass5_V_3, align 2
  %cor_phaseClass5_V_1_s = load i16* @cor_phaseClass5_V_1, align 2
  store i16 %cor_phaseClass5_V_1_s, i16* @cor_phaseClass5_V_2, align 4
  %cor_phaseClass5_V_0_s = load i16* @cor_phaseClass5_V_0, align 16
  store i16 %cor_phaseClass5_V_0_s, i16* @cor_phaseClass5_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass5_V_0, align 16
  br label %._crit_edge

.preheader57.0:                                   ; preds = %0
  %cor_phaseClass6_V_14 = load i16* @cor_phaseClass6_V_14, align 4
  store i16 %cor_phaseClass6_V_14, i16* @cor_phaseClass6_V_15, align 2
  %cor_phaseClass6_V_13 = load i16* @cor_phaseClass6_V_13, align 2
  store i16 %cor_phaseClass6_V_13, i16* @cor_phaseClass6_V_14, align 4
  %cor_phaseClass6_V_12 = load i16* @cor_phaseClass6_V_12, align 8
  store i16 %cor_phaseClass6_V_12, i16* @cor_phaseClass6_V_13, align 2
  %cor_phaseClass6_V_11 = load i16* @cor_phaseClass6_V_11, align 2
  store i16 %cor_phaseClass6_V_11, i16* @cor_phaseClass6_V_12, align 8
  %cor_phaseClass6_V_10 = load i16* @cor_phaseClass6_V_10, align 4
  store i16 %cor_phaseClass6_V_10, i16* @cor_phaseClass6_V_11, align 2
  %cor_phaseClass6_V_9_s = load i16* @cor_phaseClass6_V_9, align 2
  store i16 %cor_phaseClass6_V_9_s, i16* @cor_phaseClass6_V_10, align 4
  %cor_phaseClass6_V_8_s = load i16* @cor_phaseClass6_V_8, align 16
  store i16 %cor_phaseClass6_V_8_s, i16* @cor_phaseClass6_V_9, align 2
  %cor_phaseClass6_V_7_s = load i16* @cor_phaseClass6_V_7, align 2
  store i16 %cor_phaseClass6_V_7_s, i16* @cor_phaseClass6_V_8, align 16
  %cor_phaseClass6_V_6_s = load i16* @cor_phaseClass6_V_6, align 4
  store i16 %cor_phaseClass6_V_6_s, i16* @cor_phaseClass6_V_7, align 2
  %cor_phaseClass6_V_5_s = load i16* @cor_phaseClass6_V_5, align 2
  store i16 %cor_phaseClass6_V_5_s, i16* @cor_phaseClass6_V_6, align 4
  %cor_phaseClass6_V_4_s = load i16* @cor_phaseClass6_V_4, align 8
  store i16 %cor_phaseClass6_V_4_s, i16* @cor_phaseClass6_V_5, align 2
  %cor_phaseClass6_V_3_s = load i16* @cor_phaseClass6_V_3, align 2
  store i16 %cor_phaseClass6_V_3_s, i16* @cor_phaseClass6_V_4, align 8
  %cor_phaseClass6_V_2_s = load i16* @cor_phaseClass6_V_2, align 4
  store i16 %cor_phaseClass6_V_2_s, i16* @cor_phaseClass6_V_3, align 2
  %cor_phaseClass6_V_1_s = load i16* @cor_phaseClass6_V_1, align 2
  store i16 %cor_phaseClass6_V_1_s, i16* @cor_phaseClass6_V_2, align 4
  %cor_phaseClass6_V_0_s = load i16* @cor_phaseClass6_V_0, align 16
  store i16 %cor_phaseClass6_V_0_s, i16* @cor_phaseClass6_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass6_V_0, align 16
  br label %._crit_edge

.preheader56.0:                                   ; preds = %0
  %cor_phaseClass7_V_14 = load i16* @cor_phaseClass7_V_14, align 4
  store i16 %cor_phaseClass7_V_14, i16* @cor_phaseClass7_V_15, align 2
  %cor_phaseClass7_V_13 = load i16* @cor_phaseClass7_V_13, align 2
  store i16 %cor_phaseClass7_V_13, i16* @cor_phaseClass7_V_14, align 4
  %cor_phaseClass7_V_12 = load i16* @cor_phaseClass7_V_12, align 8
  store i16 %cor_phaseClass7_V_12, i16* @cor_phaseClass7_V_13, align 2
  %cor_phaseClass7_V_11 = load i16* @cor_phaseClass7_V_11, align 2
  store i16 %cor_phaseClass7_V_11, i16* @cor_phaseClass7_V_12, align 8
  %cor_phaseClass7_V_10 = load i16* @cor_phaseClass7_V_10, align 4
  store i16 %cor_phaseClass7_V_10, i16* @cor_phaseClass7_V_11, align 2
  %cor_phaseClass7_V_9_s = load i16* @cor_phaseClass7_V_9, align 2
  store i16 %cor_phaseClass7_V_9_s, i16* @cor_phaseClass7_V_10, align 4
  %cor_phaseClass7_V_8_s = load i16* @cor_phaseClass7_V_8, align 16
  store i16 %cor_phaseClass7_V_8_s, i16* @cor_phaseClass7_V_9, align 2
  %cor_phaseClass7_V_7_s = load i16* @cor_phaseClass7_V_7, align 2
  store i16 %cor_phaseClass7_V_7_s, i16* @cor_phaseClass7_V_8, align 16
  %cor_phaseClass7_V_6_s = load i16* @cor_phaseClass7_V_6, align 4
  store i16 %cor_phaseClass7_V_6_s, i16* @cor_phaseClass7_V_7, align 2
  %cor_phaseClass7_V_5_s = load i16* @cor_phaseClass7_V_5, align 2
  store i16 %cor_phaseClass7_V_5_s, i16* @cor_phaseClass7_V_6, align 4
  %cor_phaseClass7_V_4_s = load i16* @cor_phaseClass7_V_4, align 8
  store i16 %cor_phaseClass7_V_4_s, i16* @cor_phaseClass7_V_5, align 2
  %cor_phaseClass7_V_3_s = load i16* @cor_phaseClass7_V_3, align 2
  store i16 %cor_phaseClass7_V_3_s, i16* @cor_phaseClass7_V_4, align 8
  %cor_phaseClass7_V_2_s = load i16* @cor_phaseClass7_V_2, align 4
  store i16 %cor_phaseClass7_V_2_s, i16* @cor_phaseClass7_V_3, align 2
  %cor_phaseClass7_V_1_s = load i16* @cor_phaseClass7_V_1, align 2
  store i16 %cor_phaseClass7_V_1_s, i16* @cor_phaseClass7_V_2, align 4
  %cor_phaseClass7_V_0_s = load i16* @cor_phaseClass7_V_0, align 16
  store i16 %cor_phaseClass7_V_0_s, i16* @cor_phaseClass7_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass7_V_0, align 16
  br label %._crit_edge

.preheader55.0:                                   ; preds = %0
  %cor_phaseClass8_V_14 = load i16* @cor_phaseClass8_V_14, align 4
  store i16 %cor_phaseClass8_V_14, i16* @cor_phaseClass8_V_15, align 2
  %cor_phaseClass8_V_13 = load i16* @cor_phaseClass8_V_13, align 2
  store i16 %cor_phaseClass8_V_13, i16* @cor_phaseClass8_V_14, align 4
  %cor_phaseClass8_V_12 = load i16* @cor_phaseClass8_V_12, align 8
  store i16 %cor_phaseClass8_V_12, i16* @cor_phaseClass8_V_13, align 2
  %cor_phaseClass8_V_11 = load i16* @cor_phaseClass8_V_11, align 2
  store i16 %cor_phaseClass8_V_11, i16* @cor_phaseClass8_V_12, align 8
  %cor_phaseClass8_V_10 = load i16* @cor_phaseClass8_V_10, align 4
  store i16 %cor_phaseClass8_V_10, i16* @cor_phaseClass8_V_11, align 2
  %cor_phaseClass8_V_9_s = load i16* @cor_phaseClass8_V_9, align 2
  store i16 %cor_phaseClass8_V_9_s, i16* @cor_phaseClass8_V_10, align 4
  %cor_phaseClass8_V_8_s = load i16* @cor_phaseClass8_V_8, align 16
  store i16 %cor_phaseClass8_V_8_s, i16* @cor_phaseClass8_V_9, align 2
  %cor_phaseClass8_V_7_s = load i16* @cor_phaseClass8_V_7, align 2
  store i16 %cor_phaseClass8_V_7_s, i16* @cor_phaseClass8_V_8, align 16
  %cor_phaseClass8_V_6_s = load i16* @cor_phaseClass8_V_6, align 4
  store i16 %cor_phaseClass8_V_6_s, i16* @cor_phaseClass8_V_7, align 2
  %cor_phaseClass8_V_5_s = load i16* @cor_phaseClass8_V_5, align 2
  store i16 %cor_phaseClass8_V_5_s, i16* @cor_phaseClass8_V_6, align 4
  %cor_phaseClass8_V_4_s = load i16* @cor_phaseClass8_V_4, align 8
  store i16 %cor_phaseClass8_V_4_s, i16* @cor_phaseClass8_V_5, align 2
  %cor_phaseClass8_V_3_s = load i16* @cor_phaseClass8_V_3, align 2
  store i16 %cor_phaseClass8_V_3_s, i16* @cor_phaseClass8_V_4, align 8
  %cor_phaseClass8_V_2_s = load i16* @cor_phaseClass8_V_2, align 4
  store i16 %cor_phaseClass8_V_2_s, i16* @cor_phaseClass8_V_3, align 2
  %cor_phaseClass8_V_1_s = load i16* @cor_phaseClass8_V_1, align 2
  store i16 %cor_phaseClass8_V_1_s, i16* @cor_phaseClass8_V_2, align 4
  %cor_phaseClass8_V_0_s = load i16* @cor_phaseClass8_V_0, align 16
  store i16 %cor_phaseClass8_V_0_s, i16* @cor_phaseClass8_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass8_V_0, align 16
  br label %._crit_edge

.preheader54.0:                                   ; preds = %0
  %cor_phaseClass9_V_14 = load i16* @cor_phaseClass9_V_14, align 4
  store i16 %cor_phaseClass9_V_14, i16* @cor_phaseClass9_V_15, align 2
  %cor_phaseClass9_V_13 = load i16* @cor_phaseClass9_V_13, align 2
  store i16 %cor_phaseClass9_V_13, i16* @cor_phaseClass9_V_14, align 4
  %cor_phaseClass9_V_12 = load i16* @cor_phaseClass9_V_12, align 8
  store i16 %cor_phaseClass9_V_12, i16* @cor_phaseClass9_V_13, align 2
  %cor_phaseClass9_V_11 = load i16* @cor_phaseClass9_V_11, align 2
  store i16 %cor_phaseClass9_V_11, i16* @cor_phaseClass9_V_12, align 8
  %cor_phaseClass9_V_10 = load i16* @cor_phaseClass9_V_10, align 4
  store i16 %cor_phaseClass9_V_10, i16* @cor_phaseClass9_V_11, align 2
  %cor_phaseClass9_V_9_s = load i16* @cor_phaseClass9_V_9, align 2
  store i16 %cor_phaseClass9_V_9_s, i16* @cor_phaseClass9_V_10, align 4
  %cor_phaseClass9_V_8_s = load i16* @cor_phaseClass9_V_8, align 16
  store i16 %cor_phaseClass9_V_8_s, i16* @cor_phaseClass9_V_9, align 2
  %cor_phaseClass9_V_7_s = load i16* @cor_phaseClass9_V_7, align 2
  store i16 %cor_phaseClass9_V_7_s, i16* @cor_phaseClass9_V_8, align 16
  %cor_phaseClass9_V_6_s = load i16* @cor_phaseClass9_V_6, align 4
  store i16 %cor_phaseClass9_V_6_s, i16* @cor_phaseClass9_V_7, align 2
  %cor_phaseClass9_V_5_s = load i16* @cor_phaseClass9_V_5, align 2
  store i16 %cor_phaseClass9_V_5_s, i16* @cor_phaseClass9_V_6, align 4
  %cor_phaseClass9_V_4_s = load i16* @cor_phaseClass9_V_4, align 8
  store i16 %cor_phaseClass9_V_4_s, i16* @cor_phaseClass9_V_5, align 2
  %cor_phaseClass9_V_3_s = load i16* @cor_phaseClass9_V_3, align 2
  store i16 %cor_phaseClass9_V_3_s, i16* @cor_phaseClass9_V_4, align 8
  %cor_phaseClass9_V_2_s = load i16* @cor_phaseClass9_V_2, align 4
  store i16 %cor_phaseClass9_V_2_s, i16* @cor_phaseClass9_V_3, align 2
  %cor_phaseClass9_V_1_s = load i16* @cor_phaseClass9_V_1, align 2
  store i16 %cor_phaseClass9_V_1_s, i16* @cor_phaseClass9_V_2, align 4
  %cor_phaseClass9_V_0_s = load i16* @cor_phaseClass9_V_0, align 16
  store i16 %cor_phaseClass9_V_0_s, i16* @cor_phaseClass9_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass9_V_0, align 16
  br label %._crit_edge

.preheader53.0:                                   ; preds = %0
  %cor_phaseClass10_V_1 = load i16* @cor_phaseClass10_V_14, align 4
  store i16 %cor_phaseClass10_V_1, i16* @cor_phaseClass10_V_15, align 2
  %cor_phaseClass10_V_1_1 = load i16* @cor_phaseClass10_V_13, align 2
  store i16 %cor_phaseClass10_V_1_1, i16* @cor_phaseClass10_V_14, align 4
  %cor_phaseClass10_V_1_2 = load i16* @cor_phaseClass10_V_12, align 8
  store i16 %cor_phaseClass10_V_1_2, i16* @cor_phaseClass10_V_13, align 2
  %cor_phaseClass10_V_1_3 = load i16* @cor_phaseClass10_V_11, align 2
  store i16 %cor_phaseClass10_V_1_3, i16* @cor_phaseClass10_V_12, align 8
  %cor_phaseClass10_V_1_4 = load i16* @cor_phaseClass10_V_10, align 4
  store i16 %cor_phaseClass10_V_1_4, i16* @cor_phaseClass10_V_11, align 2
  %cor_phaseClass10_V_9 = load i16* @cor_phaseClass10_V_9, align 2
  store i16 %cor_phaseClass10_V_9, i16* @cor_phaseClass10_V_10, align 4
  %cor_phaseClass10_V_8 = load i16* @cor_phaseClass10_V_8, align 16
  store i16 %cor_phaseClass10_V_8, i16* @cor_phaseClass10_V_9, align 2
  %cor_phaseClass10_V_7 = load i16* @cor_phaseClass10_V_7, align 2
  store i16 %cor_phaseClass10_V_7, i16* @cor_phaseClass10_V_8, align 16
  %cor_phaseClass10_V_6 = load i16* @cor_phaseClass10_V_6, align 4
  store i16 %cor_phaseClass10_V_6, i16* @cor_phaseClass10_V_7, align 2
  %cor_phaseClass10_V_5 = load i16* @cor_phaseClass10_V_5, align 2
  store i16 %cor_phaseClass10_V_5, i16* @cor_phaseClass10_V_6, align 4
  %cor_phaseClass10_V_4 = load i16* @cor_phaseClass10_V_4, align 8
  store i16 %cor_phaseClass10_V_4, i16* @cor_phaseClass10_V_5, align 2
  %cor_phaseClass10_V_3 = load i16* @cor_phaseClass10_V_3, align 2
  store i16 %cor_phaseClass10_V_3, i16* @cor_phaseClass10_V_4, align 8
  %cor_phaseClass10_V_2 = load i16* @cor_phaseClass10_V_2, align 4
  store i16 %cor_phaseClass10_V_2, i16* @cor_phaseClass10_V_3, align 2
  %cor_phaseClass10_V_1_5 = load i16* @cor_phaseClass10_V_1, align 2
  store i16 %cor_phaseClass10_V_1_5, i16* @cor_phaseClass10_V_2, align 4
  %cor_phaseClass10_V_0 = load i16* @cor_phaseClass10_V_0, align 16
  store i16 %cor_phaseClass10_V_0, i16* @cor_phaseClass10_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass10_V_0, align 16
  br label %._crit_edge

.preheader52.0:                                   ; preds = %0
  %cor_phaseClass11_V_1 = load i16* @cor_phaseClass11_V_14, align 4
  store i16 %cor_phaseClass11_V_1, i16* @cor_phaseClass11_V_15, align 2
  %cor_phaseClass11_V_1_1 = load i16* @cor_phaseClass11_V_13, align 2
  store i16 %cor_phaseClass11_V_1_1, i16* @cor_phaseClass11_V_14, align 4
  %cor_phaseClass11_V_1_2 = load i16* @cor_phaseClass11_V_12, align 8
  store i16 %cor_phaseClass11_V_1_2, i16* @cor_phaseClass11_V_13, align 2
  %cor_phaseClass11_V_1_3 = load i16* @cor_phaseClass11_V_11, align 2
  store i16 %cor_phaseClass11_V_1_3, i16* @cor_phaseClass11_V_12, align 8
  %cor_phaseClass11_V_1_4 = load i16* @cor_phaseClass11_V_10, align 4
  store i16 %cor_phaseClass11_V_1_4, i16* @cor_phaseClass11_V_11, align 2
  %cor_phaseClass11_V_9 = load i16* @cor_phaseClass11_V_9, align 2
  store i16 %cor_phaseClass11_V_9, i16* @cor_phaseClass11_V_10, align 4
  %cor_phaseClass11_V_8 = load i16* @cor_phaseClass11_V_8, align 16
  store i16 %cor_phaseClass11_V_8, i16* @cor_phaseClass11_V_9, align 2
  %cor_phaseClass11_V_7 = load i16* @cor_phaseClass11_V_7, align 2
  store i16 %cor_phaseClass11_V_7, i16* @cor_phaseClass11_V_8, align 16
  %cor_phaseClass11_V_6 = load i16* @cor_phaseClass11_V_6, align 4
  store i16 %cor_phaseClass11_V_6, i16* @cor_phaseClass11_V_7, align 2
  %cor_phaseClass11_V_5 = load i16* @cor_phaseClass11_V_5, align 2
  store i16 %cor_phaseClass11_V_5, i16* @cor_phaseClass11_V_6, align 4
  %cor_phaseClass11_V_4 = load i16* @cor_phaseClass11_V_4, align 8
  store i16 %cor_phaseClass11_V_4, i16* @cor_phaseClass11_V_5, align 2
  %cor_phaseClass11_V_3 = load i16* @cor_phaseClass11_V_3, align 2
  store i16 %cor_phaseClass11_V_3, i16* @cor_phaseClass11_V_4, align 8
  %cor_phaseClass11_V_2 = load i16* @cor_phaseClass11_V_2, align 4
  store i16 %cor_phaseClass11_V_2, i16* @cor_phaseClass11_V_3, align 2
  %cor_phaseClass11_V_1_5 = load i16* @cor_phaseClass11_V_1, align 2
  store i16 %cor_phaseClass11_V_1_5, i16* @cor_phaseClass11_V_2, align 4
  %cor_phaseClass11_V_0 = load i16* @cor_phaseClass11_V_0, align 16
  store i16 %cor_phaseClass11_V_0, i16* @cor_phaseClass11_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass11_V_0, align 16
  br label %._crit_edge

.preheader51.0:                                   ; preds = %0
  %cor_phaseClass12_V_1 = load i16* @cor_phaseClass12_V_14, align 4
  store i16 %cor_phaseClass12_V_1, i16* @cor_phaseClass12_V_15, align 2
  %cor_phaseClass12_V_1_1 = load i16* @cor_phaseClass12_V_13, align 2
  store i16 %cor_phaseClass12_V_1_1, i16* @cor_phaseClass12_V_14, align 4
  %cor_phaseClass12_V_1_2 = load i16* @cor_phaseClass12_V_12, align 8
  store i16 %cor_phaseClass12_V_1_2, i16* @cor_phaseClass12_V_13, align 2
  %cor_phaseClass12_V_1_3 = load i16* @cor_phaseClass12_V_11, align 2
  store i16 %cor_phaseClass12_V_1_3, i16* @cor_phaseClass12_V_12, align 8
  %cor_phaseClass12_V_1_4 = load i16* @cor_phaseClass12_V_10, align 4
  store i16 %cor_phaseClass12_V_1_4, i16* @cor_phaseClass12_V_11, align 2
  %cor_phaseClass12_V_9 = load i16* @cor_phaseClass12_V_9, align 2
  store i16 %cor_phaseClass12_V_9, i16* @cor_phaseClass12_V_10, align 4
  %cor_phaseClass12_V_8 = load i16* @cor_phaseClass12_V_8, align 16
  store i16 %cor_phaseClass12_V_8, i16* @cor_phaseClass12_V_9, align 2
  %cor_phaseClass12_V_7 = load i16* @cor_phaseClass12_V_7, align 2
  store i16 %cor_phaseClass12_V_7, i16* @cor_phaseClass12_V_8, align 16
  %cor_phaseClass12_V_6 = load i16* @cor_phaseClass12_V_6, align 4
  store i16 %cor_phaseClass12_V_6, i16* @cor_phaseClass12_V_7, align 2
  %cor_phaseClass12_V_5 = load i16* @cor_phaseClass12_V_5, align 2
  store i16 %cor_phaseClass12_V_5, i16* @cor_phaseClass12_V_6, align 4
  %cor_phaseClass12_V_4 = load i16* @cor_phaseClass12_V_4, align 8
  store i16 %cor_phaseClass12_V_4, i16* @cor_phaseClass12_V_5, align 2
  %cor_phaseClass12_V_3 = load i16* @cor_phaseClass12_V_3, align 2
  store i16 %cor_phaseClass12_V_3, i16* @cor_phaseClass12_V_4, align 8
  %cor_phaseClass12_V_2 = load i16* @cor_phaseClass12_V_2, align 4
  store i16 %cor_phaseClass12_V_2, i16* @cor_phaseClass12_V_3, align 2
  %cor_phaseClass12_V_1_5 = load i16* @cor_phaseClass12_V_1, align 2
  store i16 %cor_phaseClass12_V_1_5, i16* @cor_phaseClass12_V_2, align 4
  %cor_phaseClass12_V_0 = load i16* @cor_phaseClass12_V_0, align 16
  store i16 %cor_phaseClass12_V_0, i16* @cor_phaseClass12_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass12_V_0, align 16
  br label %._crit_edge

.preheader50.0:                                   ; preds = %0
  %cor_phaseClass13_V_1 = load i16* @cor_phaseClass13_V_14, align 4
  store i16 %cor_phaseClass13_V_1, i16* @cor_phaseClass13_V_15, align 2
  %cor_phaseClass13_V_1_1 = load i16* @cor_phaseClass13_V_13, align 2
  store i16 %cor_phaseClass13_V_1_1, i16* @cor_phaseClass13_V_14, align 4
  %cor_phaseClass13_V_1_2 = load i16* @cor_phaseClass13_V_12, align 8
  store i16 %cor_phaseClass13_V_1_2, i16* @cor_phaseClass13_V_13, align 2
  %cor_phaseClass13_V_1_3 = load i16* @cor_phaseClass13_V_11, align 2
  store i16 %cor_phaseClass13_V_1_3, i16* @cor_phaseClass13_V_12, align 8
  %cor_phaseClass13_V_1_4 = load i16* @cor_phaseClass13_V_10, align 4
  store i16 %cor_phaseClass13_V_1_4, i16* @cor_phaseClass13_V_11, align 2
  %cor_phaseClass13_V_9 = load i16* @cor_phaseClass13_V_9, align 2
  store i16 %cor_phaseClass13_V_9, i16* @cor_phaseClass13_V_10, align 4
  %cor_phaseClass13_V_8 = load i16* @cor_phaseClass13_V_8, align 16
  store i16 %cor_phaseClass13_V_8, i16* @cor_phaseClass13_V_9, align 2
  %cor_phaseClass13_V_7 = load i16* @cor_phaseClass13_V_7, align 2
  store i16 %cor_phaseClass13_V_7, i16* @cor_phaseClass13_V_8, align 16
  %cor_phaseClass13_V_6 = load i16* @cor_phaseClass13_V_6, align 4
  store i16 %cor_phaseClass13_V_6, i16* @cor_phaseClass13_V_7, align 2
  %cor_phaseClass13_V_5 = load i16* @cor_phaseClass13_V_5, align 2
  store i16 %cor_phaseClass13_V_5, i16* @cor_phaseClass13_V_6, align 4
  %cor_phaseClass13_V_4 = load i16* @cor_phaseClass13_V_4, align 8
  store i16 %cor_phaseClass13_V_4, i16* @cor_phaseClass13_V_5, align 2
  %cor_phaseClass13_V_3 = load i16* @cor_phaseClass13_V_3, align 2
  store i16 %cor_phaseClass13_V_3, i16* @cor_phaseClass13_V_4, align 8
  %cor_phaseClass13_V_2 = load i16* @cor_phaseClass13_V_2, align 4
  store i16 %cor_phaseClass13_V_2, i16* @cor_phaseClass13_V_3, align 2
  %cor_phaseClass13_V_1_5 = load i16* @cor_phaseClass13_V_1, align 2
  store i16 %cor_phaseClass13_V_1_5, i16* @cor_phaseClass13_V_2, align 4
  %cor_phaseClass13_V_0 = load i16* @cor_phaseClass13_V_0, align 16
  store i16 %cor_phaseClass13_V_0, i16* @cor_phaseClass13_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass13_V_0, align 16
  br label %._crit_edge

.preheader49.0:                                   ; preds = %0
  %cor_phaseClass14_V_1 = load i16* @cor_phaseClass14_V_14, align 4
  store i16 %cor_phaseClass14_V_1, i16* @cor_phaseClass14_V_15, align 2
  %cor_phaseClass14_V_1_1 = load i16* @cor_phaseClass14_V_13, align 2
  store i16 %cor_phaseClass14_V_1_1, i16* @cor_phaseClass14_V_14, align 4
  %cor_phaseClass14_V_1_2 = load i16* @cor_phaseClass14_V_12, align 8
  store i16 %cor_phaseClass14_V_1_2, i16* @cor_phaseClass14_V_13, align 2
  %cor_phaseClass14_V_1_3 = load i16* @cor_phaseClass14_V_11, align 2
  store i16 %cor_phaseClass14_V_1_3, i16* @cor_phaseClass14_V_12, align 8
  %cor_phaseClass14_V_1_4 = load i16* @cor_phaseClass14_V_10, align 4
  store i16 %cor_phaseClass14_V_1_4, i16* @cor_phaseClass14_V_11, align 2
  %cor_phaseClass14_V_9 = load i16* @cor_phaseClass14_V_9, align 2
  store i16 %cor_phaseClass14_V_9, i16* @cor_phaseClass14_V_10, align 4
  %cor_phaseClass14_V_8 = load i16* @cor_phaseClass14_V_8, align 16
  store i16 %cor_phaseClass14_V_8, i16* @cor_phaseClass14_V_9, align 2
  %cor_phaseClass14_V_7 = load i16* @cor_phaseClass14_V_7, align 2
  store i16 %cor_phaseClass14_V_7, i16* @cor_phaseClass14_V_8, align 16
  %cor_phaseClass14_V_6 = load i16* @cor_phaseClass14_V_6, align 4
  store i16 %cor_phaseClass14_V_6, i16* @cor_phaseClass14_V_7, align 2
  %cor_phaseClass14_V_5 = load i16* @cor_phaseClass14_V_5, align 2
  store i16 %cor_phaseClass14_V_5, i16* @cor_phaseClass14_V_6, align 4
  %cor_phaseClass14_V_4 = load i16* @cor_phaseClass14_V_4, align 8
  store i16 %cor_phaseClass14_V_4, i16* @cor_phaseClass14_V_5, align 2
  %cor_phaseClass14_V_3 = load i16* @cor_phaseClass14_V_3, align 2
  store i16 %cor_phaseClass14_V_3, i16* @cor_phaseClass14_V_4, align 8
  %cor_phaseClass14_V_2 = load i16* @cor_phaseClass14_V_2, align 4
  store i16 %cor_phaseClass14_V_2, i16* @cor_phaseClass14_V_3, align 2
  %cor_phaseClass14_V_1_5 = load i16* @cor_phaseClass14_V_1, align 2
  store i16 %cor_phaseClass14_V_1_5, i16* @cor_phaseClass14_V_2, align 4
  %cor_phaseClass14_V_0 = load i16* @cor_phaseClass14_V_0, align 16
  store i16 %cor_phaseClass14_V_0, i16* @cor_phaseClass14_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass14_V_0, align 16
  br label %._crit_edge

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15_V_1 = load i16* @cor_phaseClass15_V_14, align 4
  store i16 %cor_phaseClass15_V_1, i16* @cor_phaseClass15_V_15, align 2
  %cor_phaseClass15_V_1_1 = load i16* @cor_phaseClass15_V_13, align 2
  store i16 %cor_phaseClass15_V_1_1, i16* @cor_phaseClass15_V_14, align 4
  %cor_phaseClass15_V_1_2 = load i16* @cor_phaseClass15_V_12, align 8
  store i16 %cor_phaseClass15_V_1_2, i16* @cor_phaseClass15_V_13, align 2
  %cor_phaseClass15_V_1_3 = load i16* @cor_phaseClass15_V_11, align 2
  store i16 %cor_phaseClass15_V_1_3, i16* @cor_phaseClass15_V_12, align 8
  %cor_phaseClass15_V_1_4 = load i16* @cor_phaseClass15_V_10, align 4
  store i16 %cor_phaseClass15_V_1_4, i16* @cor_phaseClass15_V_11, align 2
  %cor_phaseClass15_V_9 = load i16* @cor_phaseClass15_V_9, align 2
  store i16 %cor_phaseClass15_V_9, i16* @cor_phaseClass15_V_10, align 4
  %cor_phaseClass15_V_8 = load i16* @cor_phaseClass15_V_8, align 16
  store i16 %cor_phaseClass15_V_8, i16* @cor_phaseClass15_V_9, align 2
  %cor_phaseClass15_V_7 = load i16* @cor_phaseClass15_V_7, align 2
  store i16 %cor_phaseClass15_V_7, i16* @cor_phaseClass15_V_8, align 16
  %cor_phaseClass15_V_6 = load i16* @cor_phaseClass15_V_6, align 4
  store i16 %cor_phaseClass15_V_6, i16* @cor_phaseClass15_V_7, align 2
  %cor_phaseClass15_V_5 = load i16* @cor_phaseClass15_V_5, align 2
  store i16 %cor_phaseClass15_V_5, i16* @cor_phaseClass15_V_6, align 4
  %cor_phaseClass15_V_4 = load i16* @cor_phaseClass15_V_4, align 8
  store i16 %cor_phaseClass15_V_4, i16* @cor_phaseClass15_V_5, align 2
  %cor_phaseClass15_V_3 = load i16* @cor_phaseClass15_V_3, align 2
  store i16 %cor_phaseClass15_V_3, i16* @cor_phaseClass15_V_4, align 8
  %cor_phaseClass15_V_2 = load i16* @cor_phaseClass15_V_2, align 4
  store i16 %cor_phaseClass15_V_2, i16* @cor_phaseClass15_V_3, align 2
  %cor_phaseClass15_V_1_5 = load i16* @cor_phaseClass15_V_1, align 2
  store i16 %cor_phaseClass15_V_1_5, i16* @cor_phaseClass15_V_2, align 4
  %cor_phaseClass15_V_0 = load i16* @cor_phaseClass15_V_0, align 16
  store i16 %cor_phaseClass15_V_0, i16* @cor_phaseClass15_V_1, align 2
  store i16 %newValue_V_read, i16* @cor_phaseClass15_V_0, align 16
  br label %._crit_edge

._crit_edge:                                      ; preds = %.preheader.0, %.preheader49.0, %.preheader50.0, %.preheader51.0, %.preheader52.0, %.preheader53.0, %.preheader54.0, %.preheader55.0, %.preheader56.0, %.preheader57.0, %.preheader58.0, %.preheader59.0, %.preheader60.0, %.preheader61.0, %.preheader62.0, %.preheader63.0, %0
  ret void
}

declare i21 @llvm.part.select.i21(i21, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

define internal fastcc i16 @correlator(i4 %phaseClass_V) readonly {
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  switch i4 %phaseClass_V_read, label %.loopexit [
    i4 0, label %.preheader653.0
    i4 1, label %.preheader651.0
    i4 2, label %.preheader649.0
    i4 3, label %.preheader647.0
    i4 4, label %.preheader645.0
    i4 5, label %.preheader643.0
    i4 6, label %.preheader641.0
    i4 7, label %.preheader639.0
    i4 -8, label %.preheader637.0
    i4 -7, label %.preheader635.0
    i4 -6, label %.preheader633.0
    i4 -5, label %.preheader631.0
    i4 -4, label %.preheader629.0
    i4 -3, label %.preheader627.0
    i4 -2, label %.preheader625.0
    i4 -1, label %.preheader.0
  ]

.preheader.0:                                     ; preds = %0
  %cor_phaseClass15_V_1 = load i16* @cor_phaseClass15_V_15, align 2
  %cor_phaseClass15_V_1_6 = load i16* @cor_phaseClass15_V_14, align 4
  %cor_phaseClass15_V_1_7 = load i16* @cor_phaseClass15_V_13, align 2
  %cor_phaseClass15_V_1_8 = load i16* @cor_phaseClass15_V_12, align 8
  %cor_phaseClass15_V_1_9 = load i16* @cor_phaseClass15_V_11, align 2
  %cor_phaseClass15_V_1_10 = load i16* @cor_phaseClass15_V_10, align 4
  %cor_phaseClass15_V_9 = load i16* @cor_phaseClass15_V_9, align 2
  %cor_phaseClass15_V_8 = load i16* @cor_phaseClass15_V_8, align 16
  %cor_phaseClass15_V_7 = load i16* @cor_phaseClass15_V_7, align 2
  %cor_phaseClass15_V_6 = load i16* @cor_phaseClass15_V_6, align 4
  %cor_phaseClass15_V_5 = load i16* @cor_phaseClass15_V_5, align 2
  %cor_phaseClass15_V_4 = load i16* @cor_phaseClass15_V_4, align 8
  %cor_phaseClass15_V_3 = load i16* @cor_phaseClass15_V_3, align 2
  %cor_phaseClass15_V_2 = load i16* @cor_phaseClass15_V_2, align 4
  %cor_phaseClass15_V_1_11 = load i16* @cor_phaseClass15_V_1, align 2
  %tmp1 = add i16 %cor_phaseClass15_V_1_10, %cor_phaseClass15_V_1_9
  %tmp2 = add i16 %cor_phaseClass15_V_9, %cor_phaseClass15_V_8
  %tmp = add i16 %tmp2, %tmp1
  %tmp4 = add i16 %cor_phaseClass15_V_6, %cor_phaseClass15_V_4
  %tmp5 = add i16 %cor_phaseClass15_V_3, %cor_phaseClass15_V_1_11
  %tmp3 = add i16 %tmp5, %tmp4
  %p_Val2_50_2 = add i16 %tmp3, %tmp
  %cor_phaseClass15_V_0 = load i16* @cor_phaseClass15_V_0, align 16
  %tmp7 = add i16 %cor_phaseClass15_V_1_6, %cor_phaseClass15_V_1
  %tmp8 = add i16 %cor_phaseClass15_V_1_7, %cor_phaseClass15_V_1_8
  %tmp6 = add i16 %tmp8, %tmp7
  %tmp10 = add i16 %cor_phaseClass15_V_7, %cor_phaseClass15_V_5
  %tmp11 = add i16 %cor_phaseClass15_V_2, %cor_phaseClass15_V_0
  %tmp9 = add i16 %tmp11, %tmp10
  %p_Val2_49_5 = add i16 %tmp9, %tmp6
  br label %.loopexit

.preheader625.0:                                  ; preds = %0
  %cor_phaseClass14_V_1 = load i16* @cor_phaseClass14_V_15, align 2
  %cor_phaseClass14_V_1_6 = load i16* @cor_phaseClass14_V_14, align 4
  %cor_phaseClass14_V_1_7 = load i16* @cor_phaseClass14_V_13, align 2
  %cor_phaseClass14_V_1_8 = load i16* @cor_phaseClass14_V_12, align 8
  %cor_phaseClass14_V_1_9 = load i16* @cor_phaseClass14_V_11, align 2
  %cor_phaseClass14_V_1_10 = load i16* @cor_phaseClass14_V_10, align 4
  %cor_phaseClass14_V_9 = load i16* @cor_phaseClass14_V_9, align 2
  %cor_phaseClass14_V_8 = load i16* @cor_phaseClass14_V_8, align 16
  %cor_phaseClass14_V_7 = load i16* @cor_phaseClass14_V_7, align 2
  %cor_phaseClass14_V_6 = load i16* @cor_phaseClass14_V_6, align 4
  %cor_phaseClass14_V_5 = load i16* @cor_phaseClass14_V_5, align 2
  %cor_phaseClass14_V_4 = load i16* @cor_phaseClass14_V_4, align 8
  %cor_phaseClass14_V_3 = load i16* @cor_phaseClass14_V_3, align 2
  %cor_phaseClass14_V_2 = load i16* @cor_phaseClass14_V_2, align 4
  %cor_phaseClass14_V_1_11 = load i16* @cor_phaseClass14_V_1, align 2
  %tmp13 = add i16 %cor_phaseClass14_V_1_10, %cor_phaseClass14_V_1_9
  %tmp14 = add i16 %cor_phaseClass14_V_9, %cor_phaseClass14_V_8
  %tmp12 = add i16 %tmp14, %tmp13
  %tmp16 = add i16 %cor_phaseClass14_V_6, %cor_phaseClass14_V_4
  %tmp17 = add i16 %cor_phaseClass14_V_3, %cor_phaseClass14_V_1_11
  %tmp15 = add i16 %tmp17, %tmp16
  %p_Val2_47_2 = add i16 %tmp15, %tmp12
  %cor_phaseClass14_V_0 = load i16* @cor_phaseClass14_V_0, align 16
  %tmp19 = add i16 %cor_phaseClass14_V_1_6, %cor_phaseClass14_V_1
  %tmp20 = add i16 %cor_phaseClass14_V_1_7, %cor_phaseClass14_V_1_8
  %tmp18 = add i16 %tmp20, %tmp19
  %tmp22 = add i16 %cor_phaseClass14_V_7, %cor_phaseClass14_V_5
  %tmp23 = add i16 %cor_phaseClass14_V_2, %cor_phaseClass14_V_0
  %tmp21 = add i16 %tmp23, %tmp22
  %p_Val2_46_5 = add i16 %tmp21, %tmp18
  br label %.loopexit

.preheader627.0:                                  ; preds = %0
  %cor_phaseClass13_V_1 = load i16* @cor_phaseClass13_V_15, align 2
  %cor_phaseClass13_V_1_6 = load i16* @cor_phaseClass13_V_14, align 4
  %cor_phaseClass13_V_1_7 = load i16* @cor_phaseClass13_V_13, align 2
  %cor_phaseClass13_V_1_8 = load i16* @cor_phaseClass13_V_12, align 8
  %cor_phaseClass13_V_1_9 = load i16* @cor_phaseClass13_V_11, align 2
  %cor_phaseClass13_V_1_10 = load i16* @cor_phaseClass13_V_10, align 4
  %cor_phaseClass13_V_9 = load i16* @cor_phaseClass13_V_9, align 2
  %cor_phaseClass13_V_8 = load i16* @cor_phaseClass13_V_8, align 16
  %cor_phaseClass13_V_7 = load i16* @cor_phaseClass13_V_7, align 2
  %cor_phaseClass13_V_6 = load i16* @cor_phaseClass13_V_6, align 4
  %cor_phaseClass13_V_5 = load i16* @cor_phaseClass13_V_5, align 2
  %cor_phaseClass13_V_4 = load i16* @cor_phaseClass13_V_4, align 8
  %cor_phaseClass13_V_3 = load i16* @cor_phaseClass13_V_3, align 2
  %cor_phaseClass13_V_2 = load i16* @cor_phaseClass13_V_2, align 4
  %cor_phaseClass13_V_1_11 = load i16* @cor_phaseClass13_V_1, align 2
  %tmp25 = add i16 %cor_phaseClass13_V_1_10, %cor_phaseClass13_V_1_9
  %tmp26 = add i16 %cor_phaseClass13_V_9, %cor_phaseClass13_V_8
  %tmp24 = add i16 %tmp26, %tmp25
  %tmp28 = add i16 %cor_phaseClass13_V_6, %cor_phaseClass13_V_4
  %tmp29 = add i16 %cor_phaseClass13_V_3, %cor_phaseClass13_V_1_11
  %tmp27 = add i16 %tmp29, %tmp28
  %p_Val2_44_2 = add i16 %tmp27, %tmp24
  %cor_phaseClass13_V_0 = load i16* @cor_phaseClass13_V_0, align 16
  %tmp31 = add i16 %cor_phaseClass13_V_1_6, %cor_phaseClass13_V_1
  %tmp32 = add i16 %cor_phaseClass13_V_1_7, %cor_phaseClass13_V_1_8
  %tmp30 = add i16 %tmp32, %tmp31
  %tmp34 = add i16 %cor_phaseClass13_V_7, %cor_phaseClass13_V_5
  %tmp35 = add i16 %cor_phaseClass13_V_2, %cor_phaseClass13_V_0
  %tmp33 = add i16 %tmp35, %tmp34
  %p_Val2_43_5 = add i16 %tmp33, %tmp30
  br label %.loopexit

.preheader629.0:                                  ; preds = %0
  %cor_phaseClass12_V_1 = load i16* @cor_phaseClass12_V_15, align 2
  %cor_phaseClass12_V_1_6 = load i16* @cor_phaseClass12_V_14, align 4
  %cor_phaseClass12_V_1_7 = load i16* @cor_phaseClass12_V_13, align 2
  %cor_phaseClass12_V_1_8 = load i16* @cor_phaseClass12_V_12, align 8
  %cor_phaseClass12_V_1_9 = load i16* @cor_phaseClass12_V_11, align 2
  %cor_phaseClass12_V_1_10 = load i16* @cor_phaseClass12_V_10, align 4
  %cor_phaseClass12_V_9 = load i16* @cor_phaseClass12_V_9, align 2
  %cor_phaseClass12_V_8 = load i16* @cor_phaseClass12_V_8, align 16
  %cor_phaseClass12_V_7 = load i16* @cor_phaseClass12_V_7, align 2
  %cor_phaseClass12_V_6 = load i16* @cor_phaseClass12_V_6, align 4
  %cor_phaseClass12_V_5 = load i16* @cor_phaseClass12_V_5, align 2
  %cor_phaseClass12_V_4 = load i16* @cor_phaseClass12_V_4, align 8
  %cor_phaseClass12_V_3 = load i16* @cor_phaseClass12_V_3, align 2
  %cor_phaseClass12_V_2 = load i16* @cor_phaseClass12_V_2, align 4
  %cor_phaseClass12_V_1_11 = load i16* @cor_phaseClass12_V_1, align 2
  %tmp37 = add i16 %cor_phaseClass12_V_1_10, %cor_phaseClass12_V_1_9
  %tmp38 = add i16 %cor_phaseClass12_V_9, %cor_phaseClass12_V_8
  %tmp36 = add i16 %tmp38, %tmp37
  %tmp40 = add i16 %cor_phaseClass12_V_6, %cor_phaseClass12_V_4
  %tmp41 = add i16 %cor_phaseClass12_V_3, %cor_phaseClass12_V_1_11
  %tmp39 = add i16 %tmp41, %tmp40
  %p_Val2_41_2 = add i16 %tmp39, %tmp36
  %cor_phaseClass12_V_0 = load i16* @cor_phaseClass12_V_0, align 16
  %tmp43 = add i16 %cor_phaseClass12_V_1_6, %cor_phaseClass12_V_1
  %tmp44 = add i16 %cor_phaseClass12_V_1_7, %cor_phaseClass12_V_1_8
  %tmp42 = add i16 %tmp44, %tmp43
  %tmp46 = add i16 %cor_phaseClass12_V_7, %cor_phaseClass12_V_5
  %tmp47 = add i16 %cor_phaseClass12_V_2, %cor_phaseClass12_V_0
  %tmp45 = add i16 %tmp47, %tmp46
  %p_Val2_40_5 = add i16 %tmp45, %tmp42
  br label %.loopexit

.preheader631.0:                                  ; preds = %0
  %cor_phaseClass11_V_1 = load i16* @cor_phaseClass11_V_15, align 2
  %cor_phaseClass11_V_1_6 = load i16* @cor_phaseClass11_V_14, align 4
  %cor_phaseClass11_V_1_7 = load i16* @cor_phaseClass11_V_13, align 2
  %cor_phaseClass11_V_1_8 = load i16* @cor_phaseClass11_V_12, align 8
  %cor_phaseClass11_V_1_9 = load i16* @cor_phaseClass11_V_11, align 2
  %cor_phaseClass11_V_1_10 = load i16* @cor_phaseClass11_V_10, align 4
  %cor_phaseClass11_V_9 = load i16* @cor_phaseClass11_V_9, align 2
  %cor_phaseClass11_V_8 = load i16* @cor_phaseClass11_V_8, align 16
  %cor_phaseClass11_V_7 = load i16* @cor_phaseClass11_V_7, align 2
  %cor_phaseClass11_V_6 = load i16* @cor_phaseClass11_V_6, align 4
  %cor_phaseClass11_V_5 = load i16* @cor_phaseClass11_V_5, align 2
  %cor_phaseClass11_V_4 = load i16* @cor_phaseClass11_V_4, align 8
  %cor_phaseClass11_V_3 = load i16* @cor_phaseClass11_V_3, align 2
  %cor_phaseClass11_V_2 = load i16* @cor_phaseClass11_V_2, align 4
  %cor_phaseClass11_V_1_11 = load i16* @cor_phaseClass11_V_1, align 2
  %tmp49 = add i16 %cor_phaseClass11_V_1_10, %cor_phaseClass11_V_1_9
  %tmp50 = add i16 %cor_phaseClass11_V_9, %cor_phaseClass11_V_8
  %tmp48 = add i16 %tmp50, %tmp49
  %tmp52 = add i16 %cor_phaseClass11_V_6, %cor_phaseClass11_V_4
  %tmp53 = add i16 %cor_phaseClass11_V_3, %cor_phaseClass11_V_1_11
  %tmp51 = add i16 %tmp53, %tmp52
  %p_Val2_38_2 = add i16 %tmp51, %tmp48
  %cor_phaseClass11_V_0 = load i16* @cor_phaseClass11_V_0, align 16
  %tmp55 = add i16 %cor_phaseClass11_V_1_6, %cor_phaseClass11_V_1
  %tmp56 = add i16 %cor_phaseClass11_V_1_7, %cor_phaseClass11_V_1_8
  %tmp54 = add i16 %tmp56, %tmp55
  %tmp58 = add i16 %cor_phaseClass11_V_7, %cor_phaseClass11_V_5
  %tmp59 = add i16 %cor_phaseClass11_V_2, %cor_phaseClass11_V_0
  %tmp57 = add i16 %tmp59, %tmp58
  %p_Val2_37_5 = add i16 %tmp57, %tmp54
  br label %.loopexit

.preheader633.0:                                  ; preds = %0
  %cor_phaseClass10_V_1 = load i16* @cor_phaseClass10_V_15, align 2
  %cor_phaseClass10_V_1_6 = load i16* @cor_phaseClass10_V_14, align 4
  %cor_phaseClass10_V_1_7 = load i16* @cor_phaseClass10_V_13, align 2
  %cor_phaseClass10_V_1_8 = load i16* @cor_phaseClass10_V_12, align 8
  %cor_phaseClass10_V_1_9 = load i16* @cor_phaseClass10_V_11, align 2
  %cor_phaseClass10_V_1_10 = load i16* @cor_phaseClass10_V_10, align 4
  %cor_phaseClass10_V_9 = load i16* @cor_phaseClass10_V_9, align 2
  %cor_phaseClass10_V_8 = load i16* @cor_phaseClass10_V_8, align 16
  %cor_phaseClass10_V_7 = load i16* @cor_phaseClass10_V_7, align 2
  %cor_phaseClass10_V_6 = load i16* @cor_phaseClass10_V_6, align 4
  %cor_phaseClass10_V_5 = load i16* @cor_phaseClass10_V_5, align 2
  %cor_phaseClass10_V_4 = load i16* @cor_phaseClass10_V_4, align 8
  %cor_phaseClass10_V_3 = load i16* @cor_phaseClass10_V_3, align 2
  %cor_phaseClass10_V_2 = load i16* @cor_phaseClass10_V_2, align 4
  %cor_phaseClass10_V_1_11 = load i16* @cor_phaseClass10_V_1, align 2
  %tmp61 = add i16 %cor_phaseClass10_V_1_10, %cor_phaseClass10_V_1_9
  %tmp62 = add i16 %cor_phaseClass10_V_9, %cor_phaseClass10_V_8
  %tmp60 = add i16 %tmp62, %tmp61
  %tmp64 = add i16 %cor_phaseClass10_V_6, %cor_phaseClass10_V_4
  %tmp65 = add i16 %cor_phaseClass10_V_3, %cor_phaseClass10_V_1_11
  %tmp63 = add i16 %tmp65, %tmp64
  %p_Val2_35_2 = add i16 %tmp63, %tmp60
  %cor_phaseClass10_V_0 = load i16* @cor_phaseClass10_V_0, align 16
  %tmp67 = add i16 %cor_phaseClass10_V_1_6, %cor_phaseClass10_V_1
  %tmp68 = add i16 %cor_phaseClass10_V_1_7, %cor_phaseClass10_V_1_8
  %tmp66 = add i16 %tmp68, %tmp67
  %tmp70 = add i16 %cor_phaseClass10_V_7, %cor_phaseClass10_V_5
  %tmp71 = add i16 %cor_phaseClass10_V_2, %cor_phaseClass10_V_0
  %tmp69 = add i16 %tmp71, %tmp70
  %p_Val2_34_5 = add i16 %tmp69, %tmp66
  br label %.loopexit

.preheader635.0:                                  ; preds = %0
  %cor_phaseClass9_V_15 = load i16* @cor_phaseClass9_V_15, align 2
  %cor_phaseClass9_V_14 = load i16* @cor_phaseClass9_V_14, align 4
  %cor_phaseClass9_V_13 = load i16* @cor_phaseClass9_V_13, align 2
  %cor_phaseClass9_V_12 = load i16* @cor_phaseClass9_V_12, align 8
  %cor_phaseClass9_V_11 = load i16* @cor_phaseClass9_V_11, align 2
  %cor_phaseClass9_V_10 = load i16* @cor_phaseClass9_V_10, align 4
  %cor_phaseClass9_V_9_s = load i16* @cor_phaseClass9_V_9, align 2
  %cor_phaseClass9_V_8_s = load i16* @cor_phaseClass9_V_8, align 16
  %cor_phaseClass9_V_7_s = load i16* @cor_phaseClass9_V_7, align 2
  %cor_phaseClass9_V_6_s = load i16* @cor_phaseClass9_V_6, align 4
  %cor_phaseClass9_V_5_s = load i16* @cor_phaseClass9_V_5, align 2
  %cor_phaseClass9_V_4_s = load i16* @cor_phaseClass9_V_4, align 8
  %cor_phaseClass9_V_3_s = load i16* @cor_phaseClass9_V_3, align 2
  %cor_phaseClass9_V_2_s = load i16* @cor_phaseClass9_V_2, align 4
  %cor_phaseClass9_V_1_s = load i16* @cor_phaseClass9_V_1, align 2
  %tmp73 = add i16 %cor_phaseClass9_V_10, %cor_phaseClass9_V_11
  %tmp74 = add i16 %cor_phaseClass9_V_9_s, %cor_phaseClass9_V_8_s
  %tmp72 = add i16 %tmp74, %tmp73
  %tmp76 = add i16 %cor_phaseClass9_V_6_s, %cor_phaseClass9_V_4_s
  %tmp77 = add i16 %cor_phaseClass9_V_3_s, %cor_phaseClass9_V_1_s
  %tmp75 = add i16 %tmp77, %tmp76
  %p_Val2_32_2 = add i16 %tmp75, %tmp72
  %cor_phaseClass9_V_0_s = load i16* @cor_phaseClass9_V_0, align 16
  %tmp79 = add i16 %cor_phaseClass9_V_14, %cor_phaseClass9_V_15
  %tmp80 = add i16 %cor_phaseClass9_V_13, %cor_phaseClass9_V_12
  %tmp78 = add i16 %tmp80, %tmp79
  %tmp82 = add i16 %cor_phaseClass9_V_7_s, %cor_phaseClass9_V_5_s
  %tmp83 = add i16 %cor_phaseClass9_V_2_s, %cor_phaseClass9_V_0_s
  %tmp81 = add i16 %tmp83, %tmp82
  %p_Val2_31_5 = add i16 %tmp81, %tmp78
  br label %.loopexit

.preheader637.0:                                  ; preds = %0
  %cor_phaseClass8_V_15 = load i16* @cor_phaseClass8_V_15, align 2
  %cor_phaseClass8_V_14 = load i16* @cor_phaseClass8_V_14, align 4
  %cor_phaseClass8_V_13 = load i16* @cor_phaseClass8_V_13, align 2
  %cor_phaseClass8_V_12 = load i16* @cor_phaseClass8_V_12, align 8
  %cor_phaseClass8_V_11 = load i16* @cor_phaseClass8_V_11, align 2
  %cor_phaseClass8_V_10 = load i16* @cor_phaseClass8_V_10, align 4
  %cor_phaseClass8_V_9_s = load i16* @cor_phaseClass8_V_9, align 2
  %cor_phaseClass8_V_8_s = load i16* @cor_phaseClass8_V_8, align 16
  %cor_phaseClass8_V_7_s = load i16* @cor_phaseClass8_V_7, align 2
  %cor_phaseClass8_V_6_s = load i16* @cor_phaseClass8_V_6, align 4
  %cor_phaseClass8_V_5_s = load i16* @cor_phaseClass8_V_5, align 2
  %cor_phaseClass8_V_4_s = load i16* @cor_phaseClass8_V_4, align 8
  %cor_phaseClass8_V_3_s = load i16* @cor_phaseClass8_V_3, align 2
  %cor_phaseClass8_V_2_s = load i16* @cor_phaseClass8_V_2, align 4
  %cor_phaseClass8_V_1_s = load i16* @cor_phaseClass8_V_1, align 2
  %tmp85 = add i16 %cor_phaseClass8_V_10, %cor_phaseClass8_V_11
  %tmp86 = add i16 %cor_phaseClass8_V_9_s, %cor_phaseClass8_V_8_s
  %tmp84 = add i16 %tmp86, %tmp85
  %tmp88 = add i16 %cor_phaseClass8_V_6_s, %cor_phaseClass8_V_4_s
  %tmp89 = add i16 %cor_phaseClass8_V_3_s, %cor_phaseClass8_V_1_s
  %tmp87 = add i16 %tmp89, %tmp88
  %p_Val2_29_2 = add i16 %tmp87, %tmp84
  %cor_phaseClass8_V_0_s = load i16* @cor_phaseClass8_V_0, align 16
  %tmp91 = add i16 %cor_phaseClass8_V_14, %cor_phaseClass8_V_15
  %tmp92 = add i16 %cor_phaseClass8_V_13, %cor_phaseClass8_V_12
  %tmp90 = add i16 %tmp92, %tmp91
  %tmp94 = add i16 %cor_phaseClass8_V_7_s, %cor_phaseClass8_V_5_s
  %tmp95 = add i16 %cor_phaseClass8_V_2_s, %cor_phaseClass8_V_0_s
  %tmp93 = add i16 %tmp95, %tmp94
  %p_Val2_28_5 = add i16 %tmp93, %tmp90
  br label %.loopexit

.preheader639.0:                                  ; preds = %0
  %cor_phaseClass7_V_15 = load i16* @cor_phaseClass7_V_15, align 2
  %cor_phaseClass7_V_14 = load i16* @cor_phaseClass7_V_14, align 4
  %cor_phaseClass7_V_13 = load i16* @cor_phaseClass7_V_13, align 2
  %cor_phaseClass7_V_12 = load i16* @cor_phaseClass7_V_12, align 8
  %cor_phaseClass7_V_11 = load i16* @cor_phaseClass7_V_11, align 2
  %cor_phaseClass7_V_10 = load i16* @cor_phaseClass7_V_10, align 4
  %cor_phaseClass7_V_9_s = load i16* @cor_phaseClass7_V_9, align 2
  %cor_phaseClass7_V_8_s = load i16* @cor_phaseClass7_V_8, align 16
  %cor_phaseClass7_V_7_s = load i16* @cor_phaseClass7_V_7, align 2
  %cor_phaseClass7_V_6_s = load i16* @cor_phaseClass7_V_6, align 4
  %cor_phaseClass7_V_5_s = load i16* @cor_phaseClass7_V_5, align 2
  %cor_phaseClass7_V_4_s = load i16* @cor_phaseClass7_V_4, align 8
  %cor_phaseClass7_V_3_s = load i16* @cor_phaseClass7_V_3, align 2
  %cor_phaseClass7_V_2_s = load i16* @cor_phaseClass7_V_2, align 4
  %cor_phaseClass7_V_1_s = load i16* @cor_phaseClass7_V_1, align 2
  %tmp97 = add i16 %cor_phaseClass7_V_10, %cor_phaseClass7_V_11
  %tmp98 = add i16 %cor_phaseClass7_V_9_s, %cor_phaseClass7_V_8_s
  %tmp96 = add i16 %tmp98, %tmp97
  %tmp100 = add i16 %cor_phaseClass7_V_6_s, %cor_phaseClass7_V_4_s
  %tmp101 = add i16 %cor_phaseClass7_V_3_s, %cor_phaseClass7_V_1_s
  %tmp99 = add i16 %tmp101, %tmp100
  %p_Val2_26_2 = add i16 %tmp99, %tmp96
  %cor_phaseClass7_V_0_s = load i16* @cor_phaseClass7_V_0, align 16
  %tmp103 = add i16 %cor_phaseClass7_V_14, %cor_phaseClass7_V_15
  %tmp104 = add i16 %cor_phaseClass7_V_13, %cor_phaseClass7_V_12
  %tmp102 = add i16 %tmp104, %tmp103
  %tmp106 = add i16 %cor_phaseClass7_V_7_s, %cor_phaseClass7_V_5_s
  %tmp107 = add i16 %cor_phaseClass7_V_2_s, %cor_phaseClass7_V_0_s
  %tmp105 = add i16 %tmp107, %tmp106
  %p_Val2_25_5 = add i16 %tmp105, %tmp102
  br label %.loopexit

.preheader641.0:                                  ; preds = %0
  %cor_phaseClass6_V_15 = load i16* @cor_phaseClass6_V_15, align 2
  %cor_phaseClass6_V_14 = load i16* @cor_phaseClass6_V_14, align 4
  %cor_phaseClass6_V_13 = load i16* @cor_phaseClass6_V_13, align 2
  %cor_phaseClass6_V_12 = load i16* @cor_phaseClass6_V_12, align 8
  %cor_phaseClass6_V_11 = load i16* @cor_phaseClass6_V_11, align 2
  %cor_phaseClass6_V_10 = load i16* @cor_phaseClass6_V_10, align 4
  %cor_phaseClass6_V_9_s = load i16* @cor_phaseClass6_V_9, align 2
  %cor_phaseClass6_V_8_s = load i16* @cor_phaseClass6_V_8, align 16
  %cor_phaseClass6_V_7_s = load i16* @cor_phaseClass6_V_7, align 2
  %cor_phaseClass6_V_6_s = load i16* @cor_phaseClass6_V_6, align 4
  %cor_phaseClass6_V_5_s = load i16* @cor_phaseClass6_V_5, align 2
  %cor_phaseClass6_V_4_s = load i16* @cor_phaseClass6_V_4, align 8
  %cor_phaseClass6_V_3_s = load i16* @cor_phaseClass6_V_3, align 2
  %cor_phaseClass6_V_2_s = load i16* @cor_phaseClass6_V_2, align 4
  %cor_phaseClass6_V_1_s = load i16* @cor_phaseClass6_V_1, align 2
  %tmp109 = add i16 %cor_phaseClass6_V_10, %cor_phaseClass6_V_11
  %tmp110 = add i16 %cor_phaseClass6_V_9_s, %cor_phaseClass6_V_8_s
  %tmp108 = add i16 %tmp110, %tmp109
  %tmp112 = add i16 %cor_phaseClass6_V_6_s, %cor_phaseClass6_V_4_s
  %tmp113 = add i16 %cor_phaseClass6_V_3_s, %cor_phaseClass6_V_1_s
  %tmp111 = add i16 %tmp113, %tmp112
  %p_Val2_23_2 = add i16 %tmp111, %tmp108
  %cor_phaseClass6_V_0_s = load i16* @cor_phaseClass6_V_0, align 16
  %tmp115 = add i16 %cor_phaseClass6_V_14, %cor_phaseClass6_V_15
  %tmp116 = add i16 %cor_phaseClass6_V_13, %cor_phaseClass6_V_12
  %tmp114 = add i16 %tmp116, %tmp115
  %tmp118 = add i16 %cor_phaseClass6_V_7_s, %cor_phaseClass6_V_5_s
  %tmp119 = add i16 %cor_phaseClass6_V_2_s, %cor_phaseClass6_V_0_s
  %tmp117 = add i16 %tmp119, %tmp118
  %p_Val2_22_5 = add i16 %tmp117, %tmp114
  br label %.loopexit

.preheader643.0:                                  ; preds = %0
  %cor_phaseClass5_V_15 = load i16* @cor_phaseClass5_V_15, align 2
  %cor_phaseClass5_V_14 = load i16* @cor_phaseClass5_V_14, align 4
  %cor_phaseClass5_V_13 = load i16* @cor_phaseClass5_V_13, align 2
  %cor_phaseClass5_V_12 = load i16* @cor_phaseClass5_V_12, align 8
  %cor_phaseClass5_V_11 = load i16* @cor_phaseClass5_V_11, align 2
  %cor_phaseClass5_V_10 = load i16* @cor_phaseClass5_V_10, align 4
  %cor_phaseClass5_V_9_s = load i16* @cor_phaseClass5_V_9, align 2
  %cor_phaseClass5_V_8_s = load i16* @cor_phaseClass5_V_8, align 16
  %cor_phaseClass5_V_7_s = load i16* @cor_phaseClass5_V_7, align 2
  %cor_phaseClass5_V_6_s = load i16* @cor_phaseClass5_V_6, align 4
  %cor_phaseClass5_V_5_s = load i16* @cor_phaseClass5_V_5, align 2
  %cor_phaseClass5_V_4_s = load i16* @cor_phaseClass5_V_4, align 8
  %cor_phaseClass5_V_3_s = load i16* @cor_phaseClass5_V_3, align 2
  %cor_phaseClass5_V_2_s = load i16* @cor_phaseClass5_V_2, align 4
  %cor_phaseClass5_V_1_s = load i16* @cor_phaseClass5_V_1, align 2
  %tmp121 = add i16 %cor_phaseClass5_V_10, %cor_phaseClass5_V_11
  %tmp122 = add i16 %cor_phaseClass5_V_9_s, %cor_phaseClass5_V_8_s
  %tmp120 = add i16 %tmp122, %tmp121
  %tmp124 = add i16 %cor_phaseClass5_V_6_s, %cor_phaseClass5_V_4_s
  %tmp125 = add i16 %cor_phaseClass5_V_3_s, %cor_phaseClass5_V_1_s
  %tmp123 = add i16 %tmp125, %tmp124
  %p_Val2_20_2 = add i16 %tmp123, %tmp120
  %cor_phaseClass5_V_0_s = load i16* @cor_phaseClass5_V_0, align 16
  %tmp127 = add i16 %cor_phaseClass5_V_14, %cor_phaseClass5_V_15
  %tmp128 = add i16 %cor_phaseClass5_V_13, %cor_phaseClass5_V_12
  %tmp126 = add i16 %tmp128, %tmp127
  %tmp130 = add i16 %cor_phaseClass5_V_7_s, %cor_phaseClass5_V_5_s
  %tmp131 = add i16 %cor_phaseClass5_V_2_s, %cor_phaseClass5_V_0_s
  %tmp129 = add i16 %tmp131, %tmp130
  %p_Val2_19_5 = add i16 %tmp129, %tmp126
  br label %.loopexit

.preheader645.0:                                  ; preds = %0
  %cor_phaseClass4_V_15 = load i16* @cor_phaseClass4_V_15, align 2
  %cor_phaseClass4_V_14 = load i16* @cor_phaseClass4_V_14, align 4
  %cor_phaseClass4_V_13 = load i16* @cor_phaseClass4_V_13, align 2
  %cor_phaseClass4_V_12 = load i16* @cor_phaseClass4_V_12, align 8
  %cor_phaseClass4_V_11 = load i16* @cor_phaseClass4_V_11, align 2
  %cor_phaseClass4_V_10 = load i16* @cor_phaseClass4_V_10, align 4
  %cor_phaseClass4_V_9_s = load i16* @cor_phaseClass4_V_9, align 2
  %cor_phaseClass4_V_8_s = load i16* @cor_phaseClass4_V_8, align 16
  %cor_phaseClass4_V_7_s = load i16* @cor_phaseClass4_V_7, align 2
  %cor_phaseClass4_V_6_s = load i16* @cor_phaseClass4_V_6, align 4
  %cor_phaseClass4_V_5_s = load i16* @cor_phaseClass4_V_5, align 2
  %cor_phaseClass4_V_4_s = load i16* @cor_phaseClass4_V_4, align 8
  %cor_phaseClass4_V_3_s = load i16* @cor_phaseClass4_V_3, align 2
  %cor_phaseClass4_V_2_s = load i16* @cor_phaseClass4_V_2, align 4
  %cor_phaseClass4_V_1_s = load i16* @cor_phaseClass4_V_1, align 2
  %tmp133 = add i16 %cor_phaseClass4_V_10, %cor_phaseClass4_V_11
  %tmp134 = add i16 %cor_phaseClass4_V_9_s, %cor_phaseClass4_V_8_s
  %tmp132 = add i16 %tmp134, %tmp133
  %tmp136 = add i16 %cor_phaseClass4_V_6_s, %cor_phaseClass4_V_4_s
  %tmp137 = add i16 %cor_phaseClass4_V_3_s, %cor_phaseClass4_V_1_s
  %tmp135 = add i16 %tmp137, %tmp136
  %p_Val2_17_2 = add i16 %tmp135, %tmp132
  %cor_phaseClass4_V_0_s = load i16* @cor_phaseClass4_V_0, align 16
  %tmp139 = add i16 %cor_phaseClass4_V_14, %cor_phaseClass4_V_15
  %tmp140 = add i16 %cor_phaseClass4_V_13, %cor_phaseClass4_V_12
  %tmp138 = add i16 %tmp140, %tmp139
  %tmp142 = add i16 %cor_phaseClass4_V_7_s, %cor_phaseClass4_V_5_s
  %tmp143 = add i16 %cor_phaseClass4_V_2_s, %cor_phaseClass4_V_0_s
  %tmp141 = add i16 %tmp143, %tmp142
  %p_Val2_16_5 = add i16 %tmp141, %tmp138
  br label %.loopexit

.preheader647.0:                                  ; preds = %0
  %cor_phaseClass3_V_15 = load i16* @cor_phaseClass3_V_15, align 2
  %cor_phaseClass3_V_14 = load i16* @cor_phaseClass3_V_14, align 4
  %cor_phaseClass3_V_13 = load i16* @cor_phaseClass3_V_13, align 2
  %cor_phaseClass3_V_12 = load i16* @cor_phaseClass3_V_12, align 8
  %cor_phaseClass3_V_11 = load i16* @cor_phaseClass3_V_11, align 2
  %cor_phaseClass3_V_10 = load i16* @cor_phaseClass3_V_10, align 4
  %cor_phaseClass3_V_9_s = load i16* @cor_phaseClass3_V_9, align 2
  %cor_phaseClass3_V_8_s = load i16* @cor_phaseClass3_V_8, align 16
  %cor_phaseClass3_V_7_s = load i16* @cor_phaseClass3_V_7, align 2
  %cor_phaseClass3_V_6_s = load i16* @cor_phaseClass3_V_6, align 4
  %cor_phaseClass3_V_5_s = load i16* @cor_phaseClass3_V_5, align 2
  %cor_phaseClass3_V_4_s = load i16* @cor_phaseClass3_V_4, align 8
  %cor_phaseClass3_V_3_s = load i16* @cor_phaseClass3_V_3, align 2
  %cor_phaseClass3_V_2_s = load i16* @cor_phaseClass3_V_2, align 4
  %cor_phaseClass3_V_1_s = load i16* @cor_phaseClass3_V_1, align 2
  %tmp145 = add i16 %cor_phaseClass3_V_10, %cor_phaseClass3_V_11
  %tmp146 = add i16 %cor_phaseClass3_V_9_s, %cor_phaseClass3_V_8_s
  %tmp144 = add i16 %tmp146, %tmp145
  %tmp148 = add i16 %cor_phaseClass3_V_6_s, %cor_phaseClass3_V_4_s
  %tmp149 = add i16 %cor_phaseClass3_V_3_s, %cor_phaseClass3_V_1_s
  %tmp147 = add i16 %tmp149, %tmp148
  %p_Val2_14_2 = add i16 %tmp147, %tmp144
  %cor_phaseClass3_V_0_s = load i16* @cor_phaseClass3_V_0, align 16
  %tmp151 = add i16 %cor_phaseClass3_V_14, %cor_phaseClass3_V_15
  %tmp152 = add i16 %cor_phaseClass3_V_13, %cor_phaseClass3_V_12
  %tmp150 = add i16 %tmp152, %tmp151
  %tmp154 = add i16 %cor_phaseClass3_V_7_s, %cor_phaseClass3_V_5_s
  %tmp155 = add i16 %cor_phaseClass3_V_2_s, %cor_phaseClass3_V_0_s
  %tmp153 = add i16 %tmp155, %tmp154
  %p_Val2_13_5 = add i16 %tmp153, %tmp150
  br label %.loopexit

.preheader649.0:                                  ; preds = %0
  %cor_phaseClass2_V_15 = load i16* @cor_phaseClass2_V_15, align 2
  %cor_phaseClass2_V_14 = load i16* @cor_phaseClass2_V_14, align 4
  %cor_phaseClass2_V_13 = load i16* @cor_phaseClass2_V_13, align 2
  %cor_phaseClass2_V_12 = load i16* @cor_phaseClass2_V_12, align 8
  %cor_phaseClass2_V_11 = load i16* @cor_phaseClass2_V_11, align 2
  %cor_phaseClass2_V_10 = load i16* @cor_phaseClass2_V_10, align 4
  %cor_phaseClass2_V_9_s = load i16* @cor_phaseClass2_V_9, align 2
  %cor_phaseClass2_V_8_s = load i16* @cor_phaseClass2_V_8, align 16
  %cor_phaseClass2_V_7_s = load i16* @cor_phaseClass2_V_7, align 2
  %cor_phaseClass2_V_6_s = load i16* @cor_phaseClass2_V_6, align 4
  %cor_phaseClass2_V_5_s = load i16* @cor_phaseClass2_V_5, align 2
  %cor_phaseClass2_V_4_s = load i16* @cor_phaseClass2_V_4, align 8
  %cor_phaseClass2_V_3_s = load i16* @cor_phaseClass2_V_3, align 2
  %cor_phaseClass2_V_2_s = load i16* @cor_phaseClass2_V_2, align 4
  %cor_phaseClass2_V_1_s = load i16* @cor_phaseClass2_V_1, align 2
  %tmp157 = add i16 %cor_phaseClass2_V_10, %cor_phaseClass2_V_11
  %tmp158 = add i16 %cor_phaseClass2_V_9_s, %cor_phaseClass2_V_8_s
  %tmp156 = add i16 %tmp158, %tmp157
  %tmp160 = add i16 %cor_phaseClass2_V_6_s, %cor_phaseClass2_V_4_s
  %tmp161 = add i16 %cor_phaseClass2_V_3_s, %cor_phaseClass2_V_1_s
  %tmp159 = add i16 %tmp161, %tmp160
  %p_Val2_11_2 = add i16 %tmp159, %tmp156
  %cor_phaseClass2_V_0_s = load i16* @cor_phaseClass2_V_0, align 16
  %tmp163 = add i16 %cor_phaseClass2_V_14, %cor_phaseClass2_V_15
  %tmp164 = add i16 %cor_phaseClass2_V_13, %cor_phaseClass2_V_12
  %tmp162 = add i16 %tmp164, %tmp163
  %tmp166 = add i16 %cor_phaseClass2_V_7_s, %cor_phaseClass2_V_5_s
  %tmp167 = add i16 %cor_phaseClass2_V_2_s, %cor_phaseClass2_V_0_s
  %tmp165 = add i16 %tmp167, %tmp166
  %p_Val2_10_5 = add i16 %tmp165, %tmp162
  br label %.loopexit

.preheader651.0:                                  ; preds = %0
  %cor_phaseClass1_V_15 = load i16* @cor_phaseClass1_V_15, align 2
  %cor_phaseClass1_V_14 = load i16* @cor_phaseClass1_V_14, align 4
  %cor_phaseClass1_V_13 = load i16* @cor_phaseClass1_V_13, align 2
  %cor_phaseClass1_V_12 = load i16* @cor_phaseClass1_V_12, align 8
  %cor_phaseClass1_V_11 = load i16* @cor_phaseClass1_V_11, align 2
  %cor_phaseClass1_V_10 = load i16* @cor_phaseClass1_V_10, align 4
  %cor_phaseClass1_V_9_s = load i16* @cor_phaseClass1_V_9, align 2
  %cor_phaseClass1_V_8_s = load i16* @cor_phaseClass1_V_8, align 16
  %cor_phaseClass1_V_7_s = load i16* @cor_phaseClass1_V_7, align 2
  %cor_phaseClass1_V_6_s = load i16* @cor_phaseClass1_V_6, align 4
  %cor_phaseClass1_V_5_s = load i16* @cor_phaseClass1_V_5, align 2
  %cor_phaseClass1_V_4_s = load i16* @cor_phaseClass1_V_4, align 8
  %cor_phaseClass1_V_3_s = load i16* @cor_phaseClass1_V_3, align 2
  %cor_phaseClass1_V_2_s = load i16* @cor_phaseClass1_V_2, align 4
  %cor_phaseClass1_V_1_s = load i16* @cor_phaseClass1_V_1, align 2
  %tmp169 = add i16 %cor_phaseClass1_V_10, %cor_phaseClass1_V_11
  %tmp170 = add i16 %cor_phaseClass1_V_9_s, %cor_phaseClass1_V_8_s
  %tmp168 = add i16 %tmp170, %tmp169
  %tmp172 = add i16 %cor_phaseClass1_V_6_s, %cor_phaseClass1_V_4_s
  %tmp173 = add i16 %cor_phaseClass1_V_3_s, %cor_phaseClass1_V_1_s
  %tmp171 = add i16 %tmp173, %tmp172
  %p_Val2_7_2 = add i16 %tmp171, %tmp168
  %cor_phaseClass1_V_0_s = load i16* @cor_phaseClass1_V_0, align 16
  %tmp175 = add i16 %cor_phaseClass1_V_14, %cor_phaseClass1_V_15
  %tmp176 = add i16 %cor_phaseClass1_V_13, %cor_phaseClass1_V_12
  %tmp174 = add i16 %tmp176, %tmp175
  %tmp178 = add i16 %cor_phaseClass1_V_7_s, %cor_phaseClass1_V_5_s
  %tmp179 = add i16 %cor_phaseClass1_V_2_s, %cor_phaseClass1_V_0_s
  %tmp177 = add i16 %tmp179, %tmp178
  %p_Val2_8_5 = add i16 %tmp177, %tmp174
  br label %.loopexit

.preheader653.0:                                  ; preds = %0
  %cor_phaseClass0_V_15 = load i16* @cor_phaseClass0_V_15, align 2
  %cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4
  %cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2
  %cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8
  %cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2
  %cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4
  %cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2
  %cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16
  %cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2
  %cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4
  %cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2
  %cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8
  %cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2
  %cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4
  %cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2
  %tmp181 = add i16 %cor_phaseClass0_V_10, %cor_phaseClass0_V_11
  %tmp182 = add i16 %cor_phaseClass0_V_9_s, %cor_phaseClass0_V_8_s
  %tmp180 = add i16 %tmp182, %tmp181
  %tmp184 = add i16 %cor_phaseClass0_V_6_s, %cor_phaseClass0_V_4_s
  %tmp185 = add i16 %cor_phaseClass0_V_3_s, %cor_phaseClass0_V_1_s
  %tmp183 = add i16 %tmp185, %tmp184
  %p_Val2_5_2 = add i16 %tmp183, %tmp180
  %cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16
  %tmp187 = add i16 %cor_phaseClass0_V_14, %cor_phaseClass0_V_15
  %tmp188 = add i16 %cor_phaseClass0_V_13, %cor_phaseClass0_V_12
  %tmp186 = add i16 %tmp188, %tmp187
  %tmp190 = add i16 %cor_phaseClass0_V_7_s, %cor_phaseClass0_V_5_s
  %tmp191 = add i16 %cor_phaseClass0_V_2_s, %cor_phaseClass0_V_0_s
  %tmp189 = add i16 %tmp191, %tmp190
  %p_Val2_2_5 = add i16 %tmp189, %tmp186
  br label %.loopexit

.loopexit:                                        ; preds = %.preheader653.0, %.preheader651.0, %.preheader649.0, %.preheader647.0, %.preheader645.0, %.preheader643.0, %.preheader641.0, %.preheader639.0, %.preheader637.0, %.preheader635.0, %.preheader633.0, %.preheader631.0, %.preheader629.0, %.preheader627.0, %.preheader625.0, %.preheader.0, %0
  %p_Val2_s = phi i16 [ 0, %0 ], [ %p_Val2_49_5, %.preheader.0 ], [ %p_Val2_46_5, %.preheader625.0 ], [ %p_Val2_43_5, %.preheader627.0 ], [ %p_Val2_40_5, %.preheader629.0 ], [ %p_Val2_37_5, %.preheader631.0 ], [ %p_Val2_34_5, %.preheader633.0 ], [ %p_Val2_31_5, %.preheader635.0 ], [ %p_Val2_28_5, %.preheader637.0 ], [ %p_Val2_25_5, %.preheader639.0 ], [ %p_Val2_22_5, %.preheader641.0 ], [ %p_Val2_19_5, %.preheader643.0 ], [ %p_Val2_16_5, %.preheader645.0 ], [ %p_Val2_13_5, %.preheader647.0 ], [ %p_Val2_10_5, %.preheader649.0 ], [ %p_Val2_8_5, %.preheader651.0 ], [ %p_Val2_2_5, %.preheader653.0 ]
  %p_Val2_1 = phi i16 [ 0, %0 ], [ %p_Val2_50_2, %.preheader.0 ], [ %p_Val2_47_2, %.preheader625.0 ], [ %p_Val2_44_2, %.preheader627.0 ], [ %p_Val2_41_2, %.preheader629.0 ], [ %p_Val2_38_2, %.preheader631.0 ], [ %p_Val2_35_2, %.preheader633.0 ], [ %p_Val2_32_2, %.preheader635.0 ], [ %p_Val2_29_2, %.preheader637.0 ], [ %p_Val2_26_2, %.preheader639.0 ], [ %p_Val2_23_2, %.preheader641.0 ], [ %p_Val2_20_2, %.preheader643.0 ], [ %p_Val2_17_2, %.preheader645.0 ], [ %p_Val2_14_2, %.preheader647.0 ], [ %p_Val2_11_2, %.preheader649.0 ], [ %p_Val2_7_2, %.preheader651.0 ], [ %p_Val2_5_2, %.preheader653.0 ]
  %tmp_s = icmp sgt i16 %p_Val2_1, %p_Val2_s
  %p_Val2_s_4 = sub i16 %p_Val2_s, %p_Val2_1
  %p_Val2_2 = sub i16 %p_Val2_1, %p_Val2_s
  %tmp_1 = select i1 %tmp_s, i16 %p_Val2_2, i16 %p_Val2_s_4
  %OP1_V_cast = sext i16 %tmp_1 to i21
  %p_Val2_3 = mul i21 %OP1_V_cast, %OP1_V_cast
  %res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_3, i32 5, i32 20)
  ret i16 %res_V
}

define void @correlateTop(i32* %i_data_data_V, i1* %i_data_last_V, i32* %o_data_data_V, i1* %o_data_last_V, i1 %start_V, i4 %phaseClass_V) {
codeRepl:
  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)
  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !84
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !88
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !92
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !96
  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !100
  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !106
  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind
  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind
  %currentState_load = load i1* @currentState, align 1
  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind
  %loadCount_V_load = load i32* @loadCount_V, align 4
  br i1 %currentState_load, label %2, label %0

; <label>:0                                       ; preds = %codeRepl
  br i1 %start_V_read, label %1, label %._crit_edge80

; <label>:1                                       ; preds = %0
  store i32 0, i32* @loadCount_V, align 4
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge80

._crit_edge80:                                    ; preds = %1, %0
  br label %._crit_edge79

; <label>:2                                       ; preds = %codeRepl
  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)
  %p_Val2_s = extractvalue { i32, i1 } %empty, 0
  %i_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1
  %tmp = trunc i32 %p_Val2_s to i16
  store i16 %tmp, i16* @newVal_V, align 2
  %tmp_2 = add i32 32, %loadCount_V_load
  store i32 %tmp_2, i32* @loadCount_V, align 4
  call fastcc void @shiftPhaseClass(i16 %tmp, i4 %phaseClass_V_read)
  %op_V_assign = call fastcc i16 @correlator(i4 %phaseClass_V_read)
  %tmp_3 = icmp sgt i16 %op_V_assign, 6400
  %o_data_data_V_tmp = select i1 %tmp_3, i32 %tmp_2, i32 0
  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %i_data_last_V_tmp)
  store i1 true, i1* @currentState, align 1
  br label %._crit_edge79

._crit_edge79:                                    ; preds = %2, %._crit_edge80
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32*, i1*, i32, i1) {
entry:
  store i32 %2, i32* %0
  store i1 %3, i1* %1
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecReset(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32*, i1*) {
entry:
  %empty = load i32* %0
  %empty_5 = load i1* %1
  %mrv_0 = insertvalue { i32, i1 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i1 } %mrv_0, i1 %empty_5, 1
  ret { i32, i1 } %mrv1
}

define weak i4 @_ssdm_op_Read.ap_auto.i4(i4) {
entry:
  ret i4 %0
}

define weak i16 @_ssdm_op_Read.ap_auto.i16(i16) {
entry:
  ret i16 %0
}

define weak i1 @_ssdm_op_Read.ap_auto.i1(i1) {
entry:
  ret i1 %0
}

declare i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21, i32, i32) nounwind readnone {
entry:
  %empty = call i21 @llvm.part.select.i21(i21 %0, i32 %1, i32 %2)
  %empty_6 = trunc i21 %empty to i16
  ret i16 %empty_6
}

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

!opencl.kernels = !{!0, !7, !13, !19, !19, !19, !22, !28, !22, !22, !22, !22, !22, !28, !31, !31, !22, !22, !22, !28, !32, !32, !32, !28, !34, !37, !37, !39, !41, !41, !43, !45, !45, !47, !47, !31, !22, !49, !52, !47, !47, !22, !53, !55, !55, !57, !59, !22, !22, !22, !61, !61, !22, !22, !62, !65, !65, !71, !73, !73, !75, !22, !22, !22, !22, !22, !22, !22, !22, !73, !73, !22, !22, !22, !22, !22, !22, !22, !22, !22, !22}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!77}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 1, i32 0, i32 0}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"struct rfnoc_axis*", metadata !"struct rfnoc_axis*", metadata !"ap_uint<1>", metadata !"ap_uint<4>"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"i_data", metadata !"o_data", metadata !"start", metadata !"phaseClass"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"ap_fixed<16, 11>", metadata !"ap_uint<4>"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"newValue", metadata !"phaseClass"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!15 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!16 = metadata !{metadata !"kernel_arg_type", metadata !"ap_uint<4>"}
!17 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!18 = metadata !{metadata !"kernel_arg_name", metadata !"phaseClass"}
!19 = metadata !{null, metadata !14, metadata !15, metadata !20, metadata !17, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 22, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space"}
!24 = metadata !{metadata !"kernel_arg_access_qual"}
!25 = metadata !{metadata !"kernel_arg_type"}
!26 = metadata !{metadata !"kernel_arg_type_qual"}
!27 = metadata !{metadata !"kernel_arg_name"}
!28 = metadata !{null, metadata !14, metadata !15, metadata !29, metadata !17, metadata !30, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 11, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!30 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!31 = metadata !{null, metadata !14, metadata !15, metadata !29, metadata !17, metadata !21, metadata !6}
!32 = metadata !{null, metadata !14, metadata !15, metadata !33, metadata !17, metadata !21, metadata !6}
!33 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<17, 12, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!34 = metadata !{null, metadata !8, metadata !9, metadata !35, metadata !11, metadata !36, metadata !6}
!35 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<2, true> &", metadata !"int"}
!36 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!37 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !21, metadata !6}
!38 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!39 = metadata !{null, metadata !14, metadata !15, metadata !40, metadata !17, metadata !30, metadata !6}
!40 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!41 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !42, metadata !6}
!42 = metadata !{metadata !"kernel_arg_name", metadata !"v"}
!43 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !44, metadata !6}
!44 = metadata !{metadata !"kernel_arg_name", metadata !"b"}
!45 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !46, metadata !6}
!46 = metadata !{metadata !"kernel_arg_name", metadata !"i_op"}
!47 = metadata !{null, metadata !14, metadata !15, metadata !48, metadata !17, metadata !21, metadata !6}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<32, 32, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!49 = metadata !{null, metadata !8, metadata !9, metadata !50, metadata !11, metadata !51, metadata !6}
!50 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed_base<16, 11, true, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &", metadata !"int"}
!51 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!52 = metadata !{null, metadata !14, metadata !15, metadata !48, metadata !17, metadata !30, metadata !6}
!53 = metadata !{null, metadata !14, metadata !15, metadata !54, metadata !17, metadata !21, metadata !6}
!54 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_fixed<16, 11, (enum ap_q_mode)5, (enum ap_o_mode)3, 0> &"}
!55 = metadata !{null, metadata !14, metadata !15, metadata !56, metadata !17, metadata !21, metadata !6}
!56 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!57 = metadata !{null, metadata !8, metadata !9, metadata !58, metadata !11, metadata !51, metadata !6}
!58 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"int"}
!59 = metadata !{null, metadata !8, metadata !9, metadata !60, metadata !11, metadata !36, metadata !6}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &", metadata !"const ap_int_base<32, true> &"}
!61 = metadata !{null, metadata !14, metadata !15, metadata !40, metadata !17, metadata !21, metadata !6}
!62 = metadata !{null, metadata !8, metadata !9, metadata !63, metadata !11, metadata !64, metadata !6}
!63 = metadata !{metadata !"kernel_arg_type", metadata !"int", metadata !"int"}
!64 = metadata !{metadata !"kernel_arg_name", metadata !"Hi", metadata !"Lo"}
!65 = metadata !{null, metadata !66, metadata !67, metadata !68, metadata !69, metadata !70, metadata !6}
!66 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0, i32 0}
!67 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none"}
!68 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, true>*", metadata !"int", metadata !"int"}
!69 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !""}
!70 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"h", metadata !"l"}
!71 = metadata !{null, metadata !14, metadata !15, metadata !72, metadata !17, metadata !30, metadata !6}
!72 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<1> &"}
!73 = metadata !{null, metadata !14, metadata !15, metadata !38, metadata !17, metadata !74, metadata !6}
!74 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!75 = metadata !{null, metadata !14, metadata !15, metadata !76, metadata !17, metadata !30, metadata !6}
!76 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int<32> &"}
!77 = metadata !{metadata !78, [1 x i32]* @llvm_global_ctors_0}
!78 = metadata !{metadata !79}
!79 = metadata !{i32 0, i32 31, metadata !80}
!80 = metadata !{metadata !81}
!81 = metadata !{metadata !"llvm.global_ctors.0", metadata !82, metadata !"", i32 0, i32 31}
!82 = metadata !{metadata !83}
!83 = metadata !{i32 0, i32 0, i32 1}
!84 = metadata !{metadata !85}
!85 = metadata !{i32 0, i32 31, metadata !86}
!86 = metadata !{metadata !87}
!87 = metadata !{metadata !"i_data.data.V", metadata !82, metadata !"int32", i32 0, i32 31}
!88 = metadata !{metadata !89}
!89 = metadata !{i32 0, i32 0, metadata !90}
!90 = metadata !{metadata !91}
!91 = metadata !{metadata !"i_data.last.V", metadata !82, metadata !"uint1", i32 0, i32 0}
!92 = metadata !{metadata !93}
!93 = metadata !{i32 0, i32 31, metadata !94}
!94 = metadata !{metadata !95}
!95 = metadata !{metadata !"o_data.data.V", metadata !82, metadata !"int32", i32 0, i32 31}
!96 = metadata !{metadata !97}
!97 = metadata !{i32 0, i32 0, metadata !98}
!98 = metadata !{metadata !99}
!99 = metadata !{metadata !"o_data.last.V", metadata !82, metadata !"uint1", i32 0, i32 0}
!100 = metadata !{metadata !101}
!101 = metadata !{i32 0, i32 0, metadata !102}
!102 = metadata !{metadata !103}
!103 = metadata !{metadata !"start.V", metadata !104, metadata !"uint1", i32 0, i32 0}
!104 = metadata !{metadata !105}
!105 = metadata !{i32 0, i32 0, i32 0}
!106 = metadata !{metadata !107}
!107 = metadata !{i32 0, i32 3, metadata !108}
!108 = metadata !{metadata !109}
!109 = metadata !{metadata !"phaseClass.V", metadata !104, metadata !"uint4", i32 0, i32 3}
