============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Wed Jun 29 14:35:37 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : undeclared symbol 'clkr', assumed default net type 'wire' in ../../../rtl/ethernet/ethernet.v(61)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/count.v
HDL-1007 : analyze verilog file ../../../rtl/ip/rom.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
RUN-1001 : Project manager successfully analyzed 77 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.738574s wall, 1.609375s user + 0.125000s system = 1.734375s CPU (99.8%)

RUN-1004 : used memory is 342 MB, reserved memory is 318 MB, peak memory is 349 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "ethernet/count/count" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net ethernet/count/count as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 14 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 454 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 93 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net ethernet/count/count to drive 7 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 12972 instances
RUN-0007 : 8332 luts, 3427 seqs, 700 mslices, 370 lslices, 79 pads, 20 brams, 29 dsps
RUN-1001 : There are total 15486 nets
RUN-1001 : 9195 nets have 2 pins
RUN-1001 : 4765 nets have [3 - 5] pins
RUN-1001 : 865 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 309 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     383     
RUN-1001 :   No   |  No   |  Yes  |     922     
RUN-1001 :   No   |  Yes  |  No   |     109     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1077     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  89   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 108
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12970 instances, 8332 luts, 3427 seqs, 1070 slices, 188 macros(1070 instances: 700 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64514, tnet num: 15187, tinst num: 12970, tnode num: 76458, tedge num: 106809.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.340370s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (100.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.46511e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12970.
PHY-3001 : Level 1 #clusters 1927.
PHY-3001 : End clustering;  0.088476s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (123.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.35331e+06, overlap = 456
PHY-3002 : Step(2): len = 1.20431e+06, overlap = 455.625
PHY-3002 : Step(3): len = 854273, overlap = 579.25
PHY-3002 : Step(4): len = 739909, overlap = 620.875
PHY-3002 : Step(5): len = 616965, overlap = 707.188
PHY-3002 : Step(6): len = 507897, overlap = 785.75
PHY-3002 : Step(7): len = 420182, overlap = 865.906
PHY-3002 : Step(8): len = 351892, overlap = 921.156
PHY-3002 : Step(9): len = 302716, overlap = 997.844
PHY-3002 : Step(10): len = 260525, overlap = 1052.59
PHY-3002 : Step(11): len = 222995, overlap = 1084.31
PHY-3002 : Step(12): len = 199024, overlap = 1134.09
PHY-3002 : Step(13): len = 182060, overlap = 1149.62
PHY-3002 : Step(14): len = 161715, overlap = 1184.22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79626e-06
PHY-3002 : Step(15): len = 166624, overlap = 1127.06
PHY-3002 : Step(16): len = 196036, overlap = 1110.66
PHY-3002 : Step(17): len = 209868, overlap = 1079.16
PHY-3002 : Step(18): len = 225791, overlap = 1056.28
PHY-3002 : Step(19): len = 228240, overlap = 1047.47
PHY-3002 : Step(20): len = 233739, overlap = 1028.84
PHY-3002 : Step(21): len = 229727, overlap = 1012.12
PHY-3002 : Step(22): len = 229159, overlap = 967.656
PHY-3002 : Step(23): len = 226042, overlap = 977.219
PHY-3002 : Step(24): len = 223059, overlap = 969.438
PHY-3002 : Step(25): len = 220252, overlap = 985.844
PHY-3002 : Step(26): len = 215865, overlap = 995.469
PHY-3002 : Step(27): len = 213358, overlap = 1000.84
PHY-3002 : Step(28): len = 211046, overlap = 1003.69
PHY-3002 : Step(29): len = 209208, overlap = 1015.47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.59253e-06
PHY-3002 : Step(30): len = 226636, overlap = 980.969
PHY-3002 : Step(31): len = 243554, overlap = 926.781
PHY-3002 : Step(32): len = 249813, overlap = 905.094
PHY-3002 : Step(33): len = 252270, overlap = 871.188
PHY-3002 : Step(34): len = 251870, overlap = 853.844
PHY-3002 : Step(35): len = 250454, overlap = 850.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.18505e-06
PHY-3002 : Step(36): len = 274593, overlap = 832.969
PHY-3002 : Step(37): len = 298707, overlap = 809.375
PHY-3002 : Step(38): len = 311446, overlap = 797.094
PHY-3002 : Step(39): len = 315615, overlap = 769.719
PHY-3002 : Step(40): len = 313728, overlap = 774.438
PHY-3002 : Step(41): len = 312923, overlap = 771.188
PHY-3002 : Step(42): len = 310135, overlap = 770.594
PHY-3002 : Step(43): len = 308858, overlap = 746.031
PHY-3002 : Step(44): len = 307571, overlap = 752.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.43701e-05
PHY-3002 : Step(45): len = 334908, overlap = 707.969
PHY-3002 : Step(46): len = 360444, overlap = 663.688
PHY-3002 : Step(47): len = 371895, overlap = 641.781
PHY-3002 : Step(48): len = 373941, overlap = 630.156
PHY-3002 : Step(49): len = 372447, overlap = 615.969
PHY-3002 : Step(50): len = 372246, overlap = 613.469
PHY-3002 : Step(51): len = 371682, overlap = 613.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.87402e-05
PHY-3002 : Step(52): len = 406339, overlap = 584.625
PHY-3002 : Step(53): len = 432101, overlap = 528.656
PHY-3002 : Step(54): len = 442422, overlap = 475.969
PHY-3002 : Step(55): len = 442541, overlap = 482.25
PHY-3002 : Step(56): len = 439446, overlap = 478.938
PHY-3002 : Step(57): len = 437067, overlap = 482.75
PHY-3002 : Step(58): len = 434204, overlap = 473.719
PHY-3002 : Step(59): len = 433938, overlap = 459.531
PHY-3002 : Step(60): len = 433490, overlap = 450.781
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.74804e-05
PHY-3002 : Step(61): len = 465619, overlap = 420.156
PHY-3002 : Step(62): len = 481314, overlap = 398.625
PHY-3002 : Step(63): len = 485206, overlap = 402.594
PHY-3002 : Step(64): len = 487465, overlap = 396.562
PHY-3002 : Step(65): len = 488773, overlap = 399.281
PHY-3002 : Step(66): len = 490633, overlap = 390.875
PHY-3002 : Step(67): len = 488315, overlap = 392.656
PHY-3002 : Step(68): len = 487160, overlap = 381.281
PHY-3002 : Step(69): len = 488347, overlap = 370.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000114961
PHY-3002 : Step(70): len = 513678, overlap = 336.75
PHY-3002 : Step(71): len = 530019, overlap = 335.844
PHY-3002 : Step(72): len = 533183, overlap = 332
PHY-3002 : Step(73): len = 536512, overlap = 300.562
PHY-3002 : Step(74): len = 541317, overlap = 291.531
PHY-3002 : Step(75): len = 543879, overlap = 285.375
PHY-3002 : Step(76): len = 541427, overlap = 274.469
PHY-3002 : Step(77): len = 540959, overlap = 278.156
PHY-3002 : Step(78): len = 542760, overlap = 275.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000229922
PHY-3002 : Step(79): len = 561121, overlap = 251.125
PHY-3002 : Step(80): len = 577113, overlap = 236.969
PHY-3002 : Step(81): len = 581984, overlap = 222.188
PHY-3002 : Step(82): len = 585402, overlap = 218.281
PHY-3002 : Step(83): len = 590010, overlap = 209.469
PHY-3002 : Step(84): len = 592690, overlap = 201.281
PHY-3002 : Step(85): len = 591166, overlap = 207.719
PHY-3002 : Step(86): len = 590123, overlap = 217.531
PHY-3002 : Step(87): len = 591041, overlap = 221.312
PHY-3002 : Step(88): len = 592275, overlap = 221.781
PHY-3002 : Step(89): len = 590581, overlap = 220.562
PHY-3002 : Step(90): len = 590129, overlap = 217.25
PHY-3002 : Step(91): len = 590754, overlap = 214.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000459843
PHY-3002 : Step(92): len = 605073, overlap = 199.688
PHY-3002 : Step(93): len = 616200, overlap = 183.062
PHY-3002 : Step(94): len = 619800, overlap = 184.531
PHY-3002 : Step(95): len = 622133, overlap = 182
PHY-3002 : Step(96): len = 624392, overlap = 174.531
PHY-3002 : Step(97): len = 625605, overlap = 170.25
PHY-3002 : Step(98): len = 625977, overlap = 168.844
PHY-3002 : Step(99): len = 627176, overlap = 169.75
PHY-3002 : Step(100): len = 629143, overlap = 161.125
PHY-3002 : Step(101): len = 630817, overlap = 162.438
PHY-3002 : Step(102): len = 631179, overlap = 161.969
PHY-3002 : Step(103): len = 631382, overlap = 160.188
PHY-3002 : Step(104): len = 631129, overlap = 153.562
PHY-3002 : Step(105): len = 631275, overlap = 139.969
PHY-3002 : Step(106): len = 631042, overlap = 142.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000882314
PHY-3002 : Step(107): len = 637975, overlap = 136.562
PHY-3002 : Step(108): len = 644069, overlap = 134.719
PHY-3002 : Step(109): len = 646606, overlap = 134.188
PHY-3002 : Step(110): len = 648234, overlap = 138.531
PHY-3002 : Step(111): len = 649925, overlap = 134.094
PHY-3002 : Step(112): len = 651330, overlap = 136.938
PHY-3002 : Step(113): len = 652098, overlap = 138.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00148238
PHY-3002 : Step(114): len = 655679, overlap = 139.406
PHY-3002 : Step(115): len = 658985, overlap = 143.906
PHY-3002 : Step(116): len = 660843, overlap = 139.531
PHY-3002 : Step(117): len = 663203, overlap = 142.625
PHY-3002 : Step(118): len = 665292, overlap = 142.594
PHY-3002 : Step(119): len = 666446, overlap = 142.75
PHY-3002 : Step(120): len = 666240, overlap = 151.062
PHY-3002 : Step(121): len = 666321, overlap = 144.875
PHY-3002 : Step(122): len = 667084, overlap = 144.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017402s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15486.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 898568, over cnt = 2072(5%), over = 11359, worst = 78
PHY-1001 : End global iterations;  0.698572s wall, 1.171875s user + 0.140625s system = 1.312500s CPU (187.9%)

PHY-1001 : Congestion index: top1 = 108.73, top5 = 82.44, top10 = 68.49, top15 = 60.60.
PHY-3001 : End congestion estimation;  0.871774s wall, 1.343750s user + 0.140625s system = 1.484375s CPU (170.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.582577s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179479
PHY-3002 : Step(123): len = 783884, overlap = 80.2188
PHY-3002 : Step(124): len = 779824, overlap = 76.1562
PHY-3002 : Step(125): len = 771536, overlap = 76.0312
PHY-3002 : Step(126): len = 767151, overlap = 78.75
PHY-3002 : Step(127): len = 765307, overlap = 64.75
PHY-3002 : Step(128): len = 763660, overlap = 53.7812
PHY-3002 : Step(129): len = 763180, overlap = 46.5938
PHY-3002 : Step(130): len = 763042, overlap = 37.6562
PHY-3002 : Step(131): len = 761212, overlap = 36.75
PHY-3002 : Step(132): len = 759088, overlap = 35.0938
PHY-3002 : Step(133): len = 757094, overlap = 40.3438
PHY-3002 : Step(134): len = 755579, overlap = 40.25
PHY-3002 : Step(135): len = 754371, overlap = 43.4375
PHY-3002 : Step(136): len = 752690, overlap = 42.5
PHY-3002 : Step(137): len = 750102, overlap = 45.9688
PHY-3002 : Step(138): len = 748055, overlap = 45.625
PHY-3002 : Step(139): len = 747496, overlap = 46.125
PHY-3002 : Step(140): len = 745270, overlap = 45.0625
PHY-3002 : Step(141): len = 742923, overlap = 41.5625
PHY-3002 : Step(142): len = 743212, overlap = 39.5625
PHY-3002 : Step(143): len = 741762, overlap = 41.0938
PHY-3002 : Step(144): len = 739410, overlap = 44.9688
PHY-3002 : Step(145): len = 737798, overlap = 48.375
PHY-3002 : Step(146): len = 738362, overlap = 45.625
PHY-3002 : Step(147): len = 736300, overlap = 44.4375
PHY-3002 : Step(148): len = 735722, overlap = 43.9062
PHY-3002 : Step(149): len = 733795, overlap = 43.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358957
PHY-3002 : Step(150): len = 743247, overlap = 41.5625
PHY-3002 : Step(151): len = 751734, overlap = 41.9062
PHY-3002 : Step(152): len = 760482, overlap = 47.0938
PHY-3002 : Step(153): len = 762994, overlap = 45.6562
PHY-3002 : Step(154): len = 762058, overlap = 45.2188
PHY-3002 : Step(155): len = 761922, overlap = 43.2188
PHY-3002 : Step(156): len = 763672, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000624228
PHY-3002 : Step(157): len = 770550, overlap = 45.1562
PHY-3002 : Step(158): len = 773114, overlap = 46.8438
PHY-3002 : Step(159): len = 779076, overlap = 42.625
PHY-3002 : Step(160): len = 787537, overlap = 37.2188
PHY-3002 : Step(161): len = 793642, overlap = 34.5
PHY-3002 : Step(162): len = 793518, overlap = 33.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00124846
PHY-3002 : Step(163): len = 795042, overlap = 33.5625
PHY-3002 : Step(164): len = 798300, overlap = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 85/15486.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 919984, over cnt = 2887(8%), over = 12074, worst = 40
PHY-1001 : End global iterations;  0.968152s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (158.2%)

PHY-1001 : Congestion index: top1 = 89.44, top5 = 72.96, top10 = 64.53, top15 = 59.36.
PHY-3001 : End congestion estimation;  1.191409s wall, 1.656250s user + 0.109375s system = 1.765625s CPU (148.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.609290s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000222683
PHY-3002 : Step(165): len = 795377, overlap = 126.469
PHY-3002 : Step(166): len = 782492, overlap = 98.375
PHY-3002 : Step(167): len = 767894, overlap = 90.9688
PHY-3002 : Step(168): len = 752517, overlap = 92.6875
PHY-3002 : Step(169): len = 738232, overlap = 99.9375
PHY-3002 : Step(170): len = 727636, overlap = 100.125
PHY-3002 : Step(171): len = 717020, overlap = 99.125
PHY-3002 : Step(172): len = 707871, overlap = 108.594
PHY-3002 : Step(173): len = 699792, overlap = 112.312
PHY-3002 : Step(174): len = 695185, overlap = 110.438
PHY-3002 : Step(175): len = 691903, overlap = 115.375
PHY-3002 : Step(176): len = 687940, overlap = 120.406
PHY-3002 : Step(177): len = 683693, overlap = 130.969
PHY-3002 : Step(178): len = 681724, overlap = 126.031
PHY-3002 : Step(179): len = 679912, overlap = 136.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000445366
PHY-3002 : Step(180): len = 688026, overlap = 117.156
PHY-3002 : Step(181): len = 696312, overlap = 106.812
PHY-3002 : Step(182): len = 701733, overlap = 106.844
PHY-3002 : Step(183): len = 705234, overlap = 106.812
PHY-3002 : Step(184): len = 709022, overlap = 103.219
PHY-3002 : Step(185): len = 713177, overlap = 94.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000890732
PHY-3002 : Step(186): len = 719700, overlap = 88.7188
PHY-3002 : Step(187): len = 722968, overlap = 83.8125
PHY-3002 : Step(188): len = 728531, overlap = 74.25
PHY-3002 : Step(189): len = 734871, overlap = 71.6875
PHY-3002 : Step(190): len = 740254, overlap = 68
PHY-3002 : Step(191): len = 743246, overlap = 64.6875
PHY-3002 : Step(192): len = 745214, overlap = 66.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64514, tnet num: 15187, tinst num: 12970, tnode num: 76458, tedge num: 106809.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.047195s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (100.0%)

RUN-1004 : used memory is 542 MB, reserved memory is 527 MB, peak memory is 630 MB
OPT-1001 : Total overflow 327.00 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 400/15486.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 878144, over cnt = 3289(9%), over = 11705, worst = 23
PHY-1001 : End global iterations;  1.042358s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (140.9%)

PHY-1001 : Congestion index: top1 = 84.55, top5 = 69.57, top10 = 61.94, top15 = 57.20.
PHY-1001 : End incremental global routing;  1.250494s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (133.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.639822s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (100.1%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12853 has valid locations, 184 needs to be replaced
PHY-3001 : design contains 13129 instances, 8345 luts, 3573 seqs, 1070 slices, 188 macros(1070 instances: 700 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 759760
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13523/15645.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 887112, over cnt = 3308(9%), over = 11830, worst = 23
PHY-1001 : End global iterations;  0.185969s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (134.4%)

PHY-1001 : Congestion index: top1 = 85.15, top5 = 70.02, top10 = 62.42, top15 = 57.67.
PHY-3001 : End congestion estimation;  0.424433s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (114.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65101, tnet num: 15346, tinst num: 13129, tnode num: 77423, tedge num: 107665.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.134441s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (100.5%)

RUN-1004 : used memory is 582 MB, reserved memory is 577 MB, peak memory is 640 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.775315s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 759230, overlap = 0.6875
PHY-3002 : Step(194): len = 759323, overlap = 0.875
PHY-3002 : Step(195): len = 759267, overlap = 0.59375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13583/15645.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 886104, over cnt = 3309(9%), over = 11849, worst = 23
PHY-1001 : End global iterations;  0.158702s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (147.7%)

PHY-1001 : Congestion index: top1 = 85.04, top5 = 70.15, top10 = 62.53, top15 = 57.71.
PHY-3001 : End congestion estimation;  0.398852s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (117.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.634193s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000431429
PHY-3002 : Step(196): len = 759111, overlap = 66.8438
PHY-3002 : Step(197): len = 759190, overlap = 66.8438
PHY-3001 : Final: Len = 759190, Over = 66.8438
PHY-3001 : End incremental placement;  3.642824s wall, 3.687500s user + 0.171875s system = 3.859375s CPU (105.9%)

OPT-1001 : Total overflow 329.06 peak overflow 3.09
OPT-1001 : End high-fanout net optimization;  5.914053s wall, 6.296875s user + 0.250000s system = 6.546875s CPU (110.7%)

OPT-1001 : Current memory(MB): used = 638, reserve = 627, peak = 652.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13625/15645.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 888056, over cnt = 3281(9%), over = 11372, worst = 23
PHY-1002 : len = 939408, over cnt = 2279(6%), over = 5973, worst = 21
PHY-1002 : len = 991816, over cnt = 804(2%), over = 1977, worst = 21
PHY-1002 : len = 1.02401e+06, over cnt = 150(0%), over = 210, worst = 11
PHY-1002 : len = 1.02809e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.662117s wall, 2.234375s user + 0.062500s system = 2.296875s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 69.09, top5 = 60.97, top10 = 56.69, top15 = 53.90.
OPT-1001 : End congestion update;  1.903946s wall, 2.468750s user + 0.062500s system = 2.531250s CPU (132.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15346 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.552513s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (101.8%)

OPT-0007 : Start: WNS -28496 TNS -311890 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 639, reserve = 628, peak = 652.
OPT-1001 : End physical optimization;  9.650746s wall, 10.687500s user + 0.390625s system = 11.078125s CPU (114.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8345 LUT to BLE ...
SYN-4008 : Packed 8345 LUT and 1412 SEQ to BLE.
SYN-4003 : Packing 2161 remaining SEQ's ...
SYN-4005 : Packed 1968 SEQ with LUT/SLICE
SYN-4006 : 5003 single LUT's are left
SYN-4006 : 193 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8538/9757 primitive instances ...
PHY-3001 : End packing;  0.825507s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.3%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6057 instances
RUN-1001 : 2957 mslices, 2957 lslices, 79 pads, 20 brams, 29 dsps
RUN-1001 : There are total 14497 nets
RUN-1001 : 7450 nets have 2 pins
RUN-1001 : 5178 nets have [3 - 5] pins
RUN-1001 : 1033 nets have [6 - 10] pins
RUN-1001 : 384 nets have [11 - 20] pins
RUN-1001 : 446 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6055 instances, 5914 slices, 188 macros(1070 instances: 700 mslices 370 lslices)
PHY-3001 : Cell area utilization is 66%
PHY-3001 : After packing: Len = 777525, Over = 187.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8409/14497.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 994408, over cnt = 2201(6%), over = 3413, worst = 9
PHY-1002 : len = 1.00161e+06, over cnt = 1316(3%), over = 1727, worst = 6
PHY-1002 : len = 1.01516e+06, over cnt = 510(1%), over = 623, worst = 6
PHY-1002 : len = 1.02053e+06, over cnt = 281(0%), over = 326, worst = 4
PHY-1002 : len = 1.0285e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.631590s wall, 2.359375s user + 0.156250s system = 2.515625s CPU (154.2%)

PHY-1001 : Congestion index: top1 = 69.59, top5 = 62.32, top10 = 57.66, top15 = 54.53.
PHY-3001 : End congestion estimation;  1.943599s wall, 2.625000s user + 0.187500s system = 2.812500s CPU (144.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63603, tnet num: 14198, tinst num: 6055, tnode num: 73757, tedge num: 109176.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.321598s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (98.1%)

RUN-1004 : used memory is 597 MB, reserved memory is 588 MB, peak memory is 652 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.938781s wall, 1.828125s user + 0.078125s system = 1.906250s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.09813e-05
PHY-3002 : Step(198): len = 757110, overlap = 201
PHY-3002 : Step(199): len = 746412, overlap = 212.25
PHY-3002 : Step(200): len = 739375, overlap = 225.5
PHY-3002 : Step(201): len = 733835, overlap = 235.5
PHY-3002 : Step(202): len = 729933, overlap = 241.75
PHY-3002 : Step(203): len = 726919, overlap = 245.5
PHY-3002 : Step(204): len = 723633, overlap = 251
PHY-3002 : Step(205): len = 721020, overlap = 255.25
PHY-3002 : Step(206): len = 718430, overlap = 253.5
PHY-3002 : Step(207): len = 715597, overlap = 252.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141963
PHY-3002 : Step(208): len = 730973, overlap = 227
PHY-3002 : Step(209): len = 744047, overlap = 211.5
PHY-3002 : Step(210): len = 750755, overlap = 203.25
PHY-3002 : Step(211): len = 755338, overlap = 203.5
PHY-3002 : Step(212): len = 758298, overlap = 204.25
PHY-3002 : Step(213): len = 760640, overlap = 192.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000283925
PHY-3002 : Step(214): len = 774922, overlap = 180.5
PHY-3002 : Step(215): len = 781995, overlap = 177.75
PHY-3002 : Step(216): len = 791909, overlap = 164
PHY-3002 : Step(217): len = 799479, overlap = 147
PHY-3002 : Step(218): len = 801079, overlap = 145.25
PHY-3002 : Step(219): len = 801670, overlap = 149.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00056785
PHY-3002 : Step(220): len = 810579, overlap = 137.25
PHY-3002 : Step(221): len = 816962, overlap = 131.5
PHY-3002 : Step(222): len = 825421, overlap = 122.25
PHY-3002 : Step(223): len = 831682, overlap = 114
PHY-3002 : Step(224): len = 834407, overlap = 119.5
PHY-3002 : Step(225): len = 836359, overlap = 128.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0010697
PHY-3002 : Step(226): len = 841948, overlap = 120.75
PHY-3002 : Step(227): len = 845875, overlap = 121.25
PHY-3002 : Step(228): len = 850485, overlap = 119
PHY-3002 : Step(229): len = 857971, overlap = 115.25
PHY-3002 : Step(230): len = 863378, overlap = 113.75
PHY-3002 : Step(231): len = 865852, overlap = 116.25
PHY-3002 : Step(232): len = 866497, overlap = 113.75
PHY-3002 : Step(233): len = 866106, overlap = 111
PHY-3002 : Step(234): len = 865845, overlap = 110.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00196372
PHY-3002 : Step(235): len = 869191, overlap = 108.25
PHY-3002 : Step(236): len = 872937, overlap = 107.75
PHY-3002 : Step(237): len = 875573, overlap = 108.25
PHY-3002 : Step(238): len = 879638, overlap = 109.25
PHY-3002 : Step(239): len = 882801, overlap = 108.75
PHY-3002 : Step(240): len = 886161, overlap = 107.25
PHY-3002 : Step(241): len = 890867, overlap = 104.75
PHY-3002 : Step(242): len = 893290, overlap = 106
PHY-3002 : Step(243): len = 894109, overlap = 105.25
PHY-3002 : Step(244): len = 894702, overlap = 104.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00364468
PHY-3002 : Step(245): len = 896927, overlap = 105.5
PHY-3002 : Step(246): len = 900116, overlap = 106
PHY-3002 : Step(247): len = 903663, overlap = 107.5
PHY-3002 : Step(248): len = 905245, overlap = 107.25
PHY-3002 : Step(249): len = 907279, overlap = 106.75
PHY-3002 : Step(250): len = 911164, overlap = 101.5
PHY-3002 : Step(251): len = 913608, overlap = 99.5
PHY-3002 : Step(252): len = 914348, overlap = 98.5
PHY-3002 : Step(253): len = 915680, overlap = 98.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00624551
PHY-3002 : Step(254): len = 916716, overlap = 97.75
PHY-3002 : Step(255): len = 919697, overlap = 100
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.998775s wall, 0.796875s user + 1.906250s system = 2.703125s CPU (270.6%)

PHY-3001 : Trial Legalized: Len = 949426
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 122/14497.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12983e+06, over cnt = 2874(8%), over = 4977, worst = 8
PHY-1002 : len = 1.14962e+06, over cnt = 1679(4%), over = 2501, worst = 8
PHY-1002 : len = 1.16029e+06, over cnt = 1026(2%), over = 1510, worst = 7
PHY-1002 : len = 1.17944e+06, over cnt = 229(0%), over = 321, worst = 6
PHY-1002 : len = 1.18394e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.913082s wall, 3.093750s user + 0.203125s system = 3.296875s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 66.66, top5 = 59.38, top10 = 55.56, top15 = 52.97.
PHY-3001 : End congestion estimation;  2.247595s wall, 3.421875s user + 0.203125s system = 3.625000s CPU (161.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.669247s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000332417
PHY-3002 : Step(256): len = 908121, overlap = 37.5
PHY-3002 : Step(257): len = 890233, overlap = 45.5
PHY-3002 : Step(258): len = 874423, overlap = 64.75
PHY-3002 : Step(259): len = 862895, overlap = 77
PHY-3002 : Step(260): len = 854796, overlap = 85.5
PHY-3002 : Step(261): len = 847813, overlap = 90.25
PHY-3002 : Step(262): len = 844429, overlap = 97.75
PHY-3002 : Step(263): len = 841747, overlap = 98.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043312s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.2%)

PHY-3001 : Legalized: Len = 865664, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047651s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.4%)

PHY-3001 : 59 instances has been re-located, deltaX = 15, deltaY = 42, maxDist = 1.
PHY-3001 : Final: Len = 866446, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63603, tnet num: 14198, tinst num: 6055, tnode num: 73757, tedge num: 109176.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.450493s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.2%)

RUN-1004 : used memory is 622 MB, reserved memory is 630 MB, peak memory is 682 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2815/14497.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.03912e+06, over cnt = 2734(7%), over = 4618, worst = 8
PHY-1002 : len = 1.06168e+06, over cnt = 1611(4%), over = 2189, worst = 6
PHY-1002 : len = 1.08162e+06, over cnt = 472(1%), over = 622, worst = 4
PHY-1002 : len = 1.08818e+06, over cnt = 176(0%), over = 248, worst = 4
PHY-1002 : len = 1.09158e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.090720s wall, 2.890625s user + 0.078125s system = 2.968750s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 66.14, top5 = 59.80, top10 = 55.90, top15 = 53.17.
PHY-1001 : End incremental global routing;  2.397834s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (136.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.642552s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (99.7%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5960 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 6063 instances, 5922 slices, 188 macros(1070 instances: 700 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 868886
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13257/14506.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09401e+06, over cnt = 83(0%), over = 94, worst = 4
PHY-1002 : len = 1.09401e+06, over cnt = 41(0%), over = 44, worst = 4
PHY-1002 : len = 1.09422e+06, over cnt = 22(0%), over = 22, worst = 1
PHY-1002 : len = 1.09426e+06, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 1.09482e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.747171s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (108.7%)

PHY-1001 : Congestion index: top1 = 66.08, top5 = 59.91, top10 = 56.00, top15 = 53.31.
PHY-3001 : End congestion estimation;  1.053022s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (106.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63678, tnet num: 14207, tinst num: 6063, tnode num: 73844, tedge num: 109281.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.520362s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (99.7%)

RUN-1004 : used memory is 651 MB, reserved memory is 652 MB, peak memory is 689 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.178733s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(264): len = 868057, overlap = 0.5
PHY-3002 : Step(265): len = 867919, overlap = 0.5
PHY-3002 : Step(266): len = 867780, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13249/14506.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09309e+06, over cnt = 51(0%), over = 62, worst = 4
PHY-1002 : len = 1.09318e+06, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 1.0934e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.09346e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.09362e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.840137s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 59.88, top10 = 55.93, top15 = 53.24.
PHY-3001 : End congestion estimation;  1.181623s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (99.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.754270s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000428627
PHY-3002 : Step(267): len = 867724, overlap = 0.75
PHY-3002 : Step(268): len = 867699, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 867844, Over = 0
PHY-3001 : End spreading;  0.045688s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (102.6%)

PHY-3001 : Final: Len = 867844, Over = 0
PHY-3001 : End incremental placement;  5.588712s wall, 5.453125s user + 0.250000s system = 5.703125s CPU (102.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.064662s wall, 9.671875s user + 0.390625s system = 10.062500s CPU (111.0%)

OPT-1001 : Current memory(MB): used = 700, reserve = 695, peak = 702.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13246/14506.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09357e+06, over cnt = 49(0%), over = 59, worst = 4
PHY-1002 : len = 1.09365e+06, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 1.09413e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.499443s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.1%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 59.80, top10 = 55.87, top15 = 53.18.
OPT-1001 : End congestion update;  0.843114s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.628079s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.5%)

OPT-0007 : Start: WNS -26545 TNS -290479 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.473964s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 700, reserve = 695, peak = 702.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.615262s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (101.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13265/14506.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09413e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126509s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 59.80, top10 = 55.87, top15 = 53.18.
PHY-1001 : End incremental global routing;  0.447297s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (97.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.686742s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13265/14506.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09413e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129107s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.8%)

PHY-1001 : Congestion index: top1 = 66.03, top5 = 59.80, top10 = 55.87, top15 = 53.18.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.602025s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (98.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -26545 TNS -290479 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 65.586207
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -26545ps with too many logic level 62 
RUN-1001 :       #2 path slack -26545ps with too many logic level 62 
RUN-1001 :       #3 path slack -26545ps with too many logic level 62 
RUN-1001 :       #4 path slack -26545ps with too many logic level 62 
RUN-1001 :       #5 path slack -26495ps with too many logic level 62 
RUN-1001 :       #6 path slack -26495ps with too many logic level 62 
RUN-1001 :       #7 path slack -26445ps with too many logic level 62 
RUN-1001 :       #8 path slack -26445ps with too many logic level 62 
RUN-1001 :       #9 path slack -26445ps with too many logic level 62 
RUN-1001 :       #10 path slack -26445ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14506 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14506 nets
OPT-1001 : End physical optimization;  15.131444s wall, 15.593750s user + 0.531250s system = 16.125000s CPU (106.6%)

RUN-1003 : finish command "place" in  46.338106s wall, 74.796875s user + 13.281250s system = 88.078125s CPU (190.1%)

RUN-1004 : used memory is 603 MB, reserved memory is 603 MB, peak memory is 702 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.291462s wall, 3.796875s user + 0.140625s system = 3.937500s CPU (171.8%)

RUN-1004 : used memory is 610 MB, reserved memory is 614 MB, peak memory is 702 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1002 : start command "set_param route priority routability"
RUN-1001 : Print Route Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :    Parameters    |   Settings    |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :      effort      |     high      |      medium      |   *    
RUN-1001 :     fix_hold     |      off      |       off        |        
RUN-1001 :    opt_timing    |    medium     |      medium      |        
RUN-1001 :   phy_sim_model  |      off      |       off        |        
RUN-1001 :     priority     |  routability  |      timing      |   *    
RUN-1001 :     swap_pin     |      on       |        on        |        
RUN-1001 : ----------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6065 instances
RUN-1001 : 2960 mslices, 2962 lslices, 79 pads, 20 brams, 29 dsps
RUN-1001 : There are total 14506 nets
RUN-1001 : 7450 nets have 2 pins
RUN-1001 : 5172 nets have [3 - 5] pins
RUN-1001 : 1041 nets have [6 - 10] pins
RUN-1001 : 386 nets have [11 - 20] pins
RUN-1001 : 452 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63678, tnet num: 14207, tinst num: 6063, tnode num: 73844, tedge num: 109281.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.373410s wall, 1.281250s user + 0.093750s system = 1.375000s CPU (100.1%)

RUN-1004 : used memory is 600 MB, reserved memory is 595 MB, peak memory is 702 MB
PHY-1001 : 2960 mslices, 2962 lslices, 79 pads, 20 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
PHY-1001 : Routability prioritized.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02575e+06, over cnt = 2925(8%), over = 5106, worst = 8
PHY-1002 : len = 1.04918e+06, over cnt = 1776(5%), over = 2553, worst = 8
PHY-1002 : len = 1.06853e+06, over cnt = 807(2%), over = 1085, worst = 7
PHY-1002 : len = 1.08435e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 1.08448e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.242221s wall, 3.296875s user + 0.406250s system = 3.703125s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 66.40, top5 = 59.27, top10 = 55.52, top15 = 52.97.
PHY-1001 : End global routing;  2.570158s wall, 3.609375s user + 0.437500s system = 4.046875s CPU (157.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Routability prioritized.
PHY-1001 : Current memory(MB): used = 683, reserve = 678, peak = 702.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/count/count_syn_6 will be merged with clock ethernet/count/count
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 946, reserve = 943, peak = 946.
PHY-1001 : End build detailed router design. 3.983308s wall, 3.828125s user + 0.125000s system = 3.953125s CPU (99.2%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 139864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.926533s wall, 4.625000s user + 0.156250s system = 4.781250s CPU (97.1%)

PHY-1001 : Current memory(MB): used = 981, reserve = 979, peak = 981.
PHY-1001 : End phase 1; 4.932965s wall, 4.640625s user + 0.156250s system = 4.796875s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 7236 net; 21.482422s wall, 21.062500s user + 0.375000s system = 21.437500s CPU (99.8%)

PHY-1022 : len = 2.05783e+06, over cnt = 633(0%), over = 635, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 997, reserve = 993, peak = 997.
PHY-1001 : End initial routed; 54.650185s wall, 74.906250s user + 1.312500s system = 76.218750s CPU (139.5%)

PHY-1001 : Current memory(MB): used = 997, reserve = 993, peak = 997.
PHY-1001 : End phase 2; 54.650219s wall, 74.906250s user + 1.312500s system = 76.218750s CPU (139.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.05082e+06, over cnt = 190(0%), over = 190, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.728508s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.05265e+06, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.934225s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (108.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.05427e+06, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 1.374292s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (103.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.05476e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 2.333611s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (99.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.05525e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 3.817673s wall, 3.765625s user + 0.046875s system = 3.812500s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.05576e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 4.439204s wall, 4.421875s user + 0.015625s system = 4.437500s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.05606e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 5.367103s wall, 5.250000s user + 0.031250s system = 5.281250s CPU (98.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.05606e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 2.222831s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 2.05613e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 3.345390s wall, 3.328125s user + 0.015625s system = 3.343750s CPU (100.0%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 2.05608e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 2.909921s wall, 2.828125s user + 0.078125s system = 2.906250s CPU (99.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 2.05607e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 1.700795s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (99.2%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 2.0563e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.432170s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (101.2%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.05638e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 13; 0.161286s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 468 feed throughs used by 285 nets
PHY-1001 : End commit to database; 1.810576s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 1088, reserve = 1087, peak = 1088.
PHY-1001 : End phase 3; 32.854467s wall, 32.437500s user + 0.390625s system = 32.828125s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 2.05638e+06
PHY-1001 : Current memory(MB): used = 1091, reserve = 1091, peak = 1091.
PHY-1001 : End export database. 0.052550s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.2%)

PHY-1001 : End detail routing;  96.842481s wall, 116.234375s user + 2.000000s system = 118.234375s CPU (122.1%)

RUN-1003 : finish command "route" in  101.656944s wall, 121.968750s user + 2.546875s system = 124.515625s CPU (122.5%)

RUN-1004 : used memory is 977 MB, reserved memory is 991 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11304   out of  19600   57.67%
#reg                     3764   out of  19600   19.20%
#le                     11497
  #lut only              7733   out of  11497   67.26%
  #reg only               193   out of  11497    1.68%
  #lut&reg               3571   out of  11497   31.06%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   5
  #fifo9k                   7
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      13   out of     16   81.25%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                       Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                           2325
#2        differentiator/filter/CLK                  GCLK               mslice             differentiator/filter_clk_r_reg_syn_9.q0     301
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                               81
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                           69
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                           17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0         16
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               lslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1    7
#8        ethernet/count/count                       GCLK               lslice             ethernet/count/count_reg_syn_5.q0            7
#9        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/do_rx_n_syn_84.q0     5
#10       i2c/DUT_FIFO_TX/w_counter_n                GCLK               mslice             i2c/DUT_FIFO_TX/reg0_syn_74.f1               3
#11       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0          1
#12       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                              1
#13       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                           0
#14       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                           0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11497  |10315   |989     |3770    |20      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |8      |8       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |83     |71      |10      |54      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |12     |12      |0       |4       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |99     |84      |15      |57      |0       |0       |
|    KeyToCol                            |KeyToCol                        |89     |74      |15      |47      |0       |0       |
|  Buzzer                                |Buzzer                          |639    |568     |44      |312     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |71     |66      |0       |52      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |60     |52      |8       |33      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |60     |52      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |38     |38      |0       |32      |0       |0       |
|    BDMA_Sound                          |BDMA                            |35     |35      |0       |33      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |63     |46      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |47     |39      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |14     |14      |0       |6       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |6      |6       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |113    |107     |6       |22      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |20      |0       |0       |
|  Interface_9341                        |Interface_9341                  |8      |8       |0       |2       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |91     |85      |6       |34      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |311    |278     |26      |145     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |60      |9       |25      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |56     |56      |0       |37      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |97     |97      |0       |35      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |44     |44      |0       |15      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |2      |2       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |8      |8       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |18     |14      |4       |8       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |141    |140     |0       |85      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |32     |32      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |15      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |14     |14      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |19     |19      |0       |18      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |6      |6       |0       |1       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |6      |6       |0       |1       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |38     |38      |0       |15      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |38     |38      |0       |15      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |6      |6       |0       |3       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |4      |4       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |96     |74      |22      |8       |0       |0       |
|  Timer                                 |Timer                           |47     |29      |10      |26      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |203    |191     |12      |108     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |69     |69      |0       |10      |0       |0       |
|  differentiator                        |differentiator                  |1274   |648     |487     |459     |0       |26      |
|    filter                              |filter                          |1115   |561     |415     |442     |0       |24      |
|  ethernet                              |ethernet                        |260    |232     |25      |85      |7       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |244    |219     |25      |70      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |15     |12      |0       |14      |0       |0       |
|    count                               |count                           |1      |1       |0       |1       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |3       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |4       |0       |
|  i2c                                   |i2c                             |426    |334     |92      |84      |0       |0       |
|    DUT_APB                             |apb                             |19     |19      |0       |17      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |64     |64      |0       |19      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |343    |251     |92      |48      |0       |0       |
|  pwm_dac                               |pwm                             |483    |351     |132     |49      |0       |0       |
|  tri_rom                               |tri_rom                         |0      |0       |0       |0       |1       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |1      |1       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |3      |3       |0       |2       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5973   |5910    |59      |1636    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |968    |930     |37      |521     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |97     |96      |0       |94      |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |14     |14      |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |610    |573     |37      |202     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |128    |123     |5       |31      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |62     |48      |14      |26      |0       |0       |
|      u_txreg                           |spi_master_tx                   |390    |372     |18      |139     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |247    |247     |0       |220     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7373  
    #2          2       3118  
    #3          3       1319  
    #4          4       733   
    #5        5-10      1103  
    #6        11-50     746   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.26            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.122228s wall, 3.515625s user + 0.046875s system = 3.562500s CPU (167.9%)

RUN-1004 : used memory is 983 MB, reserved memory is 998 MB, peak memory is 1091 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63678, tnet num: 14207, tinst num: 6063, tnode num: 73844, tedge num: 109281.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.280575s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 987 MB, reserved memory is 1002 MB, peak memory is 1091 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14207 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 14 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	differentiator/filter/CLK_syn_6
	ethernet/count/count_syn_6
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	rgmii_rxc_syn_4
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6063
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14506, pip num: 160796
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 468
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3172 valid insts, and 433992 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011110000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  11.949698s wall, 158.000000s user + 2.906250s system = 160.906250s CPU (1346.5%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1117 MB, peak memory is 1291 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220629_143537.log"
