<pre>name: asicworld_code_verilog_tutorial_bus_con
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_bus_con.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module bus_con (
	a,
	b,
	y
);
	input [3:0] a;
	input [3:0] b;
	output [7:0] y;
	wire [7:0] y;
	assign y = {a, b};
endmodule
</pre>