library verilog;
use verilog.vl_types.all;
entity lab1_m is
end lab1_m;
