#ChipScope Core Inserter Project File Version 3.0
#Thu Dec 07 00:05:10 CST 2017
Project.device.designInputFile=Z\:\\computer-organzation\\final-project\\ComputerCompositionExperiment\\BigProject\\ProjectCPU\\CPUOverall_cs.ngc
Project.device.designOutputFile=Z\:\\computer-organzation\\final-project\\ComputerCompositionExperiment\\BigProject\\ProjectCPU\\CPUOverall_cs.ngc
Project.device.deviceFamily=13
Project.device.enableRPMs=true
Project.device.outputDirectory=Z\:\\computer-organzation\\final-project\\ComputerCompositionExperiment\\BigProject\\ProjectCPU\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=19
Project.filter<0>=*reg*
Project.filter<10>=*myRegi**
Project.filter<11>=*myRegi*'
Project.filter<12>=*myRegi
Project.filter<13>=*stall*
Project.filter<14>=*clear*
Project.filter<15>=*force*
Project.filter<16>=*forceClear*
Project.filter<17>=*forceclear*
Project.filter<18>=*key*
Project.filter<1>=
Project.filter<2>=*predPC*
Project.filter<3>=*jumpTarget*
Project.filter<4>=*predsucc*
Project.filter<5>=*pred*
Project.filter<6>=*break*
Project.filter<7>=*writeready*
Project.filter<8>=*readready*
Project.filter<9>=*myRegi*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=clock
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=UART_inst/o_writeReady
Project.unit<0>.dataChannel<100>=CPUCore_inst/myRegister_inst/regs_1_2
Project.unit<0>.dataChannel<101>=CPUCore_inst/myRegister_inst/regs_1_3
Project.unit<0>.dataChannel<102>=CPUCore_inst/myRegister_inst/regs_1_4
Project.unit<0>.dataChannel<103>=CPUCore_inst/myRegister_inst/regs_1_5
Project.unit<0>.dataChannel<104>=CPUCore_inst/myRegister_inst/regs_1_6
Project.unit<0>.dataChannel<105>=CPUCore_inst/myRegister_inst/regs_1_7
Project.unit<0>.dataChannel<106>=CPUCore_inst/myRegister_inst/regs_1_8
Project.unit<0>.dataChannel<107>=CPUCore_inst/myRegister_inst/regs_1_9
Project.unit<0>.dataChannel<108>=CPUCore_inst/myRegister_inst/regs_2_0
Project.unit<0>.dataChannel<109>=CPUCore_inst/myRegister_inst/regs_2_1
Project.unit<0>.dataChannel<10>=CPUCore_inst/PC_inst/o_PC<12>
Project.unit<0>.dataChannel<110>=CPUCore_inst/myRegister_inst/regs_2_10
Project.unit<0>.dataChannel<111>=CPUCore_inst/myRegister_inst/regs_2_11
Project.unit<0>.dataChannel<112>=CPUCore_inst/myRegister_inst/regs_2_12
Project.unit<0>.dataChannel<113>=CPUCore_inst/myRegister_inst/regs_2_13
Project.unit<0>.dataChannel<114>=CPUCore_inst/myRegister_inst/regs_2_14
Project.unit<0>.dataChannel<115>=CPUCore_inst/myRegister_inst/regs_2_15
Project.unit<0>.dataChannel<116>=CPUCore_inst/myRegister_inst/regs_2_2
Project.unit<0>.dataChannel<117>=CPUCore_inst/myRegister_inst/regs_2_3
Project.unit<0>.dataChannel<118>=CPUCore_inst/myRegister_inst/regs_2_4
Project.unit<0>.dataChannel<119>=CPUCore_inst/myRegister_inst/regs_2_5
Project.unit<0>.dataChannel<11>=CPUCore_inst/PC_inst/o_PC<11>
Project.unit<0>.dataChannel<120>=CPUCore_inst/myRegister_inst/regs_2_6
Project.unit<0>.dataChannel<121>=CPUCore_inst/myRegister_inst/regs_2_7
Project.unit<0>.dataChannel<122>=CPUCore_inst/myRegister_inst/regs_2_8
Project.unit<0>.dataChannel<123>=CPUCore_inst/myRegister_inst/regs_2_9
Project.unit<0>.dataChannel<124>=CPUCore_inst/myRegister_inst/regs_3_0
Project.unit<0>.dataChannel<125>=CPUCore_inst/myRegister_inst/regs_3_1
Project.unit<0>.dataChannel<126>=CPUCore_inst/myRegister_inst/regs_3_10
Project.unit<0>.dataChannel<127>=CPUCore_inst/myRegister_inst/regs_3_11
Project.unit<0>.dataChannel<128>=CPUCore_inst/myRegister_inst/regs_3_12
Project.unit<0>.dataChannel<129>=CPUCore_inst/myRegister_inst/regs_3_13
Project.unit<0>.dataChannel<12>=CPUCore_inst/PC_inst/o_PC<10>
Project.unit<0>.dataChannel<130>=CPUCore_inst/myRegister_inst/regs_3_14
Project.unit<0>.dataChannel<131>=CPUCore_inst/myRegister_inst/regs_3_15
Project.unit<0>.dataChannel<132>=CPUCore_inst/myRegister_inst/regs_3_2
Project.unit<0>.dataChannel<133>=CPUCore_inst/myRegister_inst/regs_3_3
Project.unit<0>.dataChannel<134>=CPUCore_inst/myRegister_inst/regs_3_4
Project.unit<0>.dataChannel<135>=CPUCore_inst/myRegister_inst/regs_3_5
Project.unit<0>.dataChannel<136>=CPUCore_inst/myRegister_inst/regs_3_6
Project.unit<0>.dataChannel<137>=CPUCore_inst/myRegister_inst/regs_3_7
Project.unit<0>.dataChannel<138>=CPUCore_inst/myRegister_inst/regs_3_8
Project.unit<0>.dataChannel<139>=CPUCore_inst/myRegister_inst/regs_3_9
Project.unit<0>.dataChannel<13>=CPUCore_inst/PC_inst/o_PC<9>
Project.unit<0>.dataChannel<140>=CPUCore_inst/myRegister_inst/regs_4_0
Project.unit<0>.dataChannel<141>=CPUCore_inst/myRegister_inst/regs_4_1
Project.unit<0>.dataChannel<142>=CPUCore_inst/myRegister_inst/regs_4_10
Project.unit<0>.dataChannel<143>=CPUCore_inst/myRegister_inst/regs_4_11
Project.unit<0>.dataChannel<144>=CPUCore_inst/myRegister_inst/regs_4_12
Project.unit<0>.dataChannel<145>=CPUCore_inst/myRegister_inst/regs_4_13
Project.unit<0>.dataChannel<146>=CPUCore_inst/myRegister_inst/regs_4_14
Project.unit<0>.dataChannel<147>=CPUCore_inst/myRegister_inst/regs_4_15
Project.unit<0>.dataChannel<148>=CPUCore_inst/myRegister_inst/regs_4_2
Project.unit<0>.dataChannel<149>=CPUCore_inst/myRegister_inst/regs_4_3
Project.unit<0>.dataChannel<14>=CPUCore_inst/PC_inst/o_PC<8>
Project.unit<0>.dataChannel<150>=CPUCore_inst/myRegister_inst/regs_4_4
Project.unit<0>.dataChannel<151>=CPUCore_inst/myRegister_inst/regs_4_5
Project.unit<0>.dataChannel<152>=CPUCore_inst/myRegister_inst/regs_4_6
Project.unit<0>.dataChannel<153>=CPUCore_inst/myRegister_inst/regs_4_7
Project.unit<0>.dataChannel<154>=CPUCore_inst/myRegister_inst/regs_4_8
Project.unit<0>.dataChannel<155>=CPUCore_inst/myRegister_inst/regs_4_9
Project.unit<0>.dataChannel<156>=CPUCore_inst/myRegister_inst/regs_5_0
Project.unit<0>.dataChannel<157>=CPUCore_inst/myRegister_inst/regs_5_1
Project.unit<0>.dataChannel<158>=CPUCore_inst/myRegister_inst/regs_5_10
Project.unit<0>.dataChannel<159>=CPUCore_inst/myRegister_inst/regs_5_11
Project.unit<0>.dataChannel<15>=CPUCore_inst/PC_inst/o_PC<7>
Project.unit<0>.dataChannel<160>=CPUCore_inst/myRegister_inst/regs_5_12
Project.unit<0>.dataChannel<161>=CPUCore_inst/myRegister_inst/regs_5_13
Project.unit<0>.dataChannel<162>=CPUCore_inst/myRegister_inst/regs_5_14
Project.unit<0>.dataChannel<163>=CPUCore_inst/myRegister_inst/regs_5_15
Project.unit<0>.dataChannel<164>=CPUCore_inst/myRegister_inst/regs_5_2
Project.unit<0>.dataChannel<165>=CPUCore_inst/myRegister_inst/regs_5_3
Project.unit<0>.dataChannel<166>=CPUCore_inst/myRegister_inst/regs_5_4
Project.unit<0>.dataChannel<167>=CPUCore_inst/myRegister_inst/regs_5_5
Project.unit<0>.dataChannel<168>=CPUCore_inst/myRegister_inst/regs_5_6
Project.unit<0>.dataChannel<169>=CPUCore_inst/myRegister_inst/regs_5_7
Project.unit<0>.dataChannel<16>=CPUCore_inst/PC_inst/o_PC<6>
Project.unit<0>.dataChannel<170>=CPUCore_inst/myRegister_inst/regs_5_8
Project.unit<0>.dataChannel<171>=CPUCore_inst/myRegister_inst/regs_5_9
Project.unit<0>.dataChannel<172>=CPUCore_inst/myRegister_inst/regs_6_0
Project.unit<0>.dataChannel<173>=CPUCore_inst/myRegister_inst/regs_6_1
Project.unit<0>.dataChannel<174>=CPUCore_inst/myRegister_inst/regs_6_10
Project.unit<0>.dataChannel<175>=CPUCore_inst/myRegister_inst/regs_6_11
Project.unit<0>.dataChannel<176>=CPUCore_inst/myRegister_inst/regs_6_12
Project.unit<0>.dataChannel<177>=CPUCore_inst/myRegister_inst/regs_6_13
Project.unit<0>.dataChannel<178>=CPUCore_inst/myRegister_inst/regs_6_14
Project.unit<0>.dataChannel<179>=CPUCore_inst/myRegister_inst/regs_6_15
Project.unit<0>.dataChannel<17>=CPUCore_inst/PC_inst/o_PC<5>
Project.unit<0>.dataChannel<180>=CPUCore_inst/myRegister_inst/regs_6_2
Project.unit<0>.dataChannel<181>=CPUCore_inst/myRegister_inst/regs_6_3
Project.unit<0>.dataChannel<182>=CPUCore_inst/myRegister_inst/regs_6_4
Project.unit<0>.dataChannel<183>=CPUCore_inst/myRegister_inst/regs_6_5
Project.unit<0>.dataChannel<184>=CPUCore_inst/myRegister_inst/regs_6_6
Project.unit<0>.dataChannel<185>=CPUCore_inst/myRegister_inst/regs_6_7
Project.unit<0>.dataChannel<186>=CPUCore_inst/myRegister_inst/regs_6_8
Project.unit<0>.dataChannel<187>=CPUCore_inst/myRegister_inst/regs_6_9
Project.unit<0>.dataChannel<188>=CPUCore_inst/myRegister_inst/regs_7_0
Project.unit<0>.dataChannel<189>=CPUCore_inst/myRegister_inst/regs_7_1
Project.unit<0>.dataChannel<18>=CPUCore_inst/PC_inst/o_PC<4>
Project.unit<0>.dataChannel<190>=CPUCore_inst/myRegister_inst/regs_7_10
Project.unit<0>.dataChannel<191>=CPUCore_inst/myRegister_inst/regs_7_11
Project.unit<0>.dataChannel<192>=CPUCore_inst/myRegister_inst/regs_7_12
Project.unit<0>.dataChannel<193>=CPUCore_inst/myRegister_inst/regs_7_13
Project.unit<0>.dataChannel<194>=CPUCore_inst/myRegister_inst/regs_7_14
Project.unit<0>.dataChannel<195>=CPUCore_inst/myRegister_inst/regs_7_15
Project.unit<0>.dataChannel<196>=CPUCore_inst/myRegister_inst/regs_7_2
Project.unit<0>.dataChannel<197>=CPUCore_inst/myRegister_inst/regs_7_3
Project.unit<0>.dataChannel<198>=CPUCore_inst/myRegister_inst/regs_7_4
Project.unit<0>.dataChannel<199>=CPUCore_inst/myRegister_inst/regs_7_5
Project.unit<0>.dataChannel<19>=CPUCore_inst/PC_inst/o_PC<3>
Project.unit<0>.dataChannel<1>=UART_inst/o_writeDone
Project.unit<0>.dataChannel<200>=CPUCore_inst/myRegister_inst/regs_7_6
Project.unit<0>.dataChannel<201>=CPUCore_inst/myRegister_inst/regs_7_7
Project.unit<0>.dataChannel<202>=CPUCore_inst/myRegister_inst/regs_7_8
Project.unit<0>.dataChannel<203>=CPUCore_inst/myRegister_inst/regs_7_9
Project.unit<0>.dataChannel<204>=CPUCore_inst/BTB_o_predSucc
Project.unit<0>.dataChannel<205>=CPUCore_inst/JumpAndBranch_o_jumpTarget<0>
Project.unit<0>.dataChannel<206>=CPUCore_inst/JumpAndBranch_o_jumpTarget<10>
Project.unit<0>.dataChannel<207>=CPUCore_inst/JumpAndBranch_o_jumpTarget<11>
Project.unit<0>.dataChannel<208>=CPUCore_inst/JumpAndBranch_o_jumpTarget<12>
Project.unit<0>.dataChannel<209>=CPUCore_inst/JumpAndBranch_o_jumpTarget<13>
Project.unit<0>.dataChannel<20>=CPUCore_inst/PC_inst/o_PC<2>
Project.unit<0>.dataChannel<210>=CPUCore_inst/JumpAndBranch_o_jumpTarget<14>
Project.unit<0>.dataChannel<211>=CPUCore_inst/JumpAndBranch_o_jumpTarget<15>
Project.unit<0>.dataChannel<212>=CPUCore_inst/JumpAndBranch_o_jumpTarget<1>
Project.unit<0>.dataChannel<213>=CPUCore_inst/JumpAndBranch_o_jumpTarget<2>
Project.unit<0>.dataChannel<214>=CPUCore_inst/JumpAndBranch_o_jumpTarget<3>
Project.unit<0>.dataChannel<215>=CPUCore_inst/JumpAndBranch_o_jumpTarget<4>
Project.unit<0>.dataChannel<216>=CPUCore_inst/JumpAndBranch_o_jumpTarget<5>
Project.unit<0>.dataChannel<217>=CPUCore_inst/JumpAndBranch_o_jumpTarget<6>
Project.unit<0>.dataChannel<218>=CPUCore_inst/JumpAndBranch_o_jumpTarget<7>
Project.unit<0>.dataChannel<219>=CPUCore_inst/JumpAndBranch_o_jumpTarget<8>
Project.unit<0>.dataChannel<21>=CPUCore_inst/PC_inst/o_PC<1>
Project.unit<0>.dataChannel<220>=CPUCore_inst/JumpAndBranch_o_jumpTarget<9>
Project.unit<0>.dataChannel<22>=CPUCore_inst/PC_inst/o_PC<0>
Project.unit<0>.dataChannel<23>=CPUCore_inst/BreakController_inst/wait_turns<0>
Project.unit<0>.dataChannel<24>=CPUCore_inst/BreakController_inst/wait_turns<1>
Project.unit<0>.dataChannel<25>=CPUCore_inst/BreakController_inst/wait_turns<2>
Project.unit<0>.dataChannel<26>=CPUCore_inst/BreakController_inst/wait_turns<3>
Project.unit<0>.dataChannel<27>=VGA_inst/VGACore_inst/g1<1>
Project.unit<0>.dataChannel<28>=VGA_inst/VGACore_inst/g1<2>
Project.unit<0>.dataChannel<29>=o_VGA_g_1_OBUF
Project.unit<0>.dataChannel<2>=UART_inst/o_readReady
Project.unit<0>.dataChannel<30>=o_VGA_g_2_OBUF
Project.unit<0>.dataChannel<31>=o_VGA_r_0_OBUF
Project.unit<0>.dataChannel<32>=o_VGA_r_1_OBUF
Project.unit<0>.dataChannel<33>=o_VGA_r_2_OBUF
Project.unit<0>.dataChannel<34>=CPUCore_inst/BreakController_inst/o_EPC<0>
Project.unit<0>.dataChannel<35>=CPUCore_inst/BreakController_inst/o_EPC<1>
Project.unit<0>.dataChannel<36>=CPUCore_inst/BreakController_inst/o_EPC<10>
Project.unit<0>.dataChannel<37>=CPUCore_inst/BreakController_inst/o_EPC<11>
Project.unit<0>.dataChannel<38>=CPUCore_inst/BreakController_inst/o_EPC<12>
Project.unit<0>.dataChannel<39>=CPUCore_inst/BreakController_inst/o_EPC<13>
Project.unit<0>.dataChannel<3>=UART_inst/o_readDone
Project.unit<0>.dataChannel<40>=CPUCore_inst/BreakController_inst/o_EPC<14>
Project.unit<0>.dataChannel<41>=CPUCore_inst/BreakController_inst/o_EPC<15>
Project.unit<0>.dataChannel<42>=CPUCore_inst/BreakController_inst/o_EPC<2>
Project.unit<0>.dataChannel<43>=CPUCore_inst/BreakController_inst/o_EPC<3>
Project.unit<0>.dataChannel<44>=CPUCore_inst/BreakController_inst/o_EPC<4>
Project.unit<0>.dataChannel<45>=CPUCore_inst/BreakController_inst/o_EPC<5>
Project.unit<0>.dataChannel<46>=CPUCore_inst/BreakController_inst/o_EPC<6>
Project.unit<0>.dataChannel<47>=CPUCore_inst/BreakController_inst/o_EPC<7>
Project.unit<0>.dataChannel<48>=CPUCore_inst/BreakController_inst/o_EPC<8>
Project.unit<0>.dataChannel<49>=CPUCore_inst/BreakController_inst/o_EPC<9>
Project.unit<0>.dataChannel<4>=UART_inst/o_rdn
Project.unit<0>.dataChannel<50>=CPUCore_inst/BreakController_inst/IH
Project.unit<0>.dataChannel<51>=i_UART_data_ready_IBUF
Project.unit<0>.dataChannel<52>=i_UART_tsre_IBUF
Project.unit<0>.dataChannel<53>=i_UART_tbre_IBUF
Project.unit<0>.dataChannel<54>=UART_inst/r_RX_State_FSM_FFd1
Project.unit<0>.dataChannel<55>=UART_inst/r_RX_State_FSM_FFd2
Project.unit<0>.dataChannel<56>=UART_inst/r_TX_State_FSM_FFd1
Project.unit<0>.dataChannel<57>=UART_inst/r_TX_State_FSM_FFd2
Project.unit<0>.dataChannel<58>=UART_inst/r_TX_State_FSM_FFd3
Project.unit<0>.dataChannel<59>=CPUCore_o_IM_o_inst<15>
Project.unit<0>.dataChannel<5>=UART_inst/o_bus_EN
Project.unit<0>.dataChannel<60>=CPUCore_o_IM_o_inst<14>
Project.unit<0>.dataChannel<61>=CPUCore_o_IM_o_inst<13>
Project.unit<0>.dataChannel<62>=CPUCore_inst/BreakController_inst/wait_turns<3>
Project.unit<0>.dataChannel<63>=CPUCore_inst/BreakController_inst/wait_turns<2>
Project.unit<0>.dataChannel<64>=CPUCore_inst/BreakController_inst/wait_turns<1>
Project.unit<0>.dataChannel<65>=CPUCore_inst/BreakController_inst/wait_turns<0>
Project.unit<0>.dataChannel<66>=CPUCore_inst/BreakController_inst/o_EPC_not0001
Project.unit<0>.dataChannel<67>=Keyboard_inst/KeyboardInput_inst/DataReady
Project.unit<0>.dataChannel<68>=CPUCore_o_keyNDataReceive
Project.unit<0>.dataChannel<69>=Keyboard_inst/KeyboardInput_inst/code<0>
Project.unit<0>.dataChannel<6>=SystemBusController_UART_readBegin
Project.unit<0>.dataChannel<70>=Keyboard_inst/KeyboardInput_inst/code<1>
Project.unit<0>.dataChannel<71>=Keyboard_inst/KeyboardInput_inst/code<2>
Project.unit<0>.dataChannel<72>=Keyboard_inst/KeyboardInput_inst/code<3>
Project.unit<0>.dataChannel<73>=Keyboard_inst/KeyboardInput_inst/code<4>
Project.unit<0>.dataChannel<74>=Keyboard_inst/KeyboardInput_inst/code<5>
Project.unit<0>.dataChannel<75>=Keyboard_inst/KeyboardInput_inst/code<6>
Project.unit<0>.dataChannel<76>=CPUCore_inst/myRegister_inst/regs_0_0
Project.unit<0>.dataChannel<77>=CPUCore_inst/myRegister_inst/regs_0_1
Project.unit<0>.dataChannel<78>=CPUCore_inst/myRegister_inst/regs_0_10
Project.unit<0>.dataChannel<79>=CPUCore_inst/myRegister_inst/regs_0_11
Project.unit<0>.dataChannel<7>=CPUCore_inst/PC_inst/o_PC<15>
Project.unit<0>.dataChannel<80>=CPUCore_inst/myRegister_inst/regs_0_12
Project.unit<0>.dataChannel<81>=CPUCore_inst/myRegister_inst/regs_0_13
Project.unit<0>.dataChannel<82>=CPUCore_inst/myRegister_inst/regs_0_14
Project.unit<0>.dataChannel<83>=CPUCore_inst/myRegister_inst/regs_0_15
Project.unit<0>.dataChannel<84>=CPUCore_inst/myRegister_inst/regs_0_2
Project.unit<0>.dataChannel<85>=CPUCore_inst/myRegister_inst/regs_0_3
Project.unit<0>.dataChannel<86>=CPUCore_inst/myRegister_inst/regs_0_4
Project.unit<0>.dataChannel<87>=CPUCore_inst/myRegister_inst/regs_0_5
Project.unit<0>.dataChannel<88>=CPUCore_inst/myRegister_inst/regs_0_6
Project.unit<0>.dataChannel<89>=CPUCore_inst/myRegister_inst/regs_0_7
Project.unit<0>.dataChannel<8>=CPUCore_inst/PC_inst/o_PC<14>
Project.unit<0>.dataChannel<90>=CPUCore_inst/myRegister_inst/regs_0_8
Project.unit<0>.dataChannel<91>=CPUCore_inst/myRegister_inst/regs_0_9
Project.unit<0>.dataChannel<92>=CPUCore_inst/myRegister_inst/regs_1_0
Project.unit<0>.dataChannel<93>=CPUCore_inst/myRegister_inst/regs_1_1
Project.unit<0>.dataChannel<94>=CPUCore_inst/myRegister_inst/regs_1_10
Project.unit<0>.dataChannel<95>=CPUCore_inst/myRegister_inst/regs_1_11
Project.unit<0>.dataChannel<96>=CPUCore_inst/myRegister_inst/regs_1_12
Project.unit<0>.dataChannel<97>=CPUCore_inst/myRegister_inst/regs_1_13
Project.unit<0>.dataChannel<98>=CPUCore_inst/myRegister_inst/regs_1_14
Project.unit<0>.dataChannel<99>=CPUCore_inst/myRegister_inst/regs_1_15
Project.unit<0>.dataChannel<9>=CPUCore_inst/PC_inst/o_PC<13>
Project.unit<0>.dataDepth=1024
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=237
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=UART_inst/o_writeReady
Project.unit<0>.triggerChannel<0><100>=CPUCore_inst/myRegister_inst/regs_1_2
Project.unit<0>.triggerChannel<0><101>=CPUCore_inst/myRegister_inst/regs_1_3
Project.unit<0>.triggerChannel<0><102>=CPUCore_inst/myRegister_inst/regs_1_4
Project.unit<0>.triggerChannel<0><103>=CPUCore_inst/myRegister_inst/regs_1_5
Project.unit<0>.triggerChannel<0><104>=CPUCore_inst/myRegister_inst/regs_1_6
Project.unit<0>.triggerChannel<0><105>=CPUCore_inst/myRegister_inst/regs_1_7
Project.unit<0>.triggerChannel<0><106>=CPUCore_inst/myRegister_inst/regs_1_8
Project.unit<0>.triggerChannel<0><107>=CPUCore_inst/myRegister_inst/regs_1_9
Project.unit<0>.triggerChannel<0><108>=CPUCore_inst/myRegister_inst/regs_2_0
Project.unit<0>.triggerChannel<0><109>=CPUCore_inst/myRegister_inst/regs_2_1
Project.unit<0>.triggerChannel<0><10>=CPUCore_inst/PC_inst/o_PC<12>
Project.unit<0>.triggerChannel<0><110>=CPUCore_inst/myRegister_inst/regs_2_10
Project.unit<0>.triggerChannel<0><111>=CPUCore_inst/myRegister_inst/regs_2_11
Project.unit<0>.triggerChannel<0><112>=CPUCore_inst/myRegister_inst/regs_2_12
Project.unit<0>.triggerChannel<0><113>=CPUCore_inst/myRegister_inst/regs_2_13
Project.unit<0>.triggerChannel<0><114>=CPUCore_inst/myRegister_inst/regs_2_14
Project.unit<0>.triggerChannel<0><115>=CPUCore_inst/myRegister_inst/regs_2_15
Project.unit<0>.triggerChannel<0><116>=CPUCore_inst/myRegister_inst/regs_2_2
Project.unit<0>.triggerChannel<0><117>=CPUCore_inst/myRegister_inst/regs_2_3
Project.unit<0>.triggerChannel<0><118>=CPUCore_inst/myRegister_inst/regs_2_4
Project.unit<0>.triggerChannel<0><119>=CPUCore_inst/myRegister_inst/regs_2_5
Project.unit<0>.triggerChannel<0><11>=CPUCore_inst/PC_inst/o_PC<11>
Project.unit<0>.triggerChannel<0><120>=CPUCore_inst/myRegister_inst/regs_2_6
Project.unit<0>.triggerChannel<0><121>=CPUCore_inst/myRegister_inst/regs_2_7
Project.unit<0>.triggerChannel<0><122>=CPUCore_inst/myRegister_inst/regs_2_8
Project.unit<0>.triggerChannel<0><123>=CPUCore_inst/myRegister_inst/regs_2_9
Project.unit<0>.triggerChannel<0><124>=CPUCore_inst/myRegister_inst/regs_3_0
Project.unit<0>.triggerChannel<0><125>=CPUCore_inst/myRegister_inst/regs_3_1
Project.unit<0>.triggerChannel<0><126>=CPUCore_inst/myRegister_inst/regs_3_10
Project.unit<0>.triggerChannel<0><127>=CPUCore_inst/myRegister_inst/regs_3_11
Project.unit<0>.triggerChannel<0><128>=CPUCore_inst/myRegister_inst/regs_3_12
Project.unit<0>.triggerChannel<0><129>=CPUCore_inst/myRegister_inst/regs_3_13
Project.unit<0>.triggerChannel<0><12>=CPUCore_inst/PC_inst/o_PC<10>
Project.unit<0>.triggerChannel<0><130>=CPUCore_inst/myRegister_inst/regs_3_14
Project.unit<0>.triggerChannel<0><131>=CPUCore_inst/myRegister_inst/regs_3_15
Project.unit<0>.triggerChannel<0><132>=CPUCore_inst/myRegister_inst/regs_3_2
Project.unit<0>.triggerChannel<0><133>=CPUCore_inst/myRegister_inst/regs_3_3
Project.unit<0>.triggerChannel<0><134>=CPUCore_inst/myRegister_inst/regs_3_4
Project.unit<0>.triggerChannel<0><135>=CPUCore_inst/myRegister_inst/regs_3_5
Project.unit<0>.triggerChannel<0><136>=CPUCore_inst/myRegister_inst/regs_3_6
Project.unit<0>.triggerChannel<0><137>=CPUCore_inst/myRegister_inst/regs_3_7
Project.unit<0>.triggerChannel<0><138>=CPUCore_inst/myRegister_inst/regs_3_8
Project.unit<0>.triggerChannel<0><139>=CPUCore_inst/myRegister_inst/regs_3_9
Project.unit<0>.triggerChannel<0><13>=CPUCore_inst/PC_inst/o_PC<9>
Project.unit<0>.triggerChannel<0><140>=CPUCore_inst/myRegister_inst/regs_4_0
Project.unit<0>.triggerChannel<0><141>=CPUCore_inst/myRegister_inst/regs_4_1
Project.unit<0>.triggerChannel<0><142>=CPUCore_inst/myRegister_inst/regs_4_10
Project.unit<0>.triggerChannel<0><143>=CPUCore_inst/myRegister_inst/regs_4_11
Project.unit<0>.triggerChannel<0><144>=CPUCore_inst/myRegister_inst/regs_4_12
Project.unit<0>.triggerChannel<0><145>=CPUCore_inst/myRegister_inst/regs_4_13
Project.unit<0>.triggerChannel<0><146>=CPUCore_inst/myRegister_inst/regs_4_14
Project.unit<0>.triggerChannel<0><147>=CPUCore_inst/myRegister_inst/regs_4_15
Project.unit<0>.triggerChannel<0><148>=CPUCore_inst/myRegister_inst/regs_4_2
Project.unit<0>.triggerChannel<0><149>=CPUCore_inst/myRegister_inst/regs_4_3
Project.unit<0>.triggerChannel<0><14>=CPUCore_inst/PC_inst/o_PC<8>
Project.unit<0>.triggerChannel<0><150>=CPUCore_inst/myRegister_inst/regs_4_4
Project.unit<0>.triggerChannel<0><151>=CPUCore_inst/myRegister_inst/regs_4_5
Project.unit<0>.triggerChannel<0><152>=CPUCore_inst/myRegister_inst/regs_4_6
Project.unit<0>.triggerChannel<0><153>=CPUCore_inst/myRegister_inst/regs_4_7
Project.unit<0>.triggerChannel<0><154>=CPUCore_inst/myRegister_inst/regs_4_8
Project.unit<0>.triggerChannel<0><155>=CPUCore_inst/myRegister_inst/regs_4_9
Project.unit<0>.triggerChannel<0><156>=CPUCore_inst/myRegister_inst/regs_5_0
Project.unit<0>.triggerChannel<0><157>=CPUCore_inst/myRegister_inst/regs_5_1
Project.unit<0>.triggerChannel<0><158>=CPUCore_inst/myRegister_inst/regs_5_10
Project.unit<0>.triggerChannel<0><159>=CPUCore_inst/myRegister_inst/regs_5_11
Project.unit<0>.triggerChannel<0><15>=CPUCore_inst/PC_inst/o_PC<7>
Project.unit<0>.triggerChannel<0><160>=CPUCore_inst/myRegister_inst/regs_5_12
Project.unit<0>.triggerChannel<0><161>=CPUCore_inst/myRegister_inst/regs_5_13
Project.unit<0>.triggerChannel<0><162>=CPUCore_inst/myRegister_inst/regs_5_14
Project.unit<0>.triggerChannel<0><163>=CPUCore_inst/myRegister_inst/regs_5_15
Project.unit<0>.triggerChannel<0><164>=CPUCore_inst/myRegister_inst/regs_5_2
Project.unit<0>.triggerChannel<0><165>=CPUCore_inst/myRegister_inst/regs_5_3
Project.unit<0>.triggerChannel<0><166>=CPUCore_inst/myRegister_inst/regs_5_4
Project.unit<0>.triggerChannel<0><167>=CPUCore_inst/myRegister_inst/regs_5_5
Project.unit<0>.triggerChannel<0><168>=CPUCore_inst/myRegister_inst/regs_5_6
Project.unit<0>.triggerChannel<0><169>=CPUCore_inst/myRegister_inst/regs_5_7
Project.unit<0>.triggerChannel<0><16>=CPUCore_inst/PC_inst/o_PC<6>
Project.unit<0>.triggerChannel<0><170>=CPUCore_inst/myRegister_inst/regs_5_8
Project.unit<0>.triggerChannel<0><171>=CPUCore_inst/myRegister_inst/regs_5_9
Project.unit<0>.triggerChannel<0><172>=CPUCore_inst/myRegister_inst/regs_6_0
Project.unit<0>.triggerChannel<0><173>=CPUCore_inst/myRegister_inst/regs_6_1
Project.unit<0>.triggerChannel<0><174>=CPUCore_inst/myRegister_inst/regs_6_10
Project.unit<0>.triggerChannel<0><175>=CPUCore_inst/myRegister_inst/regs_6_11
Project.unit<0>.triggerChannel<0><176>=CPUCore_inst/myRegister_inst/regs_6_12
Project.unit<0>.triggerChannel<0><177>=CPUCore_inst/myRegister_inst/regs_6_13
Project.unit<0>.triggerChannel<0><178>=CPUCore_inst/myRegister_inst/regs_6_14
Project.unit<0>.triggerChannel<0><179>=CPUCore_inst/myRegister_inst/regs_6_15
Project.unit<0>.triggerChannel<0><17>=CPUCore_inst/PC_inst/o_PC<5>
Project.unit<0>.triggerChannel<0><180>=CPUCore_inst/myRegister_inst/regs_6_2
Project.unit<0>.triggerChannel<0><181>=CPUCore_inst/myRegister_inst/regs_6_3
Project.unit<0>.triggerChannel<0><182>=CPUCore_inst/myRegister_inst/regs_6_4
Project.unit<0>.triggerChannel<0><183>=CPUCore_inst/myRegister_inst/regs_6_5
Project.unit<0>.triggerChannel<0><184>=CPUCore_inst/myRegister_inst/regs_6_6
Project.unit<0>.triggerChannel<0><185>=CPUCore_inst/myRegister_inst/regs_6_7
Project.unit<0>.triggerChannel<0><186>=CPUCore_inst/myRegister_inst/regs_6_8
Project.unit<0>.triggerChannel<0><187>=CPUCore_inst/myRegister_inst/regs_6_9
Project.unit<0>.triggerChannel<0><188>=CPUCore_inst/myRegister_inst/regs_7_0
Project.unit<0>.triggerChannel<0><189>=CPUCore_inst/myRegister_inst/regs_7_1
Project.unit<0>.triggerChannel<0><18>=CPUCore_inst/PC_inst/o_PC<4>
Project.unit<0>.triggerChannel<0><190>=CPUCore_inst/myRegister_inst/regs_7_10
Project.unit<0>.triggerChannel<0><191>=CPUCore_inst/myRegister_inst/regs_7_11
Project.unit<0>.triggerChannel<0><192>=CPUCore_inst/myRegister_inst/regs_7_12
Project.unit<0>.triggerChannel<0><193>=CPUCore_inst/myRegister_inst/regs_7_13
Project.unit<0>.triggerChannel<0><194>=CPUCore_inst/myRegister_inst/regs_7_14
Project.unit<0>.triggerChannel<0><195>=CPUCore_inst/myRegister_inst/regs_7_15
Project.unit<0>.triggerChannel<0><196>=CPUCore_inst/myRegister_inst/regs_7_2
Project.unit<0>.triggerChannel<0><197>=CPUCore_inst/myRegister_inst/regs_7_3
Project.unit<0>.triggerChannel<0><198>=CPUCore_inst/myRegister_inst/regs_7_4
Project.unit<0>.triggerChannel<0><199>=CPUCore_inst/myRegister_inst/regs_7_5
Project.unit<0>.triggerChannel<0><19>=CPUCore_inst/PC_inst/o_PC<3>
Project.unit<0>.triggerChannel<0><1>=UART_inst/o_writeDone
Project.unit<0>.triggerChannel<0><200>=CPUCore_inst/myRegister_inst/regs_7_6
Project.unit<0>.triggerChannel<0><201>=CPUCore_inst/myRegister_inst/regs_7_7
Project.unit<0>.triggerChannel<0><202>=CPUCore_inst/myRegister_inst/regs_7_8
Project.unit<0>.triggerChannel<0><203>=CPUCore_inst/myRegister_inst/regs_7_9
Project.unit<0>.triggerChannel<0><204>=CPUCore_inst/BTB_o_predSucc
Project.unit<0>.triggerChannel<0><205>=CPUCore_inst/JumpAndBranch_o_jumpTarget<0>
Project.unit<0>.triggerChannel<0><206>=CPUCore_inst/JumpAndBranch_o_jumpTarget<10>
Project.unit<0>.triggerChannel<0><207>=CPUCore_inst/JumpAndBranch_o_jumpTarget<11>
Project.unit<0>.triggerChannel<0><208>=CPUCore_inst/JumpAndBranch_o_jumpTarget<12>
Project.unit<0>.triggerChannel<0><209>=CPUCore_inst/JumpAndBranch_o_jumpTarget<13>
Project.unit<0>.triggerChannel<0><20>=CPUCore_inst/PC_inst/o_PC<2>
Project.unit<0>.triggerChannel<0><210>=CPUCore_inst/JumpAndBranch_o_jumpTarget<14>
Project.unit<0>.triggerChannel<0><211>=CPUCore_inst/JumpAndBranch_o_jumpTarget<15>
Project.unit<0>.triggerChannel<0><212>=CPUCore_inst/JumpAndBranch_o_jumpTarget<1>
Project.unit<0>.triggerChannel<0><213>=CPUCore_inst/JumpAndBranch_o_jumpTarget<2>
Project.unit<0>.triggerChannel<0><214>=CPUCore_inst/JumpAndBranch_o_jumpTarget<3>
Project.unit<0>.triggerChannel<0><215>=CPUCore_inst/JumpAndBranch_o_jumpTarget<4>
Project.unit<0>.triggerChannel<0><216>=CPUCore_inst/JumpAndBranch_o_jumpTarget<5>
Project.unit<0>.triggerChannel<0><217>=CPUCore_inst/JumpAndBranch_o_jumpTarget<6>
Project.unit<0>.triggerChannel<0><218>=CPUCore_inst/JumpAndBranch_o_jumpTarget<7>
Project.unit<0>.triggerChannel<0><219>=CPUCore_inst/JumpAndBranch_o_jumpTarget<8>
Project.unit<0>.triggerChannel<0><21>=CPUCore_inst/PC_inst/o_PC<1>
Project.unit<0>.triggerChannel<0><220>=CPUCore_inst/JumpAndBranch_o_jumpTarget<9>
Project.unit<0>.triggerChannel<0><221>=CPUCore_inst/myRegister_inst/regs_13_0
Project.unit<0>.triggerChannel<0><222>=CPUCore_inst/myRegister_inst/regs_13_1
Project.unit<0>.triggerChannel<0><223>=CPUCore_inst/myRegister_inst/regs_13_10
Project.unit<0>.triggerChannel<0><224>=CPUCore_inst/myRegister_inst/regs_13_11
Project.unit<0>.triggerChannel<0><225>=CPUCore_inst/myRegister_inst/regs_13_12
Project.unit<0>.triggerChannel<0><226>=CPUCore_inst/myRegister_inst/regs_13_13
Project.unit<0>.triggerChannel<0><227>=CPUCore_inst/myRegister_inst/regs_13_14
Project.unit<0>.triggerChannel<0><228>=CPUCore_inst/myRegister_inst/regs_13_15
Project.unit<0>.triggerChannel<0><229>=CPUCore_inst/myRegister_inst/regs_13_2
Project.unit<0>.triggerChannel<0><22>=CPUCore_inst/PC_inst/o_PC<0>
Project.unit<0>.triggerChannel<0><230>=CPUCore_inst/myRegister_inst/regs_13_3
Project.unit<0>.triggerChannel<0><231>=CPUCore_inst/myRegister_inst/regs_13_4
Project.unit<0>.triggerChannel<0><232>=CPUCore_inst/myRegister_inst/regs_13_5
Project.unit<0>.triggerChannel<0><233>=CPUCore_inst/myRegister_inst/regs_13_6
Project.unit<0>.triggerChannel<0><234>=CPUCore_inst/myRegister_inst/regs_13_7
Project.unit<0>.triggerChannel<0><235>=CPUCore_inst/myRegister_inst/regs_13_8
Project.unit<0>.triggerChannel<0><236>=CPUCore_inst/myRegister_inst/regs_13_9
Project.unit<0>.triggerChannel<0><23>=CPUCore_inst/BreakController_inst/wait_turns<0>
Project.unit<0>.triggerChannel<0><24>=CPUCore_inst/BreakController_inst/wait_turns<1>
Project.unit<0>.triggerChannel<0><25>=CPUCore_inst/BreakController_inst/wait_turns<2>
Project.unit<0>.triggerChannel<0><26>=CPUCore_inst/BreakController_inst/wait_turns<3>
Project.unit<0>.triggerChannel<0><27>=VGA_inst/VGACore_inst/g1<1>
Project.unit<0>.triggerChannel<0><28>=VGA_inst/VGACore_inst/g1<2>
Project.unit<0>.triggerChannel<0><29>=o_VGA_g_1_OBUF
Project.unit<0>.triggerChannel<0><2>=UART_inst/o_readReady
Project.unit<0>.triggerChannel<0><30>=o_VGA_g_2_OBUF
Project.unit<0>.triggerChannel<0><31>=o_VGA_r_0_OBUF
Project.unit<0>.triggerChannel<0><32>=o_VGA_r_1_OBUF
Project.unit<0>.triggerChannel<0><33>=o_VGA_r_2_OBUF
Project.unit<0>.triggerChannel<0><34>=CPUCore_inst/BreakController_inst/o_EPC<0>
Project.unit<0>.triggerChannel<0><35>=CPUCore_inst/BreakController_inst/o_EPC<1>
Project.unit<0>.triggerChannel<0><36>=CPUCore_inst/BreakController_inst/o_EPC<10>
Project.unit<0>.triggerChannel<0><37>=CPUCore_inst/BreakController_inst/o_EPC<11>
Project.unit<0>.triggerChannel<0><38>=CPUCore_inst/BreakController_inst/o_EPC<12>
Project.unit<0>.triggerChannel<0><39>=CPUCore_inst/BreakController_inst/o_EPC<13>
Project.unit<0>.triggerChannel<0><3>=UART_inst/o_readDone
Project.unit<0>.triggerChannel<0><40>=CPUCore_inst/BreakController_inst/o_EPC<14>
Project.unit<0>.triggerChannel<0><41>=CPUCore_inst/BreakController_inst/o_EPC<15>
Project.unit<0>.triggerChannel<0><42>=CPUCore_inst/BreakController_inst/o_EPC<2>
Project.unit<0>.triggerChannel<0><43>=CPUCore_inst/BreakController_inst/o_EPC<3>
Project.unit<0>.triggerChannel<0><44>=CPUCore_inst/BreakController_inst/o_EPC<4>
Project.unit<0>.triggerChannel<0><45>=CPUCore_inst/BreakController_inst/o_EPC<5>
Project.unit<0>.triggerChannel<0><46>=CPUCore_inst/BreakController_inst/o_EPC<6>
Project.unit<0>.triggerChannel<0><47>=CPUCore_inst/BreakController_inst/o_EPC<7>
Project.unit<0>.triggerChannel<0><48>=CPUCore_inst/BreakController_inst/o_EPC<8>
Project.unit<0>.triggerChannel<0><49>=CPUCore_inst/BreakController_inst/o_EPC<9>
Project.unit<0>.triggerChannel<0><4>=UART_inst/o_rdn
Project.unit<0>.triggerChannel<0><50>=CPUCore_inst/BreakController_inst/IH
Project.unit<0>.triggerChannel<0><51>=i_UART_data_ready_IBUF
Project.unit<0>.triggerChannel<0><52>=i_UART_tsre_IBUF
Project.unit<0>.triggerChannel<0><53>=i_UART_tbre_IBUF
Project.unit<0>.triggerChannel<0><54>=UART_inst/r_RX_State_FSM_FFd1
Project.unit<0>.triggerChannel<0><55>=UART_inst/r_RX_State_FSM_FFd2
Project.unit<0>.triggerChannel<0><56>=UART_inst/r_TX_State_FSM_FFd1
Project.unit<0>.triggerChannel<0><57>=UART_inst/r_TX_State_FSM_FFd2
Project.unit<0>.triggerChannel<0><58>=UART_inst/r_TX_State_FSM_FFd3
Project.unit<0>.triggerChannel<0><59>=CPUCore_o_IM_o_inst<15>
Project.unit<0>.triggerChannel<0><5>=UART_inst/o_bus_EN
Project.unit<0>.triggerChannel<0><60>=CPUCore_o_IM_o_inst<14>
Project.unit<0>.triggerChannel<0><61>=CPUCore_o_IM_o_inst<13>
Project.unit<0>.triggerChannel<0><62>=CPUCore_inst/BreakController_inst/wait_turns<3>
Project.unit<0>.triggerChannel<0><63>=CPUCore_inst/BreakController_inst/wait_turns<2>
Project.unit<0>.triggerChannel<0><64>=CPUCore_inst/BreakController_inst/wait_turns<1>
Project.unit<0>.triggerChannel<0><65>=CPUCore_inst/BreakController_inst/wait_turns<0>
Project.unit<0>.triggerChannel<0><66>=CPUCore_inst/BreakController_inst/o_EPC_not0001
Project.unit<0>.triggerChannel<0><67>=Keyboard_inst/KeyboardInput_inst/DataReady
Project.unit<0>.triggerChannel<0><68>=CPUCore_o_keyNDataReceive
Project.unit<0>.triggerChannel<0><69>=Keyboard_inst/KeyboardInput_inst/code<0>
Project.unit<0>.triggerChannel<0><6>=SystemBusController_UART_readBegin
Project.unit<0>.triggerChannel<0><70>=Keyboard_inst/KeyboardInput_inst/code<1>
Project.unit<0>.triggerChannel<0><71>=Keyboard_inst/KeyboardInput_inst/code<2>
Project.unit<0>.triggerChannel<0><72>=Keyboard_inst/KeyboardInput_inst/code<3>
Project.unit<0>.triggerChannel<0><73>=Keyboard_inst/KeyboardInput_inst/code<4>
Project.unit<0>.triggerChannel<0><74>=Keyboard_inst/KeyboardInput_inst/code<5>
Project.unit<0>.triggerChannel<0><75>=Keyboard_inst/KeyboardInput_inst/code<6>
Project.unit<0>.triggerChannel<0><76>=CPUCore_inst/myRegister_inst/regs_0_0
Project.unit<0>.triggerChannel<0><77>=CPUCore_inst/myRegister_inst/regs_0_1
Project.unit<0>.triggerChannel<0><78>=CPUCore_inst/myRegister_inst/regs_0_10
Project.unit<0>.triggerChannel<0><79>=CPUCore_inst/myRegister_inst/regs_0_11
Project.unit<0>.triggerChannel<0><7>=CPUCore_inst/PC_inst/o_PC<15>
Project.unit<0>.triggerChannel<0><80>=CPUCore_inst/myRegister_inst/regs_0_12
Project.unit<0>.triggerChannel<0><81>=CPUCore_inst/myRegister_inst/regs_0_13
Project.unit<0>.triggerChannel<0><82>=CPUCore_inst/myRegister_inst/regs_0_14
Project.unit<0>.triggerChannel<0><83>=CPUCore_inst/myRegister_inst/regs_0_15
Project.unit<0>.triggerChannel<0><84>=CPUCore_inst/myRegister_inst/regs_0_2
Project.unit<0>.triggerChannel<0><85>=CPUCore_inst/myRegister_inst/regs_0_3
Project.unit<0>.triggerChannel<0><86>=CPUCore_inst/myRegister_inst/regs_0_4
Project.unit<0>.triggerChannel<0><87>=CPUCore_inst/myRegister_inst/regs_0_5
Project.unit<0>.triggerChannel<0><88>=CPUCore_inst/myRegister_inst/regs_0_6
Project.unit<0>.triggerChannel<0><89>=CPUCore_inst/myRegister_inst/regs_0_7
Project.unit<0>.triggerChannel<0><8>=CPUCore_inst/PC_inst/o_PC<14>
Project.unit<0>.triggerChannel<0><90>=CPUCore_inst/myRegister_inst/regs_0_8
Project.unit<0>.triggerChannel<0><91>=CPUCore_inst/myRegister_inst/regs_0_9
Project.unit<0>.triggerChannel<0><92>=CPUCore_inst/myRegister_inst/regs_1_0
Project.unit<0>.triggerChannel<0><93>=CPUCore_inst/myRegister_inst/regs_1_1
Project.unit<0>.triggerChannel<0><94>=CPUCore_inst/myRegister_inst/regs_1_10
Project.unit<0>.triggerChannel<0><95>=CPUCore_inst/myRegister_inst/regs_1_11
Project.unit<0>.triggerChannel<0><96>=CPUCore_inst/myRegister_inst/regs_1_12
Project.unit<0>.triggerChannel<0><97>=CPUCore_inst/myRegister_inst/regs_1_13
Project.unit<0>.triggerChannel<0><98>=CPUCore_inst/myRegister_inst/regs_1_14
Project.unit<0>.triggerChannel<0><99>=CPUCore_inst/myRegister_inst/regs_1_15
Project.unit<0>.triggerChannel<0><9>=CPUCore_inst/PC_inst/o_PC<13>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=237
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
