[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677443 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677443 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677443 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12695579 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 27 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22744893 heartbeat IPC: 0.9951 cumulative IPC: 1.049 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33797438 heartbeat IPC: 0.9048 cumulative IPC: 0.996 (Simulation time: 00 hr 03 min 30 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39002572 cumulative IPC: 1.026 (Simulation time: 00 hr 04 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39002572 cumulative IPC: 1.026 (Simulation time: 00 hr 04 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.026 instructions: 40000000 cycles: 39002572
CPU 0 Branch Prediction Accuracy: 96.19% MPKI: 10.62 Average ROB Occupancy at Mispredict: 36.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.077
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457658 HIT:     419933 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457658 HIT:     419933 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 306.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685244 HIT:     467122 MISS:     218122 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359619 HIT:     291591 MISS:      68028 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96838 HIT:       6338 MISS:      90500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142551 MISS:        319 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85917 HIT:      26642 MISS:      59275 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 142.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6758452 HIT:    6673777 MISS:      84675 MSHR_MERGE:      27568
cpu0->cpu0_L1I LOAD         ACCESS:    6758452 HIT:    6673777 MISS:      84675 MSHR_MERGE:      27568
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.49 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13132168 HIT:   12118504 MISS:    1013664 MSHR_MERGE:     528390
cpu0->cpu0_L1D LOAD         ACCESS:    8046195 HIT:    7516770 MISS:     529425 MSHR_MERGE:     226909
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992349 HIT:    4595567 MISS:     396782 MSHR_MERGE:     299941
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93624 HIT:       6167 MISS:      87457 MSHR_MERGE:       1540
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5774898 HIT:    5663655 MISS:     111243 MSHR_MERGE:      50072
cpu0->cpu0_ITLB LOAD         ACCESS:    5774898 HIT:    5663655 MISS:     111243 MSHR_MERGE:      50072
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.394 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12433132 HIT:   11714614 MISS:     718518 MSHR_MERGE:     322031
cpu0->cpu0_DTLB LOAD         ACCESS:   12433132 HIT:   11714614 MISS:     718518 MSHR_MERGE:     322031
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.93 cycles
cpu0->LLC TOTAL        ACCESS:     335885 HIT:     194981 MISS:     140904 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      68028 HIT:      36921 MISS:      31107 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90500 HIT:      10879 MISS:      79621 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118082 HIT:     118000 MISS:         82 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59275 HIT:      29181 MISS:      30094 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1321
  ROW_BUFFER_MISS:     139497
  AVG DBUS CONGESTED CYCLE: 11.37
Channel 0 WQ ROW_BUFFER_HIT:      11004
  ROW_BUFFER_MISS:      73971
  FULL:          0
Channel 0 REFRESHES ISSUED:       3250
