/home/pconst/Desktop/sol-1/systemverilog/sol1_core/ide.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/ide.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/ide.sv 
-- Compiling module ide
-- Importing package pa_testbench

Top level modules:
	ide
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/alu.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/alu.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/alu.sv 
-- Compiling module alu

Top level modules:
	alu
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/uart.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/uart.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/uart.sv 
-- Compiling module uart
-- Importing package pa_testbench

Top level modules:
	uart
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_testbench.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_testbench.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_testbench.sv 
-- Compiling package pa_testbench

Top level modules:
	--none--
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_cpu.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_cpu.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_cpu.sv 
-- Compiling package pa_cpu

Top level modules:
	--none--
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/clock.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/clock.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/clock.sv 
-- Compiling module clock

Top level modules:
	clock
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/sol1_top.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/sol1_top.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/sol1_top.sv 
-- Compiling module sol1_top
-- Importing package pa_testbench

Top level modules:
	sol1_top
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_microcode.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_microcode.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/pa_microcode.sv 
-- Compiling package pa_microcode

Top level modules:
	--none--
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}} /home/pconst/Desktop/sol-1/systemverilog/sol1_core/memory.sv {1 {vlog -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/memory.sv
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
Start time: 20:55:24 on Feb 09,2024
vlog -reportprogress 300 -work sol-1 -vopt -sv /home/pconst/Desktop/sol-1/systemverilog/sol1_core/memory.sv 
-- Compiling module memory

Top level modules:
	memory
End time: 20:55:24 on Feb 09,2024, Elapsed time: 0:00:00

} {} {}}
