Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/CPU_Test_isim_beh.exe -prj C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/CPU_Test_beh.prj work.CPU_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/MPY_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/MIPS_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/DIV_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/Barrel_Shifter.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/VREGFILE64.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/VALU_64.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/REGFILE64.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/REGFILE32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/REG32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/PROGRAM_COUNTER.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/FPALU_64.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/DATA_MEMORY.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/ALU_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/VECTOR_DATAPATH.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/MCU.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/INTEGER_DATAPATH.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/Instruction_Unit.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/FLOATINGPOINT_DATAPATH.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/IO_Module.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/CPU.v" into library work
Analyzing Verilog file "C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/CPU_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MCU
Compiling module PROGRAM_COUNTER
Compiling module DATA_MEMORY
Compiling module REG32
Compiling module INSTRUCTION_UNIT
Compiling module REGFILE32
Compiling module MIPS_32
Compiling module MPY_32
Compiling module DIV_32
Compiling module Barrel_Shifter
Compiling module ALU_32
Compiling module INTEGER_DATAPATH
Compiling module REGFILE64
Compiling module FPALU_64
Compiling module FLOATINGPOINT_DATAPATH
Compiling module VREGFILE64
Compiling module VALU_64
Compiling module VECTOR_DATAPATH
Compiling module CPU
Compiling module IO_Module
Compiling module CPU_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/Justin/Desktop/School/2018 Fall/CECS440/XilinxProjects/GBRAINS/CPU_Test_isim_beh.exe
Fuse Memory Usage: 33452 KB
Fuse CPU Usage: 889 ms
