
friction_v2.5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000036  00800100  00001f4a  00001ffe  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f4a  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000133  00800136  00800136  00002034  2**0
                  ALLOC
  3 .eeprom       00000022  00810000  00810000  00002034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00002056  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002088  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000178  00000000  00000000  000020c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000289a  00000000  00000000  00002240  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000aba  00000000  00000000  00004ada  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001cb4  00000000  00000000  00005594  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000032c  00000000  00000000  00007248  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000dd1  00000000  00000000  00007574  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001385  00000000  00000000  00008345  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000d8  00000000  00000000  000096ca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b6 00 	jmp	0x16c	; 0x16c <__ctors_end>
       4:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
       8:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
       c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      10:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      14:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      18:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      1c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      20:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      24:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      28:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      2c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      30:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      34:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      38:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      3c:	0c 94 b3 05 	jmp	0xb66	; 0xb66 <__vector_15>
      40:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      44:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      48:	0c 94 7e 05 	jmp	0xafc	; 0xafc <__vector_18>
      4c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      50:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      54:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      58:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      5c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      60:	0c 94 95 07 	jmp	0xf2a	; 0xf2a <__vector_24>
      64:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      68:	0c 94 00 0d 	jmp	0x1a00	; 0x1a00 <__vector_26>
      6c:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      70:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      74:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      78:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__bad_interrupt>
      7c:	7f 04       	cpc	r7, r15
      7e:	86 04       	cpc	r8, r6
      80:	8d 04       	cpc	r8, r13
      82:	be 04       	cpc	r11, r14
      84:	be 04       	cpc	r11, r14
      86:	be 04       	cpc	r11, r14
      88:	be 04       	cpc	r11, r14
      8a:	be 04       	cpc	r11, r14
      8c:	be 04       	cpc	r11, r14
      8e:	94 04       	cpc	r9, r4
      90:	94 04       	cpc	r9, r4
      92:	94 04       	cpc	r9, r4
      94:	94 04       	cpc	r9, r4
      96:	94 04       	cpc	r9, r4
      98:	94 04       	cpc	r9, r4
      9a:	94 04       	cpc	r9, r4
      9c:	94 04       	cpc	r9, r4
      9e:	94 04       	cpc	r9, r4
      a0:	94 04       	cpc	r9, r4
      a2:	9d 04       	cpc	r9, r13
      a4:	9d 04       	cpc	r9, r13
      a6:	9d 04       	cpc	r9, r13
      a8:	9d 04       	cpc	r9, r13
      aa:	9d 04       	cpc	r9, r13
      ac:	9d 04       	cpc	r9, r13
      ae:	9d 04       	cpc	r9, r13
      b0:	9d 04       	cpc	r9, r13
      b2:	9d 04       	cpc	r9, r13
      b4:	9d 04       	cpc	r9, r13
      b6:	a6 04       	cpc	r10, r6
      b8:	a6 04       	cpc	r10, r6
      ba:	a6 04       	cpc	r10, r6
      bc:	a6 04       	cpc	r10, r6
      be:	a6 04       	cpc	r10, r6
      c0:	a6 04       	cpc	r10, r6
      c2:	af 04       	cpc	r10, r15
      c4:	af 04       	cpc	r10, r15
      c6:	af 04       	cpc	r10, r15
      c8:	af 04       	cpc	r10, r15
      ca:	b8 04       	cpc	r11, r8
      cc:	9d 0b       	sbc	r25, r29
      ce:	ad 0b       	sbc	r26, r29
      d0:	bd 0b       	sbc	r27, r29
      d2:	4e 0c       	add	r4, r14
      d4:	4e 0c       	add	r4, r14
      d6:	4e 0c       	add	r4, r14
      d8:	4e 0c       	add	r4, r14
      da:	4e 0c       	add	r4, r14
      dc:	4e 0c       	add	r4, r14
      de:	cb 0b       	sbc	r28, r27
      e0:	cb 0b       	sbc	r28, r27
      e2:	cb 0b       	sbc	r28, r27
      e4:	cb 0b       	sbc	r28, r27
      e6:	cb 0b       	sbc	r28, r27
      e8:	cb 0b       	sbc	r28, r27
      ea:	cb 0b       	sbc	r28, r27
      ec:	cb 0b       	sbc	r28, r27
      ee:	cb 0b       	sbc	r28, r27
      f0:	cb 0b       	sbc	r28, r27
      f2:	dd 0b       	sbc	r29, r29
      f4:	dd 0b       	sbc	r29, r29
      f6:	dd 0b       	sbc	r29, r29
      f8:	dd 0b       	sbc	r29, r29
      fa:	dd 0b       	sbc	r29, r29
      fc:	dd 0b       	sbc	r29, r29
      fe:	dd 0b       	sbc	r29, r29
     100:	dd 0b       	sbc	r29, r29
     102:	dd 0b       	sbc	r29, r29
     104:	dd 0b       	sbc	r29, r29
     106:	ef 0b       	sbc	r30, r31
     108:	ef 0b       	sbc	r30, r31
     10a:	ef 0b       	sbc	r30, r31
     10c:	ef 0b       	sbc	r30, r31
     10e:	ef 0b       	sbc	r30, r31
     110:	ef 0b       	sbc	r30, r31
     112:	18 0c       	add	r1, r8
     114:	18 0c       	add	r1, r8
     116:	18 0c       	add	r1, r8
     118:	18 0c       	add	r1, r8
     11a:	3d 0c       	add	r3, r13
     11c:	74 0c       	add	r7, r4
     11e:	79 0c       	add	r7, r9
     120:	7e 0c       	add	r7, r14
     122:	83 0c       	add	r8, r3
     124:	88 0c       	add	r8, r8
     126:	94 0c       	add	r9, r4
     128:	99 0c       	add	r9, r9
     12a:	9e 0c       	add	r9, r14
     12c:	ab 0c       	add	r10, r11
     12e:	b0 0c       	add	r11, r0
     130:	b0 0c       	add	r11, r0
     132:	b0 0c       	add	r11, r0
     134:	b0 0c       	add	r11, r0
     136:	b0 0c       	add	r11, r0
     138:	b0 0c       	add	r11, r0
     13a:	b0 0c       	add	r11, r0
     13c:	b0 0c       	add	r11, r0
     13e:	b0 0c       	add	r11, r0
     140:	b0 0c       	add	r11, r0
     142:	b8 0c       	add	r11, r8
     144:	b8 0c       	add	r11, r8
     146:	b8 0c       	add	r11, r8
     148:	b8 0c       	add	r11, r8
     14a:	b8 0c       	add	r11, r8
     14c:	b8 0c       	add	r11, r8
     14e:	b8 0c       	add	r11, r8
     150:	b8 0c       	add	r11, r8
     152:	b8 0c       	add	r11, r8
     154:	b8 0c       	add	r11, r8
     156:	c0 0c       	add	r12, r0
     158:	c0 0c       	add	r12, r0
     15a:	c0 0c       	add	r12, r0
     15c:	c0 0c       	add	r12, r0
     15e:	c0 0c       	add	r12, r0
     160:	c0 0c       	add	r12, r0
     162:	c8 0c       	add	r12, r8
     164:	c8 0c       	add	r12, r8
     166:	c8 0c       	add	r12, r8
     168:	c8 0c       	add	r12, r8
     16a:	d0 0c       	add	r13, r0

0000016c <__ctors_end>:
     16c:	11 24       	eor	r1, r1
     16e:	1f be       	out	0x3f, r1	; 63
     170:	cf ef       	ldi	r28, 0xFF	; 255
     172:	d8 e0       	ldi	r29, 0x08	; 8
     174:	de bf       	out	0x3e, r29	; 62
     176:	cd bf       	out	0x3d, r28	; 61

00000178 <__do_copy_data>:
     178:	11 e0       	ldi	r17, 0x01	; 1
     17a:	a0 e0       	ldi	r26, 0x00	; 0
     17c:	b1 e0       	ldi	r27, 0x01	; 1
     17e:	ea e4       	ldi	r30, 0x4A	; 74
     180:	ff e1       	ldi	r31, 0x1F	; 31
     182:	02 c0       	rjmp	.+4      	; 0x188 <__do_copy_data+0x10>
     184:	05 90       	lpm	r0, Z+
     186:	0d 92       	st	X+, r0
     188:	a6 33       	cpi	r26, 0x36	; 54
     18a:	b1 07       	cpc	r27, r17
     18c:	d9 f7       	brne	.-10     	; 0x184 <__do_copy_data+0xc>

0000018e <__do_clear_bss>:
     18e:	22 e0       	ldi	r18, 0x02	; 2
     190:	a6 e3       	ldi	r26, 0x36	; 54
     192:	b1 e0       	ldi	r27, 0x01	; 1
     194:	01 c0       	rjmp	.+2      	; 0x198 <.do_clear_bss_start>

00000196 <.do_clear_bss_loop>:
     196:	1d 92       	st	X+, r1

00000198 <.do_clear_bss_start>:
     198:	a9 36       	cpi	r26, 0x69	; 105
     19a:	b2 07       	cpc	r27, r18
     19c:	e1 f7       	brne	.-8      	; 0x196 <.do_clear_bss_loop>
     19e:	0e 94 08 09 	call	0x1210	; 0x1210 <main>
     1a2:	0c 94 a3 0f 	jmp	0x1f46	; 0x1f46 <_exit>

000001a6 <__bad_interrupt>:
     1a6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001aa <_ZN14ChannelControl11InitChannelEv>:
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
		                         break;
	}
	
	return param;
}
     1aa:	fc 01       	movw	r30, r24
     1ac:	12 8e       	std	Z+26, r1	; 0x1a
     1ae:	13 8e       	std	Z+27, r1	; 0x1b
     1b0:	10 8a       	std	Z+16, r1	; 0x10
     1b2:	17 86       	std	Z+15, r1	; 0x0f
     1b4:	11 8a       	std	Z+17, r1	; 0x11
     1b6:	12 8a       	std	Z+18, r1	; 0x12
     1b8:	13 8a       	std	Z+19, r1	; 0x13
     1ba:	14 8a       	std	Z+20, r1	; 0x14
     1bc:	16 8a       	std	Z+22, r1	; 0x16
     1be:	10 82       	st	Z, r1
     1c0:	12 82       	std	Z+2, r1	; 0x02
     1c2:	11 82       	std	Z+1, r1	; 0x01
     1c4:	14 86       	std	Z+12, r1	; 0x0c
     1c6:	13 86       	std	Z+11, r1	; 0x0b
     1c8:	17 8a       	std	Z+23, r1	; 0x17
     1ca:	10 8e       	std	Z+24, r1	; 0x18
     1cc:	15 8a       	std	Z+21, r1	; 0x15
     1ce:	14 82       	std	Z+4, r1	; 0x04
     1d0:	16 82       	std	Z+6, r1	; 0x06
     1d2:	17 82       	std	Z+7, r1	; 0x07
     1d4:	10 86       	std	Z+8, r1	; 0x08
     1d6:	11 86       	std	Z+9, r1	; 0x09
     1d8:	12 86       	std	Z+10, r1	; 0x0a
     1da:	13 82       	std	Z+3, r1	; 0x03
     1dc:	16 86       	std	Z+14, r1	; 0x0e
     1de:	15 86       	std	Z+13, r1	; 0x0d
     1e0:	08 95       	ret

000001e2 <_ZN14ChannelControl10VoltageOffEv>:
     1e2:	fc 01       	movw	r30, r24
     1e4:	a4 8d       	ldd	r26, Z+28	; 0x1c
     1e6:	b5 8d       	ldd	r27, Z+29	; 0x1d
     1e8:	9c 91       	ld	r25, X
     1ea:	86 8d       	ldd	r24, Z+30	; 0x1e
     1ec:	80 95       	com	r24
     1ee:	89 23       	and	r24, r25
     1f0:	8c 93       	st	X, r24
     1f2:	a7 8d       	ldd	r26, Z+31	; 0x1f
     1f4:	b0 a1       	ldd	r27, Z+32	; 0x20
     1f6:	9c 91       	ld	r25, X
     1f8:	81 a1       	ldd	r24, Z+33	; 0x21
     1fa:	80 95       	com	r24
     1fc:	89 23       	and	r24, r25
     1fe:	8c 93       	st	X, r24
     200:	08 95       	ret

00000202 <_ZN14ChannelControl8BackwardEv>:
     202:	fc 01       	movw	r30, r24
     204:	83 81       	ldd	r24, Z+3	; 0x03
     206:	81 11       	cpse	r24, r1
     208:	05 c0       	rjmp	.+10     	; 0x214 <_ZN14ChannelControl8BackwardEv+0x12>
     20a:	96 81       	ldd	r25, Z+6	; 0x06
     20c:	82 85       	ldd	r24, Z+10	; 0x0a
     20e:	89 17       	cp	r24, r25
     210:	98 f0       	brcs	.+38     	; 0x238 <_ZN14ChannelControl8BackwardEv+0x36>
     212:	04 c0       	rjmp	.+8      	; 0x21c <_ZN14ChannelControl8BackwardEv+0x1a>
     214:	96 81       	ldd	r25, Z+6	; 0x06
     216:	80 85       	ldd	r24, Z+8	; 0x08
     218:	89 17       	cp	r24, r25
     21a:	70 f0       	brcs	.+28     	; 0x238 <_ZN14ChannelControl8BackwardEv+0x36>
     21c:	a4 8d       	ldd	r26, Z+28	; 0x1c
     21e:	b5 8d       	ldd	r27, Z+29	; 0x1d
     220:	9c 91       	ld	r25, X
     222:	86 8d       	ldd	r24, Z+30	; 0x1e
     224:	89 2b       	or	r24, r25
     226:	8c 93       	st	X, r24
     228:	a7 8d       	ldd	r26, Z+31	; 0x1f
     22a:	b0 a1       	ldd	r27, Z+32	; 0x20
     22c:	9c 91       	ld	r25, X
     22e:	81 a1       	ldd	r24, Z+33	; 0x21
     230:	80 95       	com	r24
     232:	89 23       	and	r24, r25
     234:	8c 93       	st	X, r24
     236:	08 95       	ret
     238:	cf 01       	movw	r24, r30
     23a:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN14ChannelControl10VoltageOffEv>
     23e:	08 95       	ret

00000240 <_ZN14ChannelControl7ForwardEv>:
     240:	fc 01       	movw	r30, r24
     242:	a4 8d       	ldd	r26, Z+28	; 0x1c
     244:	b5 8d       	ldd	r27, Z+29	; 0x1d
     246:	9c 91       	ld	r25, X
     248:	86 8d       	ldd	r24, Z+30	; 0x1e
     24a:	80 95       	com	r24
     24c:	89 23       	and	r24, r25
     24e:	8c 93       	st	X, r24
     250:	a7 8d       	ldd	r26, Z+31	; 0x1f
     252:	b0 a1       	ldd	r27, Z+32	; 0x20
     254:	9c 91       	ld	r25, X
     256:	81 a1       	ldd	r24, Z+33	; 0x21
     258:	89 2b       	or	r24, r25
     25a:	8c 93       	st	X, r24
     25c:	81 e0       	ldi	r24, 0x01	; 1
     25e:	87 8b       	std	Z+23, r24	; 0x17
     260:	10 8e       	std	Z+24, r1	; 0x18
     262:	08 95       	ret

00000264 <_ZN14ChannelControl4StopEv>:
     264:	cf 93       	push	r28
     266:	df 93       	push	r29
     268:	ec 01       	movw	r28, r24
     26a:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN14ChannelControl10VoltageOffEv>
     26e:	1f 8a       	std	Y+23, r1	; 0x17
     270:	18 8e       	std	Y+24, r1	; 0x18
     272:	df 91       	pop	r29
     274:	cf 91       	pop	r28
     276:	08 95       	ret

00000278 <_ZN14ChannelControl13ForwardHoldOnEv>:
     278:	fc 01       	movw	r30, r24
     27a:	81 85       	ldd	r24, Z+9	; 0x09
     27c:	88 23       	and	r24, r24
     27e:	c1 f0       	breq	.+48     	; 0x2b0 <_ZN14ChannelControl13ForwardHoldOnEv+0x38>
     280:	91 e0       	ldi	r25, 0x01	; 1
     282:	97 8b       	std	Z+23, r25	; 0x17
     284:	10 8e       	std	Z+24, r1	; 0x18
     286:	97 81       	ldd	r25, Z+7	; 0x07
     288:	98 17       	cp	r25, r24
     28a:	70 f4       	brcc	.+28     	; 0x2a8 <_ZN14ChannelControl13ForwardHoldOnEv+0x30>
     28c:	a4 8d       	ldd	r26, Z+28	; 0x1c
     28e:	b5 8d       	ldd	r27, Z+29	; 0x1d
     290:	9c 91       	ld	r25, X
     292:	86 8d       	ldd	r24, Z+30	; 0x1e
     294:	80 95       	com	r24
     296:	89 23       	and	r24, r25
     298:	8c 93       	st	X, r24
     29a:	a7 8d       	ldd	r26, Z+31	; 0x1f
     29c:	b0 a1       	ldd	r27, Z+32	; 0x20
     29e:	9c 91       	ld	r25, X
     2a0:	81 a1       	ldd	r24, Z+33	; 0x21
     2a2:	89 2b       	or	r24, r25
     2a4:	8c 93       	st	X, r24
     2a6:	08 95       	ret
     2a8:	cf 01       	movw	r24, r30
     2aa:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN14ChannelControl10VoltageOffEv>
     2ae:	08 95       	ret
     2b0:	cf 01       	movw	r24, r30
     2b2:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
     2b6:	08 95       	ret

000002b8 <_ZN14ChannelControl7ProcessEv>:
     2b8:	4f 92       	push	r4
     2ba:	5f 92       	push	r5
     2bc:	6f 92       	push	r6
     2be:	7f 92       	push	r7
     2c0:	8f 92       	push	r8
     2c2:	9f 92       	push	r9
     2c4:	af 92       	push	r10
     2c6:	bf 92       	push	r11
     2c8:	cf 92       	push	r12
     2ca:	df 92       	push	r13
     2cc:	ef 92       	push	r14
     2ce:	ff 92       	push	r15
     2d0:	0f 93       	push	r16
     2d2:	1f 93       	push	r17
     2d4:	cf 93       	push	r28
     2d6:	df 93       	push	r29
     2d8:	ec 01       	movw	r28, r24
     2da:	0d 85       	ldd	r16, Y+13	; 0x0d
     2dc:	8e 85       	ldd	r24, Y+14	; 0x0e
     2de:	80 17       	cp	r24, r16
     2e0:	20 f0       	brcs	.+8      	; 0x2ea <_ZN14ChannelControl7ProcessEv+0x32>
     2e2:	9f 89       	ldd	r25, Y+23	; 0x17
     2e4:	91 11       	cpse	r25, r1
     2e6:	79 c1       	rjmp	.+754    	; 0x5da <__LOCK_REGION_LENGTH__+0x1da>
     2e8:	c3 c0       	rjmp	.+390    	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     2ea:	10 e0       	ldi	r17, 0x00	; 0
     2ec:	08 1b       	sub	r16, r24
     2ee:	11 09       	sbc	r17, r1
     2f0:	8f 89       	ldd	r24, Y+23	; 0x17
     2f2:	88 23       	and	r24, r24
     2f4:	29 f0       	breq	.+10     	; 0x300 <_ZN14ChannelControl7ProcessEv+0x48>
     2f6:	01 15       	cp	r16, r1
     2f8:	11 05       	cpc	r17, r1
     2fa:	11 f4       	brne	.+4      	; 0x300 <_ZN14ChannelControl7ProcessEv+0x48>
     2fc:	01 e0       	ldi	r16, 0x01	; 1
     2fe:	10 e0       	ldi	r17, 0x00	; 0
     300:	89 8d       	ldd	r24, Y+25	; 0x19
     302:	81 11       	cpse	r24, r1
     304:	15 c0       	rjmp	.+42     	; 0x330 <_ZN14ChannelControl7ProcessEv+0x78>
     306:	ce 01       	movw	r24, r28
     308:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
     30c:	2f ef       	ldi	r18, 0xFF	; 255
     30e:	89 ef       	ldi	r24, 0xF9	; 249
     310:	90 e0       	ldi	r25, 0x00	; 0
     312:	21 50       	subi	r18, 0x01	; 1
     314:	80 40       	sbci	r24, 0x00	; 0
     316:	90 40       	sbci	r25, 0x00	; 0
     318:	e1 f7       	brne	.-8      	; 0x312 <_ZN14ChannelControl7ProcessEv+0x5a>
     31a:	00 c0       	rjmp	.+0      	; 0x31c <_ZN14ChannelControl7ProcessEv+0x64>
     31c:	00 00       	nop
     31e:	81 e0       	ldi	r24, 0x01	; 1
     320:	8d 8b       	std	Y+21, r24	; 0x15
     322:	8f 8b       	std	Y+23, r24	; 0x17
     324:	18 8e       	std	Y+24, r1	; 0x18
     326:	1c 86       	std	Y+12, r1	; 0x0c
     328:	1b 86       	std	Y+11, r1	; 0x0b
     32a:	8a 81       	ldd	r24, Y+2	; 0x02
     32c:	81 11       	cpse	r24, r1
     32e:	1e 86       	std	Y+14, r1	; 0x0e
     330:	81 e0       	ldi	r24, 0x01	; 1
     332:	89 8f       	std	Y+25, r24	; 0x19
     334:	8a 80       	ldd	r8, Y+2	; 0x02
     336:	88 20       	and	r8, r8
     338:	19 f0       	breq	.+6      	; 0x340 <_ZN14ChannelControl7ProcessEv+0x88>
     33a:	2a e0       	ldi	r18, 0x0A	; 10
     33c:	30 e0       	ldi	r19, 0x00	; 0
     33e:	02 c0       	rjmp	.+4      	; 0x344 <_ZN14ChannelControl7ProcessEv+0x8c>
     340:	2c e0       	ldi	r18, 0x0C	; 12
     342:	30 e0       	ldi	r19, 0x00	; 0
     344:	8c 81       	ldd	r24, Y+4	; 0x04
     346:	88 23       	and	r24, r24
     348:	11 f0       	breq	.+4      	; 0x34e <_ZN14ChannelControl7ProcessEv+0x96>
     34a:	2c e0       	ldi	r18, 0x0C	; 12
     34c:	30 e0       	ldi	r19, 0x00	; 0
     34e:	70 90 42 01 	lds	r7, 0x0142	; 0x800142 <moving_up_stop>
     352:	72 9e       	mul	r7, r18
     354:	50 01       	movw	r10, r0
     356:	73 9e       	mul	r7, r19
     358:	b0 0c       	add	r11, r0
     35a:	11 24       	eor	r1, r1
     35c:	90 90 44 01 	lds	r9, 0x0144	; 0x800144 <wait_sec_up>
     360:	92 9e       	mul	r9, r18
     362:	c0 01       	movw	r24, r0
     364:	93 9e       	mul	r9, r19
     366:	90 0d       	add	r25, r0
     368:	11 24       	eor	r1, r1
     36a:	96 95       	lsr	r25
     36c:	87 95       	ror	r24
     36e:	96 95       	lsr	r25
     370:	87 95       	ror	r24
     372:	80 9f       	mul	r24, r16
     374:	60 01       	movw	r12, r0
     376:	81 9f       	mul	r24, r17
     378:	d0 0c       	add	r13, r0
     37a:	90 9f       	mul	r25, r16
     37c:	d0 0c       	add	r13, r0
     37e:	11 24       	eor	r1, r1
     380:	eb 84       	ldd	r14, Y+11	; 0x0b
     382:	fc 84       	ldd	r15, Y+12	; 0x0c
     384:	8f 85       	ldd	r24, Y+15	; 0x0f
     386:	98 89       	ldd	r25, Y+16	; 0x10
     388:	e8 16       	cp	r14, r24
     38a:	f9 06       	cpc	r15, r25
     38c:	81 f0       	breq	.+32     	; 0x3ae <_ZN14ChannelControl7ProcessEv+0xf6>
     38e:	20 e0       	ldi	r18, 0x00	; 0
     390:	30 e0       	ldi	r19, 0x00	; 0
     392:	40 e8       	ldi	r20, 0x80	; 128
     394:	5f e3       	ldi	r21, 0x3F	; 63
     396:	69 89       	ldd	r22, Y+17	; 0x11
     398:	7a 89       	ldd	r23, Y+18	; 0x12
     39a:	8b 89       	ldd	r24, Y+19	; 0x13
     39c:	9c 89       	ldd	r25, Y+20	; 0x14
     39e:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <__addsf3>
     3a2:	69 8b       	std	Y+17, r22	; 0x11
     3a4:	7a 8b       	std	Y+18, r23	; 0x12
     3a6:	8b 8b       	std	Y+19, r24	; 0x13
     3a8:	9c 8b       	std	Y+20, r25	; 0x14
     3aa:	f8 8a       	std	Y+16, r15	; 0x10
     3ac:	ef 86       	std	Y+15, r14	; 0x0f
     3ae:	b5 01       	movw	r22, r10
     3b0:	80 e0       	ldi	r24, 0x00	; 0
     3b2:	90 e0       	ldi	r25, 0x00	; 0
     3b4:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <__floatunsisf>
     3b8:	9b 01       	movw	r18, r22
     3ba:	ac 01       	movw	r20, r24
     3bc:	69 89       	ldd	r22, Y+17	; 0x11
     3be:	7a 89       	ldd	r23, Y+18	; 0x12
     3c0:	8b 89       	ldd	r24, Y+19	; 0x13
     3c2:	9c 89       	ldd	r25, Y+20	; 0x14
     3c4:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <__gesf2>
     3c8:	88 23       	and	r24, r24
     3ca:	2c f0       	brlt	.+10     	; 0x3d6 <_ZN14ChannelControl7ProcessEv+0x11e>
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	79 14       	cp	r7, r9
     3d0:	18 f4       	brcc	.+6      	; 0x3d8 <_ZN14ChannelControl7ProcessEv+0x120>
     3d2:	90 e0       	ldi	r25, 0x00	; 0
     3d4:	01 c0       	rjmp	.+2      	; 0x3d8 <_ZN14ChannelControl7ProcessEv+0x120>
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	9e 8b       	std	Y+22, r25	; 0x16
     3da:	ce 14       	cp	r12, r14
     3dc:	df 04       	cpc	r13, r15
     3de:	88 f0       	brcs	.+34     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     3e0:	8e 85       	ldd	r24, Y+14	; 0x0e
     3e2:	84 30       	cpi	r24, 0x04	; 4
     3e4:	08 f0       	brcs	.+2      	; 0x3e8 <_ZN14ChannelControl7ProcessEv+0x130>
     3e6:	09 c1       	rjmp	.+530    	; 0x5fa <__LOCK_REGION_LENGTH__+0x1fa>
     3e8:	28 81       	ld	r18, Y
     3ea:	21 11       	cpse	r18, r1
     3ec:	fa c0       	rjmp	.+500    	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     3ee:	91 11       	cpse	r25, r1
     3f0:	f8 c0       	rjmp	.+496    	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     3f2:	ce 01       	movw	r24, r28
     3f4:	0e 94 20 01 	call	0x240	; 0x240 <_ZN14ChannelControl7ForwardEv>
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	8d 8b       	std	Y+21, r24	; 0x15
     3fc:	1f 82       	std	Y+7, r1	; 0x07
     3fe:	1d 82       	std	Y+5, r1	; 0x05
     400:	37 c0       	rjmp	.+110    	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     402:	8d 89       	ldd	r24, Y+21	; 0x15
     404:	88 23       	and	r24, r24
     406:	29 f0       	breq	.+10     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     408:	8e 85       	ldd	r24, Y+14	; 0x0e
     40a:	84 30       	cpi	r24, 0x04	; 4
     40c:	28 f4       	brcc	.+10     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     40e:	08 0f       	add	r16, r24
     410:	0e 87       	std	Y+14, r16	; 0x0e
     412:	8e 85       	ldd	r24, Y+14	; 0x0e
     414:	84 30       	cpi	r24, 0x04	; 4
     416:	10 f0       	brcs	.+4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     418:	81 10       	cpse	r8, r1
     41a:	03 c0       	rjmp	.+6      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     41c:	1d 8a       	std	Y+21, r1	; 0x15
     41e:	1c 86       	std	Y+12, r1	; 0x0c
     420:	1b 86       	std	Y+11, r1	; 0x0b
     422:	9d 81       	ldd	r25, Y+5	; 0x05
     424:	91 11       	cpse	r25, r1
     426:	13 c0       	rjmp	.+38     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     428:	84 30       	cpi	r24, 0x04	; 4
     42a:	f9 f4       	brne	.+62     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     42c:	89 85       	ldd	r24, Y+9	; 0x09
     42e:	88 23       	and	r24, r24
     430:	e1 f0       	breq	.+56     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     432:	ce 01       	movw	r24, r28
     434:	0e 94 f1 00 	call	0x1e2	; 0x1e2 <_ZN14ChannelControl10VoltageOffEv>
     438:	2f ef       	ldi	r18, 0xFF	; 255
     43a:	89 ef       	ldi	r24, 0xF9	; 249
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	21 50       	subi	r18, 0x01	; 1
     440:	80 40       	sbci	r24, 0x00	; 0
     442:	90 40       	sbci	r25, 0x00	; 0
     444:	e1 f7       	brne	.-8      	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     446:	00 c0       	rjmp	.+0      	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
     448:	00 00       	nop
     44a:	81 e0       	ldi	r24, 0x01	; 1
     44c:	8d 83       	std	Y+5, r24	; 0x05
     44e:	88 81       	ld	r24, Y
     450:	81 11       	cpse	r24, r1
     452:	0b c0       	rjmp	.+22     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     454:	8e 85       	ldd	r24, Y+14	; 0x0e
     456:	84 30       	cpi	r24, 0x04	; 4
     458:	41 f4       	brne	.+16     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     45a:	89 85       	ldd	r24, Y+9	; 0x09
     45c:	88 23       	and	r24, r24
     45e:	29 f0       	breq	.+10     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     460:	1d 8a       	std	Y+21, r1	; 0x15
     462:	ce 01       	movw	r24, r28
     464:	0e 94 3c 01 	call	0x278	; 0x278 <_ZN14ChannelControl13ForwardHoldOnEv>
     468:	03 c0       	rjmp	.+6      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     46a:	ce 01       	movw	r24, r28
     46c:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
     470:	8d 85       	ldd	r24, Y+13	; 0x0d
     472:	0e 85       	ldd	r16, Y+14	; 0x0e
     474:	80 17       	cp	r24, r16
     476:	20 f0       	brcs	.+8      	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
     478:	98 8d       	ldd	r25, Y+24	; 0x18
     47a:	91 11       	cpse	r25, r1
     47c:	b6 c0       	rjmp	.+364    	; 0x5ea <__LOCK_REGION_LENGTH__+0x1ea>
     47e:	a4 c0       	rjmp	.+328    	; 0x5c8 <__LOCK_REGION_LENGTH__+0x1c8>
     480:	10 e0       	ldi	r17, 0x00	; 0
     482:	08 1b       	sub	r16, r24
     484:	11 09       	sbc	r17, r1
     486:	88 8d       	ldd	r24, Y+24	; 0x18
     488:	88 23       	and	r24, r24
     48a:	29 f0       	breq	.+10     	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     48c:	01 15       	cp	r16, r1
     48e:	11 05       	cpc	r17, r1
     490:	11 f4       	brne	.+4      	; 0x496 <__LOCK_REGION_LENGTH__+0x96>
     492:	01 e0       	ldi	r16, 0x01	; 1
     494:	10 e0       	ldi	r17, 0x00	; 0
     496:	89 8d       	ldd	r24, Y+25	; 0x19
     498:	88 23       	and	r24, r24
     49a:	91 f0       	breq	.+36     	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     49c:	ce 01       	movw	r24, r28
     49e:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
     4a2:	2f ef       	ldi	r18, 0xFF	; 255
     4a4:	89 ef       	ldi	r24, 0xF9	; 249
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	21 50       	subi	r18, 0x01	; 1
     4aa:	80 40       	sbci	r24, 0x00	; 0
     4ac:	90 40       	sbci	r25, 0x00	; 0
     4ae:	e1 f7       	brne	.-8      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
     4b0:	00 c0       	rjmp	.+0      	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
     4b2:	00 00       	nop
     4b4:	81 e0       	ldi	r24, 0x01	; 1
     4b6:	8d 8b       	std	Y+21, r24	; 0x15
     4b8:	88 8f       	std	Y+24, r24	; 0x18
     4ba:	1f 8a       	std	Y+23, r1	; 0x17
     4bc:	1c 86       	std	Y+12, r1	; 0x0c
     4be:	1b 86       	std	Y+11, r1	; 0x0b
     4c0:	19 8e       	std	Y+25, r1	; 0x19
     4c2:	8b 81       	ldd	r24, Y+3	; 0x03
     4c4:	88 23       	and	r24, r24
     4c6:	41 f0       	breq	.+16     	; 0x4d8 <__LOCK_REGION_LENGTH__+0xd8>
     4c8:	68 85       	ldd	r22, Y+8	; 0x08
     4ca:	70 e0       	ldi	r23, 0x00	; 0
     4cc:	84 e6       	ldi	r24, 0x64	; 100
     4ce:	90 e0       	ldi	r25, 0x00	; 0
     4d0:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <__divmodhi4>
     4d4:	6b 01       	movw	r12, r22
     4d6:	05 c0       	rjmp	.+10     	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
     4d8:	0f 2e       	mov	r0, r31
     4da:	fa e0       	ldi	r31, 0x0A	; 10
     4dc:	cf 2e       	mov	r12, r31
     4de:	d1 2c       	mov	r13, r1
     4e0:	f0 2d       	mov	r31, r0
     4e2:	bd 84       	ldd	r11, Y+13	; 0x0d
     4e4:	b1 10       	cpse	r11, r1
     4e6:	08 c0       	rjmp	.+16     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
     4e8:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <wait_sec_down>
     4ec:	8c 9d       	mul	r24, r12
     4ee:	40 01       	movw	r8, r0
     4f0:	8d 9d       	mul	r24, r13
     4f2:	90 0c       	add	r9, r0
     4f4:	11 24       	eor	r1, r1
     4f6:	12 c0       	rjmp	.+36     	; 0x51c <__LOCK_REGION_LENGTH__+0x11c>
     4f8:	20 91 44 01 	lds	r18, 0x0144	; 0x800144 <wait_sec_up>
     4fc:	2c 9d       	mul	r18, r12
     4fe:	c0 01       	movw	r24, r0
     500:	2d 9d       	mul	r18, r13
     502:	90 0d       	add	r25, r0
     504:	11 24       	eor	r1, r1
     506:	96 95       	lsr	r25
     508:	87 95       	ror	r24
     50a:	96 95       	lsr	r25
     50c:	87 95       	ror	r24
     50e:	80 9f       	mul	r24, r16
     510:	40 01       	movw	r8, r0
     512:	81 9f       	mul	r24, r17
     514:	90 0c       	add	r9, r0
     516:	90 9f       	mul	r25, r16
     518:	90 0c       	add	r9, r0
     51a:	11 24       	eor	r1, r1
     51c:	eb 84       	ldd	r14, Y+11	; 0x0b
     51e:	fc 84       	ldd	r15, Y+12	; 0x0c
     520:	8f 85       	ldd	r24, Y+15	; 0x0f
     522:	98 89       	ldd	r25, Y+16	; 0x10
     524:	e8 16       	cp	r14, r24
     526:	f9 06       	cpc	r15, r25
     528:	a9 f1       	breq	.+106    	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
     52a:	49 88       	ldd	r4, Y+17	; 0x11
     52c:	5a 88       	ldd	r5, Y+18	; 0x12
     52e:	6b 88       	ldd	r6, Y+19	; 0x13
     530:	7c 88       	ldd	r7, Y+20	; 0x14
     532:	20 e0       	ldi	r18, 0x00	; 0
     534:	30 e0       	ldi	r19, 0x00	; 0
     536:	a9 01       	movw	r20, r18
     538:	c3 01       	movw	r24, r6
     53a:	b2 01       	movw	r22, r4
     53c:	0e 94 31 0f 	call	0x1e62	; 0x1e62 <__gesf2>
     540:	18 16       	cp	r1, r24
     542:	bc f4       	brge	.+46     	; 0x572 <__LOCK_REGION_LENGTH__+0x172>
     544:	b6 01       	movw	r22, r12
     546:	80 e0       	ldi	r24, 0x00	; 0
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	0e 94 7f 0e 	call	0x1cfe	; 0x1cfe <__floatunsisf>
     54e:	9b 01       	movw	r18, r22
     550:	ac 01       	movw	r20, r24
     552:	60 e0       	ldi	r22, 0x00	; 0
     554:	70 e0       	ldi	r23, 0x00	; 0
     556:	80 e2       	ldi	r24, 0x20	; 32
     558:	91 e4       	ldi	r25, 0x41	; 65
     55a:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <__divsf3>
     55e:	9b 01       	movw	r18, r22
     560:	ac 01       	movw	r20, r24
     562:	c3 01       	movw	r24, r6
     564:	b2 01       	movw	r22, r4
     566:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__subsf3>
     56a:	69 8b       	std	Y+17, r22	; 0x11
     56c:	7a 8b       	std	Y+18, r23	; 0x12
     56e:	8b 8b       	std	Y+19, r24	; 0x13
     570:	9c 8b       	std	Y+20, r25	; 0x14
     572:	20 e0       	ldi	r18, 0x00	; 0
     574:	30 e0       	ldi	r19, 0x00	; 0
     576:	a9 01       	movw	r20, r18
     578:	69 89       	ldd	r22, Y+17	; 0x11
     57a:	7a 89       	ldd	r23, Y+18	; 0x12
     57c:	8b 89       	ldd	r24, Y+19	; 0x13
     57e:	9c 89       	ldd	r25, Y+20	; 0x14
     580:	0e 94 08 0e 	call	0x1c10	; 0x1c10 <__cmpsf2>
     584:	88 23       	and	r24, r24
     586:	24 f4       	brge	.+8      	; 0x590 <__LOCK_REGION_LENGTH__+0x190>
     588:	19 8a       	std	Y+17, r1	; 0x11
     58a:	1a 8a       	std	Y+18, r1	; 0x12
     58c:	1b 8a       	std	Y+19, r1	; 0x13
     58e:	1c 8a       	std	Y+20, r1	; 0x14
     590:	f8 8a       	std	Y+16, r15	; 0x10
     592:	ef 86       	std	Y+15, r14	; 0x0f
     594:	8e 14       	cp	r8, r14
     596:	9f 04       	cpc	r9, r15
     598:	48 f0       	brcs	.+18     	; 0x5ac <__LOCK_REGION_LENGTH__+0x1ac>
     59a:	89 81       	ldd	r24, Y+1	; 0x01
     59c:	81 11       	cpse	r24, r1
     59e:	06 c0       	rjmp	.+12     	; 0x5ac <__LOCK_REGION_LENGTH__+0x1ac>
     5a0:	ce 01       	movw	r24, r28
     5a2:	0e 94 01 01 	call	0x202	; 0x202 <_ZN14ChannelControl8BackwardEv>
     5a6:	81 e0       	ldi	r24, 0x01	; 1
     5a8:	8d 8b       	std	Y+21, r24	; 0x15
     5aa:	0e c0       	rjmp	.+28     	; 0x5c8 <__LOCK_REGION_LENGTH__+0x1c8>
     5ac:	8d 89       	ldd	r24, Y+21	; 0x15
     5ae:	88 23       	and	r24, r24
     5b0:	29 f0       	breq	.+10     	; 0x5bc <__LOCK_REGION_LENGTH__+0x1bc>
     5b2:	bb 20       	and	r11, r11
     5b4:	f1 f0       	breq	.+60     	; 0x5f2 <__LOCK_REGION_LENGTH__+0x1f2>
     5b6:	8e 85       	ldd	r24, Y+14	; 0x0e
     5b8:	80 1b       	sub	r24, r16
     5ba:	8e 87       	std	Y+14, r24	; 0x0e
     5bc:	1d 8a       	std	Y+21, r1	; 0x15
     5be:	1c 86       	std	Y+12, r1	; 0x0c
     5c0:	1b 86       	std	Y+11, r1	; 0x0b
     5c2:	ce 01       	movw	r24, r28
     5c4:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
     5c8:	89 81       	ldd	r24, Y+1	; 0x01
     5ca:	88 23       	and	r24, r24
     5cc:	21 f0       	breq	.+8      	; 0x5d6 <__LOCK_REGION_LENGTH__+0x1d6>
     5ce:	19 8a       	std	Y+17, r1	; 0x11
     5d0:	1a 8a       	std	Y+18, r1	; 0x12
     5d2:	1b 8a       	std	Y+19, r1	; 0x13
     5d4:	1c 8a       	std	Y+20, r1	; 0x14
     5d6:	8e 85       	ldd	r24, Y+14	; 0x0e
     5d8:	16 c0       	rjmp	.+44     	; 0x606 <__LOCK_REGION_LENGTH__+0x206>
     5da:	10 e0       	ldi	r17, 0x00	; 0
     5dc:	08 1b       	sub	r16, r24
     5de:	11 09       	sbc	r17, r1
     5e0:	8a ce       	rjmp	.-748    	; 0x2f6 <_ZN14ChannelControl7ProcessEv+0x3e>
     5e2:	9d 89       	ldd	r25, Y+21	; 0x15
     5e4:	99 23       	and	r25, r25
     5e6:	69 f0       	breq	.+26     	; 0x602 <__LOCK_REGION_LENGTH__+0x202>
     5e8:	12 cf       	rjmp	.-476    	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     5ea:	10 e0       	ldi	r17, 0x00	; 0
     5ec:	08 1b       	sub	r16, r24
     5ee:	11 09       	sbc	r17, r1
     5f0:	4d cf       	rjmp	.-358    	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
     5f2:	1e 86       	std	Y+14, r1	; 0x0e
     5f4:	e3 cf       	rjmp	.-58     	; 0x5bc <__LOCK_REGION_LENGTH__+0x1bc>
     5f6:	8e 85       	ldd	r24, Y+14	; 0x0e
     5f8:	0f cf       	rjmp	.-482    	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     5fa:	8d 89       	ldd	r24, Y+21	; 0x15
     5fc:	81 11       	cpse	r24, r1
     5fe:	fb cf       	rjmp	.-10     	; 0x5f6 <__LOCK_REGION_LENGTH__+0x1f6>
     600:	08 cf       	rjmp	.-496    	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     602:	8e 85       	ldd	r24, Y+14	; 0x0e
     604:	0b cf       	rjmp	.-490    	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     606:	df 91       	pop	r29
     608:	cf 91       	pop	r28
     60a:	1f 91       	pop	r17
     60c:	0f 91       	pop	r16
     60e:	ff 90       	pop	r15
     610:	ef 90       	pop	r14
     612:	df 90       	pop	r13
     614:	cf 90       	pop	r12
     616:	bf 90       	pop	r11
     618:	af 90       	pop	r10
     61a:	9f 90       	pop	r9
     61c:	8f 90       	pop	r8
     61e:	7f 90       	pop	r7
     620:	6f 90       	pop	r6
     622:	5f 90       	pop	r5
     624:	4f 90       	pop	r4
     626:	08 95       	ret

00000628 <_Z10LoadEepromv>:


void LoadEeprom(){
     628:	0f 93       	push	r16
     62a:	1f 93       	push	r17
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
	
   unsigned char tmp = 0;
   int i = 0;

	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
     630:	8f e1       	ldi	r24, 0x1F	; 31
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <eeprom_read_byte>
     638:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <wait_sec_up>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     63c:	8f e1       	ldi	r24, 0x1F	; 31
     63e:	9e e4       	ldi	r25, 0x4E	; 78
     640:	01 97       	sbiw	r24, 0x01	; 1
     642:	f1 f7       	brne	.-4      	; 0x640 <_Z10LoadEepromv+0x18>
     644:	00 c0       	rjmp	.+0      	; 0x646 <_Z10LoadEepromv+0x1e>
     646:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
     648:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <wait_sec_up>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
     64c:	9d ef       	ldi	r25, 0xFD	; 253
     64e:	98 0f       	add	r25, r24
     650:	92 36       	cpi	r25, 0x62	; 98
     652:	80 f0       	brcs	.+32     	; 0x674 <_Z10LoadEepromv+0x4c>
	wait_sec_up = eeprom_read_byte(&eeprom_wait_sec_up);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_UP, wait_sec_up);
	if (wait_sec_up != tmp)
     654:	89 30       	cpi	r24, 0x09	; 9
     656:	71 f0       	breq	.+28     	; 0x674 <_Z10LoadEepromv+0x4c>
	{
		wait_sec_up = tmp;
     658:	89 e0       	ldi	r24, 0x09	; 9
     65a:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <wait_sec_up>
		eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     65e:	69 e0       	ldi	r22, 0x09	; 9
     660:	8f e1       	ldi	r24, 0x1F	; 31
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
     668:	cf e1       	ldi	r28, 0x1F	; 31
     66a:	de e4       	ldi	r29, 0x4E	; 78
     66c:	21 97       	sbiw	r28, 0x01	; 1
     66e:	f1 f7       	brne	.-4      	; 0x66c <_Z10LoadEepromv+0x44>
     670:	00 c0       	rjmp	.+0      	; 0x672 <_Z10LoadEepromv+0x4a>
     672:	00 00       	nop
		_delay_ms(5);
	}
	
	
	wait_sec_down = eeprom_read_byte(&eeprom_wait_sec_down);
     674:	81 e2       	ldi	r24, 0x21	; 33
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <eeprom_read_byte>
     67c:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <wait_sec_down>
     680:	8f e1       	ldi	r24, 0x1F	; 31
     682:	9e e4       	ldi	r25, 0x4E	; 78
     684:	01 97       	sbiw	r24, 0x01	; 1
     686:	f1 f7       	brne	.-4      	; 0x684 <_Z10LoadEepromv+0x5c>
     688:	00 c0       	rjmp	.+0      	; 0x68a <_Z10LoadEepromv+0x62>
     68a:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
     68c:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <wait_sec_down>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
     690:	9d ef       	ldi	r25, 0xFD	; 253
     692:	98 0f       	add	r25, r24
     694:	92 36       	cpi	r25, 0x62	; 98
     696:	80 f0       	brcs	.+32     	; 0x6b8 <_Z10LoadEepromv+0x90>
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_WAIT_SEC_DOWN, wait_sec_down);
	
	if (wait_sec_down != tmp)
     698:	84 31       	cpi	r24, 0x14	; 20
     69a:	71 f0       	breq	.+28     	; 0x6b8 <_Z10LoadEepromv+0x90>
	{
		wait_sec_down = tmp;
     69c:	84 e1       	ldi	r24, 0x14	; 20
     69e:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <wait_sec_down>
		eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     6a2:	64 e1       	ldi	r22, 0x14	; 20
     6a4:	81 e2       	ldi	r24, 0x21	; 33
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
     6ac:	cf e1       	ldi	r28, 0x1F	; 31
     6ae:	de e4       	ldi	r29, 0x4E	; 78
     6b0:	21 97       	sbiw	r28, 0x01	; 1
     6b2:	f1 f7       	brne	.-4      	; 0x6b0 <_Z10LoadEepromv+0x88>
     6b4:	00 c0       	rjmp	.+0      	; 0x6b6 <_Z10LoadEepromv+0x8e>
     6b6:	00 00       	nop
		_delay_ms(5);
	}
	
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
     6b8:	80 e2       	ldi	r24, 0x20	; 32
     6ba:	90 e0       	ldi	r25, 0x00	; 0
     6bc:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <eeprom_read_byte>
     6c0:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <moving_up_stop>
     6c4:	8f e1       	ldi	r24, 0x1F	; 31
     6c6:	9e e4       	ldi	r25, 0x4E	; 78
     6c8:	01 97       	sbiw	r24, 0x01	; 1
     6ca:	f1 f7       	brne	.-4      	; 0x6c8 <_Z10LoadEepromv+0xa0>
     6cc:	00 c0       	rjmp	.+0      	; 0x6ce <_Z10LoadEepromv+0xa6>
     6ce:	00 00       	nop
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
     6d0:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <moving_up_stop>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
     6d4:	85 36       	cpi	r24, 0x65	; 101
     6d6:	80 f0       	brcs	.+32     	; 0x6f8 <_Z10LoadEepromv+0xd0>
	moving_up_stop = eeprom_read_byte(&eeprom_moving_up_stop);
	
	_delay_ms(5);
	
	tmp = CheckMinMax(ADDR_MOVING_UP_STOP, moving_up_stop);
	if  (moving_up_stop != tmp)
     6d8:	8a 30       	cpi	r24, 0x0A	; 10
     6da:	71 f0       	breq	.+28     	; 0x6f8 <_Z10LoadEepromv+0xd0>
	{
		moving_up_stop =tmp;
     6dc:	8a e0       	ldi	r24, 0x0A	; 10
     6de:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <moving_up_stop>
		eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     6e2:	6a e0       	ldi	r22, 0x0A	; 10
     6e4:	80 e2       	ldi	r24, 0x20	; 32
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
     6ec:	cf e1       	ldi	r28, 0x1F	; 31
     6ee:	de e4       	ldi	r29, 0x4E	; 78
     6f0:	21 97       	sbiw	r28, 0x01	; 1
     6f2:	f1 f7       	brne	.-4      	; 0x6f0 <_Z10LoadEepromv+0xc8>
     6f4:	00 c0       	rjmp	.+0      	; 0x6f6 <_Z10LoadEepromv+0xce>
     6f6:	00 00       	nop
		_delay_ms(5);
	}
	 
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
     6f8:	4a e0       	ldi	r20, 0x0A	; 10
     6fa:	50 e0       	ldi	r21, 0x00	; 0
     6fc:	65 e1       	ldi	r22, 0x15	; 21
     6fe:	70 e0       	ldi	r23, 0x00	; 0
     700:	8e e8       	ldi	r24, 0x8E	; 142
     702:	91 e0       	ldi	r25, 0x01	; 1
     704:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <eeprom_read_block>
     708:	8f e1       	ldi	r24, 0x1F	; 31
     70a:	9e e4       	ldi	r25, 0x4E	; 78
     70c:	01 97       	sbiw	r24, 0x01	; 1
     70e:	f1 f7       	brne	.-4      	; 0x70c <_Z10LoadEepromv+0xe4>
     710:	00 c0       	rjmp	.+0      	; 0x712 <_Z10LoadEepromv+0xea>
     712:	00 00       	nop
     714:	ee e8       	ldi	r30, 0x8E	; 142
     716:	f1 e0       	ldi	r31, 0x01	; 1
     718:	cc e2       	ldi	r28, 0x2C	; 44
     71a:	d1 e0       	ldi	r29, 0x01	; 1
     71c:	28 e9       	ldi	r18, 0x98	; 152
     71e:	31 e0       	ldi	r19, 0x01	; 1
     720:	de 01       	movw	r26, r28
	 _delay_ms(5);
	
	tmp = 0;
     722:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     724:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
     726:	80 81       	ld	r24, Z
     728:	81 50       	subi	r24, 0x01	; 1
     72a:	83 36       	cpi	r24, 0x63	; 99
     72c:	18 f0       	brcs	.+6      	; 0x734 <_Z10LoadEepromv+0x10c>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
     72e:	8c 91       	ld	r24, X
     730:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_L.steps[i] > 99) || (an_L.steps[i]  == 0)) 
	{
		tmp = 1;
     732:	94 2f       	mov	r25, r20
     734:	31 96       	adiw	r30, 0x01	; 1
     736:	11 96       	adiw	r26, 0x01	; 1
	 //reading  10..19 joystick analogs values (LEFT) 
	eeprom_read_block((void*)&an_L.steps, (const void*)an_L_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     738:	e2 17       	cp	r30, r18
     73a:	f3 07       	cpc	r31, r19
     73c:	a1 f7       	brne	.-24     	; 0x726 <_Z10LoadEepromv+0xfe>
	{
		tmp = 1;
		an_L.steps[i] = def_analog[i];
	}
	
	if (tmp){
     73e:	99 23       	and	r25, r25
     740:	71 f0       	breq	.+28     	; 0x75e <_Z10LoadEepromv+0x136>
		eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     742:	4a e0       	ldi	r20, 0x0A	; 10
     744:	50 e0       	ldi	r21, 0x00	; 0
     746:	65 e1       	ldi	r22, 0x15	; 21
     748:	70 e0       	ldi	r23, 0x00	; 0
     74a:	8e e8       	ldi	r24, 0x8E	; 142
     74c:	91 e0       	ldi	r25, 0x01	; 1
     74e:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
     752:	8f e1       	ldi	r24, 0x1F	; 31
     754:	9e e4       	ldi	r25, 0x4E	; 78
     756:	01 97       	sbiw	r24, 0x01	; 1
     758:	f1 f7       	brne	.-4      	; 0x756 <_Z10LoadEepromv+0x12e>
     75a:	00 c0       	rjmp	.+0      	; 0x75c <_Z10LoadEepromv+0x134>
     75c:	00 00       	nop
		_delay_ms(5);	
	}
	
	
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
     75e:	4a e0       	ldi	r20, 0x0A	; 10
     760:	50 e0       	ldi	r21, 0x00	; 0
     762:	6b e0       	ldi	r22, 0x0B	; 11
     764:	70 e0       	ldi	r23, 0x00	; 0
     766:	8a ea       	ldi	r24, 0xAA	; 170
     768:	91 e0       	ldi	r25, 0x01	; 1
     76a:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <eeprom_read_block>
     76e:	8f e1       	ldi	r24, 0x1F	; 31
     770:	9e e4       	ldi	r25, 0x4E	; 78
     772:	01 97       	sbiw	r24, 0x01	; 1
     774:	f1 f7       	brne	.-4      	; 0x772 <_Z10LoadEepromv+0x14a>
     776:	00 c0       	rjmp	.+0      	; 0x778 <_Z10LoadEepromv+0x150>
     778:	00 00       	nop
     77a:	ea ea       	ldi	r30, 0xAA	; 170
     77c:	f1 e0       	ldi	r31, 0x01	; 1
     77e:	24 eb       	ldi	r18, 0xB4	; 180
     780:	31 e0       	ldi	r19, 0x01	; 1
	 _delay_ms(5);
	
	tmp = 0;
     782:	90 e0       	ldi	r25, 0x00	; 0
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     784:	41 e0       	ldi	r20, 0x01	; 1
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
     786:	80 81       	ld	r24, Z
     788:	81 50       	subi	r24, 0x01	; 1
     78a:	83 36       	cpi	r24, 0x63	; 99
     78c:	18 f0       	brcs	.+6      	; 0x794 <_Z10LoadEepromv+0x16c>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
     78e:	88 81       	ld	r24, Y
     790:	80 83       	st	Z, r24
	
	tmp = 0;
	for (i = 0; i <=9; i++)
	if ((an_R.steps[i] > 99) || (an_R.steps[i]  == 0)) 
	{
		tmp = 1;
     792:	94 2f       	mov	r25, r20
     794:	31 96       	adiw	r30, 0x01	; 1
     796:	21 96       	adiw	r28, 0x01	; 1
	//reading  20..29 joystick analogs values (RIGHT)
	eeprom_read_block((void*)&an_R.steps, (const void*)an_R_eeprom, 10);	 
	 _delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=9; i++)
     798:	e2 17       	cp	r30, r18
     79a:	f3 07       	cpc	r31, r19
     79c:	a1 f7       	brne	.-24     	; 0x786 <_Z10LoadEepromv+0x15e>
	{
		tmp = 1;
		an_R.steps[i] = def_analog[i];
	}
	
	if (tmp){
     79e:	99 23       	and	r25, r25
     7a0:	41 f0       	breq	.+16     	; 0x7b2 <_Z10LoadEepromv+0x18a>
		eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);	
     7a2:	4a e0       	ldi	r20, 0x0A	; 10
     7a4:	50 e0       	ldi	r21, 0x00	; 0
     7a6:	6b e0       	ldi	r22, 0x0B	; 11
     7a8:	70 e0       	ldi	r23, 0x00	; 0
     7aa:	8a ea       	ldi	r24, 0xAA	; 170
     7ac:	91 e0       	ldi	r25, 0x01	; 1
     7ae:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
	}
	
	
	//reading  30..35 protection data
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
     7b2:	46 e0       	ldi	r20, 0x06	; 6
     7b4:	50 e0       	ldi	r21, 0x00	; 0
     7b6:	65 e0       	ldi	r22, 0x05	; 5
     7b8:	70 e0       	ldi	r23, 0x00	; 0
     7ba:	8b e3       	ldi	r24, 0x3B	; 59
     7bc:	91 e0       	ldi	r25, 0x01	; 1
     7be:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <eeprom_read_block>
     7c2:	cf e1       	ldi	r28, 0x1F	; 31
     7c4:	de e4       	ldi	r29, 0x4E	; 78
     7c6:	21 97       	sbiw	r28, 0x01	; 1
     7c8:	f1 f7       	brne	.-4      	; 0x7c6 <_Z10LoadEepromv+0x19e>
     7ca:	00 c0       	rjmp	.+0      	; 0x7cc <_Z10LoadEepromv+0x1a4>
     7cc:	00 00       	nop
     7ce:	ab e3       	ldi	r26, 0x3B	; 59
     7d0:	b1 e0       	ldi	r27, 0x01	; 1
     7d2:	e4 e1       	ldi	r30, 0x14	; 20
     7d4:	f1 e0       	ldi	r31, 0x01	; 1
     7d6:	4c e2       	ldi	r20, 0x2C	; 44
     7d8:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     7da:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7dc:	71 e0       	ldi	r23, 0x01	; 1
     7de:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
     7e0:	8c 91       	ld	r24, X
     7e2:	9f 01       	movw	r18, r30
     7e4:	92 81       	ldd	r25, Z+2	; 0x02
     7e6:	98 17       	cp	r25, r24
     7e8:	18 f0       	brcs	.+6      	; 0x7f0 <_Z10LoadEepromv+0x1c8>
     7ea:	91 81       	ldd	r25, Z+1	; 0x01
     7ec:	89 17       	cp	r24, r25
     7ee:	28 f4       	brcc	.+10     	; 0x7fa <_Z10LoadEepromv+0x1d2>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
     7f0:	e9 01       	movw	r28, r18
     7f2:	88 81       	ld	r24, Y
     7f4:	e8 01       	movw	r28, r16
     7f6:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
	if ((protection[i] > def_protection[i][2]) || (protection[i] < def_protection[i][1]))
	{
		tmp = 1;
     7f8:	67 2f       	mov	r22, r23
     7fa:	11 96       	adiw	r26, 0x01	; 1
     7fc:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&protection, (const void*)protection_eeprom,PROTECTIONS_COUNT);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=PROTECTIONS_COUNT-1; i++)
     7fe:	e4 17       	cp	r30, r20
     800:	f5 07       	cpc	r31, r21
     802:	69 f7       	brne	.-38     	; 0x7de <_Z10LoadEepromv+0x1b6>
	{
		tmp = 1;
		protection[i] = def_protection[i][0];
	}
	
	if (tmp){
     804:	66 23       	and	r22, r22
     806:	71 f0       	breq	.+28     	; 0x824 <_Z10LoadEepromv+0x1fc>
		eeprom_write_block((void*)&protection,(void*)&protection_eeprom, PROTECTIONS_COUNT);
     808:	46 e0       	ldi	r20, 0x06	; 6
     80a:	50 e0       	ldi	r21, 0x00	; 0
     80c:	65 e0       	ldi	r22, 0x05	; 5
     80e:	70 e0       	ldi	r23, 0x00	; 0
     810:	8b e3       	ldi	r24, 0x3B	; 59
     812:	91 e0       	ldi	r25, 0x01	; 1
     814:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
     818:	8f e1       	ldi	r24, 0x1F	; 31
     81a:	9e e4       	ldi	r25, 0x4E	; 78
     81c:	01 97       	sbiw	r24, 0x01	; 1
     81e:	f1 f7       	brne	.-4      	; 0x81c <_Z10LoadEepromv+0x1f4>
     820:	00 c0       	rjmp	.+0      	; 0x822 <_Z10LoadEepromv+0x1fa>
     822:	00 00       	nop
		_delay_ms(5);
	}
	
	//reading  36..39 drive speed settings on normal and WATER mode, HOLD ON function
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
     824:	44 e0       	ldi	r20, 0x04	; 4
     826:	50 e0       	ldi	r21, 0x00	; 0
     828:	61 e0       	ldi	r22, 0x01	; 1
     82a:	70 e0       	ldi	r23, 0x00	; 0
     82c:	87 e3       	ldi	r24, 0x37	; 55
     82e:	91 e0       	ldi	r25, 0x01	; 1
     830:	0e 94 73 0f 	call	0x1ee6	; 0x1ee6 <eeprom_read_block>
     834:	cf e1       	ldi	r28, 0x1F	; 31
     836:	de e4       	ldi	r29, 0x4E	; 78
     838:	21 97       	sbiw	r28, 0x01	; 1
     83a:	f1 f7       	brne	.-4      	; 0x838 <_Z10LoadEepromv+0x210>
     83c:	00 c0       	rjmp	.+0      	; 0x83e <_Z10LoadEepromv+0x216>
     83e:	00 00       	nop
     840:	a7 e3       	ldi	r26, 0x37	; 55
     842:	b1 e0       	ldi	r27, 0x01	; 1
     844:	e4 e0       	ldi	r30, 0x04	; 4
     846:	f1 e0       	ldi	r31, 0x01	; 1
     848:	44 e1       	ldi	r20, 0x14	; 20
     84a:	51 e0       	ldi	r21, 0x01	; 1
	_delay_ms(5);
	
	tmp = 0;
     84c:	60 e0       	ldi	r22, 0x00	; 0
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     84e:	71 e0       	ldi	r23, 0x01	; 1
     850:	8d 01       	movw	r16, r26
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
     852:	8c 91       	ld	r24, X
     854:	9f 01       	movw	r18, r30
     856:	92 81       	ldd	r25, Z+2	; 0x02
     858:	98 17       	cp	r25, r24
     85a:	18 f0       	brcs	.+6      	; 0x862 <_Z10LoadEepromv+0x23a>
     85c:	91 81       	ldd	r25, Z+1	; 0x01
     85e:	89 17       	cp	r24, r25
     860:	28 f4       	brcc	.+10     	; 0x86c <_Z10LoadEepromv+0x244>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
     862:	e9 01       	movw	r28, r18
     864:	88 81       	ld	r24, Y
     866:	e8 01       	movw	r28, r16
     868:	88 83       	st	Y, r24
	
	tmp = 0;
	for (i = 0; i <=3; i++)
	if ((pulsemoving[i] > def_pulsemoving[i][2]) || (pulsemoving[i] < def_pulsemoving[i][1]))
	{
		tmp = 1;
     86a:	67 2f       	mov	r22, r23
     86c:	11 96       	adiw	r26, 0x01	; 1
     86e:	34 96       	adiw	r30, 0x04	; 4
	
	eeprom_read_block((void*)&pulsemoving, (const void*)pulsemoving_eeprom,4);
	_delay_ms(5);
	
	tmp = 0;
	for (i = 0; i <=3; i++)
     870:	4e 17       	cp	r20, r30
     872:	5f 07       	cpc	r21, r31
     874:	69 f7       	brne	.-38     	; 0x850 <_Z10LoadEepromv+0x228>
	{
		tmp = 1;
		pulsemoving[i] = def_pulsemoving[i][0];
	}
	
	if (tmp){
     876:	66 23       	and	r22, r22
     878:	69 f0       	breq	.+26     	; 0x894 <_Z10LoadEepromv+0x26c>
		eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving, 4);
     87a:	44 e0       	ldi	r20, 0x04	; 4
     87c:	50 e0       	ldi	r21, 0x00	; 0
     87e:	67 e3       	ldi	r22, 0x37	; 55
     880:	71 e0       	ldi	r23, 0x01	; 1
     882:	cb 01       	movw	r24, r22
     884:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
     888:	8f e1       	ldi	r24, 0x1F	; 31
     88a:	9e e4       	ldi	r25, 0x4E	; 78
     88c:	01 97       	sbiw	r24, 0x01	; 1
     88e:	f1 f7       	brne	.-4      	; 0x88c <_Z10LoadEepromv+0x264>
     890:	00 c0       	rjmp	.+0      	; 0x892 <_Z10LoadEepromv+0x26a>
     892:	00 00       	nop
		_delay_ms(5);
	}

	//reading  40 HAN specific logic on actuators release 
	
	logic_release = eeprom_read_byte(&logic_release_eeprom);
     894:	80 e0       	ldi	r24, 0x00	; 0
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <eeprom_read_byte>
     89c:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <__data_end>
     8a0:	cf e1       	ldi	r28, 0x1F	; 31
     8a2:	de e4       	ldi	r29, 0x4E	; 78
     8a4:	21 97       	sbiw	r28, 0x01	; 1
     8a6:	f1 f7       	brne	.-4      	; 0x8a4 <_Z10LoadEepromv+0x27c>
     8a8:	00 c0       	rjmp	.+0      	; 0x8aa <_Z10LoadEepromv+0x282>
     8aa:	00 00       	nop
	_delay_ms(5);
	
	tmp = 0;
	if ((logic_release > def_logic_release[2]) || (logic_release < def_logic_release[1]))
     8ac:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
     8b0:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <__data_start+0x2>
     8b4:	98 17       	cp	r25, r24
     8b6:	20 f0       	brcs	.+8      	; 0x8c0 <_Z10LoadEepromv+0x298>
     8b8:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
     8bc:	89 17       	cp	r24, r25
     8be:	70 f4       	brcc	.+28     	; 0x8dc <_Z10LoadEepromv+0x2b4>
	{
		tmp = 1;
		logic_release = def_logic_release[0];
     8c0:	60 91 00 01 	lds	r22, 0x0100	; 0x800100 <__data_start>
     8c4:	60 93 36 01 	sts	0x0136, r22	; 0x800136 <__data_end>
	}
	
	if (tmp){
		eeprom_write_byte(&logic_release_eeprom, logic_release);
     8c8:	80 e0       	ldi	r24, 0x00	; 0
     8ca:	90 e0       	ldi	r25, 0x00	; 0
     8cc:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
     8d0:	8f e1       	ldi	r24, 0x1F	; 31
     8d2:	9e e4       	ldi	r25, 0x4E	; 78
     8d4:	01 97       	sbiw	r24, 0x01	; 1
     8d6:	f1 f7       	brne	.-4      	; 0x8d4 <_Z10LoadEepromv+0x2ac>
     8d8:	00 c0       	rjmp	.+0      	; 0x8da <_Z10LoadEepromv+0x2b2>
     8da:	00 00       	nop
		_delay_ms(5);
	}

}
     8dc:	df 91       	pop	r29
     8de:	cf 91       	pop	r28
     8e0:	1f 91       	pop	r17
     8e2:	0f 91       	pop	r16
     8e4:	08 95       	ret

000008e6 <_Z11WriteEepromc>:

void WriteEeprom(char paramfromdisp_addr)
{
	cli();
     8e6:	f8 94       	cli
	switch (paramfromdisp_addr)
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	fc 01       	movw	r30, r24
     8ec:	31 97       	sbiw	r30, 0x01	; 1
     8ee:	e8 32       	cpi	r30, 0x28	; 40
     8f0:	f1 05       	cpc	r31, r1
     8f2:	08 f0       	brcs	.+2      	; 0x8f6 <_Z11WriteEepromc+0x10>
     8f4:	43 c0       	rjmp	.+134    	; 0x97c <__stack+0x7d>
     8f6:	e2 5c       	subi	r30, 0xC2	; 194
     8f8:	ff 4f       	sbci	r31, 0xFF	; 255
     8fa:	0c 94 4a 0f 	jmp	0x1e94	; 0x1e94 <__tablejump2__>
	{
		case ADDR_WAIT_SEC_UP:   eeprom_write_byte(&eeprom_wait_sec_up, wait_sec_up);
     8fe:	60 91 44 01 	lds	r22, 0x0144	; 0x800144 <wait_sec_up>
     902:	8f e1       	ldi	r24, 0x1F	; 31
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
		                         break;
     90a:	38 c0       	rjmp	.+112    	; 0x97c <__stack+0x7d>
		case ADDR_WAIT_SEC_DOWN: eeprom_write_byte(&eeprom_wait_sec_down, wait_sec_down);
     90c:	60 91 43 01 	lds	r22, 0x0143	; 0x800143 <wait_sec_down>
     910:	81 e2       	ldi	r24, 0x21	; 33
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
	                        	 break;
     918:	31 c0       	rjmp	.+98     	; 0x97c <__stack+0x7d>
		case ADDR_MOVING_UP_STOP: eeprom_write_byte(&eeprom_moving_up_stop, moving_up_stop);
     91a:	60 91 42 01 	lds	r22, 0x0142	; 0x800142 <moving_up_stop>
     91e:	80 e2       	ldi	r24, 0x20	; 32
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
			                     break;		
     926:	2a c0       	rjmp	.+84     	; 0x97c <__stack+0x7d>
		case 10 ... 19: 	     eeprom_write_block((void*)&an_L.steps,(void*)&an_L_eeprom, 10);
     928:	4a e0       	ldi	r20, 0x0A	; 10
     92a:	50 e0       	ldi	r21, 0x00	; 0
     92c:	65 e1       	ldi	r22, 0x15	; 21
     92e:	70 e0       	ldi	r23, 0x00	; 0
     930:	8e e8       	ldi	r24, 0x8E	; 142
     932:	91 e0       	ldi	r25, 0x01	; 1
     934:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
		                         break;
     938:	21 c0       	rjmp	.+66     	; 0x97c <__stack+0x7d>
		case 20 ... 29: 	     eeprom_write_block((void*)&an_R.steps,(void*)&an_R_eeprom, 10);
     93a:	4a e0       	ldi	r20, 0x0A	; 10
     93c:	50 e0       	ldi	r21, 0x00	; 0
     93e:	6b e0       	ldi	r22, 0x0B	; 11
     940:	70 e0       	ldi	r23, 0x00	; 0
     942:	8a ea       	ldi	r24, 0xAA	; 170
     944:	91 e0       	ldi	r25, 0x01	; 1
     946:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
		                         break;					
     94a:	18 c0       	rjmp	.+48     	; 0x97c <__stack+0x7d>
		case 30 ... 35: 	     eeprom_write_block((void*)&protection,(void*)&protection_eeprom, 6);
     94c:	46 e0       	ldi	r20, 0x06	; 6
     94e:	50 e0       	ldi	r21, 0x00	; 0
     950:	65 e0       	ldi	r22, 0x05	; 5
     952:	70 e0       	ldi	r23, 0x00	; 0
     954:	8b e3       	ldi	r24, 0x3B	; 59
     956:	91 e0       	ldi	r25, 0x01	; 1
     958:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
	                         	 break;	
     95c:	0f c0       	rjmp	.+30     	; 0x97c <__stack+0x7d>
		case 36 ... 39: 	     eeprom_write_block((void*)&pulsemoving,(void*)&pulsemoving_eeprom, 4);
     95e:	44 e0       	ldi	r20, 0x04	; 4
     960:	50 e0       	ldi	r21, 0x00	; 0
     962:	61 e0       	ldi	r22, 0x01	; 1
     964:	70 e0       	ldi	r23, 0x00	; 0
     966:	87 e3       	ldi	r24, 0x37	; 55
     968:	91 e0       	ldi	r25, 0x01	; 1
     96a:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <eeprom_write_block>
								 break;	
     96e:	06 c0       	rjmp	.+12     	; 0x97c <__stack+0x7d>
	    case 40:				 eeprom_write_byte(&logic_release_eeprom, logic_release);
     970:	60 91 36 01 	lds	r22, 0x0136	; 0x800136 <__data_end>
     974:	80 e0       	ldi	r24, 0x00	; 0
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	0e 94 95 0f 	call	0x1f2a	; 0x1f2a <eeprom_write_byte>
	                             break;					 					 							 
	}
	
    sei();
     97c:	78 94       	sei
     97e:	8f e1       	ldi	r24, 0x1F	; 31
     980:	9e e4       	ldi	r25, 0x4E	; 78
     982:	01 97       	sbiw	r24, 0x01	; 1
     984:	f1 f7       	brne	.-4      	; 0x982 <__stack+0x83>
     986:	00 c0       	rjmp	.+0      	; 0x988 <__stack+0x89>
     988:	00 00       	nop
     98a:	08 95       	ret

0000098c <_Z14_switch_filterP12SwitchFilter>:
	_delay_ms(5);
		
}

bool _switch_filter(SwitchFilter * source)
{
     98c:	fc 01       	movw	r30, r24
	bool result = false;
	
	source->outstate = 0;
     98e:	10 82       	st	Z, r1
		
	if (!((*source->port) & source->pin))
     990:	a2 81       	ldd	r26, Z+2	; 0x02
     992:	b3 81       	ldd	r27, Z+3	; 0x03
     994:	9c 91       	ld	r25, X
     996:	84 81       	ldd	r24, Z+4	; 0x04
     998:	89 23       	and	r24, r25
     99a:	a9 f4       	brne	.+42     	; 0x9c6 <_Z14_switch_filterP12SwitchFilter+0x3a>
	{
		if (source->curr_scan >= source->scanrate){
     99c:	85 81       	ldd	r24, Z+5	; 0x05
     99e:	91 81       	ldd	r25, Z+1	; 0x01
     9a0:	89 17       	cp	r24, r25
     9a2:	48 f0       	brcs	.+18     	; 0x9b6 <_Z14_switch_filterP12SwitchFilter+0x2a>
			
		    if (source->off) 
     9a4:	87 81       	ldd	r24, Z+7	; 0x07
     9a6:	88 23       	and	r24, r24
     9a8:	19 f0       	breq	.+6      	; 0x9b0 <_Z14_switch_filterP12SwitchFilter+0x24>
			{
				source->on_trigger = true;
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	80 87       	std	Z+8, r24	; 0x08
			    source->protection_reset = true;
     9ae:	82 87       	std	Z+10, r24	; 0x0a
			}
			
		    
			source->off = false;
     9b0:	17 82       	std	Z+7, r1	; 0x07
			
			result = true;
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	03 c0       	rjmp	.+6      	; 0x9bc <_Z14_switch_filterP12SwitchFilter+0x30>
		} else
	
		source->curr_scan++;
     9b6:	8f 5f       	subi	r24, 0xFF	; 255
     9b8:	85 83       	std	Z+5, r24	; 0x05
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     9ba:	80 e0       	ldi	r24, 0x00	; 0
		} else
	
		source->curr_scan++;
		
		
		if  (source->scanrate == 0xFF) source->curr_scan = 0;
     9bc:	91 81       	ldd	r25, Z+1	; 0x01
     9be:	9f 3f       	cpi	r25, 0xFF	; 255
     9c0:	59 f4       	brne	.+22     	; 0x9d8 <_Z14_switch_filterP12SwitchFilter+0x4c>
     9c2:	15 82       	std	Z+5, r1	; 0x05
     9c4:	09 c0       	rjmp	.+18     	; 0x9d8 <_Z14_switch_filterP12SwitchFilter+0x4c>
		
	} else
	{
		if (!source->off) source->off_trigger = true;
     9c6:	87 81       	ldd	r24, Z+7	; 0x07
     9c8:	81 11       	cpse	r24, r1
     9ca:	02 c0       	rjmp	.+4      	; 0x9d0 <_Z14_switch_filterP12SwitchFilter+0x44>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	81 87       	std	Z+9, r24	; 0x09
		
	    source->curr_scan = 0;	
     9d0:	15 82       	std	Z+5, r1	; 0x05
		source->off = true;
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	87 83       	std	Z+7, r24	; 0x07
		
}

bool _switch_filter(SwitchFilter * source)
{
	bool result = false;
     9d6:	80 e0       	ldi	r24, 0x00	; 0
	    source->curr_scan = 0;	
		source->off = true;

	}
	
	if (source->reset) result = false;
     9d8:	96 81       	ldd	r25, Z+6	; 0x06
     9da:	91 11       	cpse	r25, r1
     9dc:	80 e0       	ldi	r24, 0x00	; 0
	
	return result;
}
     9de:	08 95       	ret

000009e0 <_Z16_joystick_filterP14JoystickFilter>:


void _joystick_filter(JoystickFilter * source)
{
     9e0:	0f 93       	push	r16
     9e2:	1f 93       	push	r17
     9e4:	cf 93       	push	r28
     9e6:	df 93       	push	r29
     9e8:	8c 01       	movw	r16, r24
	int i = 0;
	
	if ((source->in_value < source->steps[0]) || (source->in_value > source->steps[9]))
     9ea:	dc 01       	movw	r26, r24
     9ec:	4d 91       	ld	r20, X+
     9ee:	5c 91       	ld	r21, X
     9f0:	11 97       	sbiw	r26, 0x01	; 1
     9f2:	1d 96       	adiw	r26, 0x0d	; 13
     9f4:	8c 91       	ld	r24, X
     9f6:	1d 97       	sbiw	r26, 0x0d	; 13
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	48 17       	cp	r20, r24
     9fc:	59 07       	cpc	r21, r25
     9fe:	30 f0       	brcs	.+12     	; 0xa0c <_Z16_joystick_filterP14JoystickFilter+0x2c>
     a00:	56 96       	adiw	r26, 0x16	; 22
     a02:	8c 91       	ld	r24, X
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	84 17       	cp	r24, r20
     a08:	95 07       	cpc	r25, r21
     a0a:	28 f4       	brcc	.+10     	; 0xa16 <_Z16_joystick_filterP14JoystickFilter+0x36>
	{
		source->joystick_step = 0;
     a0c:	e8 01       	movw	r28, r16
     a0e:	18 8e       	std	Y+24, r1	; 0x18
     a10:	1f 8a       	std	Y+23, r1	; 0x17
		source->enabled = false;
     a12:	1b 8e       	std	Y+27, r1	; 0x1b
     a14:	58 c0       	rjmp	.+176    	; 0xac6 <_Z16_joystick_filterP14JoystickFilter+0xe6>
	} 
	else
	
	{
	
		source->enabled = true;	
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	f8 01       	movw	r30, r16
     a1a:	83 8f       	std	Z+27, r24	; 0x1b
     a1c:	d8 01       	movw	r26, r16
     a1e:	24 e0       	ldi	r18, 0x04	; 4
     a20:	30 e0       	ldi	r19, 0x00	; 0
     a22:	bd 01       	movw	r22, r26
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
		if ((source->in_value > source->steps[i]) && (source->in_value <= source->steps[i+1]))
     a24:	1d 96       	adiw	r26, 0x0d	; 13
     a26:	8c 91       	ld	r24, X
     a28:	1d 97       	sbiw	r26, 0x0d	; 13
     a2a:	90 e0       	ldi	r25, 0x00	; 0
     a2c:	84 17       	cp	r24, r20
     a2e:	95 07       	cpc	r25, r21
     a30:	c8 f4       	brcc	.+50     	; 0xa64 <_Z16_joystick_filterP14JoystickFilter+0x84>
     a32:	1e 96       	adiw	r26, 0x0e	; 14
     a34:	8c 91       	ld	r24, X
     a36:	1e 97       	sbiw	r26, 0x0e	; 14
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	84 17       	cp	r24, r20
     a3c:	95 07       	cpc	r25, r21
     a3e:	90 f0       	brcs	.+36     	; 0xa64 <_Z16_joystick_filterP14JoystickFilter+0x84>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     a40:	12 96       	adiw	r26, 0x02	; 2
     a42:	8c 91       	ld	r24, X
     a44:	12 97       	sbiw	r26, 0x02	; 2
     a46:	e8 01       	movw	r28, r16
     a48:	9c 85       	ldd	r25, Y+12	; 0x0c
     a4a:	89 17       	cp	r24, r25
     a4c:	18 f0       	brcs	.+6      	; 0xa54 <_Z16_joystick_filterP14JoystickFilter+0x74>
			
				source->joystick_step = 4-i;
     a4e:	38 8f       	std	Y+24, r19	; 0x18
     a50:	2f 8b       	std	Y+23, r18	; 0x17
     a52:	03 c0       	rjmp	.+6      	; 0xa5a <_Z16_joystick_filterP14JoystickFilter+0x7a>
					
			} else
					
			source->step_scan[i]++;
     a54:	8f 5f       	subi	r24, 0xFF	; 255
     a56:	ed 01       	movw	r28, r26
     a58:	8a 83       	std	Y+2, r24	; 0x02
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     a5a:	9f 3f       	cpi	r25, 0xFF	; 255
     a5c:	29 f4       	brne	.+10     	; 0xa68 <_Z16_joystick_filterP14JoystickFilter+0x88>
     a5e:	eb 01       	movw	r28, r22
     a60:	1a 82       	std	Y+2, r1	; 0x02
     a62:	02 c0       	rjmp	.+4      	; 0xa68 <_Z16_joystick_filterP14JoystickFilter+0x88>
		
		}
		else
		source->step_scan[i] = 0;
     a64:	eb 01       	movw	r28, r22
     a66:	1a 82       	std	Y+2, r1	; 0x02
     a68:	21 50       	subi	r18, 0x01	; 1
     a6a:	31 09       	sbc	r19, r1
     a6c:	11 96       	adiw	r26, 0x01	; 1
	
	{
	
		source->enabled = true;	
	
		for (i = 0; i <= 4; i++) // scan 0-50 base joystick bandwidth
     a6e:	2f 3f       	cpi	r18, 0xFF	; 255
     a70:	df ef       	ldi	r29, 0xFF	; 255
     a72:	3d 07       	cpc	r19, r29
     a74:	b1 f6       	brne	.-84     	; 0xa22 <_Z16_joystick_filterP14JoystickFilter+0x42>
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
		if ((source->in_value < source->steps[i]) && (source->in_value >= source->steps[i-1]))
     a76:	d8 01       	movw	r26, r16
     a78:	4d 91       	ld	r20, X+
     a7a:	5c 91       	ld	r21, X
     a7c:	24 e0       	ldi	r18, 0x04	; 4
     a7e:	30 e0       	ldi	r19, 0x00	; 0
     a80:	df 01       	movw	r26, r30
     a82:	86 89       	ldd	r24, Z+22	; 0x16
     a84:	90 e0       	ldi	r25, 0x00	; 0
     a86:	48 17       	cp	r20, r24
     a88:	59 07       	cpc	r21, r25
     a8a:	a0 f4       	brcc	.+40     	; 0xab4 <_Z16_joystick_filterP14JoystickFilter+0xd4>
     a8c:	85 89       	ldd	r24, Z+21	; 0x15
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	48 17       	cp	r20, r24
     a92:	59 07       	cpc	r21, r25
     a94:	78 f0       	brcs	.+30     	; 0xab4 <_Z16_joystick_filterP14JoystickFilter+0xd4>
		{
		
			if (source->step_scan[i] >= source->scanrate){
     a96:	83 85       	ldd	r24, Z+11	; 0x0b
     a98:	e8 01       	movw	r28, r16
     a9a:	9c 85       	ldd	r25, Y+12	; 0x0c
     a9c:	89 17       	cp	r24, r25
     a9e:	18 f0       	brcs	.+6      	; 0xaa6 <_Z16_joystick_filterP14JoystickFilter+0xc6>
			
				source->mirror_joy_step = i-5;
     aa0:	3a 8f       	std	Y+26, r19	; 0x1a
     aa2:	29 8f       	std	Y+25, r18	; 0x19
     aa4:	02 c0       	rjmp	.+4      	; 0xaaa <_Z16_joystick_filterP14JoystickFilter+0xca>
					
			} else
					
			source->step_scan[i]++;
     aa6:	8f 5f       	subi	r24, 0xFF	; 255
     aa8:	83 87       	std	Z+11, r24	; 0x0b
				
			if  (source->scanrate == 0xFF) source->step_scan[i] = 0;
     aaa:	9f 3f       	cpi	r25, 0xFF	; 255
     aac:	29 f4       	brne	.+10     	; 0xab8 <_Z16_joystick_filterP14JoystickFilter+0xd8>
     aae:	1b 96       	adiw	r26, 0x0b	; 11
     ab0:	1c 92       	st	X, r1
     ab2:	02 c0       	rjmp	.+4      	; 0xab8 <_Z16_joystick_filterP14JoystickFilter+0xd8>
		
		}
		else
		source->step_scan[i] = 0;
     ab4:	1b 96       	adiw	r26, 0x0b	; 11
     ab6:	1c 92       	st	X, r1
     ab8:	21 50       	subi	r18, 0x01	; 1
     aba:	31 09       	sbc	r19, r1
     abc:	31 97       	sbiw	r30, 0x01	; 1
		}
		else
		source->step_scan[i] = 0;
		
		
		for (i = 9; i >= 5; i--) // scan 50-100 reserve mirror joystick bandwidth
     abe:	2f 3f       	cpi	r18, 0xFF	; 255
     ac0:	df ef       	ldi	r29, 0xFF	; 255
     ac2:	3d 07       	cpc	r19, r29
     ac4:	e9 f6       	brne	.-70     	; 0xa80 <_Z16_joystick_filterP14JoystickFilter+0xa0>
		source->step_scan[i] = 0;
	
	}


}
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	08 95       	ret

00000ad0 <_Z17CurrentProtectionP12AnalogFilter>:

bool CurrentProtection(AnalogFilter * ana)
{
     ad0:	fc 01       	movw	r30, r24
    if (ana->analog_limit == 0) return false;
     ad2:	82 81       	ldd	r24, Z+2	; 0x02
     ad4:	88 23       	and	r24, r24
     ad6:	81 f0       	breq	.+32     	; 0xaf8 <_Z17CurrentProtectionP12AnalogFilter+0x28>
 	
	if (ana->in_value > ana->analog_limit)
     ad8:	90 81       	ld	r25, Z
     ada:	89 17       	cp	r24, r25
     adc:	50 f4       	brcc	.+20     	; 0xaf2 <_Z17CurrentProtectionP12AnalogFilter+0x22>
	{
		if (ana->time_count >= ana->time_rate)
     ade:	83 81       	ldd	r24, Z+3	; 0x03
     ae0:	91 81       	ldd	r25, Z+1	; 0x01
     ae2:	89 17       	cp	r24, r25
     ae4:	18 f0       	brcs	.+6      	; 0xaec <_Z17CurrentProtectionP12AnalogFilter+0x1c>
		{
			ana->trip= true;
     ae6:	81 e0       	ldi	r24, 0x01	; 1
     ae8:	84 83       	std	Z+4, r24	; 0x04
     aea:	04 c0       	rjmp	.+8      	; 0xaf4 <_Z17CurrentProtectionP12AnalogFilter+0x24>
		} else
		  ana->time_count++;
     aec:	8f 5f       	subi	r24, 0xFF	; 255
     aee:	83 83       	std	Z+3, r24	; 0x03
     af0:	01 c0       	rjmp	.+2      	; 0xaf4 <_Z17CurrentProtectionP12AnalogFilter+0x24>
	} else 
	  ana->time_count = 0;
     af2:	13 82       	std	Z+3, r1	; 0x03
	
	return ana->trip;
     af4:	84 81       	ldd	r24, Z+4	; 0x04
     af6:	08 95       	ret

}

bool CurrentProtection(AnalogFilter * ana)
{
    if (ana->analog_limit == 0) return false;
     af8:	80 e0       	ldi	r24, 0x00	; 0
		  ana->time_count++;
	} else 
	  ana->time_count = 0;
	
	return ana->trip;
}
     afa:	08 95       	ret

00000afc <__vector_18>:


ISR (TIMER0_OVF_vect) // 1.8 kHz
{
     afc:	1f 92       	push	r1
     afe:	0f 92       	push	r0
     b00:	0f b6       	in	r0, 0x3f	; 63
     b02:	0f 92       	push	r0
     b04:	11 24       	eor	r1, r1
     b06:	8f 93       	push	r24
		
	if (Left.timer_pwm_backward < 10) Left.timer_pwm_backward++; else Left.timer_pwm_backward = 0;
     b08:	80 91 3f 02 	lds	r24, 0x023F	; 0x80023f <Left+0x6>
     b0c:	8a 30       	cpi	r24, 0x0A	; 10
     b0e:	20 f4       	brcc	.+8      	; 0xb18 <__vector_18+0x1c>
     b10:	8f 5f       	subi	r24, 0xFF	; 255
     b12:	80 93 3f 02 	sts	0x023F, r24	; 0x80023f <Left+0x6>
     b16:	02 c0       	rjmp	.+4      	; 0xb1c <__vector_18+0x20>
     b18:	10 92 3f 02 	sts	0x023F, r1	; 0x80023f <Left+0x6>
	if (Right.timer_pwm_backward < 10) Right.timer_pwm_backward++; else Right.timer_pwm_backward = 0;
     b1c:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <Right+0x6>
     b20:	8a 30       	cpi	r24, 0x0A	; 10
     b22:	20 f4       	brcc	.+8      	; 0xb2c <__vector_18+0x30>
     b24:	8f 5f       	subi	r24, 0xFF	; 255
     b26:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <Right+0x6>
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__vector_18+0x34>
     b2c:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <Right+0x6>

	if (Left.timer_pwm_hold_on < 20) Left.timer_pwm_hold_on++; else Left.timer_pwm_hold_on = 0;
     b30:	80 91 40 02 	lds	r24, 0x0240	; 0x800240 <Left+0x7>
     b34:	84 31       	cpi	r24, 0x14	; 20
     b36:	20 f4       	brcc	.+8      	; 0xb40 <__vector_18+0x44>
     b38:	8f 5f       	subi	r24, 0xFF	; 255
     b3a:	80 93 40 02 	sts	0x0240, r24	; 0x800240 <Left+0x7>
     b3e:	02 c0       	rjmp	.+4      	; 0xb44 <__vector_18+0x48>
     b40:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <Left+0x7>
	if (Right.timer_pwm_hold_on < 20) Right.timer_pwm_hold_on++; else Right.timer_pwm_hold_on = 0;			
     b44:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <Right+0x7>
     b48:	84 31       	cpi	r24, 0x14	; 20
     b4a:	20 f4       	brcc	.+8      	; 0xb54 <__vector_18+0x58>
     b4c:	8f 5f       	subi	r24, 0xFF	; 255
     b4e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <Right+0x7>
     b52:	02 c0       	rjmp	.+4      	; 0xb58 <__vector_18+0x5c>
     b54:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <Right+0x7>
		
    TCNT0 = 0;
     b58:	16 bc       	out	0x26, r1	; 38
}
     b5a:	8f 91       	pop	r24
     b5c:	0f 90       	pop	r0
     b5e:	0f be       	out	0x3f, r0	; 63
     b60:	0f 90       	pop	r0
     b62:	1f 90       	pop	r1
     b64:	18 95       	reti

00000b66 <__vector_15>:

ISR (TIMER1_OVF_vect) // 100 Hz
{
     b66:	1f 92       	push	r1
     b68:	0f 92       	push	r0
     b6a:	0f b6       	in	r0, 0x3f	; 63
     b6c:	0f 92       	push	r0
     b6e:	11 24       	eor	r1, r1
     b70:	2f 93       	push	r18
     b72:	3f 93       	push	r19
     b74:	4f 93       	push	r20
     b76:	5f 93       	push	r21
     b78:	6f 93       	push	r22
     b7a:	7f 93       	push	r23
     b7c:	8f 93       	push	r24
     b7e:	9f 93       	push	r25
     b80:	af 93       	push	r26
     b82:	bf 93       	push	r27
     b84:	cf 93       	push	r28
     b86:	df 93       	push	r29
     b88:	ef 93       	push	r30
     b8a:	ff 93       	push	r31
    if (Left.timer_count_en) Left.timer_count++;
     b8c:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <Left+0x15>
     b90:	88 23       	and	r24, r24
     b92:	39 f0       	breq	.+14     	; 0xba2 <__vector_15+0x3c>
     b94:	e9 e3       	ldi	r30, 0x39	; 57
     b96:	f2 e0       	ldi	r31, 0x02	; 2
     b98:	83 85       	ldd	r24, Z+11	; 0x0b
     b9a:	94 85       	ldd	r25, Z+12	; 0x0c
     b9c:	01 96       	adiw	r24, 0x01	; 1
     b9e:	94 87       	std	Z+12, r25	; 0x0c
     ba0:	83 87       	std	Z+11, r24	; 0x0b
    if (Left.timer_count == 0xFFFF) Left.timer_count = 0;
     ba2:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <Left+0xb>
     ba6:	90 91 45 02 	lds	r25, 0x0245	; 0x800245 <Left+0xc>
     baa:	01 96       	adiw	r24, 0x01	; 1
     bac:	21 f4       	brne	.+8      	; 0xbb6 <__vector_15+0x50>
     bae:	10 92 45 02 	sts	0x0245, r1	; 0x800245 <Left+0xc>
     bb2:	10 92 44 02 	sts	0x0244, r1	; 0x800244 <Left+0xb>

    if (Right.timer_count_en) Right.timer_count++;
     bb6:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <Right+0x15>
     bba:	88 23       	and	r24, r24
     bbc:	39 f0       	breq	.+14     	; 0xbcc <__vector_15+0x66>
     bbe:	e7 e1       	ldi	r30, 0x17	; 23
     bc0:	f2 e0       	ldi	r31, 0x02	; 2
     bc2:	83 85       	ldd	r24, Z+11	; 0x0b
     bc4:	94 85       	ldd	r25, Z+12	; 0x0c
     bc6:	01 96       	adiw	r24, 0x01	; 1
     bc8:	94 87       	std	Z+12, r25	; 0x0c
     bca:	83 87       	std	Z+11, r24	; 0x0b
    if (Right.timer_count == 0xFFFF) Right.timer_count = 0;
     bcc:	80 91 22 02 	lds	r24, 0x0222	; 0x800222 <Right+0xb>
     bd0:	90 91 23 02 	lds	r25, 0x0223	; 0x800223 <Right+0xc>
     bd4:	01 96       	adiw	r24, 0x01	; 1
     bd6:	21 f4       	brne	.+8      	; 0xbe0 <__vector_15+0x7a>
     bd8:	10 92 23 02 	sts	0x0223, r1	; 0x800223 <Right+0xc>
     bdc:	10 92 22 02 	sts	0x0222, r1	; 0x800222 <Right+0xb>

    w100Hz++;
     be0:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <w100Hz>
     be4:	9f 5f       	subi	r25, 0xFF	; 255
     be6:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <w100Hz>
	
	
   
    if ((w100Hz % WAIT_5Hz) == 0)
     bea:	8d ec       	ldi	r24, 0xCD	; 205
     bec:	98 9f       	mul	r25, r24
     bee:	81 2d       	mov	r24, r1
     bf0:	11 24       	eor	r1, r1
     bf2:	82 95       	swap	r24
     bf4:	8f 70       	andi	r24, 0x0F	; 15
     bf6:	88 0f       	add	r24, r24
     bf8:	88 0f       	add	r24, r24
     bfa:	28 2f       	mov	r18, r24
     bfc:	22 0f       	add	r18, r18
     bfe:	22 0f       	add	r18, r18
     c00:	82 0f       	add	r24, r18
     c02:	98 13       	cpse	r25, r24
     c04:	05 c0       	rjmp	.+10     	; 0xc10 <__vector_15+0xaa>
	{
		twi_process_read = false;
     c06:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi_process_read>
		twi_process_write = true;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi_process_write>
	}
	
	if (w100Hz >= WAIT_1Hz)
     c10:	94 36       	cpi	r25, 0x64	; 100
     c12:	38 f0       	brcs	.+14     	; 0xc22 <__vector_15+0xbc>
	{
		        	
		twi_process_read = true;
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi_process_read>
		twi_process_write = false;
     c1a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi_process_write>
		w100Hz = 0;
     c1e:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <w100Hz>
		
	}
	
	
    in_left.outstate = _switch_filter(&in_left);
     c22:	86 e0       	ldi	r24, 0x06	; 6
     c24:	92 e0       	ldi	r25, 0x02	; 2
     c26:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c2a:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <in_left>
	in_right.outstate = _switch_filter(&in_right);
     c2e:	8b ef       	ldi	r24, 0xFB	; 251
     c30:	91 e0       	ldi	r25, 0x01	; 1
     c32:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c36:	80 93 fb 01 	sts	0x01FB, r24	; 0x8001fb <in_right>
	

	sw_leftdown.outstate = _switch_filter(&sw_leftdown);
     c3a:	80 ef       	ldi	r24, 0xF0	; 240
     c3c:	91 e0       	ldi	r25, 0x01	; 1
     c3e:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c42:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <sw_leftdown>
	sw_leftup.outstate = _switch_filter(&sw_leftup);
     c46:	85 ee       	ldi	r24, 0xE5	; 229
     c48:	91 e0       	ldi	r25, 0x01	; 1
     c4a:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c4e:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <sw_leftup>
	   
	sw_rightdown.outstate = _switch_filter(&sw_rightdown);
     c52:	8a ed       	ldi	r24, 0xDA	; 218
     c54:	91 e0       	ldi	r25, 0x01	; 1
     c56:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c5a:	80 93 da 01 	sts	0x01DA, r24	; 0x8001da <sw_rightdown>
	sw_rightup.outstate = _switch_filter(&sw_rightup);
     c5e:	8f ec       	ldi	r24, 0xCF	; 207
     c60:	91 e0       	ldi	r25, 0x01	; 1
     c62:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c66:	80 93 cf 01 	sts	0x01CF, r24	; 0x8001cf <sw_rightup>
	
	sw_water.outstate = _switch_filter(&sw_water);
     c6a:	84 ec       	ldi	r24, 0xC4	; 196
     c6c:	91 e0       	ldi	r25, 0x01	; 1
     c6e:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c72:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <sw_water>
	sw_squeeze.outstate = _switch_filter(&sw_squeeze);
     c76:	89 eb       	ldi	r24, 0xB9	; 185
     c78:	91 e0       	ldi	r25, 0x01	; 1
     c7a:	0e 94 c6 04 	call	0x98c	; 0x98c <_Z14_switch_filterP12SwitchFilter>
     c7e:	80 93 b9 01 	sts	0x01B9, r24	; 0x8001b9 <sw_squeeze>
	
	
	an_R.in_value = val_R;
     c82:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <val_R>
     c86:	90 91 4e 01 	lds	r25, 0x014E	; 0x80014e <val_R+0x1>
     c8a:	90 93 9e 01 	sts	0x019E, r25	; 0x80019e <an_R+0x1>
     c8e:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <an_R>
	_joystick_filter(&an_R);
     c92:	8d e9       	ldi	r24, 0x9D	; 157
     c94:	91 e0       	ldi	r25, 0x01	; 1
     c96:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <_Z16_joystick_filterP14JoystickFilter>
	
	an_L.in_value = val_L;
     c9a:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <val_L>
     c9e:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <val_L+0x1>
     ca2:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <an_L+0x1>
     ca6:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <an_L>
	_joystick_filter(&an_L);
     caa:	81 e8       	ldi	r24, 0x81	; 129
     cac:	91 e0       	ldi	r25, 0x01	; 1
     cae:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <_Z16_joystick_filterP14JoystickFilter>
	
	val11.in_value = val_ANA11;
     cb2:	cc e7       	ldi	r28, 0x7C	; 124
     cb4:	d1 e0       	ldi	r29, 0x01	; 1
     cb6:	80 91 4b 01 	lds	r24, 0x014B	; 0x80014b <val_ANA11>
     cba:	88 83       	st	Y, r24
	CurrentProtection(&val11);
     cbc:	ce 01       	movw	r24, r28
     cbe:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
	val12.in_value = val_ANA12;
     cc2:	80 91 49 01 	lds	r24, 0x0149	; 0x800149 <val_ANA12>
     cc6:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <val12>
	CurrentProtection(&val12);
     cca:	87 e7       	ldi	r24, 0x77	; 119
     ccc:	91 e0       	ldi	r25, 0x01	; 1
     cce:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
	
	
	
	if (val11.trip || val12.trip)
     cd2:	8c 81       	ldd	r24, Y+4	; 0x04
     cd4:	81 11       	cpse	r24, r1
     cd6:	04 c0       	rjmp	.+8      	; 0xce0 <__vector_15+0x17a>
     cd8:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <val12+0x4>
     cdc:	88 23       	and	r24, r24
     cde:	39 f0       	breq	.+14     	; 0xcee <__vector_15+0x188>
	{
		// Stop Left Channel
		Left.Stop();
     ce0:	89 e3       	ldi	r24, 0x39	; 57
     ce2:	92 e0       	ldi	r25, 0x02	; 2
     ce4:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
		in_left.reset = true;
     ce8:	81 e0       	ldi	r24, 0x01	; 1
     cea:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <in_left+0x6>
	}
	
	val21.in_value = val_ANA21;
     cee:	c2 e7       	ldi	r28, 0x72	; 114
     cf0:	d1 e0       	ldi	r29, 0x01	; 1
     cf2:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <val_ANA21>
     cf6:	88 83       	st	Y, r24
	CurrentProtection(&val21);
     cf8:	ce 01       	movw	r24, r28
     cfa:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
	val22.in_value = val_ANA22;	
     cfe:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <val_ANA22>
     d02:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <val22>
	CurrentProtection(&val22);
     d06:	8d e6       	ldi	r24, 0x6D	; 109
     d08:	91 e0       	ldi	r25, 0x01	; 1
     d0a:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
	
	if (val21.trip || val22.trip)
     d0e:	8c 81       	ldd	r24, Y+4	; 0x04
     d10:	81 11       	cpse	r24, r1
     d12:	04 c0       	rjmp	.+8      	; 0xd1c <__vector_15+0x1b6>
     d14:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <val22+0x4>
     d18:	88 23       	and	r24, r24
     d1a:	39 f0       	breq	.+14     	; 0xd2a <__vector_15+0x1c4>
	{
		// Stop Right Channel
		Right.Stop();
     d1c:	87 e1       	ldi	r24, 0x17	; 23
     d1e:	92 e0       	ldi	r25, 0x02	; 2
     d20:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
		in_right.reset = true;
     d24:	81 e0       	ldi	r24, 0x01	; 1
     d26:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <in_right+0x6>
	} 
	
	Left.switch_down = sw_leftdown.outstate;
     d2a:	e9 e3       	ldi	r30, 0x39	; 57
     d2c:	f2 e0       	ldi	r31, 0x02	; 2
     d2e:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <sw_leftdown>
     d32:	81 83       	std	Z+1, r24	; 0x01
	Left.switch_up = sw_leftup.outstate;
     d34:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <sw_leftup>
     d38:	80 83       	st	Z, r24
	
	Right.switch_down = sw_rightdown.outstate;
     d3a:	e7 e1       	ldi	r30, 0x17	; 23
     d3c:	f2 e0       	ldi	r31, 0x02	; 2
     d3e:	80 91 da 01 	lds	r24, 0x01DA	; 0x8001da <sw_rightdown>
     d42:	81 83       	std	Z+1, r24	; 0x01
	Right.switch_up = sw_rightup.outstate;
     d44:	80 91 cf 01 	lds	r24, 0x01CF	; 0x8001cf <sw_rightup>
     d48:	80 83       	st	Z, r24
	
	if ((timer1_count > 0) && (timer1_count < TIMER1_MAXCOUNT))
     d4a:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <timer1_count>
     d4e:	9f ef       	ldi	r25, 0xFF	; 255
     d50:	98 0f       	add	r25, r24
     d52:	99 30       	cpi	r25, 0x09	; 9
     d54:	18 f4       	brcc	.+6      	; 0xd5c <__vector_15+0x1f6>
	{
			timer1_count++;
     d56:	8f 5f       	subi	r24, 0xFF	; 255
     d58:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <timer1_count>
	}

    TCNT1 = WAIT_100HZ;
     d5c:	8b e3       	ldi	r24, 0x3B	; 59
     d5e:	96 ef       	ldi	r25, 0xF6	; 246
     d60:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
     d64:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>
}
     d68:	ff 91       	pop	r31
     d6a:	ef 91       	pop	r30
     d6c:	df 91       	pop	r29
     d6e:	cf 91       	pop	r28
     d70:	bf 91       	pop	r27
     d72:	af 91       	pop	r26
     d74:	9f 91       	pop	r25
     d76:	8f 91       	pop	r24
     d78:	7f 91       	pop	r23
     d7a:	6f 91       	pop	r22
     d7c:	5f 91       	pop	r21
     d7e:	4f 91       	pop	r20
     d80:	3f 91       	pop	r19
     d82:	2f 91       	pop	r18
     d84:	0f 90       	pop	r0
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	0f 90       	pop	r0
     d8a:	1f 90       	pop	r1
     d8c:	18 95       	reti

00000d8e <_Z13init_switchesv>:

void init_switches(){
		
		in_left.outstate=false;
     d8e:	e6 e0       	ldi	r30, 0x06	; 6
     d90:	f2 e0       	ldi	r31, 0x02	; 2
     d92:	10 82       	st	Z, r1
		in_left.reset = false;
     d94:	16 82       	std	Z+6, r1	; 0x06
		in_left.on_trigger = false;
     d96:	10 86       	std	Z+8, r1	; 0x08
		in_left.off_trigger = false;
     d98:	11 86       	std	Z+9, r1	; 0x09
		in_left.protection_reset = false;
     d9a:	12 86       	std	Z+10, r1	; 0x0a
		in_left.curr_scan=0;
     d9c:	15 82       	std	Z+5, r1	; 0x05
		in_left.scanrate=5;
     d9e:	25 e0       	ldi	r18, 0x05	; 5
     da0:	21 83       	std	Z+1, r18	; 0x01
		in_left.port = &PIND;
     da2:	89 e2       	ldi	r24, 0x29	; 41
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	93 83       	std	Z+3, r25	; 0x03
     da8:	82 83       	std	Z+2, r24	; 0x02
		in_left.pin = SW_L;
     daa:	30 e8       	ldi	r19, 0x80	; 128
     dac:	34 83       	std	Z+4, r19	; 0x04
		
		in_right.outstate=false;
     dae:	eb ef       	ldi	r30, 0xFB	; 251
     db0:	f1 e0       	ldi	r31, 0x01	; 1
     db2:	10 82       	st	Z, r1
		in_right.on_trigger = false;
     db4:	10 86       	std	Z+8, r1	; 0x08
		in_right.protection_reset = false;
     db6:	12 86       	std	Z+10, r1	; 0x0a
		in_right.off_trigger = false;
     db8:	11 86       	std	Z+9, r1	; 0x09
		in_right.reset = false;
     dba:	16 82       	std	Z+6, r1	; 0x06
		in_right.curr_scan=0;
     dbc:	15 82       	std	Z+5, r1	; 0x05
		in_right.scanrate=5;
     dbe:	21 83       	std	Z+1, r18	; 0x01
		in_right.port = &PIND;
     dc0:	93 83       	std	Z+3, r25	; 0x03
     dc2:	82 83       	std	Z+2, r24	; 0x02
		in_right.pin = SW_R;		
     dc4:	21 e0       	ldi	r18, 0x01	; 1
     dc6:	24 83       	std	Z+4, r18	; 0x04
		
		sw_leftdown.outstate=false;
     dc8:	e0 ef       	ldi	r30, 0xF0	; 240
     dca:	f1 e0       	ldi	r31, 0x01	; 1
     dcc:	10 82       	st	Z, r1
		sw_leftdown.curr_scan=0;
     dce:	15 82       	std	Z+5, r1	; 0x05
		sw_leftdown.scanrate=2;
     dd0:	22 e0       	ldi	r18, 0x02	; 2
     dd2:	21 83       	std	Z+1, r18	; 0x01
		sw_leftdown.port = &PIND;
     dd4:	93 83       	std	Z+3, r25	; 0x03
     dd6:	82 83       	std	Z+2, r24	; 0x02
		sw_leftdown.pin = LEFT_DOWN;
     dd8:	30 e2       	ldi	r19, 0x20	; 32
     dda:	34 83       	std	Z+4, r19	; 0x04
		
		sw_leftup.outstate=false;
     ddc:	e5 ee       	ldi	r30, 0xE5	; 229
     dde:	f1 e0       	ldi	r31, 0x01	; 1
     de0:	10 82       	st	Z, r1
		sw_leftup.curr_scan=0;
     de2:	15 82       	std	Z+5, r1	; 0x05
		sw_leftup.scanrate=2;
     de4:	21 83       	std	Z+1, r18	; 0x01
		sw_leftup.port = &PIND;
     de6:	93 83       	std	Z+3, r25	; 0x03
     de8:	82 83       	std	Z+2, r24	; 0x02
		sw_leftup.pin = LEFT_UP;
     dea:	30 e4       	ldi	r19, 0x40	; 64
     dec:	34 83       	std	Z+4, r19	; 0x04

		sw_rightdown.outstate=false;
     dee:	ea ed       	ldi	r30, 0xDA	; 218
     df0:	f1 e0       	ldi	r31, 0x01	; 1
     df2:	10 82       	st	Z, r1
		sw_rightdown.curr_scan=0;
     df4:	15 82       	std	Z+5, r1	; 0x05
		sw_rightdown.scanrate=2;
     df6:	21 83       	std	Z+1, r18	; 0x01
		sw_rightdown.port = &PIND;
     df8:	93 83       	std	Z+3, r25	; 0x03
     dfa:	82 83       	std	Z+2, r24	; 0x02
		sw_rightdown.pin = RIGHT_DOWN;		
     dfc:	24 83       	std	Z+4, r18	; 0x04

		sw_rightup.outstate=false;
     dfe:	ef ec       	ldi	r30, 0xCF	; 207
     e00:	f1 e0       	ldi	r31, 0x01	; 1
     e02:	10 82       	st	Z, r1
		sw_rightup.curr_scan=0;
     e04:	15 82       	std	Z+5, r1	; 0x05
		sw_rightup.scanrate=2;
     e06:	21 83       	std	Z+1, r18	; 0x01
		sw_rightup.port = &PIND;
     e08:	93 83       	std	Z+3, r25	; 0x03
     e0a:	82 83       	std	Z+2, r24	; 0x02
		sw_rightup.pin = RIGHT_UP;	
     e0c:	34 e0       	ldi	r19, 0x04	; 4
     e0e:	34 83       	std	Z+4, r19	; 0x04
		
		sw_water.outstate=false;
     e10:	e4 ec       	ldi	r30, 0xC4	; 196
     e12:	f1 e0       	ldi	r31, 0x01	; 1
     e14:	10 82       	st	Z, r1
		sw_water.curr_scan=0;
     e16:	15 82       	std	Z+5, r1	; 0x05
		sw_water.scanrate=2;
     e18:	21 83       	std	Z+1, r18	; 0x01
		sw_water.off_trigger = false;
     e1a:	11 86       	std	Z+9, r1	; 0x09
		sw_water.port = &PIND;
     e1c:	93 83       	std	Z+3, r25	; 0x03
     e1e:	82 83       	std	Z+2, r24	; 0x02
		sw_water.pin = WATER_MODE;
     e20:	30 e1       	ldi	r19, 0x10	; 16
     e22:	34 83       	std	Z+4, r19	; 0x04
		
		sw_squeeze.outstate=false;
     e24:	e9 eb       	ldi	r30, 0xB9	; 185
     e26:	f1 e0       	ldi	r31, 0x01	; 1
     e28:	10 82       	st	Z, r1
		sw_squeeze.off_trigger = false;
     e2a:	11 86       	std	Z+9, r1	; 0x09
		sw_squeeze.curr_scan=0;
     e2c:	15 82       	std	Z+5, r1	; 0x05
		sw_squeeze.scanrate=2;
     e2e:	21 83       	std	Z+1, r18	; 0x01
		sw_squeeze.port = &PIND;
     e30:	93 83       	std	Z+3, r25	; 0x03
     e32:	82 83       	std	Z+2, r24	; 0x02
		sw_squeeze.pin = SQUEEZE;			
     e34:	88 e0       	ldi	r24, 0x08	; 8
     e36:	84 83       	std	Z+4, r24	; 0x04
     e38:	08 95       	ret

00000e3a <_Z16init_protectionsv>:

void init_protections()
{
	// Jamming protections
	
	val11.trip = false;
     e3a:	ac e7       	ldi	r26, 0x7C	; 124
     e3c:	b1 e0       	ldi	r27, 0x01	; 1
     e3e:	14 96       	adiw	r26, 0x04	; 4
     e40:	1c 92       	st	X, r1
     e42:	14 97       	sbiw	r26, 0x04	; 4
	val11.in_value = 0;
     e44:	1c 92       	st	X, r1
	val11.time_rate = protection[1];
     e46:	eb e3       	ldi	r30, 0x3B	; 59
     e48:	f1 e0       	ldi	r31, 0x01	; 1
     e4a:	91 81       	ldd	r25, Z+1	; 0x01
     e4c:	11 96       	adiw	r26, 0x01	; 1
     e4e:	9c 93       	st	X, r25
     e50:	11 97       	sbiw	r26, 0x01	; 1
	val11.time_count = 0;
     e52:	13 96       	adiw	r26, 0x03	; 3
     e54:	1c 92       	st	X, r1
     e56:	13 97       	sbiw	r26, 0x03	; 3
	val11.analog_limit = protection[0]*CURRENT_COEFFICIENT; 
     e58:	80 81       	ld	r24, Z
     e5a:	28 2f       	mov	r18, r24
     e5c:	22 0f       	add	r18, r18
     e5e:	22 0f       	add	r18, r18
     e60:	82 0f       	add	r24, r18
     e62:	12 96       	adiw	r26, 0x02	; 2
     e64:	8c 93       	st	X, r24

	val12.trip = false;
     e66:	a7 e7       	ldi	r26, 0x77	; 119
     e68:	b1 e0       	ldi	r27, 0x01	; 1
     e6a:	14 96       	adiw	r26, 0x04	; 4
     e6c:	1c 92       	st	X, r1
     e6e:	14 97       	sbiw	r26, 0x04	; 4
	val12.in_value = 0;
     e70:	1c 92       	st	X, r1
	val12.time_rate = protection[1];
     e72:	11 96       	adiw	r26, 0x01	; 1
     e74:	9c 93       	st	X, r25
     e76:	11 97       	sbiw	r26, 0x01	; 1
	val12.time_count = 0;
     e78:	13 96       	adiw	r26, 0x03	; 3
     e7a:	1c 92       	st	X, r1
     e7c:	13 97       	sbiw	r26, 0x03	; 3
	val12.analog_limit = protection[0]*CURRENT_COEFFICIENT; 	
     e7e:	12 96       	adiw	r26, 0x02	; 2
     e80:	8c 93       	st	X, r24
	
	val21.trip = false;
     e82:	a2 e7       	ldi	r26, 0x72	; 114
     e84:	b1 e0       	ldi	r27, 0x01	; 1
     e86:	14 96       	adiw	r26, 0x04	; 4
     e88:	1c 92       	st	X, r1
     e8a:	14 97       	sbiw	r26, 0x04	; 4
	val21.in_value = 0;
     e8c:	1c 92       	st	X, r1
	val21.time_rate = protection[3];
     e8e:	93 81       	ldd	r25, Z+3	; 0x03
     e90:	11 96       	adiw	r26, 0x01	; 1
     e92:	9c 93       	st	X, r25
     e94:	11 97       	sbiw	r26, 0x01	; 1
	val21.time_count = 0;
     e96:	13 96       	adiw	r26, 0x03	; 3
     e98:	1c 92       	st	X, r1
     e9a:	13 97       	sbiw	r26, 0x03	; 3
	val21.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     e9c:	82 81       	ldd	r24, Z+2	; 0x02
     e9e:	28 2f       	mov	r18, r24
     ea0:	22 0f       	add	r18, r18
     ea2:	22 0f       	add	r18, r18
     ea4:	82 0f       	add	r24, r18
     ea6:	12 96       	adiw	r26, 0x02	; 2
     ea8:	8c 93       	st	X, r24
	
	val22.trip = false;
     eaa:	ad e6       	ldi	r26, 0x6D	; 109
     eac:	b1 e0       	ldi	r27, 0x01	; 1
     eae:	14 96       	adiw	r26, 0x04	; 4
     eb0:	1c 92       	st	X, r1
     eb2:	14 97       	sbiw	r26, 0x04	; 4
	val22.in_value = 0;
     eb4:	1c 92       	st	X, r1
	val22.time_rate = protection[3];
     eb6:	11 96       	adiw	r26, 0x01	; 1
     eb8:	9c 93       	st	X, r25
     eba:	11 97       	sbiw	r26, 0x01	; 1
	val22.time_count = 0;
     ebc:	13 96       	adiw	r26, 0x03	; 3
     ebe:	1c 92       	st	X, r1
     ec0:	13 97       	sbiw	r26, 0x03	; 3
	val22.analog_limit = protection[2]*CURRENT_COEFFICIENT; 
     ec2:	12 96       	adiw	r26, 0x02	; 2
     ec4:	8c 93       	st	X, r24

    // Short circuit overcurrent protection
 
    oc_val11.trip = false;
     ec6:	a8 e6       	ldi	r26, 0x68	; 104
     ec8:	b1 e0       	ldi	r27, 0x01	; 1
     eca:	14 96       	adiw	r26, 0x04	; 4
     ecc:	1c 92       	st	X, r1
     ece:	14 97       	sbiw	r26, 0x04	; 4
	oc_val11.in_value = 0;
     ed0:	1c 92       	st	X, r1
	oc_val11.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     ed2:	84 81       	ldd	r24, Z+4	; 0x04
     ed4:	98 2f       	mov	r25, r24
     ed6:	99 0f       	add	r25, r25
     ed8:	99 0f       	add	r25, r25
     eda:	89 0f       	add	r24, r25
     edc:	12 96       	adiw	r26, 0x02	; 2
     ede:	8c 93       	st	X, r24
     ee0:	12 97       	sbiw	r26, 0x02	; 2
	oc_val11.time_count=0;
     ee2:	13 96       	adiw	r26, 0x03	; 3
     ee4:	1c 92       	st	X, r1

	oc_val12.trip = false;
     ee6:	a3 e6       	ldi	r26, 0x63	; 99
     ee8:	b1 e0       	ldi	r27, 0x01	; 1
     eea:	14 96       	adiw	r26, 0x04	; 4
     eec:	1c 92       	st	X, r1
     eee:	14 97       	sbiw	r26, 0x04	; 4
	oc_val12.in_value = 0;
     ef0:	1c 92       	st	X, r1
	oc_val12.analog_limit = protection[4]*CURRENT_COEFFICIENT;
     ef2:	12 96       	adiw	r26, 0x02	; 2
     ef4:	8c 93       	st	X, r24
     ef6:	12 97       	sbiw	r26, 0x02	; 2
	oc_val12.time_count=0;
     ef8:	13 96       	adiw	r26, 0x03	; 3
     efa:	1c 92       	st	X, r1
	
	oc_val21.trip = false;
     efc:	ae e5       	ldi	r26, 0x5E	; 94
     efe:	b1 e0       	ldi	r27, 0x01	; 1
     f00:	14 96       	adiw	r26, 0x04	; 4
     f02:	1c 92       	st	X, r1
     f04:	14 97       	sbiw	r26, 0x04	; 4
	oc_val21.in_value = 0;
     f06:	1c 92       	st	X, r1
	oc_val21.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     f08:	85 81       	ldd	r24, Z+5	; 0x05
     f0a:	98 2f       	mov	r25, r24
     f0c:	99 0f       	add	r25, r25
     f0e:	99 0f       	add	r25, r25
     f10:	89 0f       	add	r24, r25
     f12:	12 96       	adiw	r26, 0x02	; 2
     f14:	8c 93       	st	X, r24
     f16:	12 97       	sbiw	r26, 0x02	; 2
	oc_val21.time_count=0;
     f18:	13 96       	adiw	r26, 0x03	; 3
     f1a:	1c 92       	st	X, r1
		
	oc_val22.trip = false;
     f1c:	e9 e5       	ldi	r30, 0x59	; 89
     f1e:	f1 e0       	ldi	r31, 0x01	; 1
     f20:	14 82       	std	Z+4, r1	; 0x04
	oc_val22.in_value = 0;
     f22:	10 82       	st	Z, r1
	oc_val22.analog_limit = protection[5]*CURRENT_COEFFICIENT;
     f24:	82 83       	std	Z+2, r24	; 0x02
	oc_val22.time_count=0;
     f26:	13 82       	std	Z+3, r1	; 0x03
     f28:	08 95       	ret

00000f2a <__vector_24>:
}



ISR (ADC_vect) 
{
     f2a:	1f 92       	push	r1
     f2c:	0f 92       	push	r0
     f2e:	0f b6       	in	r0, 0x3f	; 63
     f30:	0f 92       	push	r0
     f32:	11 24       	eor	r1, r1
     f34:	2f 93       	push	r18
     f36:	3f 93       	push	r19
     f38:	4f 93       	push	r20
     f3a:	5f 93       	push	r21
     f3c:	6f 93       	push	r22
     f3e:	7f 93       	push	r23
     f40:	8f 93       	push	r24
     f42:	9f 93       	push	r25
     f44:	af 93       	push	r26
     f46:	bf 93       	push	r27
     f48:	ef 93       	push	r30
     f4a:	ff 93       	push	r31
	
	cli();
     f4c:	f8 94       	cli
	unsigned char _admux = ADMUX & ((1 << MUX3) | (1 << MUX2) | (1 << MUX1) | (1 << MUX0));
     f4e:	ec e7       	ldi	r30, 0x7C	; 124
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
	
	ADMUX &= 0b11110000;
     f54:	90 81       	ld	r25, Z
     f56:	90 7f       	andi	r25, 0xF0	; 240
     f58:	90 83       	st	Z, r25
	
	switch(_admux)
     f5a:	8f 70       	andi	r24, 0x0F	; 15
     f5c:	82 30       	cpi	r24, 0x02	; 2
     f5e:	09 f4       	brne	.+2      	; 0xf62 <__vector_24+0x38>
     f60:	69 c0       	rjmp	.+210    	; 0x1034 <__vector_24+0x10a>
     f62:	28 f4       	brcc	.+10     	; 0xf6e <__vector_24+0x44>
     f64:	88 23       	and	r24, r24
     f66:	61 f0       	breq	.+24     	; 0xf80 <__vector_24+0x56>
     f68:	81 30       	cpi	r24, 0x01	; 1
     f6a:	b9 f1       	breq	.+110    	; 0xfda <__vector_24+0xb0>
     f6c:	ec c0       	rjmp	.+472    	; 0x1146 <__vector_24+0x21c>
     f6e:	84 30       	cpi	r24, 0x04	; 4
     f70:	09 f4       	brne	.+2      	; 0xf74 <__vector_24+0x4a>
     f72:	ba c0       	rjmp	.+372    	; 0x10e8 <__vector_24+0x1be>
     f74:	08 f4       	brcc	.+2      	; 0xf78 <__vector_24+0x4e>
     f76:	8b c0       	rjmp	.+278    	; 0x108e <__vector_24+0x164>
     f78:	85 30       	cpi	r24, 0x05	; 5
     f7a:	09 f4       	brne	.+2      	; 0xf7e <__vector_24+0x54>
     f7c:	cd c0       	rjmp	.+410    	; 0x1118 <__vector_24+0x1ee>
     f7e:	e3 c0       	rjmp	.+454    	; 0x1146 <__vector_24+0x21c>
	{

	    case ANA22: val_ANA22 =   ADCW;
     f80:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     f84:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     f88:	90 93 46 01 	sts	0x0146, r25	; 0x800146 <val_ANA22+0x1>
     f8c:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <val_ANA22>
				oc_val22.in_value = val_ANA22;
     f90:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <oc_val22>
				
				if (Right.water_mode || (Right.hold_on_dc > 0))
     f94:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <Right+0x3>
     f98:	81 11       	cpse	r24, r1
     f9a:	04 c0       	rjmp	.+8      	; 0xfa4 <__vector_24+0x7a>
     f9c:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <Right+0x9>
     fa0:	88 23       	and	r24, r24
     fa2:	21 f0       	breq	.+8      	; 0xfac <__vector_24+0x82>
				{
					oc_val22.time_rate = SQUELCH; 
     fa4:	85 e0       	ldi	r24, 0x05	; 5
     fa6:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <oc_val22+0x1>
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <__vector_24+0x86>
				}	
				else
					oc_val22.time_rate = 0;
     fac:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <oc_val22+0x1>
				
				 CurrentProtection(&oc_val22); //Fast short circuit
     fb0:	89 e5       	ldi	r24, 0x59	; 89
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
				  if (oc_val22.trip)
     fb8:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <oc_val22+0x4>
     fbc:	88 23       	and	r24, r24
     fbe:	39 f0       	breq	.+14     	; 0xfce <__vector_24+0xa4>
				  {
					 // Stop Right Channel
				    Right.Stop();
     fc0:	87 e1       	ldi	r24, 0x17	; 23
     fc2:	92 e0       	ldi	r25, 0x02	; 2
     fc4:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
					in_right.reset = true;
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <in_right+0x6>
				  }
				 ADMUX |=ANA21;
     fce:	ec e7       	ldi	r30, 0x7C	; 124
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	81 60       	ori	r24, 0x01	; 1
     fd6:	80 83       	st	Z, r24
	    break;
     fd8:	bd c0       	rjmp	.+378    	; 0x1154 <__vector_24+0x22a>
			
	    case ANA21: val_ANA21 =   ADCW;
     fda:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
     fde:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
     fe2:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <val_ANA21+0x1>
     fe6:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <val_ANA21>
					oc_val21.in_value = val_ANA21;
     fea:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <oc_val21>
					
				    if (Right.water_mode || (Right.hold_on_dc > 0))
     fee:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <Right+0x3>
     ff2:	81 11       	cpse	r24, r1
     ff4:	04 c0       	rjmp	.+8      	; 0xffe <__vector_24+0xd4>
     ff6:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <Right+0x9>
     ffa:	88 23       	and	r24, r24
     ffc:	21 f0       	breq	.+8      	; 0x1006 <__vector_24+0xdc>
					{
						  oc_val21.time_rate = SQUELCH; 
     ffe:	85 e0       	ldi	r24, 0x05	; 5
    1000:	80 93 5f 01 	sts	0x015F, r24	; 0x80015f <oc_val21+0x1>
    1004:	02 c0       	rjmp	.+4      	; 0x100a <__vector_24+0xe0>
					} else
						  oc_val21.time_rate = 0;
    1006:	10 92 5f 01 	sts	0x015F, r1	; 0x80015f <oc_val21+0x1>
					
					CurrentProtection(&oc_val21); //Fast short circuit
    100a:	8e e5       	ldi	r24, 0x5E	; 94
    100c:	91 e0       	ldi	r25, 0x01	; 1
    100e:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
					if (oc_val21.trip)
    1012:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <oc_val21+0x4>
    1016:	88 23       	and	r24, r24
    1018:	39 f0       	breq	.+14     	; 0x1028 <__vector_24+0xfe>
					{
						// Stop Right Channel
						Right.Stop();
    101a:	87 e1       	ldi	r24, 0x17	; 23
    101c:	92 e0       	ldi	r25, 0x02	; 2
    101e:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
						in_right.reset = true;
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <in_right+0x6>
					}
	                
					ADMUX |=ANA11;
    1028:	ec e7       	ldi	r30, 0x7C	; 124
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	82 60       	ori	r24, 0x02	; 2
    1030:	80 83       	st	Z, r24
	                break;		
    1032:	90 c0       	rjmp	.+288    	; 0x1154 <__vector_24+0x22a>
						
	    case ANA11: val_ANA11 =   ADCW;
    1034:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    1038:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    103c:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <val_ANA11+0x1>
    1040:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <val_ANA11>
				oc_val11.in_value = val_ANA11;
    1044:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <oc_val11>
				
				if (Left.water_mode || (Left.hold_on_dc > 0))
    1048:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <Left+0x3>
    104c:	81 11       	cpse	r24, r1
    104e:	04 c0       	rjmp	.+8      	; 0x1058 <__vector_24+0x12e>
    1050:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <Left+0x9>
    1054:	88 23       	and	r24, r24
    1056:	21 f0       	breq	.+8      	; 0x1060 <__vector_24+0x136>
				{
				    oc_val11.time_rate = SQUELCH; 
    1058:	85 e0       	ldi	r24, 0x05	; 5
    105a:	80 93 69 01 	sts	0x0169, r24	; 0x800169 <oc_val11+0x1>
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <__vector_24+0x13a>
				} else
				    oc_val11.time_rate = 0;
    1060:	10 92 69 01 	sts	0x0169, r1	; 0x800169 <oc_val11+0x1>
				
				CurrentProtection(&oc_val11); //Fast short circuit
    1064:	88 e6       	ldi	r24, 0x68	; 104
    1066:	91 e0       	ldi	r25, 0x01	; 1
    1068:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
				if (oc_val11.trip)
    106c:	80 91 6c 01 	lds	r24, 0x016C	; 0x80016c <oc_val11+0x4>
    1070:	88 23       	and	r24, r24
    1072:	39 f0       	breq	.+14     	; 0x1082 <__vector_24+0x158>
			    {
				  // Stop Left Channel
				  Left.Stop();
    1074:	89 e3       	ldi	r24, 0x39	; 57
    1076:	92 e0       	ldi	r25, 0x02	; 2
    1078:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
				  in_left.reset = true;
    107c:	81 e0       	ldi	r24, 0x01	; 1
    107e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <in_left+0x6>
			    }
			    ADMUX |= ANA12;
    1082:	ec e7       	ldi	r30, 0x7C	; 124
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	83 60       	ori	r24, 0x03	; 3
    108a:	80 83       	st	Z, r24
		break;
    108c:	63 c0       	rjmp	.+198    	; 0x1154 <__vector_24+0x22a>
	    
		case ANA12: val_ANA12 =   ADCW;
    108e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    1092:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    1096:	90 93 4a 01 	sts	0x014A, r25	; 0x80014a <val_ANA12+0x1>
    109a:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <val_ANA12>
	    
					 oc_val12.in_value = val_ANA12;
    109e:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <oc_val12>
					 
			    	 if (Left.water_mode || (Left.hold_on_dc > 0))
    10a2:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <Left+0x3>
    10a6:	81 11       	cpse	r24, r1
    10a8:	04 c0       	rjmp	.+8      	; 0x10b2 <__vector_24+0x188>
    10aa:	80 91 42 02 	lds	r24, 0x0242	; 0x800242 <Left+0x9>
    10ae:	88 23       	and	r24, r24
    10b0:	21 f0       	breq	.+8      	; 0x10ba <__vector_24+0x190>
					 {
						  oc_val12.time_rate = SQUELCH; 
    10b2:	85 e0       	ldi	r24, 0x05	; 5
    10b4:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <oc_val12+0x1>
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <__vector_24+0x194>
					 } else
						  oc_val12.time_rate = 0;
    10ba:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <oc_val12+0x1>
						  
					 CurrentProtection(&oc_val12); //Fast short circuit
    10be:	83 e6       	ldi	r24, 0x63	; 99
    10c0:	91 e0       	ldi	r25, 0x01	; 1
    10c2:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z17CurrentProtectionP12AnalogFilter>
					 if (oc_val12.trip)
    10c6:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <oc_val12+0x4>
    10ca:	88 23       	and	r24, r24
    10cc:	39 f0       	breq	.+14     	; 0x10dc <__vector_24+0x1b2>
				     {
					    // Stop Left Channel
					    Left.Stop();
    10ce:	89 e3       	ldi	r24, 0x39	; 57
    10d0:	92 e0       	ldi	r25, 0x02	; 2
    10d2:	0e 94 32 01 	call	0x264	; 0x264 <_ZN14ChannelControl4StopEv>
					    in_left.reset = true;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <in_left+0x6>
					  }
	    
				    ADMUX |=AN_X_L;
    10dc:	ec e7       	ldi	r30, 0x7C	; 124
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	84 60       	ori	r24, 0x04	; 4
    10e4:	80 83       	st	Z, r24
	    break; 
    10e6:	36 c0       	rjmp	.+108    	; 0x1154 <__vector_24+0x22a>
		
		case AN_X_L:
	    		     val_L = ADCW/10;
    10e8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    10ec:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    10f0:	ad ec       	ldi	r26, 0xCD	; 205
    10f2:	bc ec       	ldi	r27, 0xCC	; 204
    10f4:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <__umulhisi3>
    10f8:	96 95       	lsr	r25
    10fa:	87 95       	ror	r24
    10fc:	96 95       	lsr	r25
    10fe:	87 95       	ror	r24
    1100:	96 95       	lsr	r25
    1102:	87 95       	ror	r24
    1104:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <val_L+0x1>
    1108:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <val_L>
					 ADMUX |=AN_X_R;
    110c:	ec e7       	ldi	r30, 0x7C	; 124
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	85 60       	ori	r24, 0x05	; 5
    1114:	80 83       	st	Z, r24
		break;
    1116:	1e c0       	rjmp	.+60     	; 0x1154 <__vector_24+0x22a>
		
		case AN_X_R: val_R =   ADCW/10;
    1118:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__DATA_REGION_ORIGIN__+0x18>
    111c:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
    1120:	ad ec       	ldi	r26, 0xCD	; 205
    1122:	bc ec       	ldi	r27, 0xCC	; 204
    1124:	0e 94 50 0f 	call	0x1ea0	; 0x1ea0 <__umulhisi3>
    1128:	96 95       	lsr	r25
    112a:	87 95       	ror	r24
    112c:	96 95       	lsr	r25
    112e:	87 95       	ror	r24
    1130:	96 95       	lsr	r25
    1132:	87 95       	ror	r24
    1134:	90 93 4e 01 	sts	0x014E, r25	; 0x80014e <val_R+0x1>
    1138:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <val_R>
				
				     ADMUX |=ANA22;
    113c:	ec e7       	ldi	r30, 0x7C	; 124
    113e:	f0 e0       	ldi	r31, 0x00	; 0
    1140:	80 81       	ld	r24, Z
    1142:	80 83       	st	Z, r24
				     break; 	 
    1144:	07 c0       	rjmp	.+14     	; 0x1154 <__vector_24+0x22a>
	   
	    default:     ADMUX &= 0b11110000;
    1146:	ec e7       	ldi	r30, 0x7C	; 124
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	80 7f       	andi	r24, 0xF0	; 240
    114e:	80 83       	st	Z, r24
	                 ADMUX |=ANA22;
    1150:	80 81       	ld	r24, Z
    1152:	80 83       	st	Z, r24
					 break;
	}
	 
   sei();
    1154:	78 94       	sei

	ADCSRA |=(1<<ADSC); 
    1156:	ea e7       	ldi	r30, 0x7A	; 122
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	80 64       	ori	r24, 0x40	; 64
    115e:	80 83       	st	Z, r24
}
    1160:	ff 91       	pop	r31
    1162:	ef 91       	pop	r30
    1164:	bf 91       	pop	r27
    1166:	af 91       	pop	r26
    1168:	9f 91       	pop	r25
    116a:	8f 91       	pop	r24
    116c:	7f 91       	pop	r23
    116e:	6f 91       	pop	r22
    1170:	5f 91       	pop	r21
    1172:	4f 91       	pop	r20
    1174:	3f 91       	pop	r19
    1176:	2f 91       	pop	r18
    1178:	0f 90       	pop	r0
    117a:	0f be       	out	0x3f, r0	; 63
    117c:	0f 90       	pop	r0
    117e:	1f 90       	pop	r1
    1180:	18 95       	reti

00001182 <_Z8ADC_Initv>:

void ADC_Init()
{
	// Joystick L resistor initialization
	
	an_L.scanrate = 2;	
    1182:	e1 e8       	ldi	r30, 0x81	; 129
    1184:	f1 e0       	ldi	r31, 0x01	; 1
    1186:	82 e0       	ldi	r24, 0x02	; 2
    1188:	84 87       	std	Z+12, r24	; 0x0c
	an_L.joystick_step = 0;
    118a:	10 8e       	std	Z+24, r1	; 0x18
    118c:	17 8a       	std	Z+23, r1	; 0x17
	an_L.mirror_joy_step = 0;
    118e:	12 8e       	std	Z+26, r1	; 0x1a
    1190:	11 8e       	std	Z+25, r1	; 0x19
	an_L.enabled = false;	
    1192:	13 8e       	std	Z+27, r1	; 0x1b
	
	// Joystick R resistor initialization

	an_R.scanrate = 2;	
    1194:	ed e9       	ldi	r30, 0x9D	; 157
    1196:	f1 e0       	ldi	r31, 0x01	; 1
    1198:	84 87       	std	Z+12, r24	; 0x0c
	an_R.joystick_step = 0;
    119a:	10 8e       	std	Z+24, r1	; 0x18
    119c:	17 8a       	std	Z+23, r1	; 0x17
	an_R.mirror_joy_step = 0;
    119e:	12 8e       	std	Z+26, r1	; 0x1a
    11a0:	11 8e       	std	Z+25, r1	; 0x19
	an_R.enabled = false;
    11a2:	13 8e       	std	Z+27, r1	; 0x1b
	
	ADCSRA |= (1 << ADEN) | (1 << ADPS2)  | (0 << ADPS1)  | (1 << ADPS0) | (1 << ADIE);  //ADC 32 divider
    11a4:	ea e7       	ldi	r30, 0x7A	; 122
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	8d 68       	ori	r24, 0x8D	; 141
    11ac:	80 83       	st	Z, r24
	ADMUX = (0 << REFS1) | (1 << REFS0) | ANA22; 
    11ae:	80 e4       	ldi	r24, 0x40	; 64
    11b0:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>
	ADCSRA |=(1<<ADSC);
    11b4:	80 81       	ld	r24, Z
    11b6:	80 64       	ori	r24, 0x40	; 64
    11b8:	80 83       	st	Z, r24
    11ba:	08 95       	ret

000011bc <_Z13init_channelsv>:
}

void init_channels()
{
    11bc:	1f 93       	push	r17
    11be:	cf 93       	push	r28
    11c0:	df 93       	push	r29
	
	Left.port1 = &PORTA;
    11c2:	c9 e3       	ldi	r28, 0x39	; 57
    11c4:	d2 e0       	ldi	r29, 0x02	; 2
    11c6:	82 e2       	ldi	r24, 0x22	; 34
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	9d 8f       	std	Y+29, r25	; 0x1d
    11cc:	8c 8f       	std	Y+28, r24	; 0x1c
	Left.pin1 = ON_L1;
    11ce:	20 e4       	ldi	r18, 0x40	; 64
    11d0:	2e 8f       	std	Y+30, r18	; 0x1e
	Left.port2 = &PORTA;
    11d2:	98 a3       	std	Y+32, r25	; 0x20
    11d4:	8f 8f       	std	Y+31, r24	; 0x1f
	Left.pin2 = ON_L2;
    11d6:	80 e8       	ldi	r24, 0x80	; 128
    11d8:	89 a3       	std	Y+33, r24	; 0x21
	Left.InitChannel();
    11da:	ce 01       	movw	r24, r28
    11dc:	0e 94 d5 00 	call	0x1aa	; 0x1aa <_ZN14ChannelControl11InitChannelEv>
	Left.timer_pwm_backward = 0;
    11e0:	1e 82       	std	Y+6, r1	; 0x06
	Left.timer_pwm_hold_on = 0;
    11e2:	1f 82       	std	Y+7, r1	; 0x07

	Right.port1 = &PORTB;
    11e4:	c7 e1       	ldi	r28, 0x17	; 23
    11e6:	d2 e0       	ldi	r29, 0x02	; 2
    11e8:	85 e2       	ldi	r24, 0x25	; 37
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	9d 8f       	std	Y+29, r25	; 0x1d
    11ee:	8c 8f       	std	Y+28, r24	; 0x1c
	Right.pin1 = ON_R1;
    11f0:	14 e0       	ldi	r17, 0x04	; 4
    11f2:	1e 8f       	std	Y+30, r17	; 0x1e
	Right.port2 = &PORTB;
    11f4:	98 a3       	std	Y+32, r25	; 0x20
    11f6:	8f 8f       	std	Y+31, r24	; 0x1f
	Right.pin2 = ON_R2;
    11f8:	88 e0       	ldi	r24, 0x08	; 8
    11fa:	89 a3       	std	Y+33, r24	; 0x21
	Right.InitChannel();
    11fc:	ce 01       	movw	r24, r28
    11fe:	0e 94 d5 00 	call	0x1aa	; 0x1aa <_ZN14ChannelControl11InitChannelEv>
	Right.timer_pwm_backward = 4; // Making time interval between Left and Right Channels
    1202:	1e 83       	std	Y+6, r17	; 0x06
	Right.timer_pwm_hold_on = 10;
    1204:	8a e0       	ldi	r24, 0x0A	; 10
    1206:	8f 83       	std	Y+7, r24	; 0x07
}
    1208:	df 91       	pop	r29
    120a:	cf 91       	pop	r28
    120c:	1f 91       	pop	r17
    120e:	08 95       	ret

00001210 <main>:

int main(void)
{	 
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
    1214:	00 d0       	rcall	.+0      	; 0x1216 <main+0x6>
    1216:	cd b7       	in	r28, 0x3d	; 61
    1218:	de b7       	in	r29, 0x3e	; 62
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
	
    DDRA = ON_L1 | ON_L2;
    121a:	80 ec       	ldi	r24, 0xC0	; 192
    121c:	81 b9       	out	0x01, r24	; 1
	
	DDRB = ON_R1 | ON_R2 | RESERVE1; 
    121e:	8d e0       	ldi	r24, 0x0D	; 13
    1220:	84 b9       	out	0x04, r24	; 4
		
    WDTCSR |= (1<<WDCE) | (1<<WDE);
    1222:	e0 e6       	ldi	r30, 0x60	; 96
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	88 61       	ori	r24, 0x18	; 24
    122a:	80 83       	st	Z, r24
    WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP1);	
    122c:	8e e0       	ldi	r24, 0x0E	; 14
    122e:	80 83       	st	Z, r24
	
	TCCR0A = 0;
    1230:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (1 << CS01)|(0 << CS00); //32 divider
    1232:	82 e0       	ldi	r24, 0x02	; 2
    1234:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0;
    1236:	16 bc       	out	0x26, r1	; 38
	
	TCCR1A = 0;
    1238:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__DATA_REGION_ORIGIN__+0x20>
	TCCR1B = (1 << CS11)|(1 << CS10); //64 divider
    123c:	83 e0       	ldi	r24, 0x03	; 3
    123e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__DATA_REGION_ORIGIN__+0x21>
    TCNT1 = WAIT_100HZ;	
    1242:	8b e3       	ldi	r24, 0x3B	; 59
    1244:	96 ef       	ldi	r25, 0xF6	; 246
    1246:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__DATA_REGION_ORIGIN__+0x25>
    124a:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__DATA_REGION_ORIGIN__+0x24>

	
	sei();
    124e:	78 94       	sei
	
	
	LoadEeprom();
    1250:	0e 94 14 03 	call	0x628	; 0x628 <_Z10LoadEepromv>
    init_switches();
    1254:	0e 94 c7 06 	call	0xd8e	; 0xd8e <_Z13init_switchesv>
	init_channels();
    1258:	0e 94 de 08 	call	0x11bc	; 0x11bc <_Z13init_channelsv>
	init_protections();
    125c:	0e 94 1d 07 	call	0xe3a	; 0xe3a <_Z16init_protectionsv>
	ADC_Init();
    1260:	0e 94 c1 08 	call	0x1182	; 0x1182 <_Z8ADC_Initv>
	twi_init();
    1264:	0e 94 e0 0c 	call	0x19c0	; 0x19c0 <_Z8twi_initv>

	TIFR0 = (1<<TOV0);
    1268:	81 e0       	ldi	r24, 0x01	; 1
    126a:	85 bb       	out	0x15, r24	; 21
	TIMSK0 = (1<<TOIE0);
    126c:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__DATA_REGION_ORIGIN__+0xe>
		
	TIFR1 = (1<<TOV1);
    1270:	86 bb       	out	0x16, r24	; 22
	TIMSK1 = (1<<TOIE1);
    1272:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__DATA_REGION_ORIGIN__+0xf>
}

int main(void)
{	 
	uint8_t step = 0;
	bool sq_off_left, sq_off_right = false;
    1276:	19 82       	std	Y+1, r1	; 0x01
    while (1) 
    {
		asm("wdr"); 
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    1278:	0f 2e       	mov	r0, r31
    127a:	fc e7       	ldi	r31, 0x7C	; 124
    127c:	af 2e       	mov	r10, r31
    127e:	f1 e0       	ldi	r31, 0x01	; 1
    1280:	bf 2e       	mov	r11, r31
    1282:	f0 2d       	mov	r31, r0
    1284:	0f 2e       	mov	r0, r31
    1286:	f7 e7       	ldi	r31, 0x77	; 119
    1288:	8f 2e       	mov	r8, r31
    128a:	f1 e0       	ldi	r31, 0x01	; 1
    128c:	9f 2e       	mov	r9, r31
    128e:	f0 2d       	mov	r31, r0
    1290:	0f 2e       	mov	r0, r31
    1292:	f8 e6       	ldi	r31, 0x68	; 104
    1294:	4f 2e       	mov	r4, r31
    1296:	f1 e0       	ldi	r31, 0x01	; 1
    1298:	5f 2e       	mov	r5, r31
    129a:	f0 2d       	mov	r31, r0
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate && !(logic_release && in_right.outstate))  // Button L process
    129c:	06 e0       	ldi	r16, 0x06	; 6
    129e:	12 e0       	ldi	r17, 0x02	; 2
				in_left.on_trigger = false;
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
			
			Left.prev_lock_state = Left.lock;
    12a0:	0f 2e       	mov	r0, r31
    12a2:	f9 e3       	ldi	r31, 0x39	; 57
    12a4:	ef 2e       	mov	r14, r31
    12a6:	f2 e0       	ldi	r31, 0x02	; 2
    12a8:	ff 2e       	mov	r15, r31
    12aa:	f0 2d       	mov	r31, r0
			Left.Process(); // Process L channel
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    12ac:	0f 2e       	mov	r0, r31
    12ae:	f2 e7       	ldi	r31, 0x72	; 114
    12b0:	cf 2e       	mov	r12, r31
    12b2:	f1 e0       	ldi	r31, 0x01	; 1
    12b4:	df 2e       	mov	r13, r31
    12b6:	f0 2d       	mov	r31, r0
    12b8:	0f 2e       	mov	r0, r31
    12ba:	fd e6       	ldi	r31, 0x6D	; 109
    12bc:	6f 2e       	mov	r6, r31
    12be:	f1 e0       	ldi	r31, 0x01	; 1
    12c0:	7f 2e       	mov	r7, r31
    12c2:	f0 2d       	mov	r31, r0
    12c4:	0f 2e       	mov	r0, r31
    12c6:	fe e5       	ldi	r31, 0x5E	; 94
    12c8:	2f 2e       	mov	r2, r31
    12ca:	f1 e0       	ldi	r31, 0x01	; 1
    12cc:	3f 2e       	mov	r3, r31
    12ce:	f0 2d       	mov	r31, r0


  
    while (1) 
    {
		asm("wdr"); 
    12d0:	a8 95       	wdr
		

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
    12d2:	d5 01       	movw	r26, r10
    12d4:	14 96       	adiw	r26, 0x04	; 4
    12d6:	8c 91       	ld	r24, X
    12d8:	81 11       	cpse	r24, r1
    12da:	9f c0       	rjmp	.+318    	; 0x141a <main+0x20a>
    12dc:	f4 01       	movw	r30, r8
    12de:	84 81       	ldd	r24, Z+4	; 0x04
    12e0:	81 11       	cpse	r24, r1
    12e2:	9b c0       	rjmp	.+310    	; 0x141a <main+0x20a>
    12e4:	d2 01       	movw	r26, r4
    12e6:	14 96       	adiw	r26, 0x04	; 4
    12e8:	8c 91       	ld	r24, X
    12ea:	81 11       	cpse	r24, r1
    12ec:	96 c0       	rjmp	.+300    	; 0x141a <main+0x20a>
    12ee:	80 91 67 01 	lds	r24, 0x0167	; 0x800167 <oc_val12+0x4>
    12f2:	81 11       	cpse	r24, r1
    12f4:	92 c0       	rjmp	.+292    	; 0x141a <main+0x20a>
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
    12f6:	80 91 c2 01 	lds	r24, 0x01C2	; 0x8001c2 <sw_squeeze+0x9>
    12fa:	88 23       	and	r24, r24
    12fc:	31 f0       	breq	.+12     	; 0x130a <main+0xfa>
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
    12fe:	10 92 c2 01 	sts	0x01C2, r1	; 0x8001c2 <sw_squeeze+0x9>
        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
				sq_off_right = true;
    1302:	b1 e0       	ldi	r27, 0x01	; 1
    1304:	b9 83       	std	Y+1, r27	; 0x01

        if ((!val11.trip) && (!val12.trip) && (!oc_val11.trip) && (!oc_val12.trip))
		{
			if (sw_squeeze.off_trigger) //SQEEZE switch input
			{
				sq_off_left = true; //return drives to start position on negative edge SQUEEZE input
    1306:	91 e0       	ldi	r25, 0x01	; 1
    1308:	01 c0       	rjmp	.+2      	; 0x130c <main+0xfc>
    130a:	90 e0       	ldi	r25, 0x00	; 0
				sq_off_right = true;
				sw_squeeze.off_trigger = false;
			}
			
			if (in_left.outstate && !(logic_release && in_right.outstate))  // Button L process
    130c:	f8 01       	movw	r30, r16
    130e:	80 81       	ld	r24, Z
    1310:	88 23       	and	r24, r24
    1312:	79 f0       	breq	.+30     	; 0x1332 <main+0x122>
    1314:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
    1318:	88 23       	and	r24, r24
    131a:	29 f0       	breq	.+10     	; 0x1326 <main+0x116>
    131c:	ab ef       	ldi	r26, 0xFB	; 251
    131e:	b1 e0       	ldi	r27, 0x01	; 1
    1320:	8c 91       	ld	r24, X
    1322:	81 11       	cpse	r24, r1
    1324:	06 c0       	rjmp	.+12     	; 0x1332 <main+0x122>
			{
				Left.control_source = true;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	f7 01       	movw	r30, r14
    132a:	82 83       	std	Z+2, r24	; 0x02
				Left.goal_step = 4;				
    132c:	84 e0       	ldi	r24, 0x04	; 4
    132e:	85 87       	std	Z+13, r24	; 0x0d
    1330:	32 c0       	rjmp	.+100    	; 0x1396 <main+0x186>
			}	
			else   //Joystick Process
			{
				
				if (Left.control_source)
    1332:	d7 01       	movw	r26, r14
    1334:	12 96       	adiw	r26, 0x02	; 2
    1336:	8c 91       	ld	r24, X
    1338:	12 97       	sbiw	r26, 0x02	; 2
    133a:	88 23       	and	r24, r24
    133c:	81 f0       	breq	.+32     	; 0x135e <main+0x14e>
				{
				    Left.goal_step = 0;
    133e:	1d 96       	adiw	r26, 0x0d	; 13
    1340:	1c 92       	st	X, r1
    1342:	1d 97       	sbiw	r26, 0x0d	; 13
				    
					if ((Left.curr_step == 0) && (!Left.moving_bwd)) Left.control_source = false;
    1344:	1e 96       	adiw	r26, 0x0e	; 14
    1346:	8c 91       	ld	r24, X
    1348:	1e 97       	sbiw	r26, 0x0e	; 14
    134a:	81 11       	cpse	r24, r1
    134c:	24 c0       	rjmp	.+72     	; 0x1396 <main+0x186>
    134e:	58 96       	adiw	r26, 0x18	; 24
    1350:	8c 91       	ld	r24, X
    1352:	58 97       	sbiw	r26, 0x18	; 24
    1354:	81 11       	cpse	r24, r1
    1356:	1f c0       	rjmp	.+62     	; 0x1396 <main+0x186>
    1358:	12 96       	adiw	r26, 0x02	; 2
    135a:	1c 92       	st	X, r1
    135c:	1c c0       	rjmp	.+56     	; 0x1396 <main+0x186>
					 
				} else
				{
					if (an_L.enabled)
    135e:	80 91 9c 01 	lds	r24, 0x019C	; 0x80019c <an_L+0x1b>
    1362:	88 23       	and	r24, r24
    1364:	19 f0       	breq	.+6      	; 0x136c <main+0x15c>
					{
						step = an_L.joystick_step;
    1366:	80 91 98 01 	lds	r24, 0x0198	; 0x800198 <an_L+0x17>
    136a:	06 c0       	rjmp	.+12     	; 0x1378 <main+0x168>
					} else
						step = an_R.mirror_joy_step;
    136c:	ed e9       	ldi	r30, 0x9D	; 157
    136e:	f1 e0       	ldi	r31, 0x01	; 1
    1370:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    1372:	23 8d       	ldd	r18, Z+27	; 0x1b
    1374:	22 23       	and	r18, r18
    1376:	79 f0       	breq	.+30     	; 0x1396 <main+0x186>
					if ((step > 0) || (Left.curr_step > 0) || Left.moving_bwd || Left.moving_fwd )
    1378:	81 11       	cpse	r24, r1
    137a:	0a c0       	rjmp	.+20     	; 0x1390 <main+0x180>
    137c:	f7 01       	movw	r30, r14
    137e:	26 85       	ldd	r18, Z+14	; 0x0e
    1380:	21 11       	cpse	r18, r1
    1382:	06 c0       	rjmp	.+12     	; 0x1390 <main+0x180>
    1384:	20 8d       	ldd	r18, Z+24	; 0x18
    1386:	21 11       	cpse	r18, r1
    1388:	03 c0       	rjmp	.+6      	; 0x1390 <main+0x180>
    138a:	27 89       	ldd	r18, Z+23	; 0x17
    138c:	22 23       	and	r18, r18
    138e:	19 f0       	breq	.+6      	; 0x1396 <main+0x186>
					{
							Left.goal_step = step;
    1390:	d7 01       	movw	r26, r14
    1392:	1d 96       	adiw	r26, 0x0d	; 13
    1394:	8c 93       	st	X, r24
				}		
				
			}
			

			if (in_left.on_trigger)
    1396:	f8 01       	movw	r30, r16
    1398:	80 85       	ldd	r24, Z+8	; 0x08
    139a:	88 23       	and	r24, r24
    139c:	29 f0       	breq	.+10     	; 0x13a8 <main+0x198>
			{
				Left.lock = false;
    139e:	d7 01       	movw	r26, r14
    13a0:	5a 96       	adiw	r26, 0x1a	; 26
    13a2:	1c 92       	st	X, r1
				in_left.on_trigger = false;
    13a4:	10 86       	std	Z+8, r1	; 0x08
    13a6:	0d c0       	rjmp	.+26     	; 0x13c2 <main+0x1b2>
			}
			
			if ((!Left.prev_lock_state) && Left.lock && (!in_right.outstate)) Left.lock = false; 
    13a8:	f7 01       	movw	r30, r14
    13aa:	83 8d       	ldd	r24, Z+27	; 0x1b
    13ac:	81 11       	cpse	r24, r1
    13ae:	09 c0       	rjmp	.+18     	; 0x13c2 <main+0x1b2>
    13b0:	82 8d       	ldd	r24, Z+26	; 0x1a
    13b2:	88 23       	and	r24, r24
    13b4:	31 f0       	breq	.+12     	; 0x13c2 <main+0x1b2>
    13b6:	ab ef       	ldi	r26, 0xFB	; 251
    13b8:	b1 e0       	ldi	r27, 0x01	; 1
    13ba:	8c 91       	ld	r24, X
    13bc:	81 11       	cpse	r24, r1
    13be:	01 c0       	rjmp	.+2      	; 0x13c2 <main+0x1b2>
    13c0:	12 8e       	std	Z+26, r1	; 0x1a
			
			Left.prev_lock_state = Left.lock;
    13c2:	f7 01       	movw	r30, r14
    13c4:	82 8d       	ldd	r24, Z+26	; 0x1a
    13c6:	83 8f       	std	Z+27, r24	; 0x1b
			
			
			//if (Left.lock && Right.lock) Left.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)
		
			Left.water_mode = sw_water.outstate;
    13c8:	a4 ec       	ldi	r26, 0xC4	; 196
    13ca:	b1 e0       	ldi	r27, 0x01	; 1
    13cc:	8c 91       	ld	r24, X
    13ce:	83 83       	std	Z+3, r24	; 0x03
			Left.long_release = sw_squeeze.outstate;
    13d0:	e9 eb       	ldi	r30, 0xB9	; 185
    13d2:	f1 e0       	ldi	r31, 0x01	; 1
    13d4:	80 81       	ld	r24, Z
    13d6:	d7 01       	movw	r26, r14
    13d8:	14 96       	adiw	r26, 0x04	; 4
    13da:	8c 93       	st	X, r24
    13dc:	14 97       	sbiw	r26, 0x04	; 4
			
			
			
			
			if (sw_squeeze.outstate) {
    13de:	88 23       	and	r24, r24
    13e0:	39 f0       	breq	.+14     	; 0x13f0 <main+0x1e0>
				
				Left.control_source = true;
    13e2:	81 e0       	ldi	r24, 0x01	; 1
    13e4:	12 96       	adiw	r26, 0x02	; 2
    13e6:	8c 93       	st	X, r24
    13e8:	12 97       	sbiw	r26, 0x02	; 2
				Left.goal_step = 4;
    13ea:	84 e0       	ldi	r24, 0x04	; 4
    13ec:	1d 96       	adiw	r26, 0x0d	; 13
    13ee:	8c 93       	st	X, r24
			}
			
            if (sq_off_left){
    13f0:	99 23       	and	r25, r25
    13f2:	11 f0       	breq	.+4      	; 0x13f8 <main+0x1e8>
				Left.goal_step = 0;
    13f4:	f7 01       	movw	r30, r14
    13f6:	15 86       	std	Z+13, r1	; 0x0d
				sq_off_left = false;
			}
			
			Left.hold_on_dc = pulsemoving[0];
    13f8:	e7 e3       	ldi	r30, 0x37	; 55
    13fa:	f1 e0       	ldi	r31, 0x01	; 1
    13fc:	80 81       	ld	r24, Z
    13fe:	d7 01       	movw	r26, r14
    1400:	19 96       	adiw	r26, 0x09	; 9
    1402:	8c 93       	st	X, r24
    1404:	19 97       	sbiw	r26, 0x09	; 9
			Left.normal_mode_dc = pulsemoving[2];
    1406:	82 81       	ldd	r24, Z+2	; 0x02
    1408:	1a 96       	adiw	r26, 0x0a	; 10
    140a:	8c 93       	st	X, r24
    140c:	1a 97       	sbiw	r26, 0x0a	; 10
			Left.water_dc = pulsemoving[3];
    140e:	83 81       	ldd	r24, Z+3	; 0x03
    1410:	18 96       	adiw	r26, 0x08	; 8
    1412:	8c 93       	st	X, r24
			
			Left.Process(); // Process L channel
    1414:	c7 01       	movw	r24, r14
    1416:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <_ZN14ChannelControl7ProcessEv>
					
		} 


        if ((!val21.trip) && (!val22.trip) && (!oc_val21.trip) && (!oc_val22.trip))
    141a:	f6 01       	movw	r30, r12
    141c:	84 81       	ldd	r24, Z+4	; 0x04
    141e:	81 11       	cpse	r24, r1
    1420:	8e c0       	rjmp	.+284    	; 0x153e <main+0x32e>
    1422:	d3 01       	movw	r26, r6
    1424:	14 96       	adiw	r26, 0x04	; 4
    1426:	8c 91       	ld	r24, X
    1428:	81 11       	cpse	r24, r1
    142a:	89 c0       	rjmp	.+274    	; 0x153e <main+0x32e>
    142c:	f1 01       	movw	r30, r2
    142e:	84 81       	ldd	r24, Z+4	; 0x04
    1430:	81 11       	cpse	r24, r1
    1432:	85 c0       	rjmp	.+266    	; 0x153e <main+0x32e>
    1434:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <oc_val22+0x4>
    1438:	81 11       	cpse	r24, r1
    143a:	81 c0       	rjmp	.+258    	; 0x153e <main+0x32e>
        {
			
			if (in_right.outstate && !(logic_release && in_left.outstate))  // Button R process
    143c:	ab ef       	ldi	r26, 0xFB	; 251
    143e:	b1 e0       	ldi	r27, 0x01	; 1
    1440:	8c 91       	ld	r24, X
    1442:	88 23       	and	r24, r24
    1444:	79 f0       	breq	.+30     	; 0x1464 <main+0x254>
    1446:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
    144a:	88 23       	and	r24, r24
    144c:	21 f0       	breq	.+8      	; 0x1456 <main+0x246>
    144e:	f8 01       	movw	r30, r16
    1450:	80 81       	ld	r24, Z
    1452:	81 11       	cpse	r24, r1
    1454:	07 c0       	rjmp	.+14     	; 0x1464 <main+0x254>
			{
				Right.control_source = true;
    1456:	e7 e1       	ldi	r30, 0x17	; 23
    1458:	f2 e0       	ldi	r31, 0x02	; 2
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4;				
    145e:	84 e0       	ldi	r24, 0x04	; 4
    1460:	85 87       	std	Z+13, r24	; 0x0d
    1462:	2d c0       	rjmp	.+90     	; 0x14be <main+0x2ae>
			}	
			else   //Joystick Process
			{
				if (Right.control_source)
    1464:	80 91 19 02 	lds	r24, 0x0219	; 0x800219 <Right+0x2>
    1468:	88 23       	and	r24, r24
    146a:	69 f0       	breq	.+26     	; 0x1486 <main+0x276>
				{
				    Right.goal_step = 0;
    146c:	e7 e1       	ldi	r30, 0x17	; 23
    146e:	f2 e0       	ldi	r31, 0x02	; 2
    1470:	15 86       	std	Z+13, r1	; 0x0d
				    
					if ((Right.curr_step == 0) && (!Right.moving_bwd)) Right.control_source = false;
    1472:	86 85       	ldd	r24, Z+14	; 0x0e
    1474:	81 11       	cpse	r24, r1
    1476:	23 c0       	rjmp	.+70     	; 0x14be <main+0x2ae>
    1478:	80 91 2f 02 	lds	r24, 0x022F	; 0x80022f <Right+0x18>
    147c:	81 11       	cpse	r24, r1
    147e:	1f c0       	rjmp	.+62     	; 0x14be <main+0x2ae>
    1480:	10 92 19 02 	sts	0x0219, r1	; 0x800219 <Right+0x2>
    1484:	1c c0       	rjmp	.+56     	; 0x14be <main+0x2ae>
				} else
				{
					if (an_R.enabled)
    1486:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <an_R+0x1b>
    148a:	88 23       	and	r24, r24
    148c:	19 f0       	breq	.+6      	; 0x1494 <main+0x284>
					{
						step = an_R.joystick_step;
    148e:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <an_R+0x17>
    1492:	06 c0       	rjmp	.+12     	; 0x14a0 <main+0x290>
					} else
						step = an_L.mirror_joy_step;
    1494:	e1 e8       	ldi	r30, 0x81	; 129
    1496:	f1 e0       	ldi	r31, 0x01	; 1
    1498:	81 8d       	ldd	r24, Z+25	; 0x19
						
						
					if (an_L.enabled || an_R.enabled)
    149a:	93 8d       	ldd	r25, Z+27	; 0x1b
    149c:	99 23       	and	r25, r25
    149e:	79 f0       	breq	.+30     	; 0x14be <main+0x2ae>
					if ((step > 0) || (Right.curr_step > 0) || Right.moving_bwd || Right.moving_fwd)
    14a0:	81 11       	cpse	r24, r1
    14a2:	0b c0       	rjmp	.+22     	; 0x14ba <main+0x2aa>
    14a4:	90 91 25 02 	lds	r25, 0x0225	; 0x800225 <Right+0xe>
    14a8:	91 11       	cpse	r25, r1
    14aa:	07 c0       	rjmp	.+14     	; 0x14ba <main+0x2aa>
    14ac:	90 91 2f 02 	lds	r25, 0x022F	; 0x80022f <Right+0x18>
    14b0:	91 11       	cpse	r25, r1
    14b2:	03 c0       	rjmp	.+6      	; 0x14ba <main+0x2aa>
    14b4:	90 91 2e 02 	lds	r25, 0x022E	; 0x80022e <Right+0x17>
    14b8:	91 11       	cpse	r25, r1
					{
							Right.goal_step = step;
    14ba:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <Right+0xd>
						
				  
				}			
			}

			if (in_right.on_trigger)
    14be:	80 91 03 02 	lds	r24, 0x0203	; 0x800203 <in_right+0x8>
    14c2:	88 23       	and	r24, r24
    14c4:	29 f0       	breq	.+10     	; 0x14d0 <main+0x2c0>
			{
				Right.lock = false;
    14c6:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <Right+0x1a>
				in_right.on_trigger = false;
    14ca:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <in_right+0x8>
    14ce:	0e c0       	rjmp	.+28     	; 0x14ec <main+0x2dc>
			}
			
			if ((!Right.prev_lock_state) && Right.lock && (!in_left.outstate)) Right.lock = false;
    14d0:	80 91 32 02 	lds	r24, 0x0232	; 0x800232 <Right+0x1b>
    14d4:	81 11       	cpse	r24, r1
    14d6:	0a c0       	rjmp	.+20     	; 0x14ec <main+0x2dc>
    14d8:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <Right+0x1a>
    14dc:	88 23       	and	r24, r24
    14de:	31 f0       	breq	.+12     	; 0x14ec <main+0x2dc>
    14e0:	d8 01       	movw	r26, r16
    14e2:	8c 91       	ld	r24, X
    14e4:	81 11       	cpse	r24, r1
    14e6:	02 c0       	rjmp	.+4      	; 0x14ec <main+0x2dc>
    14e8:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <Right+0x1a>
			
			Right.prev_lock_state = Right.lock;
    14ec:	e7 e1       	ldi	r30, 0x17	; 23
    14ee:	f2 e0       	ldi	r31, 0x02	; 2
    14f0:	82 8d       	ldd	r24, Z+26	; 0x1a
    14f2:	83 8f       	std	Z+27, r24	; 0x1b
			
			//if (Right.lock && Left.lock) Right.goal_step = 4; // blocking left drive if WAIT_LOCK time exceeded (left and right buttons pressed)

	
			Right.water_mode = sw_water.outstate;
    14f4:	a4 ec       	ldi	r26, 0xC4	; 196
    14f6:	b1 e0       	ldi	r27, 0x01	; 1
    14f8:	8c 91       	ld	r24, X
    14fa:	83 83       	std	Z+3, r24	; 0x03
			Right.long_release = sw_squeeze.outstate; 
    14fc:	a9 eb       	ldi	r26, 0xB9	; 185
    14fe:	b1 e0       	ldi	r27, 0x01	; 1
    1500:	8c 91       	ld	r24, X
    1502:	84 83       	std	Z+4, r24	; 0x04

			if (sw_squeeze.outstate) {
    1504:	88 23       	and	r24, r24
    1506:	21 f0       	breq	.+8      	; 0x1510 <main+0x300>
				Right.control_source = true;
    1508:	81 e0       	ldi	r24, 0x01	; 1
    150a:	82 83       	std	Z+2, r24	; 0x02
				Right.goal_step = 4; 
    150c:	84 e0       	ldi	r24, 0x04	; 4
    150e:	85 87       	std	Z+13, r24	; 0x0d
			}
			if (sq_off_right)
    1510:	b9 81       	ldd	r27, Y+1	; 0x01
    1512:	b1 11       	cpse	r27, r1
			{
				Right.goal_step = 0;
    1514:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <Right+0xd>
				sq_off_right = false;
			}
			
			
			Right.hold_on_dc = pulsemoving[1];
    1518:	e7 e1       	ldi	r30, 0x17	; 23
    151a:	f2 e0       	ldi	r31, 0x02	; 2
    151c:	a7 e3       	ldi	r26, 0x37	; 55
    151e:	b1 e0       	ldi	r27, 0x01	; 1
    1520:	11 96       	adiw	r26, 0x01	; 1
    1522:	8c 91       	ld	r24, X
    1524:	11 97       	sbiw	r26, 0x01	; 1
    1526:	81 87       	std	Z+9, r24	; 0x09
			Right.normal_mode_dc = pulsemoving[2];
    1528:	12 96       	adiw	r26, 0x02	; 2
    152a:	8c 91       	ld	r24, X
    152c:	12 97       	sbiw	r26, 0x02	; 2
    152e:	82 87       	std	Z+10, r24	; 0x0a
			Right.water_dc = pulsemoving[3];
    1530:	13 96       	adiw	r26, 0x03	; 3
    1532:	8c 91       	ld	r24, X
    1534:	80 87       	std	Z+8, r24	; 0x08
			
			Right.Process(); // Process R channel		
    1536:	cf 01       	movw	r24, r30
    1538:	0e 94 5c 01 	call	0x2b8	; 0x2b8 <_ZN14ChannelControl7ProcessEv>
    153c:	19 82       	std	Y+1, r1	; 0x01
			
		}
		
		if (in_left.protection_reset && in_left.reset) {
    153e:	f8 01       	movw	r30, r16
    1540:	82 85       	ldd	r24, Z+10	; 0x0a
    1542:	88 23       	and	r24, r24
    1544:	81 f0       	breq	.+32     	; 0x1566 <main+0x356>
    1546:	86 81       	ldd	r24, Z+6	; 0x06
    1548:	88 23       	and	r24, r24
    154a:	69 f0       	breq	.+26     	; 0x1566 <main+0x356>
			val11.trip = false;
    154c:	d5 01       	movw	r26, r10
    154e:	14 96       	adiw	r26, 0x04	; 4
    1550:	1c 92       	st	X, r1
			oc_val11.trip = false;
    1552:	f2 01       	movw	r30, r4
    1554:	14 82       	std	Z+4, r1	; 0x04
			val12.trip = false;
    1556:	d4 01       	movw	r26, r8
    1558:	14 96       	adiw	r26, 0x04	; 4
    155a:	1c 92       	st	X, r1
			oc_val12.trip = false;
    155c:	10 92 67 01 	sts	0x0167, r1	; 0x800167 <oc_val12+0x4>
			in_left.reset = false;
    1560:	f8 01       	movw	r30, r16
    1562:	16 82       	std	Z+6, r1	; 0x06
			in_left.protection_reset = false;
    1564:	12 86       	std	Z+10, r1	; 0x0a
		}


		if (in_right.protection_reset && in_right.reset) {
    1566:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <in_right+0xa>
    156a:	88 23       	and	r24, r24
    156c:	91 f0       	breq	.+36     	; 0x1592 <main+0x382>
    156e:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <in_right+0x6>
    1572:	88 23       	and	r24, r24
    1574:	71 f0       	breq	.+28     	; 0x1592 <main+0x382>
			val21.trip = false;
    1576:	d6 01       	movw	r26, r12
    1578:	14 96       	adiw	r26, 0x04	; 4
    157a:	1c 92       	st	X, r1
			oc_val21.trip = false;
    157c:	f1 01       	movw	r30, r2
    157e:	14 82       	std	Z+4, r1	; 0x04
			val22.trip = false;
    1580:	d3 01       	movw	r26, r6
    1582:	14 96       	adiw	r26, 0x04	; 4
    1584:	1c 92       	st	X, r1
			oc_val22.trip = false;
    1586:	10 92 5d 01 	sts	0x015D, r1	; 0x80015d <oc_val22+0x4>
			in_right.reset = false;
    158a:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <in_right+0x6>
			in_right.protection_reset = false;
    158e:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <in_right+0xa>
		}
		
	    
		ledL_on_down = Left.moving_bwd;
    1592:	d7 01       	movw	r26, r14
    1594:	58 96       	adiw	r26, 0x18	; 24
    1596:	ec 91       	ld	r30, X
    1598:	58 97       	sbiw	r26, 0x18	; 24
    159a:	e0 93 14 02 	sts	0x0214, r30	; 0x800214 <ledL_on_down>
     	ledL_on_up = Left.moving_fwd;
    159e:	57 96       	adiw	r26, 0x17	; 23
    15a0:	8c 91       	ld	r24, X
    15a2:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <ledL_on_up>
		ledR_on_down = Right.moving_bwd;
    15a6:	a7 e1       	ldi	r26, 0x17	; 23
    15a8:	b2 e0       	ldi	r27, 0x02	; 2
    15aa:	58 96       	adiw	r26, 0x18	; 24
    15ac:	9c 91       	ld	r25, X
    15ae:	58 97       	sbiw	r26, 0x18	; 24
    15b0:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <ledR_on_down>
		ledR_on_up = Right.moving_fwd;
    15b4:	57 96       	adiw	r26, 0x17	; 23
    15b6:	2c 91       	ld	r18, X
    15b8:	20 93 15 02 	sts	0x0215, r18	; 0x800215 <ledR_on_up>
		
		statebyte0 = ((ledL_on_down | ledL_on_up) << STATUS_BIT0_L_ON) | ((ledR_on_down | ledR_on_up)  << STATUS_BIT0_R_ON) | 
		            (sw_leftdown.outstate << STATUS_BIT0_L_D) | (sw_leftup.outstate << STATUS_BIT0_L_U) | 
		            (sw_rightdown.outstate << STATUS_BIT0_R_D) | (sw_rightup.outstate << STATUS_BIT0_R_U) | (in_left.outstate << STATUS_BIT0_L_BUT) | (in_right.outstate << STATUS_BIT0_R_BUT);
    15bc:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <sw_leftdown>
    15c0:	36 2f       	mov	r19, r22
    15c2:	33 0f       	add	r19, r19
    15c4:	33 0f       	add	r19, r19
    15c6:	60 91 e5 01 	lds	r22, 0x01E5	; 0x8001e5 <sw_leftup>
    15ca:	66 0f       	add	r22, r22
    15cc:	66 0f       	add	r22, r22
    15ce:	66 0f       	add	r22, r22
    15d0:	63 2b       	or	r22, r19
    15d2:	4e 2f       	mov	r20, r30
    15d4:	48 2b       	or	r20, r24
    15d6:	46 2b       	or	r20, r22
    15d8:	30 91 da 01 	lds	r19, 0x01DA	; 0x8001da <sw_rightdown>
    15dc:	b0 e1       	ldi	r27, 0x10	; 16
    15de:	3b 9f       	mul	r19, r27
    15e0:	b0 01       	movw	r22, r0
    15e2:	11 24       	eor	r1, r1
    15e4:	64 2b       	or	r22, r20
    15e6:	30 91 cf 01 	lds	r19, 0x01CF	; 0x8001cf <sw_rightup>
    15ea:	f0 e2       	ldi	r31, 0x20	; 32
    15ec:	3f 9f       	mul	r19, r31
    15ee:	a0 01       	movw	r20, r0
    15f0:	11 24       	eor	r1, r1
    15f2:	46 2b       	or	r20, r22
    15f4:	d8 01       	movw	r26, r16
    15f6:	3c 91       	ld	r19, X
    15f8:	b0 e4       	ldi	r27, 0x40	; 64
    15fa:	3b 9f       	mul	r19, r27
    15fc:	b0 01       	movw	r22, r0
    15fe:	11 24       	eor	r1, r1
    1600:	64 2b       	or	r22, r20
    1602:	ab ef       	ldi	r26, 0xFB	; 251
    1604:	b1 e0       	ldi	r27, 0x01	; 1
    1606:	3c 91       	ld	r19, X
    1608:	b0 e8       	ldi	r27, 0x80	; 128
    160a:	3b 9f       	mul	r19, r27
    160c:	a0 01       	movw	r20, r0
    160e:	11 24       	eor	r1, r1
    1610:	46 2b       	or	r20, r22
    1612:	39 2f       	mov	r19, r25
    1614:	32 2b       	or	r19, r18
    1616:	33 0f       	add	r19, r19
    1618:	43 2b       	or	r20, r19
    161a:	40 93 57 01 	sts	0x0157, r20	; 0x800157 <statebyte0>
        
		statebyte1 = (1 << STATUS_BIT1_L_EN) | (1 << STATUS_BIT1_R_EN) | (ledL_on_up << STATUS_BIT1_L_ON_U) | (ledL_on_down << STATUS_BIT1_L_ON_D) | 
																		 (ledR_on_up << STATUS_BIT1_R_ON_U) | (ledR_on_down << STATUS_BIT1_R_ON_D) |
																		 ((val11.trip | val12.trip) << STATUS_BIT1_L_TRIP_STAGE1) |
    161e:	d5 01       	movw	r26, r10
    1620:	14 96       	adiw	r26, 0x04	; 4
    1622:	4c 91       	ld	r20, X
    1624:	d4 01       	movw	r26, r8
    1626:	14 96       	adiw	r26, 0x04	; 4
    1628:	5c 91       	ld	r21, X
																		 ((val21.trip | val22.trip) << STATUS_BIT1_R_TRIP_STAGE1)  ;
    162a:	d6 01       	movw	r26, r12
    162c:	14 96       	adiw	r26, 0x04	; 4
    162e:	7c 91       	ld	r23, X
    1630:	d3 01       	movw	r26, r6
    1632:	14 96       	adiw	r26, 0x04	; 4
    1634:	6c 91       	ld	r22, X
    1636:	88 0f       	add	r24, r24
    1638:	88 0f       	add	r24, r24
    163a:	ee 0f       	add	r30, r30
    163c:	ee 0f       	add	r30, r30
    163e:	ee 0f       	add	r30, r30
    1640:	8e 2b       	or	r24, r30
    1642:	83 60       	ori	r24, 0x03	; 3
    1644:	b0 e1       	ldi	r27, 0x10	; 16
    1646:	2b 9f       	mul	r18, r27
    1648:	90 01       	movw	r18, r0
    164a:	11 24       	eor	r1, r1
    164c:	82 2b       	or	r24, r18
    164e:	e0 e2       	ldi	r30, 0x20	; 32
    1650:	9e 9f       	mul	r25, r30
    1652:	90 01       	movw	r18, r0
    1654:	11 24       	eor	r1, r1
    1656:	28 2b       	or	r18, r24
    1658:	e4 2f       	mov	r30, r20
    165a:	e5 2b       	or	r30, r21
    165c:	80 e4       	ldi	r24, 0x40	; 64
    165e:	e8 9f       	mul	r30, r24
    1660:	f0 01       	movw	r30, r0
    1662:	11 24       	eor	r1, r1
    1664:	2e 2b       	or	r18, r30
    1666:	97 2f       	mov	r25, r23
    1668:	96 2b       	or	r25, r22
    166a:	a0 e8       	ldi	r26, 0x80	; 128
    166c:	9a 9f       	mul	r25, r26
    166e:	f0 01       	movw	r30, r0
    1670:	11 24       	eor	r1, r1
    1672:	e2 2b       	or	r30, r18
    1674:	e0 93 56 01 	sts	0x0156, r30	; 0x800156 <statebyte1>
		
		statebyte2 = ((oc_val11.trip | oc_val12.trip) << STATUS_BIT2_L_TRIP_STAGE2) | ((oc_val21.trip | oc_val22.trip) << STATUS_BIT2_R_TRIP_STAGE2) | 
    1678:	f2 01       	movw	r30, r4
    167a:	34 81       	ldd	r19, Z+4	; 0x04
    167c:	e0 91 67 01 	lds	r30, 0x0167	; 0x800167 <oc_val12+0x4>
    1680:	d1 01       	movw	r26, r2
    1682:	14 96       	adiw	r26, 0x04	; 4
    1684:	fc 91       	ld	r31, X
    1686:	b0 91 5d 01 	lds	r27, 0x015D	; 0x80015d <oc_val22+0x4>
    168a:	ba 83       	std	Y+2, r27	; 0x02
		              (sw_squeeze.outstate << STATUS_BIT2_SQUEEZE) | (sw_water.outstate << STATUS_BIT2_WATERMODE);		
    168c:	a9 eb       	ldi	r26, 0xB9	; 185
    168e:	b1 e0       	ldi	r27, 0x01	; 1
    1690:	8c 91       	ld	r24, X
    1692:	28 2f       	mov	r18, r24
    1694:	22 0f       	add	r18, r18
    1696:	22 0f       	add	r18, r18
    1698:	22 0f       	add	r18, r18
    169a:	a4 ec       	ldi	r26, 0xC4	; 196
    169c:	b1 e0       	ldi	r27, 0x01	; 1
    169e:	8c 91       	ld	r24, X
    16a0:	88 0f       	add	r24, r24
    16a2:	88 0f       	add	r24, r24
    16a4:	82 2b       	or	r24, r18
    16a6:	23 2f       	mov	r18, r19
    16a8:	2e 2b       	or	r18, r30
    16aa:	98 2f       	mov	r25, r24
    16ac:	92 2b       	or	r25, r18
    16ae:	8a 81       	ldd	r24, Y+2	; 0x02
    16b0:	8f 2b       	or	r24, r31
    16b2:	88 0f       	add	r24, r24
    16b4:	89 2b       	or	r24, r25
    16b6:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <statebyte2>
		
		if (oc_val11.trip || oc_val12.trip || oc_val21.trip || oc_val22.trip || val11.trip || val12.trip || val21.trip || val22.trip)	
    16ba:	31 11       	cpse	r19, r1
    16bc:	0f c0       	rjmp	.+30     	; 0x16dc <main+0x4cc>
    16be:	e1 11       	cpse	r30, r1
    16c0:	0d c0       	rjmp	.+26     	; 0x16dc <main+0x4cc>
    16c2:	f1 11       	cpse	r31, r1
    16c4:	0b c0       	rjmp	.+22     	; 0x16dc <main+0x4cc>
    16c6:	ba 81       	ldd	r27, Y+2	; 0x02
    16c8:	b1 11       	cpse	r27, r1
    16ca:	08 c0       	rjmp	.+16     	; 0x16dc <main+0x4cc>
    16cc:	41 11       	cpse	r20, r1
    16ce:	06 c0       	rjmp	.+12     	; 0x16dc <main+0x4cc>
    16d0:	51 11       	cpse	r21, r1
    16d2:	04 c0       	rjmp	.+8      	; 0x16dc <main+0x4cc>
    16d4:	71 11       	cpse	r23, r1
    16d6:	02 c0       	rjmp	.+4      	; 0x16dc <main+0x4cc>
    16d8:	66 23       	and	r22, r22
    16da:	11 f0       	breq	.+4      	; 0x16e0 <main+0x4d0>
		{
			PORTB |= RESERVE1; // IN_RES1 used as FAULT OUTPUT on external led (1 ma)
    16dc:	28 9a       	sbi	0x05, 0	; 5
    16de:	01 c0       	rjmp	.+2      	; 0x16e2 <main+0x4d2>
		} else
			PORTB &= ~RESERVE1;
    16e0:	28 98       	cbi	0x05, 0	; 5

		if  (twi_process_read)
    16e2:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <twi_process_read>
    16e6:	88 23       	and	r24, r24
    16e8:	09 f4       	brne	.+2      	; 0x16ec <main+0x4dc>
    16ea:	da c0       	rjmp	.+436    	; 0x18a0 <main+0x690>
		{
			
			TWI_DataAddr = 0x05;
    16ec:	85 e0       	ldi	r24, 0x05	; 5
    16ee:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <TWI_DataAddr>
			TWI_DataSize  = 4;
    16f2:	84 e0       	ldi	r24, 0x04	; 4
    16f4:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <TWI_DataSize>
			
			
			twi_read();  // Read Data from Display board
    16f8:	0e 94 ef 0c 	call	0x19de	; 0x19de <_Z8twi_readv>
			
			twi_process_read = false;
    16fc:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi_process_read>
					
			timer1_count = 1; // startup timer
			
			while ((TWI_Status != TWI_FREE) && (timer1_count < TIMER1_MAXCOUNT)) //fuse condition
    1700:	80 91 67 02 	lds	r24, 0x0267	; 0x800267 <TWI_Status>
    1704:	81 30       	cpi	r24, 0x01	; 1
    1706:	e1 f7       	brne	.-8      	; 0x1700 <main+0x4f0>
			{
				// wait TWI reading
			}
			
			timer1_count = 0;
    1708:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <timer1_count>
			
			paramtodisp_addr =   TWI_DataBuff[1];
    170c:	eb e5       	ldi	r30, 0x5B	; 91
    170e:	f2 e0       	ldi	r31, 0x02	; 2
    1710:	81 81       	ldd	r24, Z+1	; 0x01
    1712:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <paramtodisp_addr>
			paramfromdisp =      TWI_DataBuff[2];
    1716:	92 81       	ldd	r25, Z+2	; 0x02
    1718:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <paramfromdisp>
			paramfromdisp_addr = TWI_DataBuff[3];
    171c:	83 81       	ldd	r24, Z+3	; 0x03
    171e:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <paramfromdisp_addr>
			
			
			
			switch (paramfromdisp_addr)
    1722:	48 2f       	mov	r20, r24
    1724:	50 e0       	ldi	r21, 0x00	; 0
    1726:	fa 01       	movw	r30, r20
    1728:	31 97       	sbiw	r30, 0x01	; 1
    172a:	e8 32       	cpi	r30, 0x28	; 40
    172c:	f1 05       	cpc	r31, r1
    172e:	08 f0       	brcs	.+2      	; 0x1732 <main+0x522>
    1730:	b5 c0       	rjmp	.+362    	; 0x189c <main+0x68c>
    1732:	ea 59       	subi	r30, 0x9A	; 154
    1734:	ff 4f       	sbci	r31, 0xFF	; 255
    1736:	0c 94 4a 0f 	jmp	0x1e94	; 0x1e94 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
    173a:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <wait_sec_up>
    173e:	98 17       	cp	r25, r24
    1740:	09 f4       	brne	.+2      	; 0x1744 <main+0x534>
    1742:	ae c0       	rjmp	.+348    	; 0x18a0 <main+0x690>

unsigned char CheckMinMax(unsigned char addr, unsigned char param)
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
    1744:	8d ef       	ldi	r24, 0xFD	; 253
    1746:	89 0f       	add	r24, r25
    1748:	82 36       	cpi	r24, 0x62	; 98
    174a:	08 f0       	brcs	.+2      	; 0x174e <main+0x53e>
    174c:	99 e0       	ldi	r25, 0x09	; 9
			
			switch (paramfromdisp_addr)
			{
				case ADDR_WAIT_SEC_UP: if (paramfromdisp != wait_sec_up)
				{
				    wait_sec_up = CheckMinMax(ADDR_WAIT_SEC_UP, paramfromdisp); 
    174e:	90 93 44 01 	sts	0x0144, r25	; 0x800144 <wait_sec_up>
					WriteEeprom(paramfromdisp_addr);	                  
    1752:	81 e0       	ldi	r24, 0x01	; 1
    1754:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    1758:	a3 c0       	rjmp	.+326    	; 0x18a0 <main+0x690>
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
    175a:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <wait_sec_down>
    175e:	98 17       	cp	r25, r24
    1760:	09 f4       	brne	.+2      	; 0x1764 <main+0x554>
    1762:	9e c0       	rjmp	.+316    	; 0x18a0 <main+0x690>
{
	switch (addr)
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
    1764:	8d ef       	ldi	r24, 0xFD	; 253
    1766:	89 0f       	add	r24, r25
    1768:	82 36       	cpi	r24, 0x62	; 98
    176a:	08 f0       	brcs	.+2      	; 0x176e <main+0x55e>
    176c:	94 e1       	ldi	r25, 0x14	; 20
				}
				break;
				case ADDR_WAIT_SEC_DOWN: 
				if (paramfromdisp != wait_sec_down)
				{
					wait_sec_down = CheckMinMax(ADDR_WAIT_SEC_DOWN,paramfromdisp); 
    176e:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <wait_sec_down>
					WriteEeprom(paramfromdisp_addr);
    1772:	82 e0       	ldi	r24, 0x02	; 2
    1774:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    1778:	93 c0       	rjmp	.+294    	; 0x18a0 <main+0x690>
				}
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
    177a:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <moving_up_stop>
    177e:	98 17       	cp	r25, r24
    1780:	09 f4       	brne	.+2      	; 0x1784 <main+0x574>
    1782:	8e c0       	rjmp	.+284    	; 0x18a0 <main+0x690>
	{
    	case ADDR_WAIT_SEC_UP:   if ((param > MAX_WAIT_SEC_UP) || (param < MIN_WAIT_SEC_UP)) param = DEF_WAIT_SEC_UP;
		                         break;
	    case ADDR_WAIT_SEC_DOWN: if ((param > MAX_WAIT_SEC_DOWN) || (param < MIN_WAIT_SEC_DOWN)) param = DEF_WAIT_SEC_DOWN;
		                         break;
		case ADDR_MOVING_UP_STOP: if ((param > MAX_MOVING_UP_STOP) || (param < MIN_MOVING_UP_STOP)) param = DEF_MOVING_UP_STOP;
    1784:	95 36       	cpi	r25, 0x65	; 101
    1786:	08 f0       	brcs	.+2      	; 0x178a <main+0x57a>
    1788:	9a e0       	ldi	r25, 0x0A	; 10
				break;	
				
				case ADDR_MOVING_UP_STOP: 
				if (paramfromdisp != moving_up_stop)
				{
					moving_up_stop = CheckMinMax(ADDR_MOVING_UP_STOP,paramfromdisp); 
    178a:	90 93 42 01 	sts	0x0142, r25	; 0x800142 <moving_up_stop>
					WriteEeprom(paramfromdisp_addr);
    178e:	83 e0       	ldi	r24, 0x03	; 3
    1790:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    1794:	85 c0       	rjmp	.+266    	; 0x18a0 <main+0x690>
				}
				
				break;	
				case 10 ... 19:
				if (paramfromdisp != an_L.steps[paramfromdisp_addr-10])		
    1796:	28 2f       	mov	r18, r24
    1798:	30 e0       	ldi	r19, 0x00	; 0
    179a:	2a 50       	subi	r18, 0x0A	; 10
    179c:	31 09       	sbc	r19, r1
    179e:	f9 01       	movw	r30, r18
    17a0:	ef 57       	subi	r30, 0x7F	; 127
    17a2:	fe 4f       	sbci	r31, 0xFE	; 254
    17a4:	45 85       	ldd	r20, Z+13	; 0x0d
    17a6:	94 17       	cp	r25, r20
    17a8:	09 f4       	brne	.+2      	; 0x17ac <main+0x59c>
    17aa:	7a c0       	rjmp	.+244    	; 0x18a0 <main+0x690>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_L.steps[paramfromdisp_addr-10] = paramfromdisp;
    17ac:	f9 01       	movw	r30, r18
    17ae:	ef 57       	subi	r30, 0x7F	; 127
    17b0:	fe 4f       	sbci	r31, 0xFE	; 254
    17b2:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    17b4:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    17b8:	73 c0       	rjmp	.+230    	; 0x18a0 <main+0x690>
					}
				}			
				break;		
				
				case 20 ... 29:
				if (paramfromdisp != an_R.steps[paramfromdisp_addr-20])		
    17ba:	28 2f       	mov	r18, r24
    17bc:	30 e0       	ldi	r19, 0x00	; 0
    17be:	24 51       	subi	r18, 0x14	; 20
    17c0:	31 09       	sbc	r19, r1
    17c2:	f9 01       	movw	r30, r18
    17c4:	e3 56       	subi	r30, 0x63	; 99
    17c6:	fe 4f       	sbci	r31, 0xFE	; 254
    17c8:	45 85       	ldd	r20, Z+13	; 0x0d
    17ca:	94 17       	cp	r25, r20
    17cc:	09 f4       	brne	.+2      	; 0x17d0 <main+0x5c0>
    17ce:	68 c0       	rjmp	.+208    	; 0x18a0 <main+0x690>
				{
					if ((paramfromdisp < 100) || (paramfromdisp > 0))
					{
						an_R.steps[paramfromdisp_addr-20] = paramfromdisp;
    17d0:	f9 01       	movw	r30, r18
    17d2:	e3 56       	subi	r30, 0x63	; 99
    17d4:	fe 4f       	sbci	r31, 0xFE	; 254
    17d6:	95 87       	std	Z+13, r25	; 0x0d
						WriteEeprom(paramfromdisp_addr);
    17d8:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    17dc:	61 c0       	rjmp	.+194    	; 0x18a0 <main+0x690>
					}
				}	
				break;	
				
				case 30 ... 35:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
    17de:	28 2f       	mov	r18, r24
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	2e 51       	subi	r18, 0x1E	; 30
    17e4:	31 09       	sbc	r19, r1
    17e6:	f9 01       	movw	r30, r18
    17e8:	e5 5c       	subi	r30, 0xC5	; 197
    17ea:	fe 4f       	sbci	r31, 0xFE	; 254
    17ec:	40 81       	ld	r20, Z
    17ee:	94 17       	cp	r25, r20
    17f0:	09 f4       	brne	.+2      	; 0x17f4 <main+0x5e4>
    17f2:	56 c0       	rjmp	.+172    	; 0x18a0 <main+0x690>
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    17f4:	f9 01       	movw	r30, r18
    17f6:	ee 0f       	add	r30, r30
    17f8:	ff 1f       	adc	r31, r31
    17fa:	ee 0f       	add	r30, r30
    17fc:	ff 1f       	adc	r31, r31
    17fe:	ec 5e       	subi	r30, 0xEC	; 236
    1800:	fe 4f       	sbci	r31, 0xFE	; 254
    1802:	52 81       	ldd	r21, Z+2	; 0x02
    1804:	54 17       	cp	r21, r20
    1806:	58 f4       	brcc	.+22     	; 0x181e <main+0x60e>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
    1808:	f9 01       	movw	r30, r18
    180a:	ee 0f       	add	r30, r30
    180c:	ff 1f       	adc	r31, r31
    180e:	ee 0f       	add	r30, r30
    1810:	ff 1f       	adc	r31, r31
    1812:	ec 5e       	subi	r30, 0xEC	; 236
    1814:	fe 4f       	sbci	r31, 0xFE	; 254
				break;	
				
				case 30 ... 35:
				if (paramfromdisp != protection[paramfromdisp_addr-30])
				{
				  	if ((protection[paramfromdisp_addr-30] <= def_protection[paramfromdisp_addr-30][2]) || 
    1816:	51 81       	ldd	r21, Z+1	; 0x01
    1818:	45 17       	cp	r20, r21
    181a:	08 f4       	brcc	.+2      	; 0x181e <main+0x60e>
    181c:	41 c0       	rjmp	.+130    	; 0x18a0 <main+0x690>
					    (protection[paramfromdisp_addr-30] >= def_protection[paramfromdisp_addr-30][1]))
				  	{
				        protection[paramfromdisp_addr-30] = paramfromdisp;
    181e:	f9 01       	movw	r30, r18
    1820:	e5 5c       	subi	r30, 0xC5	; 197
    1822:	fe 4f       	sbci	r31, 0xFE	; 254
    1824:	90 83       	st	Z, r25
						WriteEeprom(paramfromdisp_addr);
    1826:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
						init_protections();
    182a:	0e 94 1d 07 	call	0xe3a	; 0xe3a <_Z16init_protectionsv>
    182e:	38 c0       	rjmp	.+112    	; 0x18a0 <main+0x690>
				
				}
				break;
				
				case 36 ... 39:
				if (paramfromdisp != pulsemoving[paramfromdisp_addr-36])
    1830:	28 2f       	mov	r18, r24
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	24 52       	subi	r18, 0x24	; 36
    1836:	31 09       	sbc	r19, r1
    1838:	f9 01       	movw	r30, r18
    183a:	e9 5c       	subi	r30, 0xC9	; 201
    183c:	fe 4f       	sbci	r31, 0xFE	; 254
    183e:	40 81       	ld	r20, Z
    1840:	94 17       	cp	r25, r20
    1842:	71 f1       	breq	.+92     	; 0x18a0 <main+0x690>
				{
				  	if ((pulsemoving[paramfromdisp_addr-36] <= def_pulsemoving[paramfromdisp_addr-36][2]) || 
    1844:	f9 01       	movw	r30, r18
    1846:	ee 0f       	add	r30, r30
    1848:	ff 1f       	adc	r31, r31
    184a:	ee 0f       	add	r30, r30
    184c:	ff 1f       	adc	r31, r31
    184e:	ec 5f       	subi	r30, 0xFC	; 252
    1850:	fe 4f       	sbci	r31, 0xFE	; 254
    1852:	52 81       	ldd	r21, Z+2	; 0x02
    1854:	54 17       	cp	r21, r20
    1856:	50 f4       	brcc	.+20     	; 0x186c <main+0x65c>
					    (pulsemoving[paramfromdisp_addr-36] >= def_pulsemoving[paramfromdisp_addr-36][1]))
    1858:	f9 01       	movw	r30, r18
    185a:	ee 0f       	add	r30, r30
    185c:	ff 1f       	adc	r31, r31
    185e:	ee 0f       	add	r30, r30
    1860:	ff 1f       	adc	r31, r31
    1862:	ec 5f       	subi	r30, 0xFC	; 252
    1864:	fe 4f       	sbci	r31, 0xFE	; 254
				break;
				
				case 36 ... 39:
				if (paramfromdisp != pulsemoving[paramfromdisp_addr-36])
				{
				  	if ((pulsemoving[paramfromdisp_addr-36] <= def_pulsemoving[paramfromdisp_addr-36][2]) || 
    1866:	51 81       	ldd	r21, Z+1	; 0x01
    1868:	45 17       	cp	r20, r21
    186a:	d0 f0       	brcs	.+52     	; 0x18a0 <main+0x690>
					    (pulsemoving[paramfromdisp_addr-36] >= def_pulsemoving[paramfromdisp_addr-36][1]))
				  	{
				        pulsemoving[paramfromdisp_addr-36] = paramfromdisp;
    186c:	f9 01       	movw	r30, r18
    186e:	e9 5c       	subi	r30, 0xC9	; 201
    1870:	fe 4f       	sbci	r31, 0xFE	; 254
    1872:	90 83       	st	Z, r25
						WriteEeprom(paramfromdisp_addr);
    1874:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
    1878:	13 c0       	rjmp	.+38     	; 0x18a0 <main+0x690>
				
				}
				break;
				
			   case 40: 
			   if (paramfromdisp != logic_release)
    187a:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
    187e:	98 17       	cp	r25, r24
    1880:	69 f0       	breq	.+26     	; 0x189c <main+0x68c>
			   {
				  	if ((logic_release <= def_logic_release[2]) ||
    1882:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__data_start+0x2>
    1886:	28 17       	cp	r18, r24
    1888:	20 f4       	brcc	.+8      	; 0x1892 <main+0x682>
    188a:	20 91 01 01 	lds	r18, 0x0101	; 0x800101 <__data_start+0x1>
    188e:	82 17       	cp	r24, r18
    1890:	28 f0       	brcs	.+10     	; 0x189c <main+0x68c>
				  	(logic_release >= def_logic_release[1]))
				  	{
					  	logic_release = paramfromdisp;
    1892:	90 93 36 01 	sts	0x0136, r25	; 0x800136 <__data_end>
					  	WriteEeprom(paramfromdisp_addr);
    1896:	88 e2       	ldi	r24, 0x28	; 40
    1898:	0e 94 73 04 	call	0x8e6	; 0x8e6 <_Z11WriteEepromc>
				  	}
			   }
				
				default: paramfromdisp = 0;
    189c:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <paramfromdisp>
			}
			
		}
		
		if (twi_process_write)
    18a0:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi_process_write>
    18a4:	88 23       	and	r24, r24
    18a6:	09 f4       	brne	.+2      	; 0x18aa <main+0x69a>
    18a8:	13 cd       	rjmp	.-1498   	; 0x12d0 <main+0xc0>
		{

			TWI_DataAddr = 0x01;
    18aa:	81 e0       	ldi	r24, 0x01	; 1
    18ac:	80 93 66 02 	sts	0x0266, r24	; 0x800266 <TWI_DataAddr>
			TWI_DataSize  = 4;
    18b0:	84 e0       	ldi	r24, 0x04	; 4
    18b2:	80 93 65 02 	sts	0x0265, r24	; 0x800265 <TWI_DataSize>
			TWI_DataBuff[0] = statebyte0;
    18b6:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <statebyte0>
    18ba:	eb e5       	ldi	r30, 0x5B	; 91
    18bc:	f2 e0       	ldi	r31, 0x02	; 2
    18be:	80 83       	st	Z, r24
			TWI_DataBuff[1] = statebyte1;
    18c0:	80 91 56 01 	lds	r24, 0x0156	; 0x800156 <statebyte1>
    18c4:	81 83       	std	Z+1, r24	; 0x01
			TWI_DataBuff[2] = statebyte2;
    18c6:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <statebyte2>
    18ca:	82 83       	std	Z+2, r24	; 0x02
			
			switch (paramtodisp_addr)
    18cc:	20 91 53 01 	lds	r18, 0x0153	; 0x800153 <paramtodisp_addr>
    18d0:	82 2f       	mov	r24, r18
    18d2:	90 e0       	ldi	r25, 0x00	; 0
    18d4:	fc 01       	movw	r30, r24
    18d6:	31 97       	sbiw	r30, 0x01	; 1
    18d8:	e8 32       	cpi	r30, 0x28	; 40
    18da:	f1 05       	cpc	r31, r1
    18dc:	08 f0       	brcs	.+2      	; 0x18e0 <main+0x6d0>
    18de:	65 c0       	rjmp	.+202    	; 0x19aa <main+0x79a>
    18e0:	e2 57       	subi	r30, 0x72	; 114
    18e2:	ff 4f       	sbci	r31, 0xFF	; 255
    18e4:	0c 94 4a 0f 	jmp	0x1e94	; 0x1e94 <__tablejump2__>
			{
				case ADDR_WAIT_SEC_UP: paramtodisp = wait_sec_up;
    18e8:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <wait_sec_up>
    18ec:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				           break;
    18f0:	5e c0       	rjmp	.+188    	; 0x19ae <main+0x79e>
			    case ADDR_WAIT_SEC_DOWN: paramtodisp = wait_sec_down;
    18f2:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <wait_sec_down>
    18f6:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
			               break;
    18fa:	59 c0       	rjmp	.+178    	; 0x19ae <main+0x79e>
			    case ADDR_MOVING_UP_STOP: paramtodisp = moving_up_stop;
    18fc:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <moving_up_stop>
    1900:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
			               break;
    1904:	54 c0       	rjmp	.+168    	; 0x19ae <main+0x79e>
				case ADDR_PERSENTAGE_L: paramtodisp = val_L;
    1906:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <val_L>
    190a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
						  break;
    190e:	4f c0       	rjmp	.+158    	; 0x19ae <main+0x79e>
			    case ADDR_CMD_L: paramtodisp = Left.goal_step*10+Left.curr_step;
    1910:	f7 01       	movw	r30, r14
    1912:	85 85       	ldd	r24, Z+13	; 0x0d
    1914:	88 0f       	add	r24, r24
    1916:	98 2f       	mov	r25, r24
    1918:	99 0f       	add	r25, r25
    191a:	99 0f       	add	r25, r25
    191c:	89 0f       	add	r24, r25
    191e:	96 85       	ldd	r25, Z+14	; 0x0e
    1920:	89 0f       	add	r24, r25
    1922:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;
    1926:	43 c0       	rjmp	.+134    	; 0x19ae <main+0x79e>
				case ADDR_ENABLE_L: paramtodisp = an_L.enabled;		 
    1928:	80 91 9c 01 	lds	r24, 0x019C	; 0x80019c <an_L+0x1b>
    192c:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
					      break;
    1930:	3e c0       	rjmp	.+124    	; 0x19ae <main+0x79e>
				case ADDR_PERSENTAGE_R: paramtodisp =val_R;
    1932:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <val_R>
    1936:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
						  break;
    193a:	39 c0       	rjmp	.+114    	; 0x19ae <main+0x79e>
				case ADDR_CMD_R: paramtodisp = Right.goal_step*10+Right.curr_step;
    193c:	e7 e1       	ldi	r30, 0x17	; 23
    193e:	f2 e0       	ldi	r31, 0x02	; 2
    1940:	85 85       	ldd	r24, Z+13	; 0x0d
    1942:	88 0f       	add	r24, r24
    1944:	98 2f       	mov	r25, r24
    1946:	99 0f       	add	r25, r25
    1948:	99 0f       	add	r25, r25
    194a:	89 0f       	add	r24, r25
    194c:	96 85       	ldd	r25, Z+14	; 0x0e
    194e:	89 0f       	add	r24, r25
    1950:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;
    1954:	2c c0       	rjmp	.+88     	; 0x19ae <main+0x79e>
				case ADDR_ENABLE_R: paramtodisp = an_R.enabled;  
    1956:	80 91 b8 01 	lds	r24, 0x01B8	; 0x8001b8 <an_R+0x1b>
    195a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;	
    195e:	27 c0       	rjmp	.+78     	; 0x19ae <main+0x79e>
				case 10 ... 19: paramtodisp = an_L.steps[paramtodisp_addr-10];	
    1960:	e2 2f       	mov	r30, r18
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	ef 57       	subi	r30, 0x7F	; 127
    1966:	fe 4f       	sbci	r31, 0xFE	; 254
    1968:	83 81       	ldd	r24, Z+3	; 0x03
    196a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;
    196e:	1f c0       	rjmp	.+62     	; 0x19ae <main+0x79e>
				case 20 ... 29: paramtodisp = an_R.steps[paramtodisp_addr-20];
    1970:	e2 2f       	mov	r30, r18
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	ea 56       	subi	r30, 0x6A	; 106
    1976:	fe 4f       	sbci	r31, 0xFE	; 254
    1978:	80 81       	ld	r24, Z
    197a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
						  break;		  	
    197e:	17 c0       	rjmp	.+46     	; 0x19ae <main+0x79e>
				case 30 ... 35: paramtodisp = protection[paramtodisp_addr-30];	
    1980:	e2 2f       	mov	r30, r18
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	e3 5e       	subi	r30, 0xE3	; 227
    1986:	fe 4f       	sbci	r31, 0xFE	; 254
    1988:	80 81       	ld	r24, Z
    198a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;
    198e:	0f c0       	rjmp	.+30     	; 0x19ae <main+0x79e>
			    case 36 ... 39: paramtodisp = pulsemoving[paramtodisp_addr-36];
    1990:	e2 2f       	mov	r30, r18
    1992:	f0 e0       	ldi	r31, 0x00	; 0
    1994:	ed 5e       	subi	r30, 0xED	; 237
    1996:	fe 4f       	sbci	r31, 0xFE	; 254
    1998:	80 81       	ld	r24, Z
    199a:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
					      break;	
    199e:	07 c0       	rjmp	.+14     	; 0x19ae <main+0x79e>
				case 40: 	    paramtodisp = logic_release;
    19a0:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <__data_end>
    19a4:	80 93 54 01 	sts	0x0154, r24	; 0x800154 <paramtodisp>
				          break;	  					  
    19a8:	02 c0       	rjmp	.+4      	; 0x19ae <main+0x79e>
			    default:   paramtodisp = 0;
    19aa:	10 92 54 01 	sts	0x0154, r1	; 0x800154 <paramtodisp>
			}
			
			TWI_DataBuff[3] = paramtodisp; 
    19ae:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <paramtodisp>
    19b2:	80 93 5e 02 	sts	0x025E, r24	; 0x80025e <TWI_DataBuff+0x3>
			
			twi_write(); // Send Data to Display board
    19b6:	0e 94 f8 0c 	call	0x19f0	; 0x19f0 <_Z9twi_writev>
			
			twi_process_write = false;
    19ba:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi_process_write>
    19be:	88 cc       	rjmp	.-1776   	; 0x12d0 <main+0xc0>

000019c0 <_Z8twi_initv>:
//////////////////////////////////////////////////////////////////////////////////////////////////////
//				
//
void twi_init(void)
{
	TWI_Status = TWI_FREE; // 
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <TWI_Status>

	TWBR = TWI_TWBR;
    19c6:	88 e0       	ldi	r24, 0x08	; 8
    19c8:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
	TWSR = 0;
    19cc:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
	TWDR = 0xFF;
    19d0:	8f ef       	ldi	r24, 0xFF	; 255
    19d2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWEN)|(0<<TWIE)|(0<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  TWI
    19d6:	84 e0       	ldi	r24, 0x04	; 4
    19d8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    19dc:	08 95       	ret

000019de <_Z8twi_readv>:
//		TWI_DataSize -   
//	 
//		TWI_DataBuff -  
void twi_read(void)
{
	TWI_Status = TWI_BUSY; // 
    19de:	10 92 67 02 	sts	0x0267, r1	; 0x800267 <TWI_Status>
	TWI_Mode = TWI_READ; // 
    19e2:	81 e0       	ldi	r24, 0x01	; 1
    19e4:	80 93 64 02 	sts	0x0264, r24	; 0x800264 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    19e8:	85 ea       	ldi	r24, 0xA5	; 165
    19ea:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    19ee:	08 95       	ret

000019f0 <_Z9twi_writev>:
//		TWI_DataAddr -   Slave-  
//		TWI_DataSize -   
//		TWI_DataBuff -   
void twi_write(void)
{
	TWI_Status = TWI_BUSY; // 
    19f0:	10 92 67 02 	sts	0x0267, r1	; 0x800267 <TWI_Status>
	TWI_Mode = TWI_WRITE; // 
    19f4:	10 92 64 02 	sts	0x0264, r1	; 0x800264 <TWI_Mode>
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  START
    19f8:	85 ea       	ldi	r24, 0xA5	; 165
    19fa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    19fe:	08 95       	ret

00001a00 <__vector_26>:

//////////////////////////////////////////////////////////////////////////////////////////////////////
//				  TWI -    
//
ISR(TWI_vect)
{
    1a00:	1f 92       	push	r1
    1a02:	0f 92       	push	r0
    1a04:	0f b6       	in	r0, 0x3f	; 63
    1a06:	0f 92       	push	r0
    1a08:	11 24       	eor	r1, r1
    1a0a:	2f 93       	push	r18
    1a0c:	3f 93       	push	r19
    1a0e:	8f 93       	push	r24
    1a10:	9f 93       	push	r25
    1a12:	ef 93       	push	r30
    1a14:	ff 93       	push	r31
	switch( TWSR )
    1a16:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
    1a1a:	88 32       	cpi	r24, 0x28	; 40
    1a1c:	29 f1       	breq	.+74     	; 0x1a68 <__vector_26+0x68>
    1a1e:	48 f4       	brcc	.+18     	; 0x1a32 <__vector_26+0x32>
    1a20:	80 31       	cpi	r24, 0x10	; 16
    1a22:	09 f4       	brne	.+2      	; 0x1a26 <__vector_26+0x26>
    1a24:	46 c0       	rjmp	.+140    	; 0x1ab2 <__vector_26+0xb2>
    1a26:	88 31       	cpi	r24, 0x18	; 24
    1a28:	b9 f0       	breq	.+46     	; 0x1a58 <__vector_26+0x58>
    1a2a:	88 30       	cpi	r24, 0x08	; 8
    1a2c:	09 f0       	breq	.+2      	; 0x1a30 <__vector_26+0x30>
    1a2e:	72 c0       	rjmp	.+228    	; 0x1b14 <__vector_26+0x114>
    1a30:	0a c0       	rjmp	.+20     	; 0x1a46 <__vector_26+0x46>
    1a32:	80 35       	cpi	r24, 0x50	; 80
    1a34:	09 f4       	brne	.+2      	; 0x1a38 <__vector_26+0x38>
    1a36:	44 c0       	rjmp	.+136    	; 0x1ac0 <__vector_26+0xc0>
    1a38:	88 35       	cpi	r24, 0x58	; 88
    1a3a:	09 f4       	brne	.+2      	; 0x1a3e <__vector_26+0x3e>
    1a3c:	5f c0       	rjmp	.+190    	; 0x1afc <__vector_26+0xfc>
    1a3e:	80 34       	cpi	r24, 0x40	; 64
    1a40:	09 f0       	breq	.+2      	; 0x1a44 <__vector_26+0x44>
    1a42:	68 c0       	rjmp	.+208    	; 0x1b14 <__vector_26+0x114>
    1a44:	49 c0       	rjmp	.+146    	; 0x1ad8 <__vector_26+0xd8>
	{
	case TWI_START: // START 
		TWI_DataCnt = 0; //   
    1a46:	10 92 68 02 	sts	0x0268, r1	; 0x800268 <TWI_DataCnt>
		TWDR = TWI_SLAVEADDR; //   Slave-
    1a4a:	8e ec       	ldi	r24, 0xCE	; 206
    1a4c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+W
    1a50:	85 e8       	ldi	r24, 0x85	; 133
    1a52:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    1a56:	64 c0       	rjmp	.+200    	; 0x1b20 <__vector_26+0x120>

	case TWI_SLAWACK: // SLA+W    ACK
		TWDR = TWI_DataAddr; //   
    1a58:	80 91 66 02 	lds	r24, 0x0266	; 0x800266 <TWI_DataAddr>
    1a5c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    1a60:	85 e8       	ldi	r24, 0x85	; 133
    1a62:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    1a66:	5c c0       	rjmp	.+184    	; 0x1b20 <__vector_26+0x120>

	case TWI_DATWACK: // DATA    ACK
		if( TWI_Mode == TWI_READ ) // ?
    1a68:	80 91 64 02 	lds	r24, 0x0264	; 0x800264 <TWI_Mode>
    1a6c:	81 30       	cpi	r24, 0x01	; 1
    1a6e:	21 f4       	brne	.+8      	; 0x1a78 <__vector_26+0x78>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //   START
    1a70:	85 ea       	ldi	r24, 0xA5	; 165
    1a72:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1a76:	54 c0       	rjmp	.+168    	; 0x1b20 <__vector_26+0x120>
		}
		else // , 
		{
			if( TWI_DataCnt < TWI_DataSize ) //     ?
    1a78:	90 91 68 02 	lds	r25, 0x0268	; 0x800268 <TWI_DataCnt>
    1a7c:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <TWI_DataSize>
    1a80:	98 17       	cp	r25, r24
    1a82:	80 f4       	brcc	.+32     	; 0x1aa4 <__vector_26+0xa4>
			{
				TWDR = TWI_DataBuff[TWI_DataCnt++]; //  
    1a84:	e0 91 68 02 	lds	r30, 0x0268	; 0x800268 <TWI_DataCnt>
    1a88:	81 e0       	ldi	r24, 0x01	; 1
    1a8a:	8e 0f       	add	r24, r30
    1a8c:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <TWI_DataCnt>
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	e5 5a       	subi	r30, 0xA5	; 165
    1a94:	fd 4f       	sbci	r31, 0xFD	; 253
    1a96:	80 81       	ld	r24, Z
    1a98:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
				TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  
    1a9c:	85 e8       	ldi	r24, 0x85	; 133
    1a9e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1aa2:	3e c0       	rjmp	.+124    	; 0x1b20 <__vector_26+0x120>
			}
			else //   
			{
				TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    1aa4:	84 e9       	ldi	r24, 0x94	; 148
    1aa6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
				TWI_Status = TWI_FREE; //  
    1aaa:	81 e0       	ldi	r24, 0x01	; 1
    1aac:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <TWI_Status>
    1ab0:	37 c0       	rjmp	.+110    	; 0x1b20 <__vector_26+0x120>
			}
		}
		break;

	case TWI_REPSTART: //  START 
		TWDR = (TWI_SLAVEADDR|0x01); //   Slave-
    1ab2:	8f ec       	ldi	r24, 0xCF	; 207
    1ab4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
		TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //  SLA+R
    1ab8:	85 e8       	ldi	r24, 0x85	; 133
    1aba:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		break;
    1abe:	30 c0       	rjmp	.+96     	; 0x1b20 <__vector_26+0x120>

	case TWI_DATRACK: // DATA    ACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1ac0:	e0 91 68 02 	lds	r30, 0x0268	; 0x800268 <TWI_DataCnt>
    1ac4:	81 e0       	ldi	r24, 0x01	; 1
    1ac6:	8e 0f       	add	r24, r30
    1ac8:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <TWI_DataCnt>
    1acc:	f0 e0       	ldi	r31, 0x00	; 0
    1ace:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    1ad2:	e5 5a       	subi	r30, 0xA5	; 165
    1ad4:	fd 4f       	sbci	r31, 0xFD	; 253
    1ad6:	80 83       	st	Z, r24
	case TWI_SLARACK: // SLA+R    ACK
		if( TWI_DataCnt < (TWI_DataSize-1) ) //    ?
    1ad8:	20 91 68 02 	lds	r18, 0x0268	; 0x800268 <TWI_DataCnt>
    1adc:	30 e0       	ldi	r19, 0x00	; 0
    1ade:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <TWI_DataSize>
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	01 97       	sbiw	r24, 0x01	; 1
    1ae6:	28 17       	cp	r18, r24
    1ae8:	39 07       	cpc	r19, r25
    1aea:	24 f4       	brge	.+8      	; 0x1af4 <__vector_26+0xf4>
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    ACK
    1aec:	85 ec       	ldi	r24, 0xC5	; 197
    1aee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1af2:	16 c0       	rjmp	.+44     	; 0x1b20 <__vector_26+0x120>
		}
		else // ,  
		{
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|(0<<TWWC); //    NACK
    1af4:	85 e8       	ldi	r24, 0x85	; 133
    1af6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
    1afa:	12 c0       	rjmp	.+36     	; 0x1b20 <__vector_26+0x120>
		}
		break;

	case TWI_DATRNACK: // DATA    NACK
		TWI_DataBuff[TWI_DataCnt++] = TWDR; //  
    1afc:	e0 91 68 02 	lds	r30, 0x0268	; 0x800268 <TWI_DataCnt>
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	8e 0f       	add	r24, r30
    1b04:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <TWI_DataCnt>
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
    1b0e:	e5 5a       	subi	r30, 0xA5	; 165
    1b10:	fd 4f       	sbci	r31, 0xFD	; 253
    1b12:	80 83       	st	Z, r24
	case TWI_DATWNACK: // DATA    NACK
	default: //     STOP
		TWCR = (1<<TWEN)|(0<<TWIE)|(1<<TWINT)|(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|(0<<TWWC); //  STOP
    1b14:	84 e9       	ldi	r24, 0x94	; 148
    1b16:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
		TWI_Status = TWI_FREE; // 
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <TWI_Status>
		break;
	}
}
    1b20:	ff 91       	pop	r31
    1b22:	ef 91       	pop	r30
    1b24:	9f 91       	pop	r25
    1b26:	8f 91       	pop	r24
    1b28:	3f 91       	pop	r19
    1b2a:	2f 91       	pop	r18
    1b2c:	0f 90       	pop	r0
    1b2e:	0f be       	out	0x3f, r0	; 63
    1b30:	0f 90       	pop	r0
    1b32:	1f 90       	pop	r1
    1b34:	18 95       	reti

00001b36 <__subsf3>:
    1b36:	50 58       	subi	r21, 0x80	; 128

00001b38 <__addsf3>:
    1b38:	bb 27       	eor	r27, r27
    1b3a:	aa 27       	eor	r26, r26
    1b3c:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <__addsf3x>
    1b40:	0c 94 f7 0e 	jmp	0x1dee	; 0x1dee <__fp_round>
    1b44:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__fp_pscA>
    1b48:	38 f0       	brcs	.+14     	; 0x1b58 <__addsf3+0x20>
    1b4a:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <__fp_pscB>
    1b4e:	20 f0       	brcs	.+8      	; 0x1b58 <__addsf3+0x20>
    1b50:	39 f4       	brne	.+14     	; 0x1b60 <__addsf3+0x28>
    1b52:	9f 3f       	cpi	r25, 0xFF	; 255
    1b54:	19 f4       	brne	.+6      	; 0x1b5c <__addsf3+0x24>
    1b56:	26 f4       	brtc	.+8      	; 0x1b60 <__addsf3+0x28>
    1b58:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__fp_nan>
    1b5c:	0e f4       	brtc	.+2      	; 0x1b60 <__addsf3+0x28>
    1b5e:	e0 95       	com	r30
    1b60:	e7 fb       	bst	r30, 7
    1b62:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__fp_inf>

00001b66 <__addsf3x>:
    1b66:	e9 2f       	mov	r30, r25
    1b68:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <__fp_split3>
    1b6c:	58 f3       	brcs	.-42     	; 0x1b44 <__addsf3+0xc>
    1b6e:	ba 17       	cp	r27, r26
    1b70:	62 07       	cpc	r22, r18
    1b72:	73 07       	cpc	r23, r19
    1b74:	84 07       	cpc	r24, r20
    1b76:	95 07       	cpc	r25, r21
    1b78:	20 f0       	brcs	.+8      	; 0x1b82 <__addsf3x+0x1c>
    1b7a:	79 f4       	brne	.+30     	; 0x1b9a <__addsf3x+0x34>
    1b7c:	a6 f5       	brtc	.+104    	; 0x1be6 <__addsf3x+0x80>
    1b7e:	0c 94 2a 0f 	jmp	0x1e54	; 0x1e54 <__fp_zero>
    1b82:	0e f4       	brtc	.+2      	; 0x1b86 <__addsf3x+0x20>
    1b84:	e0 95       	com	r30
    1b86:	0b 2e       	mov	r0, r27
    1b88:	ba 2f       	mov	r27, r26
    1b8a:	a0 2d       	mov	r26, r0
    1b8c:	0b 01       	movw	r0, r22
    1b8e:	b9 01       	movw	r22, r18
    1b90:	90 01       	movw	r18, r0
    1b92:	0c 01       	movw	r0, r24
    1b94:	ca 01       	movw	r24, r20
    1b96:	a0 01       	movw	r20, r0
    1b98:	11 24       	eor	r1, r1
    1b9a:	ff 27       	eor	r31, r31
    1b9c:	59 1b       	sub	r21, r25
    1b9e:	99 f0       	breq	.+38     	; 0x1bc6 <__addsf3x+0x60>
    1ba0:	59 3f       	cpi	r21, 0xF9	; 249
    1ba2:	50 f4       	brcc	.+20     	; 0x1bb8 <__addsf3x+0x52>
    1ba4:	50 3e       	cpi	r21, 0xE0	; 224
    1ba6:	68 f1       	brcs	.+90     	; 0x1c02 <__addsf3x+0x9c>
    1ba8:	1a 16       	cp	r1, r26
    1baa:	f0 40       	sbci	r31, 0x00	; 0
    1bac:	a2 2f       	mov	r26, r18
    1bae:	23 2f       	mov	r18, r19
    1bb0:	34 2f       	mov	r19, r20
    1bb2:	44 27       	eor	r20, r20
    1bb4:	58 5f       	subi	r21, 0xF8	; 248
    1bb6:	f3 cf       	rjmp	.-26     	; 0x1b9e <__addsf3x+0x38>
    1bb8:	46 95       	lsr	r20
    1bba:	37 95       	ror	r19
    1bbc:	27 95       	ror	r18
    1bbe:	a7 95       	ror	r26
    1bc0:	f0 40       	sbci	r31, 0x00	; 0
    1bc2:	53 95       	inc	r21
    1bc4:	c9 f7       	brne	.-14     	; 0x1bb8 <__addsf3x+0x52>
    1bc6:	7e f4       	brtc	.+30     	; 0x1be6 <__addsf3x+0x80>
    1bc8:	1f 16       	cp	r1, r31
    1bca:	ba 0b       	sbc	r27, r26
    1bcc:	62 0b       	sbc	r22, r18
    1bce:	73 0b       	sbc	r23, r19
    1bd0:	84 0b       	sbc	r24, r20
    1bd2:	ba f0       	brmi	.+46     	; 0x1c02 <__addsf3x+0x9c>
    1bd4:	91 50       	subi	r25, 0x01	; 1
    1bd6:	a1 f0       	breq	.+40     	; 0x1c00 <__addsf3x+0x9a>
    1bd8:	ff 0f       	add	r31, r31
    1bda:	bb 1f       	adc	r27, r27
    1bdc:	66 1f       	adc	r22, r22
    1bde:	77 1f       	adc	r23, r23
    1be0:	88 1f       	adc	r24, r24
    1be2:	c2 f7       	brpl	.-16     	; 0x1bd4 <__addsf3x+0x6e>
    1be4:	0e c0       	rjmp	.+28     	; 0x1c02 <__addsf3x+0x9c>
    1be6:	ba 0f       	add	r27, r26
    1be8:	62 1f       	adc	r22, r18
    1bea:	73 1f       	adc	r23, r19
    1bec:	84 1f       	adc	r24, r20
    1bee:	48 f4       	brcc	.+18     	; 0x1c02 <__addsf3x+0x9c>
    1bf0:	87 95       	ror	r24
    1bf2:	77 95       	ror	r23
    1bf4:	67 95       	ror	r22
    1bf6:	b7 95       	ror	r27
    1bf8:	f7 95       	ror	r31
    1bfa:	9e 3f       	cpi	r25, 0xFE	; 254
    1bfc:	08 f0       	brcs	.+2      	; 0x1c00 <__addsf3x+0x9a>
    1bfe:	b0 cf       	rjmp	.-160    	; 0x1b60 <__addsf3+0x28>
    1c00:	93 95       	inc	r25
    1c02:	88 0f       	add	r24, r24
    1c04:	08 f0       	brcs	.+2      	; 0x1c08 <__addsf3x+0xa2>
    1c06:	99 27       	eor	r25, r25
    1c08:	ee 0f       	add	r30, r30
    1c0a:	97 95       	ror	r25
    1c0c:	87 95       	ror	r24
    1c0e:	08 95       	ret

00001c10 <__cmpsf2>:
    1c10:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__fp_cmp>
    1c14:	08 f4       	brcc	.+2      	; 0x1c18 <__cmpsf2+0x8>
    1c16:	81 e0       	ldi	r24, 0x01	; 1
    1c18:	08 95       	ret

00001c1a <__divsf3>:
    1c1a:	0e 94 21 0e 	call	0x1c42	; 0x1c42 <__divsf3x>
    1c1e:	0c 94 f7 0e 	jmp	0x1dee	; 0x1dee <__fp_round>
    1c22:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <__fp_pscB>
    1c26:	58 f0       	brcs	.+22     	; 0x1c3e <__divsf3+0x24>
    1c28:	0e 94 e9 0e 	call	0x1dd2	; 0x1dd2 <__fp_pscA>
    1c2c:	40 f0       	brcs	.+16     	; 0x1c3e <__divsf3+0x24>
    1c2e:	29 f4       	brne	.+10     	; 0x1c3a <__divsf3+0x20>
    1c30:	5f 3f       	cpi	r21, 0xFF	; 255
    1c32:	29 f0       	breq	.+10     	; 0x1c3e <__divsf3+0x24>
    1c34:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__fp_inf>
    1c38:	51 11       	cpse	r21, r1
    1c3a:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__fp_szero>
    1c3e:	0c 94 e6 0e 	jmp	0x1dcc	; 0x1dcc <__fp_nan>

00001c42 <__divsf3x>:
    1c42:	0e 94 08 0f 	call	0x1e10	; 0x1e10 <__fp_split3>
    1c46:	68 f3       	brcs	.-38     	; 0x1c22 <__divsf3+0x8>

00001c48 <__divsf3_pse>:
    1c48:	99 23       	and	r25, r25
    1c4a:	b1 f3       	breq	.-20     	; 0x1c38 <__divsf3+0x1e>
    1c4c:	55 23       	and	r21, r21
    1c4e:	91 f3       	breq	.-28     	; 0x1c34 <__divsf3+0x1a>
    1c50:	95 1b       	sub	r25, r21
    1c52:	55 0b       	sbc	r21, r21
    1c54:	bb 27       	eor	r27, r27
    1c56:	aa 27       	eor	r26, r26
    1c58:	62 17       	cp	r22, r18
    1c5a:	73 07       	cpc	r23, r19
    1c5c:	84 07       	cpc	r24, r20
    1c5e:	38 f0       	brcs	.+14     	; 0x1c6e <__divsf3_pse+0x26>
    1c60:	9f 5f       	subi	r25, 0xFF	; 255
    1c62:	5f 4f       	sbci	r21, 0xFF	; 255
    1c64:	22 0f       	add	r18, r18
    1c66:	33 1f       	adc	r19, r19
    1c68:	44 1f       	adc	r20, r20
    1c6a:	aa 1f       	adc	r26, r26
    1c6c:	a9 f3       	breq	.-22     	; 0x1c58 <__divsf3_pse+0x10>
    1c6e:	35 d0       	rcall	.+106    	; 0x1cda <__divsf3_pse+0x92>
    1c70:	0e 2e       	mov	r0, r30
    1c72:	3a f0       	brmi	.+14     	; 0x1c82 <__divsf3_pse+0x3a>
    1c74:	e0 e8       	ldi	r30, 0x80	; 128
    1c76:	32 d0       	rcall	.+100    	; 0x1cdc <__divsf3_pse+0x94>
    1c78:	91 50       	subi	r25, 0x01	; 1
    1c7a:	50 40       	sbci	r21, 0x00	; 0
    1c7c:	e6 95       	lsr	r30
    1c7e:	00 1c       	adc	r0, r0
    1c80:	ca f7       	brpl	.-14     	; 0x1c74 <__divsf3_pse+0x2c>
    1c82:	2b d0       	rcall	.+86     	; 0x1cda <__divsf3_pse+0x92>
    1c84:	fe 2f       	mov	r31, r30
    1c86:	29 d0       	rcall	.+82     	; 0x1cda <__divsf3_pse+0x92>
    1c88:	66 0f       	add	r22, r22
    1c8a:	77 1f       	adc	r23, r23
    1c8c:	88 1f       	adc	r24, r24
    1c8e:	bb 1f       	adc	r27, r27
    1c90:	26 17       	cp	r18, r22
    1c92:	37 07       	cpc	r19, r23
    1c94:	48 07       	cpc	r20, r24
    1c96:	ab 07       	cpc	r26, r27
    1c98:	b0 e8       	ldi	r27, 0x80	; 128
    1c9a:	09 f0       	breq	.+2      	; 0x1c9e <__divsf3_pse+0x56>
    1c9c:	bb 0b       	sbc	r27, r27
    1c9e:	80 2d       	mov	r24, r0
    1ca0:	bf 01       	movw	r22, r30
    1ca2:	ff 27       	eor	r31, r31
    1ca4:	93 58       	subi	r25, 0x83	; 131
    1ca6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ca8:	3a f0       	brmi	.+14     	; 0x1cb8 <__divsf3_pse+0x70>
    1caa:	9e 3f       	cpi	r25, 0xFE	; 254
    1cac:	51 05       	cpc	r21, r1
    1cae:	78 f0       	brcs	.+30     	; 0x1cce <__divsf3_pse+0x86>
    1cb0:	0c 94 e0 0e 	jmp	0x1dc0	; 0x1dc0 <__fp_inf>
    1cb4:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__fp_szero>
    1cb8:	5f 3f       	cpi	r21, 0xFF	; 255
    1cba:	e4 f3       	brlt	.-8      	; 0x1cb4 <__divsf3_pse+0x6c>
    1cbc:	98 3e       	cpi	r25, 0xE8	; 232
    1cbe:	d4 f3       	brlt	.-12     	; 0x1cb4 <__divsf3_pse+0x6c>
    1cc0:	86 95       	lsr	r24
    1cc2:	77 95       	ror	r23
    1cc4:	67 95       	ror	r22
    1cc6:	b7 95       	ror	r27
    1cc8:	f7 95       	ror	r31
    1cca:	9f 5f       	subi	r25, 0xFF	; 255
    1ccc:	c9 f7       	brne	.-14     	; 0x1cc0 <__divsf3_pse+0x78>
    1cce:	88 0f       	add	r24, r24
    1cd0:	91 1d       	adc	r25, r1
    1cd2:	96 95       	lsr	r25
    1cd4:	87 95       	ror	r24
    1cd6:	97 f9       	bld	r25, 7
    1cd8:	08 95       	ret
    1cda:	e1 e0       	ldi	r30, 0x01	; 1
    1cdc:	66 0f       	add	r22, r22
    1cde:	77 1f       	adc	r23, r23
    1ce0:	88 1f       	adc	r24, r24
    1ce2:	bb 1f       	adc	r27, r27
    1ce4:	62 17       	cp	r22, r18
    1ce6:	73 07       	cpc	r23, r19
    1ce8:	84 07       	cpc	r24, r20
    1cea:	ba 07       	cpc	r27, r26
    1cec:	20 f0       	brcs	.+8      	; 0x1cf6 <__divsf3_pse+0xae>
    1cee:	62 1b       	sub	r22, r18
    1cf0:	73 0b       	sbc	r23, r19
    1cf2:	84 0b       	sbc	r24, r20
    1cf4:	ba 0b       	sbc	r27, r26
    1cf6:	ee 1f       	adc	r30, r30
    1cf8:	88 f7       	brcc	.-30     	; 0x1cdc <__divsf3_pse+0x94>
    1cfa:	e0 95       	com	r30
    1cfc:	08 95       	ret

00001cfe <__floatunsisf>:
    1cfe:	e8 94       	clt
    1d00:	09 c0       	rjmp	.+18     	; 0x1d14 <__floatsisf+0x12>

00001d02 <__floatsisf>:
    1d02:	97 fb       	bst	r25, 7
    1d04:	3e f4       	brtc	.+14     	; 0x1d14 <__floatsisf+0x12>
    1d06:	90 95       	com	r25
    1d08:	80 95       	com	r24
    1d0a:	70 95       	com	r23
    1d0c:	61 95       	neg	r22
    1d0e:	7f 4f       	sbci	r23, 0xFF	; 255
    1d10:	8f 4f       	sbci	r24, 0xFF	; 255
    1d12:	9f 4f       	sbci	r25, 0xFF	; 255
    1d14:	99 23       	and	r25, r25
    1d16:	a9 f0       	breq	.+42     	; 0x1d42 <__floatsisf+0x40>
    1d18:	f9 2f       	mov	r31, r25
    1d1a:	96 e9       	ldi	r25, 0x96	; 150
    1d1c:	bb 27       	eor	r27, r27
    1d1e:	93 95       	inc	r25
    1d20:	f6 95       	lsr	r31
    1d22:	87 95       	ror	r24
    1d24:	77 95       	ror	r23
    1d26:	67 95       	ror	r22
    1d28:	b7 95       	ror	r27
    1d2a:	f1 11       	cpse	r31, r1
    1d2c:	f8 cf       	rjmp	.-16     	; 0x1d1e <__floatsisf+0x1c>
    1d2e:	fa f4       	brpl	.+62     	; 0x1d6e <__floatsisf+0x6c>
    1d30:	bb 0f       	add	r27, r27
    1d32:	11 f4       	brne	.+4      	; 0x1d38 <__floatsisf+0x36>
    1d34:	60 ff       	sbrs	r22, 0
    1d36:	1b c0       	rjmp	.+54     	; 0x1d6e <__floatsisf+0x6c>
    1d38:	6f 5f       	subi	r22, 0xFF	; 255
    1d3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d3c:	8f 4f       	sbci	r24, 0xFF	; 255
    1d3e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d40:	16 c0       	rjmp	.+44     	; 0x1d6e <__floatsisf+0x6c>
    1d42:	88 23       	and	r24, r24
    1d44:	11 f0       	breq	.+4      	; 0x1d4a <__floatsisf+0x48>
    1d46:	96 e9       	ldi	r25, 0x96	; 150
    1d48:	11 c0       	rjmp	.+34     	; 0x1d6c <__floatsisf+0x6a>
    1d4a:	77 23       	and	r23, r23
    1d4c:	21 f0       	breq	.+8      	; 0x1d56 <__floatsisf+0x54>
    1d4e:	9e e8       	ldi	r25, 0x8E	; 142
    1d50:	87 2f       	mov	r24, r23
    1d52:	76 2f       	mov	r23, r22
    1d54:	05 c0       	rjmp	.+10     	; 0x1d60 <__floatsisf+0x5e>
    1d56:	66 23       	and	r22, r22
    1d58:	71 f0       	breq	.+28     	; 0x1d76 <__floatsisf+0x74>
    1d5a:	96 e8       	ldi	r25, 0x86	; 134
    1d5c:	86 2f       	mov	r24, r22
    1d5e:	70 e0       	ldi	r23, 0x00	; 0
    1d60:	60 e0       	ldi	r22, 0x00	; 0
    1d62:	2a f0       	brmi	.+10     	; 0x1d6e <__floatsisf+0x6c>
    1d64:	9a 95       	dec	r25
    1d66:	66 0f       	add	r22, r22
    1d68:	77 1f       	adc	r23, r23
    1d6a:	88 1f       	adc	r24, r24
    1d6c:	da f7       	brpl	.-10     	; 0x1d64 <__floatsisf+0x62>
    1d6e:	88 0f       	add	r24, r24
    1d70:	96 95       	lsr	r25
    1d72:	87 95       	ror	r24
    1d74:	97 f9       	bld	r25, 7
    1d76:	08 95       	ret

00001d78 <__fp_cmp>:
    1d78:	99 0f       	add	r25, r25
    1d7a:	00 08       	sbc	r0, r0
    1d7c:	55 0f       	add	r21, r21
    1d7e:	aa 0b       	sbc	r26, r26
    1d80:	e0 e8       	ldi	r30, 0x80	; 128
    1d82:	fe ef       	ldi	r31, 0xFE	; 254
    1d84:	16 16       	cp	r1, r22
    1d86:	17 06       	cpc	r1, r23
    1d88:	e8 07       	cpc	r30, r24
    1d8a:	f9 07       	cpc	r31, r25
    1d8c:	c0 f0       	brcs	.+48     	; 0x1dbe <__fp_cmp+0x46>
    1d8e:	12 16       	cp	r1, r18
    1d90:	13 06       	cpc	r1, r19
    1d92:	e4 07       	cpc	r30, r20
    1d94:	f5 07       	cpc	r31, r21
    1d96:	98 f0       	brcs	.+38     	; 0x1dbe <__fp_cmp+0x46>
    1d98:	62 1b       	sub	r22, r18
    1d9a:	73 0b       	sbc	r23, r19
    1d9c:	84 0b       	sbc	r24, r20
    1d9e:	95 0b       	sbc	r25, r21
    1da0:	39 f4       	brne	.+14     	; 0x1db0 <__fp_cmp+0x38>
    1da2:	0a 26       	eor	r0, r26
    1da4:	61 f0       	breq	.+24     	; 0x1dbe <__fp_cmp+0x46>
    1da6:	23 2b       	or	r18, r19
    1da8:	24 2b       	or	r18, r20
    1daa:	25 2b       	or	r18, r21
    1dac:	21 f4       	brne	.+8      	; 0x1db6 <__fp_cmp+0x3e>
    1dae:	08 95       	ret
    1db0:	0a 26       	eor	r0, r26
    1db2:	09 f4       	brne	.+2      	; 0x1db6 <__fp_cmp+0x3e>
    1db4:	a1 40       	sbci	r26, 0x01	; 1
    1db6:	a6 95       	lsr	r26
    1db8:	8f ef       	ldi	r24, 0xFF	; 255
    1dba:	81 1d       	adc	r24, r1
    1dbc:	81 1d       	adc	r24, r1
    1dbe:	08 95       	ret

00001dc0 <__fp_inf>:
    1dc0:	97 f9       	bld	r25, 7
    1dc2:	9f 67       	ori	r25, 0x7F	; 127
    1dc4:	80 e8       	ldi	r24, 0x80	; 128
    1dc6:	70 e0       	ldi	r23, 0x00	; 0
    1dc8:	60 e0       	ldi	r22, 0x00	; 0
    1dca:	08 95       	ret

00001dcc <__fp_nan>:
    1dcc:	9f ef       	ldi	r25, 0xFF	; 255
    1dce:	80 ec       	ldi	r24, 0xC0	; 192
    1dd0:	08 95       	ret

00001dd2 <__fp_pscA>:
    1dd2:	00 24       	eor	r0, r0
    1dd4:	0a 94       	dec	r0
    1dd6:	16 16       	cp	r1, r22
    1dd8:	17 06       	cpc	r1, r23
    1dda:	18 06       	cpc	r1, r24
    1ddc:	09 06       	cpc	r0, r25
    1dde:	08 95       	ret

00001de0 <__fp_pscB>:
    1de0:	00 24       	eor	r0, r0
    1de2:	0a 94       	dec	r0
    1de4:	12 16       	cp	r1, r18
    1de6:	13 06       	cpc	r1, r19
    1de8:	14 06       	cpc	r1, r20
    1dea:	05 06       	cpc	r0, r21
    1dec:	08 95       	ret

00001dee <__fp_round>:
    1dee:	09 2e       	mov	r0, r25
    1df0:	03 94       	inc	r0
    1df2:	00 0c       	add	r0, r0
    1df4:	11 f4       	brne	.+4      	; 0x1dfa <__fp_round+0xc>
    1df6:	88 23       	and	r24, r24
    1df8:	52 f0       	brmi	.+20     	; 0x1e0e <__fp_round+0x20>
    1dfa:	bb 0f       	add	r27, r27
    1dfc:	40 f4       	brcc	.+16     	; 0x1e0e <__fp_round+0x20>
    1dfe:	bf 2b       	or	r27, r31
    1e00:	11 f4       	brne	.+4      	; 0x1e06 <__fp_round+0x18>
    1e02:	60 ff       	sbrs	r22, 0
    1e04:	04 c0       	rjmp	.+8      	; 0x1e0e <__fp_round+0x20>
    1e06:	6f 5f       	subi	r22, 0xFF	; 255
    1e08:	7f 4f       	sbci	r23, 0xFF	; 255
    1e0a:	8f 4f       	sbci	r24, 0xFF	; 255
    1e0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e0e:	08 95       	ret

00001e10 <__fp_split3>:
    1e10:	57 fd       	sbrc	r21, 7
    1e12:	90 58       	subi	r25, 0x80	; 128
    1e14:	44 0f       	add	r20, r20
    1e16:	55 1f       	adc	r21, r21
    1e18:	59 f0       	breq	.+22     	; 0x1e30 <__fp_splitA+0x10>
    1e1a:	5f 3f       	cpi	r21, 0xFF	; 255
    1e1c:	71 f0       	breq	.+28     	; 0x1e3a <__fp_splitA+0x1a>
    1e1e:	47 95       	ror	r20

00001e20 <__fp_splitA>:
    1e20:	88 0f       	add	r24, r24
    1e22:	97 fb       	bst	r25, 7
    1e24:	99 1f       	adc	r25, r25
    1e26:	61 f0       	breq	.+24     	; 0x1e40 <__fp_splitA+0x20>
    1e28:	9f 3f       	cpi	r25, 0xFF	; 255
    1e2a:	79 f0       	breq	.+30     	; 0x1e4a <__fp_splitA+0x2a>
    1e2c:	87 95       	ror	r24
    1e2e:	08 95       	ret
    1e30:	12 16       	cp	r1, r18
    1e32:	13 06       	cpc	r1, r19
    1e34:	14 06       	cpc	r1, r20
    1e36:	55 1f       	adc	r21, r21
    1e38:	f2 cf       	rjmp	.-28     	; 0x1e1e <__fp_split3+0xe>
    1e3a:	46 95       	lsr	r20
    1e3c:	f1 df       	rcall	.-30     	; 0x1e20 <__fp_splitA>
    1e3e:	08 c0       	rjmp	.+16     	; 0x1e50 <__fp_splitA+0x30>
    1e40:	16 16       	cp	r1, r22
    1e42:	17 06       	cpc	r1, r23
    1e44:	18 06       	cpc	r1, r24
    1e46:	99 1f       	adc	r25, r25
    1e48:	f1 cf       	rjmp	.-30     	; 0x1e2c <__fp_splitA+0xc>
    1e4a:	86 95       	lsr	r24
    1e4c:	71 05       	cpc	r23, r1
    1e4e:	61 05       	cpc	r22, r1
    1e50:	08 94       	sec
    1e52:	08 95       	ret

00001e54 <__fp_zero>:
    1e54:	e8 94       	clt

00001e56 <__fp_szero>:
    1e56:	bb 27       	eor	r27, r27
    1e58:	66 27       	eor	r22, r22
    1e5a:	77 27       	eor	r23, r23
    1e5c:	cb 01       	movw	r24, r22
    1e5e:	97 f9       	bld	r25, 7
    1e60:	08 95       	ret

00001e62 <__gesf2>:
    1e62:	0e 94 bc 0e 	call	0x1d78	; 0x1d78 <__fp_cmp>
    1e66:	08 f4       	brcc	.+2      	; 0x1e6a <__gesf2+0x8>
    1e68:	8f ef       	ldi	r24, 0xFF	; 255
    1e6a:	08 95       	ret

00001e6c <__divmodhi4>:
    1e6c:	97 fb       	bst	r25, 7
    1e6e:	07 2e       	mov	r0, r23
    1e70:	16 f4       	brtc	.+4      	; 0x1e76 <__divmodhi4+0xa>
    1e72:	00 94       	com	r0
    1e74:	07 d0       	rcall	.+14     	; 0x1e84 <__divmodhi4_neg1>
    1e76:	77 fd       	sbrc	r23, 7
    1e78:	09 d0       	rcall	.+18     	; 0x1e8c <__divmodhi4_neg2>
    1e7a:	0e 94 5f 0f 	call	0x1ebe	; 0x1ebe <__udivmodhi4>
    1e7e:	07 fc       	sbrc	r0, 7
    1e80:	05 d0       	rcall	.+10     	; 0x1e8c <__divmodhi4_neg2>
    1e82:	3e f4       	brtc	.+14     	; 0x1e92 <__divmodhi4_exit>

00001e84 <__divmodhi4_neg1>:
    1e84:	90 95       	com	r25
    1e86:	81 95       	neg	r24
    1e88:	9f 4f       	sbci	r25, 0xFF	; 255
    1e8a:	08 95       	ret

00001e8c <__divmodhi4_neg2>:
    1e8c:	70 95       	com	r23
    1e8e:	61 95       	neg	r22
    1e90:	7f 4f       	sbci	r23, 0xFF	; 255

00001e92 <__divmodhi4_exit>:
    1e92:	08 95       	ret

00001e94 <__tablejump2__>:
    1e94:	ee 0f       	add	r30, r30
    1e96:	ff 1f       	adc	r31, r31
    1e98:	05 90       	lpm	r0, Z+
    1e9a:	f4 91       	lpm	r31, Z
    1e9c:	e0 2d       	mov	r30, r0
    1e9e:	09 94       	ijmp

00001ea0 <__umulhisi3>:
    1ea0:	a2 9f       	mul	r26, r18
    1ea2:	b0 01       	movw	r22, r0
    1ea4:	b3 9f       	mul	r27, r19
    1ea6:	c0 01       	movw	r24, r0
    1ea8:	a3 9f       	mul	r26, r19
    1eaa:	70 0d       	add	r23, r0
    1eac:	81 1d       	adc	r24, r1
    1eae:	11 24       	eor	r1, r1
    1eb0:	91 1d       	adc	r25, r1
    1eb2:	b2 9f       	mul	r27, r18
    1eb4:	70 0d       	add	r23, r0
    1eb6:	81 1d       	adc	r24, r1
    1eb8:	11 24       	eor	r1, r1
    1eba:	91 1d       	adc	r25, r1
    1ebc:	08 95       	ret

00001ebe <__udivmodhi4>:
    1ebe:	aa 1b       	sub	r26, r26
    1ec0:	bb 1b       	sub	r27, r27
    1ec2:	51 e1       	ldi	r21, 0x11	; 17
    1ec4:	07 c0       	rjmp	.+14     	; 0x1ed4 <__udivmodhi4_ep>

00001ec6 <__udivmodhi4_loop>:
    1ec6:	aa 1f       	adc	r26, r26
    1ec8:	bb 1f       	adc	r27, r27
    1eca:	a6 17       	cp	r26, r22
    1ecc:	b7 07       	cpc	r27, r23
    1ece:	10 f0       	brcs	.+4      	; 0x1ed4 <__udivmodhi4_ep>
    1ed0:	a6 1b       	sub	r26, r22
    1ed2:	b7 0b       	sbc	r27, r23

00001ed4 <__udivmodhi4_ep>:
    1ed4:	88 1f       	adc	r24, r24
    1ed6:	99 1f       	adc	r25, r25
    1ed8:	5a 95       	dec	r21
    1eda:	a9 f7       	brne	.-22     	; 0x1ec6 <__udivmodhi4_loop>
    1edc:	80 95       	com	r24
    1ede:	90 95       	com	r25
    1ee0:	bc 01       	movw	r22, r24
    1ee2:	cd 01       	movw	r24, r26
    1ee4:	08 95       	ret

00001ee6 <eeprom_read_block>:
    1ee6:	dc 01       	movw	r26, r24
    1ee8:	cb 01       	movw	r24, r22

00001eea <eeprom_read_blraw>:
    1eea:	fc 01       	movw	r30, r24
    1eec:	f9 99       	sbic	0x1f, 1	; 31
    1eee:	fe cf       	rjmp	.-4      	; 0x1eec <eeprom_read_blraw+0x2>
    1ef0:	06 c0       	rjmp	.+12     	; 0x1efe <eeprom_read_blraw+0x14>
    1ef2:	f2 bd       	out	0x22, r31	; 34
    1ef4:	e1 bd       	out	0x21, r30	; 33
    1ef6:	f8 9a       	sbi	0x1f, 0	; 31
    1ef8:	31 96       	adiw	r30, 0x01	; 1
    1efa:	00 b4       	in	r0, 0x20	; 32
    1efc:	0d 92       	st	X+, r0
    1efe:	41 50       	subi	r20, 0x01	; 1
    1f00:	50 40       	sbci	r21, 0x00	; 0
    1f02:	b8 f7       	brcc	.-18     	; 0x1ef2 <eeprom_read_blraw+0x8>
    1f04:	08 95       	ret

00001f06 <eeprom_read_byte>:
    1f06:	f9 99       	sbic	0x1f, 1	; 31
    1f08:	fe cf       	rjmp	.-4      	; 0x1f06 <eeprom_read_byte>
    1f0a:	92 bd       	out	0x22, r25	; 34
    1f0c:	81 bd       	out	0x21, r24	; 33
    1f0e:	f8 9a       	sbi	0x1f, 0	; 31
    1f10:	99 27       	eor	r25, r25
    1f12:	80 b5       	in	r24, 0x20	; 32
    1f14:	08 95       	ret

00001f16 <eeprom_write_block>:
    1f16:	dc 01       	movw	r26, r24
    1f18:	cb 01       	movw	r24, r22
    1f1a:	03 c0       	rjmp	.+6      	; 0x1f22 <eeprom_write_block+0xc>
    1f1c:	2d 91       	ld	r18, X+
    1f1e:	0e 94 96 0f 	call	0x1f2c	; 0x1f2c <eeprom_write_r18>
    1f22:	41 50       	subi	r20, 0x01	; 1
    1f24:	50 40       	sbci	r21, 0x00	; 0
    1f26:	d0 f7       	brcc	.-12     	; 0x1f1c <eeprom_write_block+0x6>
    1f28:	08 95       	ret

00001f2a <eeprom_write_byte>:
    1f2a:	26 2f       	mov	r18, r22

00001f2c <eeprom_write_r18>:
    1f2c:	f9 99       	sbic	0x1f, 1	; 31
    1f2e:	fe cf       	rjmp	.-4      	; 0x1f2c <eeprom_write_r18>
    1f30:	1f ba       	out	0x1f, r1	; 31
    1f32:	92 bd       	out	0x22, r25	; 34
    1f34:	81 bd       	out	0x21, r24	; 33
    1f36:	20 bd       	out	0x20, r18	; 32
    1f38:	0f b6       	in	r0, 0x3f	; 63
    1f3a:	f8 94       	cli
    1f3c:	fa 9a       	sbi	0x1f, 2	; 31
    1f3e:	f9 9a       	sbi	0x1f, 1	; 31
    1f40:	0f be       	out	0x3f, r0	; 63
    1f42:	01 96       	adiw	r24, 0x01	; 1
    1f44:	08 95       	ret

00001f46 <_exit>:
    1f46:	f8 94       	cli

00001f48 <__stop_program>:
    1f48:	ff cf       	rjmp	.-2      	; 0x1f48 <__stop_program>
