Timing Analyzer report for pdp8_top
Sat Apr  9 19:53:18 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 14. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 16. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 17. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 19. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 20. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 21. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 24. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 25. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 26. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 27. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 37. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 38. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 39. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 41. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 43. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 44. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 45. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 47. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 48. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 49. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 50. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 58. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 59. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 60. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 61. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 62. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 64. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'
 65. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 66. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 67. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 69. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 70. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'
 71. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 72. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.2%      ;
;     Processor 3            ;  14.2%      ;
;     Processor 4            ;  12.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 }                                                               ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 }                                                               ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
; i_CLOCK_50                                                                                                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 64.5 MHz   ; 64.5 MHz        ; i_CLOCK_50                                                                                                                               ;                                                ;
; 167.06 MHz ; 167.06 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ;                                                ;
; 432.34 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; limit due to minimum period restriction (tmin) ;
; 738.55 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                                               ; -14.503 ; -9986.330     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.156  ; -103.934      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -8.629  ; -163.575      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -8.033  ; -211.080      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.354  ; -1.809        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -1.032 ; -1.558        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -0.787 ; -2.011        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0.284  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.511  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.625  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -3.700 ; -2877.273     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -2.684 ; -29.112       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.183 ; -1.137        ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.095 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0.883 ; 0.000         ;
; i_CLOCK_50                                                                 ; 1.160 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -4.000 ; -2820.893     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -3.201 ; -62.681       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.487 ; -34.201       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.357  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.503 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.883     ;
; -14.417 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.797     ;
; -14.407 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.787     ;
; -14.335 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.865     ;
; -14.271 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.651     ;
; -14.202 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.470     ; 14.733     ;
; -14.149 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.532     ;
; -14.111 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.491     ;
; -14.094 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.474     ;
; -14.074 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 15.451     ;
; -14.063 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.446     ;
; -14.056 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.151     ; 14.953     ;
; -14.053 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.436     ;
; -13.998 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 15.375     ;
; -13.994 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.524     ;
; -13.991 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.521     ;
; -13.953 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 15.329     ;
; -13.944 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.162     ; 14.830     ;
; -13.935 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.465     ;
; -13.920 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.151     ; 14.817     ;
; -13.917 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.300     ;
; -13.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 14.875     ;
; -13.903 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.329      ; 15.280     ;
; -13.882 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.029     ; 14.854     ;
; -13.881 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 15.257     ;
; -13.864 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 15.240     ;
; -13.864 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.010      ; 14.875     ;
; -13.840 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.011      ; 14.852     ;
; -13.830 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.360     ;
; -13.765 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 15.141     ;
; -13.757 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.140     ;
; -13.740 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 15.123     ;
; -13.728 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 14.696     ;
; -13.720 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.100     ;
; -13.717 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.154     ; 14.611     ;
; -13.694 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.074     ;
; -13.679 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.155     ; 14.572     ;
; -13.644 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 15.024     ;
; -13.641 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.029     ; 14.613     ;
; -13.629 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.156     ; 14.521     ;
; -13.625 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.001     ; 14.625     ;
; -13.620 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.328      ; 14.996     ;
; -13.612 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 14.580     ;
; -13.605 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.165     ; 14.488     ;
; -13.599 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.331      ; 14.978     ;
; -13.581 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.154     ; 14.475     ;
; -13.577 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 14.107     ;
; -13.566 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.010      ; 14.577     ;
; -13.564 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 14.533     ;
; -13.549 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.332      ; 14.929     ;
; -13.527 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.331      ; 14.906     ;
; -13.521 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.008      ; 14.530     ;
; -13.510 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.331      ; 14.889     ;
; -13.476 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.001     ; 14.476     ;
; -13.468 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.034     ; 14.435     ;
; -13.462 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.462     ; 14.001     ;
; -13.455 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.011      ; 14.467     ;
; -13.452 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.029     ; 14.424     ;
; -13.439 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.001     ; 14.439     ;
; -13.429 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.011      ; 14.441     ;
; -13.426 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.032     ; 14.395     ;
; -13.413 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.943     ;
; -13.412 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.011      ; 14.424     ;
; -13.411 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.331      ; 14.790     ;
; -13.386 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.008      ; 14.395     ;
; -13.380 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.156     ; 14.272     ;
; -13.340 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.158     ; 14.230     ;
; -13.340 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.335      ; 14.723     ;
; -13.331 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.155     ; 14.224     ;
; -13.290 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.159     ; 14.179     ;
; -13.269 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.799     ;
; -13.266 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.331      ; 14.645     ;
; -13.263 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.461     ; 13.803     ;
; -13.239 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.029     ; 14.211     ;
; -13.238 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.768     ;
; -13.235 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.765     ;
; -13.204 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.001     ; 14.204     ;
; -13.196 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 14.164     ;
; -13.194 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.461     ; 13.734     ;
; -13.146 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 14.114     ;
; -13.103 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.010      ; 14.114     ;
; -13.041 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.159     ; 13.930     ;
; -13.002 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.207     ; 13.843     ;
; -12.992 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.158     ; 13.882     ;
; -12.961 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.011      ; 13.973     ;
; -12.926 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.310     ;
; -12.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.029     ; 13.879     ;
; -12.884 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.268     ;
; -12.871 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.033     ; 13.839     ;
; -12.853 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.001     ; 13.853     ;
; -12.837 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.468     ; 13.370     ;
; -12.828 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.008      ; 13.837     ;
; -12.824 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.010      ; 13.835     ;
; -12.804 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.334     ;
; -12.799 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.461     ; 13.339     ;
; -12.780 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.164     ;
; -12.768 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.471     ; 13.298     ;
; -12.760 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.336      ; 14.144     ;
; -12.663 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.210     ; 13.501     ;
; -12.659 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.461     ; 13.199     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.156 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.484      ; 8.757      ;
; -9.073 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 8.504      ;
; -9.001 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.506      ; 8.624      ;
; -8.881 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.496      ; 8.494      ;
; -8.853 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 8.456      ;
; -8.826 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.378      ; 8.532      ;
; -8.820 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 8.423      ;
; -8.806 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.477      ; 8.239      ;
; -8.794 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 8.222      ;
; -8.790 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.347      ; 8.440      ;
; -8.776 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.338      ; 8.417      ;
; -8.736 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.378      ;
; -8.724 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 8.156      ;
; -8.696 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.466      ; 8.118      ;
; -8.671 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 8.359      ;
; -8.669 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.371      ; 8.371      ;
; -8.663 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.466      ; 8.085      ;
; -8.648 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.503      ; 8.292      ;
; -8.639 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 8.237      ;
; -8.625 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.363      ; 8.328      ;
; -8.598 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.450      ; 8.218      ;
; -8.597 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.290      ;
; -8.575 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.377      ; 8.283      ;
; -8.564 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.257      ;
; -8.547 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 8.245      ;
; -8.546 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 8.250      ;
; -8.514 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 8.212      ;
; -8.498 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.335      ; 8.174      ;
; -8.494 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 8.138      ;
; -8.483 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 8.156      ;
; -8.482 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 7.899      ;
; -8.473 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.350      ; 8.126      ;
; -8.471 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 8.174      ;
; -8.468 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 8.098      ;
; -8.466 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.100      ;
; -8.463 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 8.151      ;
; -8.443 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.136      ;
; -8.440 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 8.036      ;
; -8.435 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.113      ;
; -8.433 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.885      ; 8.435      ;
; -8.433 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.067      ;
; -8.410 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 8.103      ;
; -8.408 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.477      ; 7.841      ;
; -8.405 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a13~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.472      ; 8.047      ;
; -8.402 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 8.080      ;
; -8.400 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.345      ; 8.067      ;
; -8.393 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.359      ; 8.092      ;
; -8.387 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.375      ; 8.093      ;
; -8.383 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.348      ; 8.071      ;
; -8.382 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.480      ; 8.032      ;
; -8.376 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.029      ;
; -8.373 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.374      ; 8.078      ;
; -8.368 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.363      ; 8.059      ;
; -8.363 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 7.980      ;
; -8.358 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.366      ; 8.052      ;
; -8.351 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.374      ; 8.056      ;
; -8.333 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 8.026      ;
; -8.326 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.885      ; 8.328      ;
; -8.320 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 7.936      ;
; -8.313 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.885      ; 8.315      ;
; -8.305 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 7.945      ;
; -8.277 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.379      ; 7.984      ;
; -8.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.865      ; 8.097      ;
; -8.267 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.889      ; 8.273      ;
; -8.252 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.326      ; 7.881      ;
; -8.249 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.369      ; 7.946      ;
; -8.245 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.342      ;
; -8.241 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.465      ; 7.823      ;
; -8.239 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 7.697      ;
; -8.229 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.347      ; 7.917      ;
; -8.221 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 7.894      ;
; -8.216 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.369      ; 7.913      ;
; -8.211 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.347      ; 7.899      ;
; -8.211 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a34~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.317      ; 7.850      ;
; -8.185 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.752      ; 8.277      ;
; -8.169 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a21~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 7.849      ;
; -8.169 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.865      ; 7.990      ;
; -8.162 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 7.856      ;
; -8.156 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.865      ; 7.977      ;
; -8.142 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.889      ; 8.148      ;
; -8.141 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a18~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.373      ; 7.854      ;
; -8.138 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.235      ;
; -8.137 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 7.595      ;
; -8.129 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 7.587      ;
; -8.125 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 8.222      ;
; -8.110 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.869      ; 7.935      ;
; -8.088 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.361      ; 7.789      ;
; -8.082 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.321      ; 7.359      ;
; -8.078 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.752      ; 8.170      ;
; -8.070 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 7.528      ;
; -8.065 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.752      ; 8.157      ;
; -8.054 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 7.512      ;
; -8.051 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.222      ; 7.604      ;
; -8.046 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.730      ; 8.079      ;
; -8.035 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.364      ; 7.727      ;
; -8.023 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.751      ; 8.115      ;
; -8.015 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.753      ; 8.092      ;
; -8.011 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.756      ; 8.107      ;
; -7.991 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.208      ; 7.539      ;
; -7.988 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.770      ; 8.089      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -8.629 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.710     ;
; -8.528 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.609     ;
; -8.462 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.543     ;
; -8.453 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.534     ;
; -8.142 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.223     ;
; -8.114 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.195     ;
; -8.069 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 10.150     ;
; -8.033 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 10.118     ;
; -7.393 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 9.474      ;
; -7.024 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.094      ; 9.109      ;
; -7.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.113      ; 9.124      ;
; -6.902 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.113      ; 9.006      ;
; -6.898 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.126      ; 9.015      ;
; -6.894 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.126      ; 9.011      ;
; -6.745 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.126      ; 8.862      ;
; -6.743 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.126      ; 8.860      ;
; -6.467 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.126      ; 8.584      ;
; -6.196 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.113      ; 8.300      ;
; -6.178 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.090      ; 8.259      ;
; -6.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.114      ; 8.263      ;
; -6.127 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.113      ; 8.231      ;
; -5.438 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.113      ; 7.542      ;
; -4.962 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.132      ; 7.085      ;
; -4.391 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 6.361      ;
; -4.333 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 6.344      ;
; -4.295 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 6.265      ;
; -4.175 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.647      ;
; -4.140 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.612      ;
; -4.036 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.482      ; 6.509      ;
; -3.943 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.480      ; 6.414      ;
; -3.941 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.470      ; 6.402      ;
; -3.910 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.382      ;
; -3.855 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 5.870      ;
; -3.855 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 5.825      ;
; -3.823 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.470      ; 6.284      ;
; -3.782 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.480      ; 6.253      ;
; -3.770 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.242      ;
; -3.746 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.485      ; 6.222      ;
; -3.730 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.480      ; 6.201      ;
; -3.706 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 5.717      ;
; -3.683 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.155      ;
; -3.677 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 5.659      ;
; -3.659 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.480      ; 6.130      ;
; -3.548 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 6.020      ;
; -3.540 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.480      ; 6.011      ;
; -3.438 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.980      ; 5.409      ;
; -3.422 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 5.404      ;
; -3.397 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 5.869      ;
; -3.388 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.981      ; 5.360      ;
; -3.380 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.482      ; 5.853      ;
; -3.372 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 5.383      ;
; -3.359 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.471      ; 5.821      ;
; -3.353 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.484      ; 5.828      ;
; -3.301 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.484      ; 5.776      ;
; -3.218 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 5.229      ;
; -3.218 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 5.200      ;
; -3.190 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 5.201      ;
; -3.187 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.980      ; 5.158      ;
; -3.185 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 5.657      ;
; -3.163 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 5.133      ;
; -3.140 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.481      ; 5.612      ;
; -3.086 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.980      ; 5.057      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.082 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.347     ; 2.236      ;
; -3.014 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 5.029      ;
; -3.009 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.984      ; 4.984      ;
; -2.980 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 4.995      ;
; -2.963 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 4.977      ;
; -2.962 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.981      ; 4.934      ;
; -2.936 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 4.947      ;
; -2.906 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.025      ; 4.922      ;
; -2.906 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.980      ; 4.877      ;
; -2.845 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 4.815      ;
; -2.811 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 4.781      ;
; -2.802 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 4.816      ;
; -2.801 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.020      ; 4.812      ;
; -2.789 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.015      ; 4.795      ;
; -2.786 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 4.801      ;
; -2.776 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.758      ;
; -2.749 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.023      ; 4.763      ;
; -2.744 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.471      ; 5.206      ;
; -2.731 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.056      ; 4.778      ;
; -2.727 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 4.742      ;
; -2.707 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.504      ; 5.202      ;
; -2.611 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.517      ; 5.119      ;
; -2.607 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.517      ; 5.115      ;
; -2.591 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.981      ; 4.563      ;
; -2.572 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.554      ;
; -2.568 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.002      ; 4.561      ;
; -2.567 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.024      ; 4.582      ;
; -2.564 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.979      ; 4.534      ;
; -2.551 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.028      ; 4.570      ;
; -2.508 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.493      ; 4.992      ;
; -2.490 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.472      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -8.033 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.710     ;
; -7.932 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.609     ;
; -7.866 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.543     ;
; -7.857 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.534     ;
; -7.546 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.223     ;
; -7.518 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.195     ;
; -7.473 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 10.150     ;
; -7.437 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.190      ; 10.118     ;
; -6.797 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 9.474      ;
; -6.428 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.190      ; 9.109      ;
; -6.424 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.209      ; 9.124      ;
; -6.306 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.209      ; 9.006      ;
; -6.302 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.222      ; 9.015      ;
; -6.298 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.222      ; 9.011      ;
; -6.149 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.222      ; 8.862      ;
; -6.147 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.222      ; 8.860      ;
; -5.871 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.222      ; 8.584      ;
; -5.600 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.209      ; 8.300      ;
; -5.582 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.186      ; 8.259      ;
; -5.562 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.210      ; 8.263      ;
; -5.531 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.209      ; 8.231      ;
; -4.842 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.209      ; 7.542      ;
; -4.417 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.392     ; 5.026      ;
; -4.383 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.395     ; 4.989      ;
; -4.366 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.228      ; 7.085      ;
; -4.061 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.669      ;
; -4.048 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.656      ;
; -3.795 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.075      ; 6.361      ;
; -3.759 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.367      ;
; -3.746 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.354      ;
; -3.737 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.116      ; 6.344      ;
; -3.723 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.331      ;
; -3.716 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.393     ; 4.324      ;
; -3.699 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.075      ; 6.265      ;
; -3.579 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.647      ;
; -3.544 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.612      ;
; -3.464 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.386      ;
; -3.440 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.578      ; 6.509      ;
; -3.395 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.318      ;
; -3.347 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.576      ; 6.414      ;
; -3.345 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.566      ; 6.402      ;
; -3.334 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.256      ;
; -3.330 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.252      ;
; -3.314 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.077     ; 4.238      ;
; -3.314 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.077     ; 4.238      ;
; -3.314 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.382      ;
; -3.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.120      ; 5.870      ;
; -3.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.075      ; 5.825      ;
; -3.235 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 4.156      ;
; -3.227 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.566      ; 6.284      ;
; -3.202 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.125      ;
; -3.186 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.576      ; 6.253      ;
; -3.174 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.242      ;
; -3.150 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.581      ; 6.222      ;
; -3.135 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.077     ; 4.059      ;
; -3.135 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.077     ; 4.059      ;
; -3.134 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.576      ; 6.201      ;
; -3.110 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.116      ; 5.717      ;
; -3.096 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.018      ;
; -3.088 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.011      ;
; -3.088 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 4.011      ;
; -3.087 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.155      ;
; -3.086 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 4.008      ;
; -3.083 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.241      ; 4.372      ;
; -3.081 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.087      ; 5.659      ;
; -3.063 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.576      ; 6.130      ;
; -3.051 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.973      ;
; -3.050 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.972      ;
; -3.030 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.952      ;
; -3.029 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.951      ;
; -3.029 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.951      ;
; -3.028 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.950      ;
; -2.997 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.919      ;
; -2.952 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 6.020      ;
; -2.944 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.576      ; 6.011      ;
; -2.922 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.240      ; 4.210      ;
; -2.914 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.945      ; 6.850      ;
; -2.907 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.829      ;
; -2.890 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.241      ; 4.179      ;
; -2.888 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.809      ;
; -2.878 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.800      ;
; -2.866 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 2.948      ; 6.805      ;
; -2.860 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.781      ;
; -2.851 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.773      ;
; -2.850 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.772      ;
; -2.850 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.772      ;
; -2.849 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.079     ; 3.771      ;
; -2.842 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.076      ; 5.409      ;
; -2.826 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.087      ; 5.404      ;
; -2.807 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.728      ;
; -2.804 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.725      ;
; -2.803 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.724      ;
; -2.803 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.080     ; 3.724      ;
; -2.801 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.577      ; 5.869      ;
; -2.792 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.077      ; 5.360      ;
; -2.784 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.578      ; 5.853      ;
; -2.776 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.116      ; 5.383      ;
; -2.765 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.688      ;
; -2.765 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.078     ; 3.688      ;
; -2.763 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.567      ; 5.821      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.354 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.277      ;
; -0.345 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.268      ;
; -0.329 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.252      ;
; -0.306 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.275      ; 1.072      ;
; -0.164 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.087      ;
; -0.157 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.080      ;
; -0.154 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.077      ;
; 0.001  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.922      ;
; 0.001  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.922      ;
; 0.003  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.920      ;
; 0.032  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.891      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.032 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 2.338      ;
; -0.616 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.867      ; 2.254      ;
; -0.167 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.203      ;
; -0.162 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.208      ;
; -0.064 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.306      ;
; -0.042 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.328      ;
; -0.030 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.340      ;
; -0.023 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.347      ;
; -0.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.350      ;
; -0.011 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.359      ;
; -0.007 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.363      ;
; 0.003  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.867      ; 3.373      ;
; 0.021  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                     ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.869      ; 3.393      ;
; 0.136  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 4.004      ;
; 0.136  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 4.004      ;
; 0.136  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 4.004      ;
; 0.136  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 4.004      ;
; 0.136  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.365      ; 4.004      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.153  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.322      ; 3.978      ;
; 0.185  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.321      ; 4.009      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.323      ; 4.019      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.323      ; 4.019      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.323      ; 4.019      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.323      ; 4.019      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.260  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.367      ; 4.130      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.302  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.326      ; 4.131      ;
; 0.423  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.366      ; 4.292      ;
; 0.423  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.366      ; 4.292      ;
; 0.423  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.366      ; 4.292      ;
; 0.423  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.366      ; 4.292      ;
; 0.433  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                             ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                              ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                              ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                              ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                              ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                    ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                    ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                   ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.787 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.106      ; 1.551      ;
; -0.763 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.106      ; 1.575      ;
; -0.507 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.124      ; 1.849      ;
; -0.359 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.478      ; 1.861      ;
; -0.335 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.478      ; 1.885      ;
; -0.023 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.518      ; 2.237      ;
; -0.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.518      ; 2.240      ;
; 0.000  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.475      ; 2.217      ;
; 0.001  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.518      ; 2.261      ;
; 0.019  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.475      ; 2.236      ;
; 0.037  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.118      ; 2.387      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.092  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.072      ;
; 0.100  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.478      ; 2.320      ;
; 0.103  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.110      ; 2.445      ;
; 0.122  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.519      ; 2.383      ;
; 0.160  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.487      ; 2.389      ;
; 0.170  ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.124      ; 2.526      ;
; 0.192  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.519      ; 2.453      ;
; 0.230  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.519      ; 2.491      ;
; 0.233  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.500      ; 2.475      ;
; 0.238  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.500      ; 2.480      ;
; 0.285  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.957      ; 2.984      ;
; 0.304  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.287      ;
; 0.338  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.515      ; 2.595      ;
; 0.338  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.519      ; 2.599      ;
; 0.356  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.515      ; 2.613      ;
; 0.368  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.351      ;
; 0.374  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.742      ; 4.358      ;
; 0.394  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.519      ; 2.655      ;
; 0.398  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.379      ;
; 0.441  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.500      ; 2.683      ;
; 0.446  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.427      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.079      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.456  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.078      ; 0.746      ;
; 0.476  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.958      ; 3.176      ;
; 0.482  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.463      ;
; 0.484  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.465      ;
; 0.484  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.465      ;
; 0.484  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.465      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.458      ; 2.684      ;
; 0.484  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.487      ; 2.713      ;
; 0.485  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.466      ;
; 0.486  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.467      ;
; 0.486  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.467      ;
; 0.487  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.736      ; 4.465      ;
; 0.487  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.468      ;
; 0.497  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.480      ;
; 0.501  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.482      ;
; 0.502  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.483      ;
; 0.503  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.484      ;
; 0.503  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.484      ;
; 0.504  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.485      ;
; 0.504  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.485      ;
; 0.504  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.485      ;
; 0.505  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.486      ;
; 0.508  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.489      ;
; 0.510  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.491      ;
; 0.510  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.491      ;
; 0.512  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.493      ;
; 0.517  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.498      ;
; 0.527  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.508      ;
; 0.530  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.513      ;
; 0.551  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.534      ;
; 0.555  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.221      ; 4.018      ;
; 0.580  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.561      ;
; 0.582  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.563      ;
; 0.582  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.563      ;
; 0.583  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.564      ;
; 0.596  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.741      ; 4.579      ;
; 0.597  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 4.053      ; 4.934      ;
; 0.599  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.221      ; 4.062      ;
; 0.603  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.487      ; 2.832      ;
; 0.606  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.587      ;
; 0.607  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.532      ; 2.881      ;
; 0.616  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.488      ; 2.846      ;
; 0.617  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.487      ; 2.846      ;
; 0.618  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.488      ; 2.848      ;
; 0.655  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.476      ; 2.873      ;
; 0.659  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.640      ;
; 0.661  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.642      ;
; 0.661  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.642      ;
; 0.662  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.643      ;
; 0.675  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.957      ; 3.374      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.284 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.335      ; 1.861      ;
; 0.308 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.335      ; 1.885      ;
; 0.620 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.375      ; 2.237      ;
; 0.623 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.375      ; 2.240      ;
; 0.643 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.332      ; 2.217      ;
; 0.644 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.375      ; 2.261      ;
; 0.662 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.332      ; 2.236      ;
; 0.743 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.335      ; 2.320      ;
; 0.765 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 2.383      ;
; 0.803 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.344      ; 2.389      ;
; 0.835 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 2.453      ;
; 0.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 2.491      ;
; 0.876 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 2.475      ;
; 0.881 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 2.480      ;
; 0.928 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 2.984      ;
; 0.981 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.372      ; 2.595      ;
; 0.981 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 2.599      ;
; 0.999 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.372      ; 2.613      ;
; 1.037 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 2.655      ;
; 1.084 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 2.683      ;
; 1.119 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.815      ; 3.176      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 2.684      ;
; 1.127 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.344      ; 2.713      ;
; 1.246 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.344      ; 2.832      ;
; 1.250 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.389      ; 2.881      ;
; 1.259 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.345      ; 2.846      ;
; 1.260 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.344      ; 2.846      ;
; 1.261 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.345      ; 2.848      ;
; 1.298 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.333      ; 2.873      ;
; 1.318 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 3.374      ;
; 1.370 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.813      ; 3.425      ;
; 1.380 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.348      ; 2.970      ;
; 1.382 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.348      ; 2.972      ;
; 1.405 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.333      ; 2.980      ;
; 1.406 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.390      ; 3.038      ;
; 1.411 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.390      ; 3.043      ;
; 1.420 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.805      ; 3.467      ;
; 1.457 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.804      ; 3.503      ;
; 1.460 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.345      ; 3.047      ;
; 1.465 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.345      ; 3.052      ;
; 1.472 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.313      ; 3.027      ;
; 1.472 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.372      ; 3.086      ;
; 1.485 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.344      ; 3.071      ;
; 1.496 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.389      ; 3.127      ;
; 1.501 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.389      ; 3.132      ;
; 1.518 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 3.574      ;
; 1.593 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.316      ; 3.151      ;
; 1.600 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.385      ; 3.227      ;
; 1.602 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.385      ; 3.229      ;
; 1.606 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.332      ; 3.180      ;
; 1.626 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.376      ; 3.244      ;
; 1.627 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.372      ; 3.241      ;
; 1.674 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.346      ; 3.262      ;
; 1.719 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.388      ; 3.349      ;
; 1.721 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.388      ; 3.351      ;
; 1.726 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.333      ; 3.301      ;
; 1.762 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.352      ; 3.356      ;
; 1.775 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 3.831      ;
; 1.786 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.372      ; 3.400      ;
; 1.811 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.335      ; 3.388      ;
; 1.813 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.353      ; 3.408      ;
; 1.822 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.804      ; 3.868      ;
; 1.864 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.389      ; 3.495      ;
; 1.866 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.389      ; 3.497      ;
; 1.879 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.332      ; 3.453      ;
; 1.881 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.325      ; 3.448      ;
; 1.918 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.346      ; 3.506      ;
; 1.923 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.346      ; 3.511      ;
; 1.932 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.356      ; 3.530      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.971 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.078      ; 2.261      ;
; 1.995 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 4.051      ;
; 2.044 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.113      ;
; 2.051 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 3.650      ;
; 2.053 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 3.652      ;
; 2.077 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.814      ; 4.133      ;
; 2.077 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.357      ; 3.676      ;
; 2.095 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.813      ; 4.150      ;
; 2.120 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.315      ; 3.677      ;
; 2.125 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.194      ;
; 2.127 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.196      ;
; 2.136 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.205      ;
; 2.141 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.210      ;
; 2.175 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.311      ; 3.728      ;
; 2.223 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.815      ; 4.280      ;
; 2.240 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.309      ;
; 2.245 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.827      ; 4.314      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.511 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.801      ;
; 0.536 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.826      ;
; 0.537 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.827      ;
; 0.537 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.827      ;
; 0.651 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.941      ;
; 0.652 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.942      ;
; 0.733 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.537      ; 1.012      ;
; 0.734 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.024      ;
; 0.865 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.155      ;
; 0.907 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.197      ;
; 0.912 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.202      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.625 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.131      ; 2.286      ;
; 1.687 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.664      ; 1.881      ;
; 1.730 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 2.271      ;
; 1.790 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.148      ; 2.468      ;
; 1.830 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.703      ; 2.063      ;
; 1.847 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.013      ; 2.390      ;
; 1.911 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.685      ; 2.126      ;
; 1.972 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 2.088      ;
; 1.976 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.562      ; 2.068      ;
; 2.051 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.560      ; 2.141      ;
; 2.235 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 2.769      ;
; 2.303 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 2.419      ;
; 2.377 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.685      ; 2.592      ;
; 2.399 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 2.936      ;
; 2.403 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.008      ; 2.941      ;
; 2.490 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 2.590      ;
; 2.501 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.545      ; 2.576      ;
; 2.533 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.567      ; 2.630      ;
; 2.561 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.013      ; 3.104      ;
; 2.598 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 2.712      ;
; 2.632 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.707      ; 2.869      ;
; 2.642 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.005      ; 3.177      ;
; 2.715 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.568      ; 2.813      ;
; 2.730 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.675      ; 2.935      ;
; 2.754 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.975      ; 3.259      ;
; 2.755 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.992      ; 3.277      ;
; 2.804 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.028      ; 3.362      ;
; 2.847 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.117      ; 3.494      ;
; 2.855 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 3.043      ;
; 2.857 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 3.398      ;
; 2.907 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.998      ; 3.435      ;
; 2.907 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.127      ; 3.564      ;
; 2.931 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.479      ;
; 2.953 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.024      ; 3.507      ;
; 2.989 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.145      ; 3.664      ;
; 2.995 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.145      ; 3.670      ;
; 3.028 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.560      ;
; 3.029 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.561      ;
; 3.034 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.009      ; 3.573      ;
; 3.075 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.145      ; 3.750      ;
; 3.099 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.026      ; 3.655      ;
; 3.135 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.999      ; 3.664      ;
; 3.145 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.995      ; 3.670      ;
; 3.148 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.994      ; 3.672      ;
; 3.170 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.702      ;
; 3.179 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.118      ; 3.827      ;
; 3.180 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.697      ;
; 3.194 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 3.726      ;
; 3.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.970      ; 3.696      ;
; 3.199 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.539      ; 3.268      ;
; 3.199 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 3.741      ;
; 3.201 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.025      ; 3.756      ;
; 3.205 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.977      ; 3.712      ;
; 3.216 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 3.756      ;
; 3.219 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.532      ; 3.281      ;
; 3.221 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.128      ; 3.879      ;
; 3.229 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.112      ; 3.871      ;
; 3.233 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.127      ; 3.890      ;
; 3.251 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 3.791      ;
; 3.302 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.016      ; 3.848      ;
; 3.304 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 3.816      ;
; 3.315 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 3.845      ;
; 3.318 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 3.860      ;
; 3.325 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.130      ; 3.985      ;
; 3.331 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.848      ;
; 3.336 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.139      ; 4.005      ;
; 3.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.126      ; 3.996      ;
; 3.365 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.984      ; 3.879      ;
; 3.368 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.127      ; 4.025      ;
; 3.386 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.130      ; 4.046      ;
; 3.397 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.914      ;
; 3.400 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.657      ; 3.587      ;
; 3.413 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.028      ; 3.971      ;
; 3.433 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.950      ;
; 3.434 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.558      ; 3.522      ;
; 3.463 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.143      ; 4.136      ;
; 3.471 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.558      ; 3.559      ;
; 3.471 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.026      ; 4.027      ;
; 3.471 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 4.013      ;
; 3.494 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 4.006      ;
; 3.497 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 4.050      ;
; 3.508 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.009      ; 4.047      ;
; 3.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.149      ; 4.199      ;
; 3.523 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.127      ; 4.180      ;
; 3.531 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 4.073      ;
; 3.536 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 4.048      ;
; 3.545 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.657      ; 3.732      ;
; 3.552 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.485      ; 3.567      ;
; 3.553 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 4.093      ;
; 3.555 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.484      ; 3.569      ;
; 3.566 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.124      ; 4.220      ;
; 3.574 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.002      ; 4.106      ;
; 3.596 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.000      ; 4.126      ;
; 3.627 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.115      ; 4.272      ;
; 3.628 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 4.145      ;
; 3.658 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.542      ; 3.730      ;
; 3.668 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.026      ; 4.224      ;
; 3.669 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.517      ; 3.716      ;
; 3.672 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.142      ; 4.344      ;
; 3.675 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.026      ; 4.231      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.700 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.618      ;
; -3.700 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.618      ;
; -3.700 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.618      ;
; -3.630 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.548      ;
; -3.630 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.548      ;
; -3.630 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.548      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.414 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.242      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.244 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.076      ; 4.072      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[21]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[21]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdLEN                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 4.141      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[22]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 4.143      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 4.127      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateDONE                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 4.127      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.137      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 4.127      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 4.127      ;
; -3.220 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.094     ; 4.127      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.083     ; 4.137      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[21]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[10]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[9]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.219 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.084     ; 4.136      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.090     ; 4.122      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.095     ; 4.116      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.095     ; 4.116      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[4]         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 4.119      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[0]         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 4.119      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 4.124      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 4.124      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 4.124      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 4.124      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.095     ; 4.116      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 4.119      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 4.119      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.095     ; 4.116      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[2]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.092     ; 4.119      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[10]                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.104     ; 4.107      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[5]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.104     ; 4.107      ;
; -3.210 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[3]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.104     ; 4.107      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.684 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.883      ; 2.684      ;
; -2.646 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.728      ; 2.677      ;
; -2.612 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.863      ; 2.431      ;
; -2.596 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.751      ; 2.671      ;
; -2.571 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 2.665      ;
; -2.565 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.883      ; 2.565      ;
; -2.557 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.749      ; 2.647      ;
; -2.556 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.750      ; 2.646      ;
; -2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.728      ; 2.558      ;
; -2.493 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.863      ; 2.312      ;
; -2.477 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.751      ; 2.552      ;
; -2.450 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.766      ; 2.544      ;
; -2.438 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.749      ; 2.528      ;
; -2.437 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.750      ; 2.527      ;
; -2.398 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.863      ; 2.431      ;
; -2.286 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.879      ; 2.306      ;
; -2.279 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.863      ; 2.312      ;
; -2.254 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.742      ; 2.305      ;
; -2.194 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.764      ; 2.289      ;
; -2.157 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.879      ; 2.177      ;
; -2.125 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.742      ; 2.176      ;
; -2.067 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.764      ; 2.162      ;
; -1.758 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.722      ; 1.802      ;
; -1.543 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.722      ; 1.587      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.330      ; 4.504      ;
; -0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.330      ; 4.504      ;
; -0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.330      ; 4.504      ;
; -0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.330      ; 4.504      ;
; -0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.330      ; 4.504      ;
; -0.111 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.332      ; 4.434      ;
; -0.111 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.332      ; 4.434      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.095 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.076      ;
; 0.095 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.739      ; 4.076      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.123      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.123      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.123      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.123      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.738      ; 4.123      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.883 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.977      ; 1.390      ;
; 1.052 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.977      ; 1.559      ;
; 1.290 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.140      ; 1.960      ;
; 1.392 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 1.943      ;
; 1.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.122      ; 2.075      ;
; 1.423 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.123      ; 2.076      ;
; 1.432 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 1.959      ;
; 1.544 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.140      ; 2.214      ;
; 1.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.144      ; 2.268      ;
; 1.649 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.021      ; 2.200      ;
; 1.650 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.005      ; 2.185      ;
; 1.653 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 2.187      ;
; 1.654 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 2.207      ;
; 1.668 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 2.205      ;
; 1.687 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.122      ; 2.339      ;
; 1.687 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.123      ; 2.340      ;
; 1.687 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 2.214      ;
; 1.692 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 2.204      ;
; 1.858 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.144      ; 2.532      ;
; 1.914 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.005      ; 2.449      ;
; 1.917 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 2.451      ;
; 1.918 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.023      ; 2.471      ;
; 1.932 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 2.469      ;
; 1.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 2.468      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.177 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 1.963      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.662      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.702      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.714 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.005      ;
; 1.747 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.038      ;
; 1.747 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.038      ;
; 1.747 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 2.038      ;
; 2.516 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 3.304      ;
; 2.518 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.292      ;
; 2.518 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.292      ;
; 2.518 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.292      ;
; 2.804 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.669      ; 3.685      ;
; 2.804 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.669      ; 3.685      ;
; 2.804 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.669      ; 3.685      ;
; 2.805 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.668      ; 3.685      ;
; 2.805 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.668      ; 3.685      ;
; 2.805 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.668      ; 3.685      ;
; 2.811 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEsubDVI                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.668      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.635      ; 3.670      ;
; 2.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.688      ;
; 2.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.688      ;
; 2.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.688      ;
; 2.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.688      ;
; 2.829 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.647      ; 3.688      ;
; 2.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOTdecode                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.687      ;
; 2.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.687      ;
; 2.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.687      ;
; 2.830 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.645      ; 3.687      ;
; 2.839 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindWrite                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.670      ;
; 2.839 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.670      ;
; 2.839 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.619      ; 3.670      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.840 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.639      ; 3.691      ;
; 2.841 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.636      ; 3.689      ;
; 2.841 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.631      ; 3.684      ;
; 2.841 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.634      ; 3.687      ;
; 2.841 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.634      ; 3.687      ;
; 2.842 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup2Seq2                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.630      ; 3.684      ;
; 2.842 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup3Seq3                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.630      ; 3.684      ;
; 2.844 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.624      ; 3.680      ;
; 2.845 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.616      ; 3.673      ;
; 2.845 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.616      ; 3.673      ;
; 2.845 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIndData                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.616      ; 3.673      ;
; 2.847 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.626      ; 3.685      ;
; 2.847 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.626      ; 3.685      ;
; 2.847 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.626      ; 3.685      ;
; 2.851 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.680      ;
; 2.851 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.617      ; 3.680      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[10]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[9]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[8]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[7]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[6]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
; 2.853 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.668      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 69.4 MHz   ; 69.4 MHz        ; i_CLOCK_50                                                                                                                               ;                                                ;
; 188.89 MHz ; 188.89 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ;                                                ;
; 459.56 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; limit due to minimum period restriction (tmin) ;
; 797.45 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                                               ; -13.409 ; -9289.220     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -8.627  ; -97.762       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -8.015  ; -150.948      ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -7.565  ; -196.298      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.327  ; -1.194        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -0.870 ; -2.872        ;
; i_CLOCK_50                                                                                                                               ; -0.858 ; -2.010        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0.184  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.480  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.558  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -3.282 ; -2480.546     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -2.574 ; -27.862       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.113 ; -0.645        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.167 ; -0.939        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0.922  ; 0.000         ;
; i_CLOCK_50                                                                 ; 1.038  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -4.000 ; -2820.612     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -3.201 ; -67.381       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.487 ; -34.201       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.236  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.409 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.998     ;
; -13.301 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.890     ;
; -13.229 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.564     ;
; -13.164 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.499     ;
; -13.156 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.491     ;
; -13.090 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.679     ;
; -13.087 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.676     ;
; -13.081 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.416     ;
; -13.019 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 14.014     ;
; -13.002 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.591     ;
; -12.974 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 14.015     ;
; -12.966 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.301     ;
; -12.963 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.002     ; 13.963     ;
; -12.935 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.524     ;
; -12.919 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.960     ;
; -12.889 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.227     ;
; -12.865 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 14.200     ;
; -12.849 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.181     ;
; -12.835 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.830     ;
; -12.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 13.704     ;
; -12.824 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.162     ;
; -12.816 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.154     ;
; -12.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.116     ;
; -12.765 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.097     ;
; -12.759 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.002     ; 13.759     ;
; -12.741 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 14.079     ;
; -12.737 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.031      ; 13.770     ;
; -12.734 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.174     ; 13.599     ;
; -12.729 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.724     ;
; -12.707 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.039     ;
; -12.682 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.271     ;
; -12.682 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.014     ;
; -12.680 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.721     ;
; -12.670 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 14.002     ;
; -12.663 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.006     ; 13.659     ;
; -12.634 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 13.512     ;
; -12.626 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 13.964     ;
; -12.620 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.035      ; 13.657     ;
; -12.596 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.637     ;
; -12.596 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.405     ; 13.193     ;
; -12.594 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.929     ;
; -12.593 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.588     ;
; -12.590 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.002     ; 13.590     ;
; -12.579 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.031      ; 13.612     ;
; -12.579 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.911     ;
; -12.568 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.609     ;
; -12.563 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.006     ; 13.559     ;
; -12.558 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.031      ; 13.591     ;
; -12.548 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.589     ;
; -12.542 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 13.417     ;
; -12.525 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 13.863     ;
; -12.523 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.035      ; 13.560     ;
; -12.516 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.412     ; 13.106     ;
; -12.509 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.844     ;
; -12.456 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.293      ; 13.788     ;
; -12.450 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.177     ; 13.312     ;
; -12.447 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 13.325     ;
; -12.444 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.779     ;
; -12.425 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.760     ;
; -12.419 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 13.008     ;
; -12.405 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.404     ; 13.003     ;
; -12.395 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 13.273     ;
; -12.378 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.002     ; 13.378     ;
; -12.367 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.702     ;
; -12.356 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.351     ;
; -12.353 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.412     ; 12.943     ;
; -12.350 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.412     ; 12.940     ;
; -12.350 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 13.225     ;
; -12.342 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.677     ;
; -12.332 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.031      ; 13.365     ;
; -12.330 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.665     ;
; -12.328 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.404     ; 12.926     ;
; -12.281 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.276     ;
; -12.254 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 13.592     ;
; -12.239 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.574     ;
; -12.235 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.276     ;
; -12.163 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 13.038     ;
; -12.135 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 13.013     ;
; -12.120 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.161     ;
; -12.116 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.296      ; 13.451     ;
; -12.111 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 12.986     ;
; -12.090 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.161     ; 12.968     ;
; -12.088 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.002     ; 13.088     ;
; -12.050 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.007     ; 13.045     ;
; -12.022 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.031      ; 13.055     ;
; -12.018 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 12.607     ;
; -12.003 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.035      ; 13.040     ;
; -12.000 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 13.041     ;
; -11.967 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.412     ; 12.557     ;
; -11.941 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 12.530     ;
; -11.941 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.405     ; 12.538     ;
; -11.851 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 12.726     ;
; -11.837 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.039      ; 12.878     ;
; -11.822 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.214     ; 12.647     ;
; -11.806 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.164     ; 12.681     ;
; -11.801 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.413     ; 12.390     ;
; -11.737 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.299      ; 13.075     ;
; -11.735 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.327     ;
; -11.735 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.410     ; 12.327     ;
; -11.729 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.006     ; 12.725     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -8.627 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.378      ; 8.237      ;
; -8.557 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 7.973      ;
; -8.458 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.396      ; 8.086      ;
; -8.342 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.390      ; 7.964      ;
; -8.302 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 8.013      ;
; -8.302 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.380      ; 7.914      ;
; -8.296 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.370      ; 7.715      ;
; -8.292 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.365      ; 7.706      ;
; -8.278 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.380      ; 7.890      ;
; -8.272 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 7.933      ;
; -8.261 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.252      ; 7.912      ;
; -8.227 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.367      ; 7.643      ;
; -8.210 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.255      ; 7.864      ;
; -8.187 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.357      ; 7.593      ;
; -8.174 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 7.864      ;
; -8.168 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.281      ; 7.871      ;
; -8.163 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.357      ; 7.569      ;
; -8.134 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.392      ; 7.779      ;
; -8.109 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 7.717      ;
; -8.096 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.275      ; 7.802      ;
; -8.074 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.344      ; 7.697      ;
; -8.060 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.287      ; 7.769      ;
; -8.056 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 7.752      ;
; -8.046 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.287      ; 7.754      ;
; -8.032 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 7.728      ;
; -8.020 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 7.719      ;
; -8.010 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.259      ; 7.683      ;
; -7.996 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 7.695      ;
; -7.994 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 7.396      ;
; -7.982 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.248      ; 7.662      ;
; -7.971 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.380      ; 7.604      ;
; -7.970 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 7.625      ;
; -7.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.734      ; 7.932      ;
; -7.960 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.264      ; 7.623      ;
; -7.954 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 7.659      ;
; -7.945 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 7.635      ;
; -7.938 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.372      ; 7.542      ;
; -7.931 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.370      ; 7.350      ;
; -7.930 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.246      ; 7.575      ;
; -7.914 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 7.609      ;
; -7.906 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.246      ; 7.551      ;
; -7.905 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.266      ; 7.585      ;
; -7.892 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a13~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.363      ; 7.534      ;
; -7.890 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 7.585      ;
; -7.889 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.253      ; 7.555      ;
; -7.884 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.285      ; 7.591      ;
; -7.881 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.266      ; 7.561      ;
; -7.880 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.281      ; 7.583      ;
; -7.880 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 7.584      ;
; -7.869 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.373      ; 7.521      ;
; -7.866 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.241      ; 7.520      ;
; -7.863 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 7.555      ;
; -7.861 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.278      ; 7.560      ;
; -7.861 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 7.565      ;
; -7.860 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 7.554      ;
; -7.858 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.371      ; 7.482      ;
; -7.854 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.735      ; 7.821      ;
; -7.852 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.734      ; 7.818      ;
; -7.851 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.711      ; 7.611      ;
; -7.844 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.631      ; 7.897      ;
; -7.843 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.734      ; 7.809      ;
; -7.827 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 7.522      ;
; -7.817 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.370      ; 7.440      ;
; -7.798 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.233      ; 7.444      ;
; -7.787 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.290      ; 7.498      ;
; -7.771 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.220      ; 7.223      ;
; -7.747 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 7.448      ;
; -7.739 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.362      ; 7.333      ;
; -7.739 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.712      ; 7.500      ;
; -7.737 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.242      ; 7.378      ;
; -7.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.711      ; 7.497      ;
; -7.730 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.631      ; 7.783      ;
; -7.728 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.711      ; 7.488      ;
; -7.723 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.280      ; 7.424      ;
; -7.721 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.259      ; 7.412      ;
; -7.721 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.631      ; 7.774      ;
; -7.720 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.619      ; 7.770      ;
; -7.712 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 7.388      ;
; -7.709 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a17~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.259      ; 7.400      ;
; -7.700 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a21~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.267      ; 7.381      ;
; -7.695 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a34~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.233      ; 7.341      ;
; -7.694 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.220      ; 7.146      ;
; -7.673 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.220      ; 7.125      ;
; -7.670 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.735      ; 7.637      ;
; -7.656 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.197      ; 6.902      ;
; -7.649 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.117      ; 7.188      ;
; -7.629 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.267      ; 7.327      ;
; -7.623 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.220      ; 7.075      ;
; -7.621 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a18~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.281      ; 7.333      ;
; -7.608 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.620      ; 7.659      ;
; -7.606 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.619      ; 7.656      ;
; -7.597 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.619      ; 7.647      ;
; -7.594 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.600      ; 7.593      ;
; -7.591 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a42~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.269      ; 7.291      ;
; -7.590 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.632      ; 7.644      ;
; -7.579 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.197      ; 6.825      ;
; -7.578 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.617      ; 7.627      ;
; -7.572 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.117      ; 7.111      ;
; -7.569 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.620      ; 7.603      ;
; -7.559 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.712      ; 7.550      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -8.015 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 10.081     ;
; -7.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.973      ;
; -7.866 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.932      ;
; -7.850 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.916      ;
; -7.557 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.623      ;
; -7.497 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.563      ;
; -7.480 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 9.546      ;
; -7.452 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.080      ; 9.524      ;
; -6.812 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 8.878      ;
; -6.473 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.082      ; 8.547      ;
; -6.458 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.080      ; 8.530      ;
; -6.378 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 8.466      ;
; -6.374 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 8.462      ;
; -6.363 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.082      ; 8.437      ;
; -6.190 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 8.278      ;
; -6.188 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 8.276      ;
; -5.953 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.096      ; 8.041      ;
; -5.691 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.082      ; 7.765      ;
; -5.667 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.074      ; 7.733      ;
; -5.650 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.086      ; 7.728      ;
; -5.634 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.082      ; 7.708      ;
; -4.970 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.082      ; 7.044      ;
; -4.523 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.102      ; 6.617      ;
; -4.111 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 6.047      ;
; -4.066 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 6.045      ;
; -4.057 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 5.993      ;
; -3.956 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 6.363      ;
; -3.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 6.314      ;
; -3.830 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.416      ; 6.238      ;
; -3.757 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.406      ; 6.155      ;
; -3.710 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.416      ; 6.118      ;
; -3.700 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 6.107      ;
; -3.627 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.406      ; 6.025      ;
; -3.627 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 5.563      ;
; -3.616 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 5.600      ;
; -3.579 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.414      ; 5.985      ;
; -3.550 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.957      ;
; -3.542 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.421      ; 5.955      ;
; -3.537 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.414      ; 5.943      ;
; -3.486 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.893      ;
; -3.478 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 5.457      ;
; -3.469 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.953      ; 5.414      ;
; -3.458 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.416      ; 5.866      ;
; -3.342 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.749      ;
; -3.330 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.414      ; 5.736      ;
; -3.209 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.953      ; 5.154      ;
; -3.203 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 5.139      ;
; -3.188 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.407      ; 5.587      ;
; -3.187 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.594      ;
; -3.182 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.949      ; 5.123      ;
; -3.177 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.416      ; 5.585      ;
; -3.165 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.420      ; 5.577      ;
; -3.155 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 5.134      ;
; -3.123 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.420      ; 5.535      ;
; -3.011 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.953      ; 4.956      ;
; -2.999 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.406      ;
; -2.990 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 4.969      ;
; -2.990 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 4.969      ;
; -2.978 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.914      ;
; -2.966 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.902      ;
; -2.949 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.415      ; 5.356      ;
; -2.858 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.794      ;
; -2.796 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 4.780      ;
; -2.789 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.950      ; 4.731      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -1.178     ; 2.108      ;
; -2.761 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 4.745      ;
; -2.741 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 4.720      ;
; -2.735 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.949      ; 4.676      ;
; -2.726 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.709      ;
; -2.696 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.993      ; 4.681      ;
; -2.696 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.632      ;
; -2.640 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.576      ;
; -2.616 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.552      ;
; -2.586 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 4.570      ;
; -2.584 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.966      ; 4.542      ;
; -2.583 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.953      ; 4.528      ;
; -2.581 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.407      ; 4.980      ;
; -2.577 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.560      ;
; -2.576 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.987      ; 4.555      ;
; -2.539 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.009      ; 4.540      ;
; -2.530 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.423      ; 4.945      ;
; -2.525 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.991      ; 4.508      ;
; -2.522 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 4.506      ;
; -2.468 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.437      ; 4.897      ;
; -2.464 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.437      ; 4.893      ;
; -2.405 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.952      ; 4.349      ;
; -2.393 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.992      ; 4.377      ;
; -2.392 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.953      ; 4.337      ;
; -2.392 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.944      ; 4.328      ;
; -2.380 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.414      ; 4.786      ;
; -2.374 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.949      ; 4.315      ;
; -2.347 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.998      ; 4.337      ;
; -2.291 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 1.420      ; 4.703      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -7.565 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 10.081     ;
; -7.457 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.973      ;
; -7.416 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.932      ;
; -7.400 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.916      ;
; -7.107 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.623      ;
; -7.047 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.563      ;
; -7.030 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 9.546      ;
; -7.002 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.030      ; 9.524      ;
; -6.362 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 8.878      ;
; -6.024 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.031      ; 8.547      ;
; -6.008 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.030      ; 8.530      ;
; -5.929 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.045      ; 8.466      ;
; -5.925 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.045      ; 8.462      ;
; -5.914 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.031      ; 8.437      ;
; -5.741 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.045      ; 8.278      ;
; -5.739 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.045      ; 8.276      ;
; -5.504 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.045      ; 8.041      ;
; -5.242 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.031      ; 7.765      ;
; -5.217 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.024      ; 7.733      ;
; -5.201 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.035      ; 7.728      ;
; -5.185 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.031      ; 7.708      ;
; -4.521 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.031      ; 7.044      ;
; -4.074 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.051      ; 6.617      ;
; -3.967 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.347     ; 4.622      ;
; -3.955 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.350     ; 4.607      ;
; -3.661 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.894      ; 6.047      ;
; -3.635 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 4.291      ;
; -3.616 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.937      ; 6.045      ;
; -3.607 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.894      ; 5.993      ;
; -3.604 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 4.260      ;
; -3.506 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 6.363      ;
; -3.457 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 6.314      ;
; -3.380 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.366      ; 6.238      ;
; -3.351 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 4.007      ;
; -3.340 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 3.996      ;
; -3.314 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 3.970      ;
; -3.308 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.346     ; 3.964      ;
; -3.307 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.356      ; 6.155      ;
; -3.260 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.366      ; 6.118      ;
; -3.250 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 6.107      ;
; -3.177 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.356      ; 6.025      ;
; -3.177 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.894      ; 5.563      ;
; -3.166 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.942      ; 5.600      ;
; -3.129 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.364      ; 5.985      ;
; -3.119 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 4.051      ;
; -3.119 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 4.051      ;
; -3.101 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.073     ; 4.030      ;
; -3.100 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 5.957      ;
; -3.095 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.075     ; 4.022      ;
; -3.094 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 4.024      ;
; -3.092 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.371      ; 5.955      ;
; -3.087 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.364      ; 5.943      ;
; -3.036 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 5.893      ;
; -3.028 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.937      ; 5.457      ;
; -3.019 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.903      ; 5.414      ;
; -3.008 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.366      ; 5.866      ;
; -3.005 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.935      ;
; -2.956 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 3.888      ;
; -2.956 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.070     ; 3.888      ;
; -2.938 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.073     ; 3.867      ;
; -2.892 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 5.749      ;
; -2.891 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.819      ;
; -2.880 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.364      ; 5.736      ;
; -2.874 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.804      ;
; -2.856 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.210      ; 4.105      ;
; -2.846 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.776      ;
; -2.846 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.776      ;
; -2.831 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.761      ;
; -2.831 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.761      ;
; -2.831 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.761      ;
; -2.829 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.759      ;
; -2.793 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.075     ; 3.720      ;
; -2.759 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.903      ; 5.154      ;
; -2.758 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.688      ;
; -2.757 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.687      ;
; -2.753 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.894      ; 5.139      ;
; -2.738 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.357      ; 5.587      ;
; -2.737 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.365      ; 5.594      ;
; -2.732 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.899      ; 5.123      ;
; -2.727 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.366      ; 5.585      ;
; -2.715 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.370      ; 5.577      ;
; -2.711 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.641      ;
; -2.711 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.641      ;
; -2.705 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.937      ; 5.134      ;
; -2.693 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.210      ; 3.942      ;
; -2.673 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 2.370      ; 5.535      ;
; -2.668 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.598      ;
; -2.668 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.598      ;
; -2.668 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.598      ;
; -2.666 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.596      ;
; -2.618 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.548      ;
; -2.609 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.537      ;
; -2.601 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.529      ;
; -2.583 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.208      ; 3.830      ;
; -2.566 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.494      ;
; -2.564 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.494      ;
; -2.564 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.072     ; 3.494      ;
; -2.561 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.903      ; 4.956      ;
; -2.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.486      ;
; -2.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.074     ; 3.486      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.327 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.192      ; 1.011      ;
; -0.254 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.187      ;
; -0.229 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.164      ;
; -0.208 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.069     ; 1.141      ;
; -0.089 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.024      ;
; -0.045 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.979      ;
; -0.042 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.976      ;
; 0.103  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.831      ;
; 0.104  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.830      ;
; 0.105  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.829      ;
; 0.130  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.804      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.870 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.045      ; 1.390      ;
; -0.859 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.045      ; 1.401      ;
; -0.621 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.074      ; 1.668      ;
; -0.304 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.246      ; 1.667      ;
; -0.283 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.246      ; 1.688      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.157 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.667      ;
; -0.122 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.068      ; 2.161      ;
; -0.083 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.051      ; 2.183      ;
; -0.009 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.287      ; 2.003      ;
; -0.004 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.287      ; 2.008      ;
; 0.015  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.287      ; 2.027      ;
; 0.017  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.242      ; 1.984      ;
; 0.019  ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 2.074      ; 2.308      ;
; 0.021  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.242      ; 1.988      ;
; 0.050  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.875      ;
; 0.101  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.246      ; 2.072      ;
; 0.105  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.930      ;
; 0.119  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.597      ; 3.941      ;
; 0.119  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.288      ; 2.132      ;
; 0.122  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.598      ; 3.945      ;
; 0.171  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.996      ;
; 0.174  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.999      ;
; 0.174  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.999      ;
; 0.174  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 3.999      ;
; 0.175  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.596      ; 3.996      ;
; 0.176  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.001      ;
; 0.178  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.003      ;
; 0.178  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.288      ; 2.191      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.004      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.004      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.004      ;
; 0.180  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.254      ; 2.159      ;
; 0.181  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.006      ;
; 0.181  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.006      ;
; 0.181  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.006      ;
; 0.182  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.007      ;
; 0.185  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.010      ;
; 0.185  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.010      ;
; 0.185  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.010      ;
; 0.197  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.022      ;
; 0.198  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.595      ; 4.018      ;
; 0.202  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.027      ;
; 0.204  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.029      ;
; 0.208  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.033      ;
; 0.220  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.288      ; 2.233      ;
; 0.222  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.047      ;
; 0.223  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.264      ; 2.212      ;
; 0.228  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.264      ; 2.217      ;
; 0.249  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.694      ; 2.668      ;
; 0.251  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.113      ; 3.589      ;
; 0.257  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.082      ;
; 0.258  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.083      ;
; 0.260  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.085      ;
; 0.260  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.085      ;
; 0.260  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.085      ;
; 0.276  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.101      ;
; 0.277  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.102      ;
; 0.281  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.106      ;
; 0.283  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.108      ;
; 0.306  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.113      ; 3.644      ;
; 0.312  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.292      ; 2.329      ;
; 0.316  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.283      ; 2.324      ;
; 0.319  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.283      ; 2.327      ;
; 0.321  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.146      ;
; 0.322  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.147      ;
; 0.325  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.150      ;
; 0.325  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.150      ;
; 0.325  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.150      ;
; 0.348  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.600      ; 4.173      ;
; 0.370  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.288      ; 2.383      ;
; 0.377  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.204      ;
; 0.378  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.205      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.209      ;
; 0.383  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.210      ;
; 0.384  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.211      ;
; 0.385  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.212      ;
; 0.388  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.215      ;
; 0.389  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.216      ;
; 0.394  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.874      ; 4.528      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.072      ; 0.669      ;
; 0.415  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.694      ; 2.834      ;
; 0.421  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.874      ; 4.555      ;
; 0.426  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.874      ; 4.560      ;
; 0.428  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.874      ; 4.562      ;
; 0.430  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.264      ; 2.419      ;
; 0.449  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.250      ; 2.424      ;
; 0.463  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.290      ;
; 0.464  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.602      ; 4.291      ;
; 0.473  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 2.240      ; 2.438      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.858 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.227      ;
; -0.554 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 2.620      ; 2.031      ;
; -0.209 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.876      ;
; -0.204 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.881      ;
; -0.111 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.974      ;
; -0.110 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.975      ;
; -0.096 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.989      ;
; -0.090 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.995      ;
; -0.086 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 2.999      ;
; -0.078 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 3.007      ;
; -0.075 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 3.010      ;
; -0.064 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]           ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.620      ; 3.021      ;
; -0.029 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                     ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 2.621      ; 3.057      ;
; 0.090  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.086      ; 3.641      ;
; 0.090  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.086      ; 3.641      ;
; 0.090  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.086      ; 3.641      ;
; 0.090  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.086      ; 3.641      ;
; 0.090  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.086      ; 3.641      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.107  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.043      ; 3.615      ;
; 0.133  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.042      ; 3.640      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.044      ; 3.652      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.044      ; 3.652      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.044      ; 3.652      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.044      ; 3.652      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.193  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.749      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.226  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.048      ; 3.739      ;
; 0.343  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.899      ;
; 0.343  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.899      ;
; 0.343  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.899      ;
; 0.343  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.091      ; 3.899      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.378  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 3.082      ; 3.925      ;
; 0.383  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                             ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                              ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                              ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                      ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                              ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                              ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                    ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                          ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                    ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                    ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.089      ; 0.669      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.184 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.258      ; 1.667      ;
; 0.205 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.258      ; 1.688      ;
; 0.479 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.299      ; 2.003      ;
; 0.484 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.299      ; 2.008      ;
; 0.503 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.299      ; 2.027      ;
; 0.505 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.984      ;
; 0.509 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 1.988      ;
; 0.589 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.258      ; 2.072      ;
; 0.607 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.300      ; 2.132      ;
; 0.666 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.300      ; 2.191      ;
; 0.668 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.266      ; 2.159      ;
; 0.708 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.300      ; 2.233      ;
; 0.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.276      ; 2.212      ;
; 0.716 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.276      ; 2.217      ;
; 0.737 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 2.668      ;
; 0.800 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.304      ; 2.329      ;
; 0.804 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.295      ; 2.324      ;
; 0.807 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.295      ; 2.327      ;
; 0.858 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.300      ; 2.383      ;
; 0.903 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 2.834      ;
; 0.918 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.276      ; 2.419      ;
; 0.937 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 2.424      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 0.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.438      ;
; 1.040 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 2.527      ;
; 1.050 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 2.589      ;
; 1.061 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 2.548      ;
; 1.076 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 2.569      ;
; 1.078 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 2.571      ;
; 1.085 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 3.016      ;
; 1.098 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 2.577      ;
; 1.129 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 3.060      ;
; 1.155 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.698      ; 3.078      ;
; 1.173 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 2.712      ;
; 1.178 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 2.717      ;
; 1.183 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.272      ; 2.680      ;
; 1.185 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.272      ; 2.682      ;
; 1.189 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.258      ; 2.672      ;
; 1.215 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.698      ; 3.138      ;
; 1.232 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 2.725      ;
; 1.237 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 2.730      ;
; 1.240 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.295      ; 2.760      ;
; 1.249 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 2.725      ;
; 1.255 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 2.794      ;
; 1.258 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.262      ; 2.745      ;
; 1.260 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 2.799      ;
; 1.264 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 3.195      ;
; 1.356 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.255      ; 2.836      ;
; 1.369 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 2.848      ;
; 1.371 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.295      ; 2.891      ;
; 1.378 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.309      ; 2.912      ;
; 1.380 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.309      ; 2.914      ;
; 1.381 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.300      ; 2.906      ;
; 1.439 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 2.932      ;
; 1.482 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 2.961      ;
; 1.483 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.313      ; 3.021      ;
; 1.485 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.313      ; 3.023      ;
; 1.498 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.710      ; 3.433      ;
; 1.515 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.295      ; 3.035      ;
; 1.528 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.697      ; 3.450      ;
; 1.551 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.292      ; 3.068      ;
; 1.553 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.273      ; 3.051      ;
; 1.554 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.258      ; 3.037      ;
; 1.609 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 3.148      ;
; 1.611 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.254      ; 3.090      ;
; 1.611 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.314      ; 3.150      ;
; 1.616 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.259      ; 3.100      ;
; 1.642 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 3.135      ;
; 1.647 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.268      ; 3.140      ;
; 1.656 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.296      ; 3.177      ;
; 1.696 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 3.627      ;
; 1.748 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.720      ; 3.693      ;
; 1.766 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.710      ; 3.701      ;
; 1.782 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.710      ; 3.717      ;
; 1.782 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.297      ; 3.304      ;
; 1.784 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.276      ; 3.285      ;
; 1.786 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.276      ; 3.287      ;
; 1.807 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.719      ; 3.751      ;
; 1.812 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.719      ; 3.756      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.070      ; 2.091      ;
; 1.829 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.720      ; 3.774      ;
; 1.831 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.720      ; 3.776      ;
; 1.873 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.250      ; 3.348      ;
; 1.892 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.706      ; 3.823      ;
; 1.902 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.719      ; 3.846      ;
; 1.907 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.719      ; 3.851      ;
; 1.943 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 1.251      ; 3.419      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.480 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.743      ;
; 0.503 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.766      ;
; 0.504 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.767      ;
; 0.504 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.767      ;
; 0.610 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.873      ;
; 0.611 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.874      ;
; 0.656 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 0.920      ;
; 0.762 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.423      ; 0.910      ;
; 0.801 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 1.063      ;
; 0.821 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 1.083      ;
; 0.857 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.069      ; 1.121      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.558 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.948      ; 2.036      ;
; 1.630 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.516      ; 1.676      ;
; 1.656 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 2.034      ;
; 1.723 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.967      ; 2.220      ;
; 1.762 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 1.846      ;
; 1.768 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.851      ; 2.149      ;
; 1.829 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.535      ; 1.894      ;
; 1.875 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.454      ; 1.859      ;
; 1.883 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.432      ; 1.845      ;
; 1.962 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.431      ; 1.923      ;
; 2.102 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.843      ; 2.475      ;
; 2.179 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.454      ; 2.163      ;
; 2.253 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 2.629      ;
; 2.259 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.535      ; 2.324      ;
; 2.264 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 2.638      ;
; 2.354 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.439      ; 2.323      ;
; 2.362 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.419      ; 2.311      ;
; 2.387 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 2.765      ;
; 2.398 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.436      ; 2.364      ;
; 2.449 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.451      ; 2.430      ;
; 2.466 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 2.840      ;
; 2.493 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.558      ; 2.581      ;
; 2.563 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.438      ; 2.531      ;
; 2.565 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 2.912      ;
; 2.579 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.515      ; 2.624      ;
; 2.584 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 2.945      ;
; 2.603 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.863      ; 2.996      ;
; 2.657 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.935      ; 3.122      ;
; 2.658 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 3.033      ;
; 2.685 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.496      ; 2.711      ;
; 2.709 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.944      ; 3.183      ;
; 2.712 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.078      ;
; 2.740 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.854      ; 3.124      ;
; 2.749 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 3.138      ;
; 2.806 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.963      ; 3.299      ;
; 2.822 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 3.197      ;
; 2.846 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.964      ; 3.340      ;
; 2.863 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.234      ;
; 2.873 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.860      ; 3.263      ;
; 2.881 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.964      ; 3.375      ;
; 2.886 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 3.256      ;
; 2.914 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 3.280      ;
; 2.937 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.829      ; 3.296      ;
; 2.944 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.935      ; 3.409      ;
; 2.958 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 3.337      ;
; 2.961 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.332      ;
; 2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.862      ; 3.356      ;
; 2.976 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.839      ; 3.345      ;
; 2.984 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 3.333      ;
; 2.987 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.847      ; 3.364      ;
; 2.991 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.808      ; 3.329      ;
; 2.993 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.929      ; 3.452      ;
; 2.994 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.945      ; 3.469      ;
; 2.999 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.945      ; 3.474      ;
; 3.004 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.397      ; 2.931      ;
; 3.014 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.392      ; 2.936      ;
; 3.019 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.397      ;
; 3.026 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 3.388      ;
; 3.031 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.830      ; 3.391      ;
; 3.071 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.851      ; 3.452      ;
; 3.074 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.820      ; 3.424      ;
; 3.077 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.838      ; 3.445      ;
; 3.088 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 3.443      ;
; 3.091 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.948      ; 3.569      ;
; 3.100 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.943      ; 3.573      ;
; 3.115 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.958      ; 3.603      ;
; 3.129 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.822      ; 3.481      ;
; 3.167 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.945      ; 3.642      ;
; 3.171 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.549      ;
; 3.179 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.496      ; 3.205      ;
; 3.197 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.864      ; 3.591      ;
; 3.198 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.415      ; 3.143      ;
; 3.201 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.948      ; 3.679      ;
; 3.203 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.962      ; 3.695      ;
; 3.207 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.862      ; 3.599      ;
; 3.211 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 3.590      ;
; 3.217 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.828      ; 3.575      ;
; 3.231 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.607      ;
; 3.231 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.415      ; 3.176      ;
; 3.235 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.859      ; 3.624      ;
; 3.236 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 3.591      ;
; 3.257 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.849      ; 3.636      ;
; 3.259 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.820      ; 3.609      ;
; 3.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.945      ; 3.736      ;
; 3.262 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.968      ; 3.760      ;
; 3.272 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.848      ; 3.650      ;
; 3.297 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.943      ; 3.770      ;
; 3.311 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.496      ; 3.337      ;
; 3.311 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.353      ; 3.194      ;
; 3.316 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.351      ; 3.197      ;
; 3.320 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.691      ;
; 3.324 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 3.691      ;
; 3.360 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.933      ; 3.823      ;
; 3.384 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.861      ; 3.775      ;
; 3.385 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.861      ; 3.776      ;
; 3.400 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.776      ;
; 3.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.839      ; 3.771      ;
; 3.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.962      ; 3.897      ;
; 3.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 3.779      ;
; 3.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.846      ; 3.781      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.282 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.211      ;
; -3.282 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.211      ;
; -3.282 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.211      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.140      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.140      ;
; -3.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 4.140      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.820      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.871 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.056      ; 3.696      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.755      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.067     ; 3.761      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 3.746      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 3.746      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.754      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 3.746      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 3.746      ;
; -2.826 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.082     ; 3.746      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[31]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[27]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.754      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[26]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[25]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[24]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.754      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.073     ; 3.754      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.069     ; 3.758      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdMEMaddr[1]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.825 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdLEN               ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.753      ;
; -2.815 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.745      ;
; -2.815 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.745      ;
; -2.815 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateWaitRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.745      ;
; -2.815 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.745      ;
; -2.815 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.745      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[23]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopNOP        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.072     ; 3.744      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[19]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.074     ; 3.742      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[21]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[22]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.746      ;
; -2.814 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[20]      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 3.746      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.732      ; 2.538      ;
; -2.537 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.709      ; 2.295      ;
; -2.529 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.598      ; 2.526      ;
; -2.490 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.618      ; 2.522      ;
; -2.457 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.632      ; 2.510      ;
; -2.450 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.732      ; 2.414      ;
; -2.446 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.615      ; 2.493      ;
; -2.444 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.617      ; 2.492      ;
; -2.413 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.709      ; 2.171      ;
; -2.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.598      ; 2.402      ;
; -2.366 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.618      ; 2.398      ;
; -2.333 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.632      ; 2.386      ;
; -2.322 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.615      ; 2.369      ;
; -2.320 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.617      ; 2.368      ;
; -2.306 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.710      ; 2.295      ;
; -2.190 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.728      ; 2.171      ;
; -2.182 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.710      ; 2.171      ;
; -2.160 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 2.171      ;
; -2.107 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 2.158      ;
; -2.066 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.728      ; 2.047      ;
; -2.036 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 2.047      ;
; -1.983 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.629      ; 2.034      ;
; -1.622 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.590      ; 1.625      ;
; -1.457 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.590      ; 1.460      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.216      ; 4.321      ;
; -0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.216      ; 4.321      ;
; -0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.216      ; 4.321      ;
; -0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.216      ; 4.321      ;
; -0.113 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.216      ; 4.321      ;
; -0.040 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.218      ; 4.250      ;
; -0.040 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 3.218      ; 4.250      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.167 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.601      ; 3.659      ;
; -0.167 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.601      ; 3.659      ;
; -0.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.703      ;
; -0.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.703      ;
; -0.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.703      ;
; -0.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.703      ;
; -0.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 3.599      ; 3.703      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.922 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.816      ; 1.268      ;
; 1.110 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.816      ; 1.456      ;
; 1.285 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.960      ; 1.775      ;
; 1.375 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 1.762      ;
; 1.407 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 1.774      ;
; 1.417 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.941      ; 1.888      ;
; 1.417 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.941      ; 1.888      ;
; 1.512 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.960      ; 2.002      ;
; 1.570 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.964      ; 2.064      ;
; 1.602 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.857      ; 1.989      ;
; 1.606 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 1.980      ;
; 1.609 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 1.981      ;
; 1.609 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.860      ; 1.999      ;
; 1.621 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 1.996      ;
; 1.634 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 2.001      ;
; 1.640 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 1.995      ;
; 1.644 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.941      ; 2.115      ;
; 1.644 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.941      ; 2.115      ;
; 1.797 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.964      ; 2.291      ;
; 1.833 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 2.207      ;
; 1.836 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 2.208      ;
; 1.836 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.860      ; 2.226      ;
; 1.848 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 2.223      ;
; 1.867 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 2.222      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.038 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.538      ; 1.771      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.539      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.303 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 1.570      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.558 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.826      ;
; 1.583 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.851      ;
; 1.583 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.851      ;
; 1.583 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 1.851      ;
; 2.260 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.535      ; 2.990      ;
; 2.260 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 2.980      ;
; 2.260 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 2.980      ;
; 2.260 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.525      ; 2.980      ;
; 2.506 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.622      ; 3.323      ;
; 2.506 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.622      ; 3.323      ;
; 2.506 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.622      ; 3.323      ;
; 2.507 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.621      ; 3.323      ;
; 2.507 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.621      ; 3.323      ;
; 2.507 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.621      ; 3.323      ;
; 2.510 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEsubDVI                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.603      ; 3.308      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.520 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.595      ; 3.310      ;
; 2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.326      ;
; 2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.326      ;
; 2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.326      ;
; 2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.326      ;
; 2.527 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.604      ; 3.326      ;
; 2.529 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOTdecode                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.325      ;
; 2.529 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.325      ;
; 2.529 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.325      ;
; 2.529 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.601      ; 3.325      ;
; 2.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEdst                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.596      ; 3.327      ;
; 2.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.594      ; 3.325      ;
; 2.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.ST[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.594      ; 3.325      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup1Seq3                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.582      ; 3.314      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadAddr                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.582      ; 3.314      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadIndData                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.582      ; 3.314      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.537 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.598      ; 3.330      ;
; 2.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindWrite                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.579      ; 3.312      ;
; 2.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEfetchData                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.579      ; 3.312      ;
; 2.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchData                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.579      ; 3.312      ;
; 2.538 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEMODE:iEMODE|emodeREG                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.589      ; 3.322      ;
; 2.539 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup2Seq2                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.588      ; 3.322      ;
; 2.539 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateOprGroup3Seq3                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.588      ; 3.322      ;
; 2.548 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.575      ; 3.318      ;
; 2.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.578      ; 3.323      ;
; 2.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.319      ;
; 2.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.574      ; 3.319      ;
; 2.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.578      ; 3.323      ;
; 2.550 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.578      ; 3.323      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
; 2.554 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.562      ; 3.311      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -5.683 ; -3469.452     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.408 ; -37.719       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -3.038 ; -54.157       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -3.020 ; -69.760       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.258  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -0.545 ; -0.660        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -0.342 ; -0.547        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0.015  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.196  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.729  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                 ; -1.149 ; -792.420      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; -0.808 ; -8.091        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.263  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.105 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0.469 ; 0.000         ;
; i_CLOCK_50                                                                 ; 0.511 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                                               ; -3.000 ; -2191.464     ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -1.000 ; -23.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.361  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.683 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.842      ;
; -5.665 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.824      ;
; -5.642 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.801      ;
; -5.574 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 6.540      ;
; -5.570 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.729      ;
; -5.524 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 6.490      ;
; -5.518 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.680      ;
; -5.500 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.662      ;
; -5.498 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.657      ;
; -5.483 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.642      ;
; -5.477 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.639      ;
; -5.472 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 6.432      ;
; -5.467 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.623      ;
; -5.461 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.616      ;
; -5.432 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.588      ;
; -5.409 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.564      ;
; -5.405 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.567      ;
; -5.399 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.554      ;
; -5.398 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 6.361      ;
; -5.396 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.555      ;
; -5.391 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.147      ; 6.547      ;
; -5.389 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.544      ;
; -5.373 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 6.143      ;
; -5.348 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 6.311      ;
; -5.333 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.495      ;
; -5.320 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 6.286      ;
; -5.318 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.480      ;
; -5.318 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.146      ; 6.473      ;
; -5.314 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 6.279      ;
; -5.302 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.461      ;
; -5.296 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.454      ;
; -5.296 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.052     ; 6.253      ;
; -5.283 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 6.248      ;
; -5.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.215     ; 6.044      ;
; -5.267 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.426      ;
; -5.252 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 6.218      ;
; -5.244 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.402      ;
; -5.234 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.392      ;
; -5.231 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.153      ; 6.393      ;
; -5.226 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.150      ; 6.385      ;
; -5.224 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.382      ;
; -5.214 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 6.161      ;
; -5.199 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 6.162      ;
; -5.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.928      ;
; -5.155 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.925      ;
; -5.153 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.149      ; 6.311      ;
; -5.144 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 6.107      ;
; -5.138 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 6.100      ;
; -5.136 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.906      ;
; -5.129 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 6.080      ;
; -5.113 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.022     ; 6.078      ;
; -5.107 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 6.069      ;
; -5.092 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.256      ;
; -5.082 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 6.029      ;
; -5.076 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.240      ;
; -5.076 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 6.039      ;
; -5.058 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.828      ;
; -5.054 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.824      ;
; -5.053 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 6.004      ;
; -5.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 5.992      ;
; -5.045 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.027     ; 6.005      ;
; -5.037 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.060     ; 5.986      ;
; -5.032 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.196      ;
; -5.027 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.990      ;
; -5.015 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.022     ; 5.980      ;
; -5.010 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.217     ; 5.780      ;
; -5.008 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.172      ;
; -5.006 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 5.954      ;
; -4.998 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.027     ; 5.958      ;
; -4.995 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 5.943      ;
; -4.994 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.022     ; 5.959      ;
; -4.978 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.941      ;
; -4.973 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.027     ; 5.933      ;
; -4.945 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 6.109      ;
; -4.934 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.215     ; 5.706      ;
; -4.934 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 5.885      ;
; -4.931 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.215     ; 5.703      ;
; -4.923 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.027     ; 5.883      ;
; -4.916 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.077      ;
; -4.915 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 5.866      ;
; -4.906 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.214     ; 5.679      ;
; -4.903 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.215     ; 5.675      ;
; -4.901 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.022     ; 5.866      ;
; -4.900 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.061      ;
; -4.900 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.213     ; 5.674      ;
; -4.893 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 5.841      ;
; -4.891 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 5.838      ;
; -4.879 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.036     ; 5.830      ;
; -4.878 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.841      ;
; -4.875 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.838      ;
; -4.865 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.027     ; 5.825      ;
; -4.865 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 5.812      ;
; -4.861 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.063     ; 5.807      ;
; -4.856 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 6.017      ;
; -4.848 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.811      ;
; -4.845 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.024     ; 5.808      ;
; -4.835 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.022     ; 5.800      ;
; -4.832 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.152      ; 5.993      ;
; -4.822 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 5.986      ;
; -4.812 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.040     ; 5.759      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.408 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 3.644      ;
; -3.376 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.360      ; 3.620      ;
; -3.302 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 3.469      ;
; -3.278 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a11~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.284      ; 3.541      ;
; -3.230 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a35~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.295      ; 3.504      ;
; -3.212 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.539      ; 3.635      ;
; -3.210 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.498      ;
; -3.208 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a23~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.286      ; 3.473      ;
; -3.200 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.540      ; 3.624      ;
; -3.192 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a3~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 3.361      ;
; -3.169 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.343      ; 3.425      ;
; -3.166 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.358      ; 3.408      ;
; -3.164 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.539      ; 3.587      ;
; -3.162 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 3.460      ;
; -3.162 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 3.399      ;
; -3.155 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.539      ; 3.578      ;
; -3.149 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.352      ; 3.314      ;
; -3.144 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 3.381      ;
; -3.137 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.535      ; 3.485      ;
; -3.125 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.536      ; 3.474      ;
; -3.123 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.410      ;
; -3.118 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.587      ;
; -3.113 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.319      ;
; -3.109 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.540      ; 3.533      ;
; -3.101 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.303      ; 3.395      ;
; -3.091 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.354      ; 3.258      ;
; -3.089 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.535      ; 3.437      ;
; -3.087 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 3.320      ;
; -3.087 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 3.249      ;
; -3.080 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.535      ; 3.428      ;
; -3.079 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.480      ; 3.556      ;
; -3.077 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.363      ; 3.339      ;
; -3.070 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.539      ;
; -3.069 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.349      ; 3.231      ;
; -3.067 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.545      ;
; -3.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.530      ;
; -3.055 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.488      ; 3.525      ;
; -3.050 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a41~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 3.330      ;
; -3.050 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.256      ;
; -3.050 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.289      ; 3.326      ;
; -3.042 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a22~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.288      ; 3.316      ;
; -3.042 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a47~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.291      ; 3.312      ;
; -3.040 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.246      ;
; -3.038 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.345      ; 3.267      ;
; -3.038 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 3.169      ;
; -3.034 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.536      ; 3.383      ;
; -3.033 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 3.329      ;
; -3.031 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.479      ;
; -3.031 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.480      ; 3.508      ;
; -3.029 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a46~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.281      ; 3.296      ;
; -3.029 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 3.320      ;
; -3.028 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.234      ;
; -3.022 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.480      ; 3.499      ;
; -3.021 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.309      ;
; -3.019 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.270      ; 3.271      ;
; -3.019 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 3.468      ;
; -3.017 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.300      ;
; -3.014 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.488      ; 3.484      ;
; -3.013 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.481      ;
; -3.012 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.345      ; 3.170      ;
; -3.011 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 3.302      ;
; -3.010 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.530      ; 3.424      ;
; -3.008 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.214      ;
; -3.001 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.482      ; 3.470      ;
; -2.999 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.282      ;
; -2.998 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.530      ; 3.412      ;
; -2.998 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.478      ; 3.473      ;
; -2.991 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a10~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 3.253      ;
; -2.990 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.196      ;
; -2.987 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a13~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.351      ; 3.251      ;
; -2.987 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a6~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 3.280      ;
; -2.986 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 3.462      ;
; -2.985 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.288      ; 3.252      ;
; -2.984 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.543      ; 3.426      ;
; -2.983 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.431      ;
; -2.981 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 3.243      ;
; -2.980 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a44~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.340      ; 3.204      ;
; -2.980 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a24~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.266      ;
; -2.980 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.263      ; 3.240      ;
; -2.978 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a19~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.355      ; 3.232      ;
; -2.977 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.536      ; 3.426      ;
; -2.977 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 3.271      ;
; -2.976 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.454      ;
; -2.975 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 3.262      ;
; -2.975 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 3.106      ;
; -2.975 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.181      ;
; -2.974 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 3.422      ;
; -2.973 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.542      ; 3.414      ;
; -2.967 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.322      ; 3.173      ;
; -2.967 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.300      ; 3.254      ;
; -2.965 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.433      ;
; -2.965 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 3.096      ;
; -2.963 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.283      ; 3.225      ;
; -2.963 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.295      ; 3.245      ;
; -2.962 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.537      ; 3.412      ;
; -2.961 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 3.130      ;
; -2.960 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a12~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.243      ;
; -2.956 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.270      ; 3.208      ;
; -2.956 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|ram_block1a34~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.275      ; 3.217      ;
; -2.956 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.481      ; 3.424      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -3.038 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.451      ;
; -3.004 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.417      ;
; -2.975 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.388      ;
; -2.969 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.382      ;
; -2.884 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.297      ;
; -2.852 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.265      ;
; -2.836 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 4.249      ;
; -2.732 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.439      ; 4.148      ;
; -2.467 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 3.880      ;
; -2.305 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.439      ; 3.721      ;
; -2.285 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.493      ; 3.755      ;
; -2.225 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.493      ; 3.695      ;
; -2.218 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.500      ; 3.695      ;
; -2.213 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.500      ; 3.690      ;
; -2.152 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.500      ; 3.629      ;
; -2.151 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.500      ; 3.628      ;
; -2.038 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.500      ; 3.515      ;
; -2.028 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 3.441      ;
; -1.931 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.495      ; 3.403      ;
; -1.927 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.492      ; 3.396      ;
; -1.890 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.492      ; 3.359      ;
; -1.632 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.492      ; 3.101      ;
; -1.519 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.910      ;
; -1.441 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.847      ;
; -1.405 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.502      ; 2.884      ;
; -1.340 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.731      ;
; -1.326 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.920      ;
; -1.324 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.918      ;
; -1.276 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.615      ; 2.868      ;
; -1.263 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.857      ;
; -1.251 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.661      ;
; -1.210 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.613      ; 2.800      ;
; -1.183 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.615      ; 2.775      ;
; -1.177 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.771      ;
; -1.177 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.568      ;
; -1.176 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.613      ; 2.766      ;
; -1.137 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.731      ;
; -1.132 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.726      ;
; -1.126 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 2.522      ;
; -1.119 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.525      ;
; -1.117 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.615      ; 2.709      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.103 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.500        ; -0.629     ; 0.961      ;
; -1.096 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.615      ; 2.688      ;
; -1.089 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.620      ; 2.686      ;
; -1.064 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.615      ; 2.656      ;
; -1.034 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.628      ;
; -1.021 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 2.417      ;
; -0.994 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.588      ;
; -0.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.614      ; 2.577      ;
; -0.972 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.566      ;
; -0.970 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.417      ; 2.364      ;
; -0.946 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.618      ; 2.541      ;
; -0.913 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 2.309      ;
; -0.908 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.416      ; 2.301      ;
; -0.901 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.417      ; 2.295      ;
; -0.899 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.493      ;
; -0.889 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.295      ;
; -0.880 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.618      ; 2.475      ;
; -0.870 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.261      ;
; -0.870 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.617      ; 2.464      ;
; -0.860 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.266      ;
; -0.838 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.248      ;
; -0.836 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.242      ;
; -0.802 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.417      ; 2.196      ;
; -0.783 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.193      ;
; -0.777 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.431      ; 2.185      ;
; -0.746 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.416      ; 2.139      ;
; -0.734 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.125      ;
; -0.734 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 2.125      ;
; -0.734 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.144      ;
; -0.733 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.139      ;
; -0.733 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.420      ; 2.130      ;
; -0.716 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.432      ; 2.125      ;
; -0.711 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.121      ;
; -0.700 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.429      ; 2.106      ;
; -0.685 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.431      ; 2.093      ;
; -0.675 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.431      ; 2.083      ;
; -0.673 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.478      ; 2.128      ;
; -0.671 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.614      ; 2.262      ;
; -0.664 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.417      ; 2.058      ;
; -0.634 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.674      ; 2.285      ;
; -0.632 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 2.028      ;
; -0.622 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 2.018      ;
; -0.621 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.416      ; 2.014      ;
; -0.606 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.433      ; 2.016      ;
; -0.595 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.493      ; 2.065      ;
; -0.585 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.419      ; 1.981      ;
; -0.578 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.414      ; 1.969      ;
; -0.575 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.681      ; 2.233      ;
; -0.570 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.681      ; 2.228      ;
; -0.566 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.473      ; 2.016      ;
; -0.561 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.471      ; 2.009      ;
; -0.546 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 1.000        ; 0.436      ; 1.959      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -3.020 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.451      ;
; -2.986 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.417      ;
; -2.957 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.388      ;
; -2.951 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.382      ;
; -2.866 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.297      ;
; -2.834 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.265      ;
; -2.818 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 4.249      ;
; -2.714 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.957      ; 4.148      ;
; -2.449 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 3.880      ;
; -2.287 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.957      ; 3.721      ;
; -2.270 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.008      ; 3.755      ;
; -2.210 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.008      ; 3.695      ;
; -2.203 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.015      ; 3.695      ;
; -2.198 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.015      ; 3.690      ;
; -2.137 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.015      ; 3.629      ;
; -2.136 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.015      ; 3.628      ;
; -2.023 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.015      ; 3.515      ;
; -2.010 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.954      ; 3.441      ;
; -1.916 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.010      ; 3.403      ;
; -1.912 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.007      ; 3.396      ;
; -1.875 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.007      ; 3.359      ;
; -1.617 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.007      ; 3.101      ;
; -1.501 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.932      ; 2.910      ;
; -1.423 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.947      ; 2.847      ;
; -1.390 ; ANSITerm1:ANSITerm|cpu_001:IOP|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_uut3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.017      ; 2.884      ;
; -1.322 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.932      ; 2.731      ;
; -1.308 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.920      ;
; -1.306 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.918      ;
; -1.258 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.133      ; 2.868      ;
; -1.245 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.857      ;
; -1.233 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.951      ; 2.661      ;
; -1.192 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.131      ; 2.800      ;
; -1.167 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.178     ; 1.976      ;
; -1.165 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.133      ; 2.775      ;
; -1.159 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.771      ;
; -1.159 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.932      ; 2.568      ;
; -1.158 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.131      ; 2.766      ;
; -1.126 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.182     ; 1.931      ;
; -1.119 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.731      ;
; -1.114 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.726      ;
; -1.108 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.937      ; 2.522      ;
; -1.101 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.947      ; 2.525      ;
; -1.099 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.133      ; 2.709      ;
; -1.078 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.133      ; 2.688      ;
; -1.071 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.138      ; 2.686      ;
; -1.046 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.133      ; 2.656      ;
; -1.016 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.628      ;
; -1.003 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.937      ; 2.417      ;
; -0.985 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.795      ;
; -0.980 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.790      ;
; -0.976 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.588      ;
; -0.968 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.132      ; 2.577      ;
; -0.954 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.566      ;
; -0.952 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.935      ; 2.364      ;
; -0.930 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.072      ; 1.489      ;
; -0.928 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.136      ; 2.541      ;
; -0.924 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.034     ; 1.877      ;
; -0.924 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.034     ; 1.877      ;
; -0.923 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.038     ; 1.872      ;
; -0.909 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.860      ;
; -0.895 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.937      ; 2.309      ;
; -0.890 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.934      ; 2.301      ;
; -0.883 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.935      ; 2.295      ;
; -0.881 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.493      ;
; -0.872 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.121      ; 1.480      ;
; -0.871 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.947      ; 2.295      ;
; -0.862 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.136      ; 2.475      ;
; -0.853 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.107      ; 1.969      ;
; -0.852 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.932      ; 2.261      ;
; -0.852 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 1.135      ; 2.464      ;
; -0.842 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.947      ; 2.266      ;
; -0.841 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.074      ; 1.402      ;
; -0.840 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.650      ;
; -0.840 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.791      ;
; -0.840 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.034     ; 1.793      ;
; -0.840 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.791      ;
; -0.840 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.034     ; 1.793      ;
; -0.829 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.639      ;
; -0.827 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.779      ;
; -0.827 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.036     ; 1.778      ;
; -0.826 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.778      ;
; -0.825 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.635      ;
; -0.823 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.037     ; 1.773      ;
; -0.820 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.177     ; 1.630      ;
; -0.820 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.951      ; 2.248      ;
; -0.818 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.947      ; 2.242      ;
; -0.815 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.767      ;
; -0.814 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.766      ;
; -0.813 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.765      ;
; -0.811 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.763      ;
; -0.809 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.761      ;
; -0.784 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.935      ; 2.196      ;
; -0.769 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.105      ; 1.883      ;
; -0.769 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 0.107      ; 1.885      ;
; -0.765 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.951      ; 2.193      ;
; -0.760 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.038     ; 1.709      ;
; -0.759 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.500        ; 0.949      ; 2.185      ;
; -0.751 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.703      ;
; -0.749 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.035     ; 1.701      ;
; -0.743 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; -0.037     ; 1.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.258 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.245      ; 0.464      ;
; 0.401 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.548      ;
; 0.413 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.536      ;
; 0.424 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.526      ;
; 0.477 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.473      ;
; 0.495 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.455      ;
; 0.498 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.452      ;
; 0.559 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.391      ;
; 0.559 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.391      ;
; 0.560 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.390      ;
; 0.573 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.377      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                                                                                                                                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.545 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.264      ; 0.938      ;
; -0.060 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[1]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.424      ;
; -0.055 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[8]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.429      ;
; 0.010  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[3]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.494      ;
; 0.020  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[5]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.504      ;
; 0.021  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[0]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.505      ;
; 0.026  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[2]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.510      ;
; 0.030  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[6]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.514      ;
; 0.033  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[7]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.517      ;
; 0.036  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ProgramCounter:progCtr|w_progCtr[4]                                                                                                                          ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.520      ;
; 0.071  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|w_rtnAddr[0]                                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.265      ; 1.555      ;
; 0.076  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                                                                                  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; -0.500       ; 1.264      ; 1.059      ;
; 0.095  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.463      ; 1.777      ;
; 0.095  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.463      ; 1.777      ;
; 0.095  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.463      ; 1.777      ;
; 0.095  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.463      ; 1.777      ;
; 0.095  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.463      ; 1.777      ;
; 0.096  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                                                                                                                                             ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.267      ; 1.582      ;
; 0.098  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.447      ; 1.764      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.102  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.446      ; 1.767      ;
; 0.127  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.448      ; 1.794      ;
; 0.127  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.448      ; 1.794      ;
; 0.127  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.448      ; 1.794      ;
; 0.127  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.448      ; 1.794      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.143  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[7]                                                                                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.450      ; 1.812      ;
; 0.152  ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0   ; ANSITerm1:ANSITerm|cpu_001:IOP|ALU_Unit:ALU_Unit|o_Z_Bit                                                                                                                                    ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; i_CLOCK_50  ; 0.000        ; 1.262      ; 1.633      ;
; 0.154  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.481      ;
; 0.166  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.493      ;
; 0.172  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_irt3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.223      ; 0.499      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                             ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                              ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                                                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                              ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                                                             ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                          ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                    ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                                                                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[25]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[24]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[12]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[24]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopWR                                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite            ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                                           ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                    ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                                   ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                      ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                                     ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                   ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                                  ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[2]                                                                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[1]                                                                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3] ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|\UARTTX:brdiv[3]                                                                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateStart                                                                                                                ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|state.stateIdle                                                                                                                 ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[0]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[2]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[3]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[23]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|delayCount[25]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                                                                                                                                            ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                          ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]                                                                                                                                         ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                         ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]                                                                                                                                        ; i_CLOCK_50                                                                 ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
+--------+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.342 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.858      ; 0.620      ;
; -0.335 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.858      ; 0.627      ;
; -0.170 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.812      ; 0.746      ;
; -0.022 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.158      ; 0.750      ;
; -0.013 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.158      ; 0.759      ;
; 0.077  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.861      ; 1.042      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.080  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.732      ;
; 0.085  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.810      ; 0.999      ;
; 0.112  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.173      ; 0.899      ;
; 0.115  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.173      ; 0.902      ;
; 0.123  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.173      ; 0.910      ;
; 0.130  ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.812      ; 1.046      ;
; 0.132  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.174      ; 0.920      ;
; 0.164  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.156      ; 0.934      ;
; 0.164  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.174      ; 0.952      ;
; 0.167  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.156      ; 0.937      ;
; 0.173  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.164      ; 0.951      ;
; 0.175  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.158      ; 0.947      ;
; 0.187  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.188  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.848      ;
; 0.196  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.849      ;
; 0.197  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.850      ;
; 0.197  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.850      ;
; 0.199  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.852      ;
; 0.200  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.853      ;
; 0.201  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.854      ;
; 0.201  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.854      ;
; 0.202  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.855      ;
; 0.206  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.859      ;
; 0.218  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.871      ;
; 0.219  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.872      ;
; 0.220  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.873      ;
; 0.220  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.873      ;
; 0.224  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.877      ;
; 0.225  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.878      ;
; 0.225  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.878      ;
; 0.226  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.879      ;
; 0.226  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.879      ;
; 0.230  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.883      ;
; 0.231  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.884      ;
; 0.233  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.537      ; 1.884      ;
; 0.234  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.174      ; 1.022      ;
; 0.235  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.351      ; 1.200      ;
; 0.236  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.889      ;
; 0.239  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.335      ; 1.688      ;
; 0.242  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.169      ; 1.025      ;
; 0.243  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.896      ;
; 0.244  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.897      ;
; 0.245  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.898      ;
; 0.245  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.898      ;
; 0.246  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.169      ; 1.029      ;
; 0.250  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.533      ; 1.897      ;
; 0.250  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.903      ;
; 0.271  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.926      ;
; 0.273  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.088      ;
; 0.273  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.926      ;
; 0.274  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.927      ;
; 0.275  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.928      ;
; 0.275  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.928      ;
; 0.277  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.092      ;
; 0.278  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.177      ; 1.069      ;
; 0.279  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.934      ;
; 0.280  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.539      ; 1.933      ;
; 0.281  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.169      ; 1.064      ;
; 0.288  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.174      ; 1.076      ;
; 0.296  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.335      ; 1.745      ;
; 0.296  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.111      ;
; 0.301  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.170      ; 1.085      ;
; 0.302  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.117      ;
; 0.304  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.423      ;
; 0.305  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.170      ; 1.089      ;
; 0.309  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.964      ;
; 0.310  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.965      ;
; 0.313  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.968      ;
; 0.314  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.969      ;
; 0.314  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.861      ; 1.279      ;
; 0.316  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.035      ; 0.435      ;
; 0.316  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.351      ; 1.281      ;
; 0.317  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.540      ; 1.971      ;
; 0.321  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.136      ;
; 0.328  ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]            ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 0.812      ; 1.244      ;
; 0.332  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.987      ;
; 0.333  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.988      ;
; 0.338  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.993      ;
; 0.339  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.541      ; 1.994      ;
; 0.341  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.536      ; 1.991      ;
; 0.343  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.350      ; 1.807      ;
; 0.351  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.681      ; 2.166      ;
; 0.351  ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; -0.500       ; 1.161      ; 1.126      ;
+--------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.015 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 0.750      ;
; 0.024 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 0.759      ;
; 0.149 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.636      ; 0.899      ;
; 0.152 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.636      ; 0.902      ;
; 0.160 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.636      ; 0.910      ;
; 0.169 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.637      ; 0.920      ;
; 0.201 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.619      ; 0.934      ;
; 0.201 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.637      ; 0.952      ;
; 0.204 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.619      ; 0.937      ;
; 0.210 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.627      ; 0.951      ;
; 0.212 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 0.947      ;
; 0.271 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.637      ; 1.022      ;
; 0.272 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.814      ; 1.200      ;
; 0.279 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.632      ; 1.025      ;
; 0.283 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.632      ; 1.029      ;
; 0.315 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.640      ; 1.069      ;
; 0.318 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.632      ; 1.064      ;
; 0.325 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.637      ; 1.076      ;
; 0.338 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.633      ; 1.085      ;
; 0.342 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.633      ; 1.089      ;
; 0.353 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.814      ; 1.281      ;
; 0.388 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.624      ; 1.126      ;
; 0.397 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.624      ; 1.135      ;
; 0.401 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.627      ; 1.142      ;
; 0.402 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.627      ; 1.143      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.404 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.563      ; 1.081      ;
; 0.423 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.645      ; 1.182      ;
; 0.429 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.814      ; 1.357      ;
; 0.437 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.624      ; 1.175      ;
; 0.442 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 1.177      ;
; 0.471 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.629      ; 1.214      ;
; 0.472 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.629      ; 1.215      ;
; 0.476 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.627      ; 1.217      ;
; 0.480 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.627      ; 1.221      ;
; 0.485 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.624      ; 1.223      ;
; 0.489 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.811      ; 1.414      ;
; 0.492 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.812      ; 1.418      ;
; 0.493 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.633      ; 1.240      ;
; 0.496 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.644      ; 1.254      ;
; 0.499 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.811      ; 1.424      ;
; 0.500 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.644      ; 1.258      ;
; 0.512 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.624      ; 1.250      ;
; 0.526 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[1]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.814      ; 1.454      ;
; 0.541 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.641      ; 1.296      ;
; 0.542 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.641      ; 1.297      ;
; 0.545 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.564      ; 1.223      ;
; 0.548 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.619      ; 1.281      ;
; 0.548 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.645      ; 1.307      ;
; 0.552 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.645      ; 1.311      ;
; 0.580 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.637      ; 1.331      ;
; 0.593 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.629      ; 1.336      ;
; 0.600 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 1.335      ;
; 0.608 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.644      ; 1.366      ;
; 0.609 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.633      ; 1.356      ;
; 0.609 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.644      ; 1.367      ;
; 0.613 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.621      ; 1.348      ;
; 0.615 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.566      ; 1.295      ;
; 0.622 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.817      ; 1.553      ;
; 0.628 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.645      ; 1.387      ;
; 0.629 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.645      ; 1.388      ;
; 0.642 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.631      ; 1.387      ;
; 0.652 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg3[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.619      ; 1.385      ;
; 0.655 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[4]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.633      ; 1.402      ;
; 0.663 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[3]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.810      ; 1.587      ;
; 0.685 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg1[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.578      ; 1.377      ;
; 0.693 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.632      ; 1.439      ;
; 0.694 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.632      ; 1.440      ;
; 0.716 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.629      ; 1.459      ;
; 0.720 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.629      ; 1.463      ;
; 0.728 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[2]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.814      ; 1.656      ;
; 0.729 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.815      ; 1.658      ;
; 0.730 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.822      ; 1.666      ;
; 0.752 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg0[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.581      ; 1.447      ;
; 0.754 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.817      ; 1.685      ;
; 0.755 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[6]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.569      ; 1.438      ;
; 0.766 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.822      ; 1.702      ;
; 0.767 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg2[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.822      ; 1.703      ;
; 0.772 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg6[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.582      ; 1.468      ;
; 0.783 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.717      ;
; 0.787 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.721      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.796 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.035      ; 0.915      ;
; 0.820 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.754      ;
; 0.821 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[5]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.755      ;
; 0.837 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg5[7]   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.771      ;
; 0.837 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg7[5]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.569      ; 1.520      ;
; 0.840 ; ANSITerm1:ANSITerm|cpu_001:IOP|RegisterFile:RegFile|reg4[6]   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                                                 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ; 0.000        ; 0.820      ; 1.774      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.196 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.317      ;
; 0.208 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.330      ;
; 0.256 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.378      ;
; 0.278 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.400      ;
; 0.331 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.452      ;
; 0.338 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.460      ;
; 0.341 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.462      ;
; 0.409 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.370      ; 0.393      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.729 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.665      ; 0.924      ;
; 0.770 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 0.904      ;
; 0.775 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.473      ; 0.778      ;
; 0.805 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.672      ; 1.007      ;
; 0.812 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 0.948      ;
; 0.824 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.489      ; 0.843      ;
; 0.878 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.480      ; 0.888      ;
; 0.898 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.422      ; 0.850      ;
; 0.907 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.432      ; 0.869      ;
; 0.914 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.421      ; 0.865      ;
; 0.991 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.603      ; 1.124      ;
; 1.020 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.432      ; 0.982      ;
; 1.047 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.480      ; 1.057      ;
; 1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.190      ;
; 1.094 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.224      ;
; 1.103 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.425      ; 1.058      ;
; 1.111 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.422      ; 1.063      ;
; 1.117 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.412      ; 1.059      ;
; 1.134 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.265      ;
; 1.138 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.431      ; 1.099      ;
; 1.171 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.300      ;
; 1.176 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.423      ; 1.129      ;
; 1.182 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.477      ; 1.189      ;
; 1.188 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.485      ; 1.203      ;
; 1.199 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.595      ; 1.324      ;
; 1.217 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.331      ;
; 1.218 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.359      ;
; 1.232 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.654      ; 1.416      ;
; 1.246 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.470      ; 1.246      ;
; 1.250 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.595      ; 1.375      ;
; 1.253 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.383      ;
; 1.268 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.457      ;
; 1.271 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.668      ; 1.469      ;
; 1.280 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.606      ; 1.416      ;
; 1.300 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.430      ;
; 1.309 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.440      ;
; 1.321 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.459      ;
; 1.335 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.668      ; 1.533      ;
; 1.336 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.476      ;
; 1.343 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.668      ; 1.541      ;
; 1.364 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.494      ;
; 1.374 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.506      ;
; 1.375 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.596      ; 1.501      ;
; 1.379 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.509      ;
; 1.381 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.661      ; 1.572      ;
; 1.382 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.656      ; 1.568      ;
; 1.383 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.409      ; 1.322      ;
; 1.388 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.517      ;
; 1.389 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.521      ;
; 1.398 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.587      ;
; 1.402 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.518      ;
; 1.410 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.649      ; 1.589      ;
; 1.411 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.545      ;
; 1.417 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.609      ; 1.556      ;
; 1.418 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.539      ;
; 1.419 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 1.607      ;
; 1.423 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.605      ; 1.558      ;
; 1.432 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.410      ; 1.372      ;
; 1.434 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 1.556      ;
; 1.435 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.556      ;
; 1.437 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.583      ; 1.550      ;
; 1.439 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 1.566      ;
; 1.450 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.570      ;
; 1.457 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.646      ;
; 1.466 ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.593      ; 1.589      ;
; 1.470 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.590      ;
; 1.471 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.612      ;
; 1.473 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.662      ;
; 1.484 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.666      ; 1.680      ;
; 1.489 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.420      ; 1.439      ;
; 1.489 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.623      ;
; 1.497 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.468      ; 1.495      ;
; 1.508 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.609      ; 1.647      ;
; 1.513 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.702      ;
; 1.516 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.468      ; 1.514      ;
; 1.518 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 1.706      ;
; 1.520 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.420      ; 1.470      ;
; 1.524 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.600      ; 1.654      ;
; 1.524 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.658      ;
; 1.525 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.659      ; 1.714      ;
; 1.528 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 1.648      ;
; 1.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.674      ;
; 1.540 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.392      ; 1.462      ;
; 1.543 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.391      ; 1.464      ;
; 1.557 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 1.684      ;
; 1.560 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.664      ; 1.754      ;
; 1.560 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.691      ;
; 1.563 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 1.684      ;
; 1.566 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.657      ; 1.753      ;
; 1.572 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.413      ; 1.515      ;
; 1.572 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.666      ; 1.768      ;
; 1.575 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.715      ;
; 1.577 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.458      ; 1.565      ;
; 1.578 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.652      ; 1.760      ;
; 1.578 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.718      ;
; 1.579 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_ouc1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.604      ; 1.713      ;
; 1.579 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.602      ; 1.711      ;
; 1.580 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.410      ; 1.520      ;
; 1.586 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.400      ; 1.516      ;
; 1.586 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.668      ; 1.784      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.149 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.095      ;
; -1.149 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.095      ;
; -1.117 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekRDWR                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.063      ;
; -1.117 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateSeekONLY                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.063      ;
; -1.117 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 2.063      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -1.032 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.042      ; 1.946      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateReset                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.902      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateCheckReq                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateInit                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateContinue                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.043     ; 1.900      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.904      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.896      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.896      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.904      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[4]         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[0]         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 1.905      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 1.905      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 1.905      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.038     ; 1.905      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.896      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[0]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[1]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.039     ; 1.904      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.896      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eXMA:iXMA|xmaREG[2]                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.044     ; 1.899      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[11]                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[9]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[8]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[7]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[6]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[4]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.956 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[1]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.894      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadAddr                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.052     ; 1.890      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIreadDataIND                              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateDone                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOT                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|wrb                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|waitfb                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[5]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.895      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[1]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.895      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[4]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.895      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[0]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.895      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.049     ; 1.893      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.047     ; 1.895      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[10]                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 1.894      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[5]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 1.894      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[3]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 1.894      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[2]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 1.894      ;
; -0.955 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[0]                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.048     ; 1.894      ;
; -0.954 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshift                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.050     ; 1.891      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateIdle  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStart ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit7  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit6  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit5  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit4  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit3  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit2  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit1  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateBit0  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|\UARTRX:brdiv[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateStop  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.947 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|state.stateDone  ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.037     ; 1.897      ;
; -0.944 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.041     ; 1.890      ;
; -0.944 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[16]                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 1.889      ;
; -0.944 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[13]                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 1.889      ;
; -0.944 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eDK8E:iRTC|count[14]                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 1.889      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.808 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.537      ; 1.229      ;
; -0.770 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.467      ; 1.216      ;
; -0.759 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.533      ; 1.105      ;
; -0.749 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 1.226      ;
; -0.747 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 1.213      ;
; -0.738 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 1.211      ;
; -0.735 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.478      ; 1.210      ;
; -0.683 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.537      ; 1.104      ;
; -0.658 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.534      ; 1.105      ;
; -0.645 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.467      ; 1.091      ;
; -0.634 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.533      ; 0.980      ;
; -0.624 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.486      ; 1.101      ;
; -0.622 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 1.088      ;
; -0.617 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.540      ; 1.056      ;
; -0.613 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 1.086      ;
; -0.610 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.478      ; 1.085      ;
; -0.609 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 1.056      ;
; -0.581 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 1.048      ;
; -0.533 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.534      ; 0.980      ;
; -0.492 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.540      ; 0.931      ;
; -0.484 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 0.931      ;
; -0.456 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.485      ; 0.923      ;
; -0.320 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.466      ; 0.772      ;
; -0.201 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.466      ; 0.653      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.263 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.363      ; 2.077      ;
; 0.263 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.363      ; 2.077      ;
; 0.263 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.363      ; 2.077      ;
; 0.263 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.363      ; 2.077      ;
; 0.263 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.363      ; 2.077      ;
; 0.282 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.364      ; 2.059      ;
; 0.282 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 1.000        ; 1.364      ; 2.059      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.105 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.540      ; 1.759      ;
; 0.105 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.540      ; 1.759      ;
; 0.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.776      ;
; 0.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.776      ;
; 0.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.776      ;
; 0.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.776      ;
; 0.124 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 0.000        ; 1.538      ; 1.776      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.469 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.587      ; 0.586      ;
; 0.508 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.587      ; 0.625      ;
; 0.671 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.665      ; 0.866      ;
; 0.707 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.665      ; 0.902      ;
; 0.720 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.857      ;
; 0.732 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 0.920      ;
; 0.734 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.656      ; 0.920      ;
; 0.739 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 0.866      ;
; 0.756 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 0.893      ;
; 0.768 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.658      ; 0.956      ;
; 0.770 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.656      ; 0.956      ;
; 0.775 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.597      ; 0.902      ;
; 0.828 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.661      ; 1.019      ;
; 0.835 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 0.966      ;
; 0.836 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 0.965      ;
; 0.838 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.598      ; 0.966      ;
; 0.838 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 0.976      ;
; 0.851 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.588      ; 0.969      ;
; 0.864 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.661      ; 1.055      ;
; 0.871 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.002      ;
; 0.872 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.001      ;
; 0.874 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.598      ; 1.002      ;
; 0.874 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.012      ;
; 0.887 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; i_CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.588      ; 1.005      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.631      ;
; 0.519 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.232      ; 0.835      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.705      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.710      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0]                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.847      ;
; 0.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.857      ;
; 0.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.857      ;
; 0.739 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.034      ; 0.857      ;
; 1.172 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.234      ; 1.490      ;
; 1.172 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 1.481      ;
; 1.172 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 1.481      ;
; 1.172 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.225      ; 1.481      ;
; 1.333 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.273      ; 1.690      ;
; 1.333 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.273      ; 1.690      ;
; 1.333 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.273      ; 1.690      ;
; 1.334 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.272      ; 1.690      ;
; 1.334 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.272      ; 1.690      ;
; 1.334 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.272      ; 1.690      ;
; 1.335 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEsubDVI                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.261      ; 1.680      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]~_Duplicate_1                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.340 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]~_Duplicate_1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.257      ; 1.681      ;
; 1.345 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.256      ; 1.685      ;
; 1.346 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateIOTdecode                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.692      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.693      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.693      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.262      ; 1.693      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[4]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.694      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[2]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.694      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.AC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.694      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.IR[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.694      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.PC[1]                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.263      ; 1.694      ;
; 1.348 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadIR                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.690      ;
; 1.348 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.690      ;
; 1.348 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.258      ; 1.690      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[10]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[9]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[8]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[7]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[6]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[5]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[4]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[3]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[2]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[1]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[0]                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.247      ; 1.680      ;
; 1.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.686      ;
; 1.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEshiftDVI                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.252      ; 1.686      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[16]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[15]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[14]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[17]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[22]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[21]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[20]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[19]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[23]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[18]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[13]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.351 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eEAE:iEAE|eaeREG[24]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.248      ; 1.683      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.486      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.486      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.486      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.486      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[8]                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.050      ; 1.486      ;
; 1.352 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|w_latKbDV1                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.054      ; 1.490      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -14.503    ; -1.032 ; -3.700    ; -0.167  ; -4.000              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.354     ; 0.196  ; N/A       ; N/A     ; -1.487              ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -8.629     ; 0.015  ; N/A       ; N/A     ; -1.487              ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -8.033     ; -0.870 ; -0.183    ; -0.167  ; -3.201              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.156     ; 0.729  ; -2.684    ; 0.469   ; 0.236               ;
;  i_CLOCK_50                                                                                                                               ; -14.503    ; -1.032 ; -3.700    ; 0.511   ; -4.000              ;
; Design-wide TNS                                                                                                                           ; -10466.728 ; -4.882 ; -2907.522 ; -0.939  ; -2938.551           ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.809     ; 0.000  ; N/A       ; N/A     ; -16.357             ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; -163.575   ; 0.000  ; N/A       ; N/A     ; -34.201             ;
;  ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; -211.080   ; -2.872 ; -1.137    ; -0.939  ; -67.381             ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -103.934   ; 0.000  ; -29.112   ; 0.000   ; 0.000               ;
;  i_CLOCK_50                                                                                                                               ; -9986.330  ; -2.010 ; -2877.273 ; 0.000   ; -2820.893           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_LDA_PB                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_TTY1_CTS_Ser          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_sramData[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_LINK_SS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_serSelect             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_RUN_SS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdCD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_SW12_SS[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sdDO                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_reset_n               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DISP_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_LDPC_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_STEP_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_DEP_PB                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_EXAM_PB               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_TTY1_RXD_Ser          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_TTY1_RTS_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sRamWE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_sRamCS_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; o_sRamOE_n        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; io_sramData[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_sramData[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 8        ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 472      ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 9        ; 0        ; 8        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 96       ; 0        ; 472      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4092     ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 11225    ; 94       ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 175      ; 11226    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                                               ; 25       ; 132      ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; i_CLOCK_50                                                                                                                               ; 30       ; 18076    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; 10782388 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 8        ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 0        ; 8        ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; 472      ; 0        ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 9        ; 0        ; 8        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; 96       ; 0        ; 472      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; i_CLOCK_50                                                                                                                               ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; i_CLOCK_50                                                                                                                               ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4092     ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 11225    ; 94       ; 0        ; 0        ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; i_CLOCK_50                                                                                                                               ; 175      ; 11226    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                                               ; 25       ; 132      ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; i_CLOCK_50                                                                                                                               ; 30       ; 18076    ; 0        ; 0        ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; 10782388 ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0        ; 0        ; 24       ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                                 ; 1766     ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ; 7        ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                  ; 0        ; 0        ; 24       ; 0        ;
; i_CLOCK_50 ; i_CLOCK_50                                                                 ; 1766     ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0                                                               ; Base ; Constrained ;
; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0                                                               ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
; i_CLOCK_50                                                                                                                               ; i_CLOCK_50                                                                                                                               ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; i_DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; o_AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; i_DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; o_AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Apr  9 19:53:12 2022
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.503           -9986.330 i_CLOCK_50 
    Info (332119):    -9.156            -103.934 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -8.629            -163.575 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -8.033            -211.080 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -0.354              -1.809 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.032              -1.558 i_CLOCK_50 
    Info (332119):    -0.787              -2.011 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.284               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.511               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.625               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.700           -2877.273 i_CLOCK_50 
    Info (332119):    -2.684             -29.112 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.183              -1.137 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.095               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.883               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.160               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.893 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -34.201 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.357               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.409           -9289.220 i_CLOCK_50 
    Info (332119):    -8.627             -97.762 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -8.015            -150.948 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -7.565            -196.298 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -0.327              -1.194 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.870              -2.872 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -0.858              -2.010 i_CLOCK_50 
    Info (332119):     0.184               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.480               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.558               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.282           -2480.546 i_CLOCK_50 
    Info (332119):    -2.574             -27.862 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.113              -0.645 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is -0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.167              -0.939 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.922               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.038               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2820.612 i_CLOCK_50 
    Info (332119):    -3.201             -67.381 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.487             -34.201 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.236               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.683           -3469.452 i_CLOCK_50 
    Info (332119):    -3.408             -37.719 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -3.038             -54.157 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -3.020             -69.760 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.258               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.545
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.545              -0.660 i_CLOCK_50 
    Info (332119):    -0.342              -0.547 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.015               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):     0.196               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.729               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -1.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.149            -792.420 i_CLOCK_50 
    Info (332119):    -0.808              -8.091 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.263               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
Info (332146): Worst-case removal slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):     0.469               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.511               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2191.464 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[1]~reg0 
    Info (332119):    -1.000             -23.000 ANSITerm1:ANSITerm|cpu_001:IOP|GreyCode:GreyCodeCounter|o_GreyCode[0]~reg0 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.361               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Sat Apr  9 19:53:18 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


