--
-- VHDL Architecture Ali.d_latch_preset_activelow.rtl
--
-- Created:
--          by - Lenovo.UNKNOWN (DESKTOP-LUUUGA3)
--          at - 05:11:34 12/13/2023
--
-- using Mentor Graphics HDL Designer(TM) 2007.1 (Build 19)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY d_latch_preset_activelow IS
END ENTITY d_latch_preset_activelow;

--
ARCHITECTURE rtl OF d_latch_preset_activelow IS
BEGIN
END ARCHITECTURE rtl;

