

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16_1'
================================================================
* Date:           Thu Nov 21 14:59:06 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|        18|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |   16|   16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond)
	6  / (exitcond)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 13 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 14 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/max_pooling2d.cpp:9]   --->   Operation 15 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 16 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_71 = zext i16 %input_width_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 17 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_72 = zext i16 %output_height_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 18 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_73 = zext i16 %output_width_read to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 19 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:14]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 23 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_72" [layers_c/max_pooling2d.cpp:21]   --->   Operation 24 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/max_pooling2d.cpp:21]   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_d, %output_depth_read" [layers_c/max_pooling2d.cpp:14]   --->   Operation 26 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.07ns)   --->   "%out_d_3 = add i16 %out_d, 1" [layers_c/max_pooling2d.cpp:14]   --->   Operation 27 'add' 'out_d_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:14]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:15]   --->   Operation 29 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ %out_h_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 31 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_h, %output_height_read" [layers_c/max_pooling2d.cpp:15]   --->   Operation 32 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.07ns)   --->   "%out_h_3 = add i16 %out_h, 1" [layers_c/max_pooling2d.cpp:15]   --->   Operation 33 'add' 'out_h_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:15]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_74 = zext i16 %out_h to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 35 'zext' 'tmp_74' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_74, %phi_mul2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 36 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_75 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 38 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_81_cast = zext i17 %tmp_75 to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 39 'zext' 'tmp_81_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_73, %tmp" [layers_c/max_pooling2d.cpp:21]   --->   Operation 40 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:16]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ 0, %.preheader6.preheader ], [ %out_w_3, %.preheader6.loopexit ]"   --->   Operation 42 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_read" [layers_c/max_pooling2d.cpp:16]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (2.07ns)   --->   "%out_w_3 = add i16 %out_w, 1" [layers_c/max_pooling2d.cpp:16]   --->   Operation 44 'add' 'out_w_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:16]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_76 = zext i16 %out_w to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 46 'zext' 'tmp_76' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_77 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 47 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i17 %tmp_77 to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 48 'zext' 'tmp_84_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_78 = add i32 %tmp_76, %tmp1" [layers_c/max_pooling2d.cpp:21]   --->   Operation 49 'add' 'tmp_78' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_79 = sext i32 %tmp_78 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 50 'sext' 'tmp_79' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [3136 x i16]* %output_r, i64 0, i64 %tmp_79" [layers_c/max_pooling2d.cpp:21]   --->   Operation 51 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:17]   --->   Operation 52 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 53 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]"   --->   Operation 54 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:17]   --->   Operation 55 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:17]   --->   Operation 56 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:17]   --->   Operation 58 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:17]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_80 = zext i2 %in_h to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 60 'zext' 'tmp_80' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %phi_mul, %tmp_80" [layers_c/max_pooling2d.cpp:21]   --->   Operation 61 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 62 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp4, %tmp_81_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 62 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 63 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 64 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %tmp_71" [layers_c/max_pooling2d.cpp:21]   --->   Operation 64 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_81 = add i32 %tmp3, %tmp_84_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 65 'add' 'tmp_81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 66 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 67 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 68 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:18]   --->   Operation 69 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 70 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:18]   --->   Operation 71 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.97ns)   --->   "%tmp_82 = or i1 %tmp_16, %tmp_15" [layers_c/max_pooling2d.cpp:19]   --->   Operation 73 'or' 'tmp_82' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_82, label %3, label %2" [layers_c/max_pooling2d.cpp:19]   --->   Operation 74 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_87 = zext i2 %in_w to i32" [layers_c/max_pooling2d.cpp:21]   --->   Operation 75 'zext' 'tmp_87' <Predicate = (!exitcond & !tmp_82)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (2.55ns)   --->   "%tmp_88 = add i32 %tmp_81, %tmp_87" [layers_c/max_pooling2d.cpp:21]   --->   Operation 76 'add' 'tmp_88' <Predicate = (!exitcond & !tmp_82)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_89 = sext i32 %tmp_88 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 77 'sext' 'tmp_89' <Predicate = (!exitcond & !tmp_82)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_ar_1 = getelementptr [12544 x i16]* @SeparableConv2D_0_ar, i64 0, i64 %tmp_89" [layers_c/max_pooling2d.cpp:21]   --->   Operation 78 'getelementptr' 'SeparableConv2D_0_ar_1' <Predicate = (!exitcond & !tmp_82)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_ar_2 = load i16* %SeparableConv2D_0_ar_1, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 79 'load' 'SeparableConv2D_0_ar_2' <Predicate = (!exitcond & !tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_9 : Operation 80 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 80 'load' 'output_load' <Predicate = (!exitcond & tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_83 = zext i2 %in_w to i32" [layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'zext' 'tmp_83' <Predicate = (!exitcond & tmp_82)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_84 = add i32 %tmp_81, %tmp_83" [layers_c/max_pooling2d.cpp:24]   --->   Operation 82 'add' 'tmp_84' <Predicate = (!exitcond & tmp_82)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_85 = sext i32 %tmp_84 to i64" [layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'sext' 'tmp_85' <Predicate = (!exitcond & tmp_82)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_ar_3 = getelementptr [12544 x i16]* @SeparableConv2D_0_ar, i64 0, i64 %tmp_85" [layers_c/max_pooling2d.cpp:24]   --->   Operation 84 'getelementptr' 'SeparableConv2D_0_ar_3' <Predicate = (!exitcond & tmp_82)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_ar_4 = load i16* %SeparableConv2D_0_ar_3, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 85 'load' 'SeparableConv2D_0_ar_4' <Predicate = (!exitcond & tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 86 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.50>
ST_10 : Operation 87 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_ar_2 = load i16* %SeparableConv2D_0_ar_1, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 87 'load' 'SeparableConv2D_0_ar_2' <Predicate = (!tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 88 [1/1] (3.25ns)   --->   "store i16 %SeparableConv2D_0_ar_2, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 88 'store' <Predicate = (!tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [layers_c/max_pooling2d.cpp:24]   --->   Operation 89 'br' <Predicate = (!tmp_82)> <Delay = 0.00>
ST_10 : Operation 90 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 90 'load' 'output_load' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 91 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_ar_4 = load i16* %SeparableConv2D_0_ar_3, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 91 'load' 'SeparableConv2D_0_ar_4' <Predicate = (tmp_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 92 [1/1] (2.42ns)   --->   "%tmp_86 = icmp slt i16 %output_load, %SeparableConv2D_0_ar_4" [layers_c/max_pooling2d.cpp:24]   --->   Operation 92 'icmp' 'tmp_86' <Predicate = (tmp_82)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %4, label %._crit_edge" [layers_c/max_pooling2d.cpp:24]   --->   Operation 93 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (3.25ns)   --->   "store i16 %SeparableConv2D_0_ar_4, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 94 'store' <Predicate = (tmp_82 & tmp_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge" [layers_c/max_pooling2d.cpp:30]   --->   Operation 95 'br' <Predicate = (tmp_82 & tmp_86)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 96 'br' <Predicate = (tmp_82)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/max_pooling2d.cpp:14) [19]  (1.77 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('phi_mul', layers_c/max_pooling2d.cpp:21) with incoming values : ('next_mul', layers_c/max_pooling2d.cpp:21) [20]  (0 ns)
	'add' operation ('next_mul', layers_c/max_pooling2d.cpp:21) [23]  (2.55 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/max_pooling2d.cpp:15) [30]  (0 ns)
	'add' operation ('tmp', layers_c/max_pooling2d.cpp:21) [38]  (2.55 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', layers_c/max_pooling2d.cpp:21) [39]  (8.51 ns)

 <State 5>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/max_pooling2d.cpp:16) [42]  (0 ns)
	'add' operation ('tmp_78', layers_c/max_pooling2d.cpp:21) [50]  (2.55 ns)

 <State 6>: 4.37ns
The critical path consists of the following:
	'phi' operation ('in_h') with incoming values : ('in_h', layers_c/max_pooling2d.cpp:17) [55]  (0 ns)
	'add' operation ('tmp4', layers_c/max_pooling2d.cpp:21) [63]  (0 ns)
	'add' operation ('tmp2', layers_c/max_pooling2d.cpp:21) [64]  (4.37 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp3', layers_c/max_pooling2d.cpp:21) [65]  (8.51 ns)

 <State 8>: 2.55ns
The critical path consists of the following:
	'add' operation ('tmp_81', layers_c/max_pooling2d.cpp:21) [66]  (2.55 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'phi' operation ('in_w') with incoming values : ('in_w', layers_c/max_pooling2d.cpp:18) [69]  (0 ns)
	'add' operation ('tmp_88', layers_c/max_pooling2d.cpp:21) [80]  (2.55 ns)
	'getelementptr' operation ('SeparableConv2D_0_ar_1', layers_c/max_pooling2d.cpp:21) [82]  (0 ns)
	'load' operation ('SeparableConv2D_0_ar_2', layers_c/max_pooling2d.cpp:21) on array 'SeparableConv2D_0_ar' [83]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('SeparableConv2D_0_ar_2', layers_c/max_pooling2d.cpp:21) on array 'SeparableConv2D_0_ar' [83]  (3.25 ns)
	'store' operation (layers_c/max_pooling2d.cpp:21) of variable 'SeparableConv2D_0_ar_2', layers_c/max_pooling2d.cpp:21 on array 'output_r' [84]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
