// Seed: 2201677262
module module_0 (
    input  supply1 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output logic id_2,
    input logic id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    output logic id_7
);
  always @(posedge 1) begin : LABEL_0
    id_7 <= 1;
    id_2 <= id_3;
  end
  wand id_9 = id_1, id_10;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_4
  );
  assign modCall_1.type_1 = 0;
  id_11(
      .id_0(id_4), .id_1(1'h0), .id_2(1'b0)
  );
endmodule
