#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Aug 16 17:21:47 2024
# Process ID: 21224
# Current directory: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1
# Command line: vivado.exe -log ay_ledsw_v1_0.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ay_ledsw_v1_0.tcl -notrace
# Log file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0.vdi
# Journal file: c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ay_ledsw_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/arify/Prog_4_user/Xlixv20_1/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/users/arify/workspace/zedboard_vhdlnc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.cache/ip 
Command: link_design -top ay_ledsw_v1_0 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1101.926 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:2]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:11]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:13]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:19]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:21]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:23]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{sw[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:25]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[0]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:26]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[1]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:27]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[2]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:28]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[3]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:29]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[4]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:30]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[5]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:31]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[6]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:32]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_ports{led[7]' is not supported in the xdc constraint file. [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc:33]
Finished Parsing XDC File [C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/ip_repo/ay_ledsw/ay_ledsw_1.0/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 1 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.926 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1101.926 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144bd0b71

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1483.930 ; gain = 382.004

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1688.879 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1688.879 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 144bd0b71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1688.879 ; gain = 586.953
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ay_ledsw_v1_0_drc_opted.rpt -pb ay_ledsw_v1_0_drc_opted.pb -rpx ay_ledsw_v1_0_drc_opted.rpx
Command: report_drc -file ay_ledsw_v1_0_drc_opted.rpt -pb ay_ledsw_v1_0_drc_opted.pb -rpx ay_ledsw_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c87b08ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1688.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b446da8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 103cca311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.565 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 103cca311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 103cca311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 103cca311

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: f904ccc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 2 Global Placement | Checksum: f904ccc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.792 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f904ccc1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.794 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16f4eb1ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8a28e50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8a28e50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.923 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.930 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.933 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142ac5ffe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 1688.879 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c584cf78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 1688.879 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c584cf78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1688.879 ; gain = 0.000
Ending Placer Task | Checksum: 1ac1670eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1688.879 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1696.297 ; gain = 7.418
INFO: [Common 17-1381] The checkpoint 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ay_ledsw_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1696.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ay_ledsw_v1_0_utilization_placed.rpt -pb ay_ledsw_v1_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ay_ledsw_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1696.297 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1733.062 ; gain = 19.242
INFO: [Common 17-1381] The checkpoint 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e39b67fe ConstDB: 0 ShapeSum: c87b08ed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f0234dfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1832.668 ; gain = 91.871
Post Restoration Checksum: NetGraph: 7d922401 NumContArr: 729129fb Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f0234dfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1838.664 ; gain = 97.867

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f0234dfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1838.664 ; gain = 97.867
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1c228cd0b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 210
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 210
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11345ab0e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609
Phase 4 Rip-up And Reroute | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609
Phase 6 Post Hold Fix | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.164285 %
  Global Horizontal Routing Utilization  = 0.0442022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1851.406 ; gain = 110.609

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 94e3fc16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1852.000 ; gain = 111.203

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b9d83750

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1852.000 ; gain = 111.203
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1852.000 ; gain = 111.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1852.000 ; gain = 118.938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1861.875 ; gain = 9.875
INFO: [Common 17-1381] The checkpoint 'c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ay_ledsw_v1_0_drc_routed.rpt -pb ay_ledsw_v1_0_drc_routed.pb -rpx ay_ledsw_v1_0_drc_routed.rpx
Command: report_drc -file ay_ledsw_v1_0_drc_routed.rpt -pb ay_ledsw_v1_0_drc_routed.pb -rpx ay_ledsw_v1_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ay_ledsw_v1_0_methodology_drc_routed.rpt -pb ay_ledsw_v1_0_methodology_drc_routed.pb -rpx ay_ledsw_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file ay_ledsw_v1_0_methodology_drc_routed.rpt -pb ay_ledsw_v1_0_methodology_drc_routed.pb -rpx ay_ledsw_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_04/project_04.tmp/ay_ledsw_v1_0_project/ay_ledsw_v1_0_project.runs/impl_1/ay_ledsw_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ay_ledsw_v1_0_power_routed.rpt -pb ay_ledsw_v1_0_power_summary_routed.pb -rpx ay_ledsw_v1_0_power_routed.rpx
Command: report_power -file ay_ledsw_v1_0_power_routed.rpt -pb ay_ledsw_v1_0_power_summary_routed.pb -rpx ay_ledsw_v1_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 3 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ay_ledsw_v1_0_route_status.rpt -pb ay_ledsw_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ay_ledsw_v1_0_timing_summary_routed.rpt -pb ay_ledsw_v1_0_timing_summary_routed.pb -rpx ay_ledsw_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ay_ledsw_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ay_ledsw_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ay_ledsw_v1_0_bus_skew_routed.rpt -pb ay_ledsw_v1_0_bus_skew_routed.pb -rpx ay_ledsw_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ay_ledsw_v1_0.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 104 out of 104 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: led_o[7:0], s00_axi_araddr[3], s00_axi_araddr[2], s00_axi_awaddr[3], s00_axi_awaddr[2], s00_axi_bresp[1:0], s00_axi_rdata[31:0], s00_axi_rresp[1:0], s00_axi_wdata[31:0], s00_axi_wstrb[3:0], sw_i[7:0], s00_axi_aclk, s00_axi_aresetn, s00_axi_arready, s00_axi_arvalid... and (the first 15 of 23 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 104 out of 104 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: led_o[7:0], s00_axi_araddr[3], s00_axi_araddr[2], s00_axi_awaddr[3], s00_axi_awaddr[2], s00_axi_bresp[1:0], s00_axi_rdata[31:0], s00_axi_rresp[1:0], s00_axi_wdata[31:0], s00_axi_wstrb[3:0], sw_i[7:0], s00_axi_aclk, s00_axi_aresetn, s00_axi_arready, s00_axi_arvalid... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 5 Warnings, 32 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 17:22:32 2024...
