Project is developed as part of school subject Team Project on Faculty of Informatics and Information technologies. Aim of this project is to create modular environment for designing logical circuits. Program should contain text editor, graphical editor and verification part. It will support languages like VHDL, SystemC and more can be added thanks to modular design of application.