Release 14.1 - xst P.15xf (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tmp/top_level.prj"

---- Target Parameters
Output File Name                   : "top_level"
Target Device                      : xc6slx16-csg324-3

---- Source Options
Top Module Name                    : top_level

---- General Options
Library Search Order               : tmp/top_level.lso
Optimization Goal                  : speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/std_logic_textio.vhd" into library work
Parsing package <STD_LOGIC_TEXTIO>.
Parsing package body <STD_LOGIC_TEXTIO>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/util.vhd" into library work
Parsing package <util>.
Parsing package body <util>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/bcd_counter.vhd" into library work
Parsing entity <bcd_counter>.
Parsing architecture <rtl> of entity <bcd_counter>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/fifo_bb.vhd" into library work
Parsing entity <fifo_bb>.
Parsing architecture <bb> of entity <fifo_bb>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/mux.vhd" into library work
Parsing entity <mux>.
Parsing architecture <rtl> of entity <mux>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" into library work
Parsing entity <trigger>.
Parsing architecture <rtl> of entity <trigger>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/dcf_bb.vhd" into library work
Parsing entity <dcf_bb>.
Parsing architecture <bb> of entity <dcf_bb>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/msf_bb.vhd" into library work
Parsing entity <msf_bb>.
Parsing architecture <bb> of entity <msf_bb>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/transmitter_bb.vhd" into library work
Parsing entity <transmitter_bb>.
Parsing architecture <bb> of entity <transmitter_bb>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/serial_port.vhd" into library work
Parsing entity <serial_port>.
Parsing architecture <rtl> of entity <serial_port>.
Parsing VHDL file "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behav> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behav>) from library <work>.

Elaborating entity <bcd_counter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <trigger> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd" Line 119. Case statement is complete. others clause is never selected

Elaborating entity <msf_bb> (architecture <bb>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/msf_bb.vhd" Line 33: <msf> remains a black-box since it has no binding entity.

Elaborating entity <dcf_bb> (architecture <bb>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/dcf_bb.vhd" Line 33: <dcf> remains a black-box since it has no binding entity.

Elaborating entity <mux> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fifo_bb> (architecture <bb>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/fifo_bb.vhd" Line 40: <fifo> remains a black-box since it has no binding entity.

Elaborating entity <transmitter_bb> (architecture <bb>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/transmitter_bb.vhd" Line 36: <transmitter> remains a black-box since it has no binding entity.

Elaborating entity <serial_port> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/serial_port.vhd" Line 128. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd".
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 89: Output port <c> of the instance <uptime_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 104: Output port <do> of the instance <trigger_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 104: Output port <eo> of the instance <trigger_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 104: Output port <wo> of the instance <trigger_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 167: Output port <afi> of the instance <mux_uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/top_level.vhd" line 167: Output port <bfi> of the instance <mux_uut> is unconnected or connected to loadless signal.
    Summary:
	inferred   9 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <bcd_counter>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/bcd_counter.vhd".
        leading_zero = false
        digits = 13
    Found 1-bit register for signal <cnt_reset<1>>.
    Found 1-bit register for signal <cnt_reset<2>>.
    Found 1-bit register for signal <cnt_reset<3>>.
    Found 1-bit register for signal <cnt_reset<4>>.
    Found 1-bit register for signal <cnt_reset<5>>.
    Found 1-bit register for signal <cnt_reset<6>>.
    Found 1-bit register for signal <cnt_reset<7>>.
    Found 1-bit register for signal <cnt_reset<8>>.
    Found 1-bit register for signal <cnt_reset<9>>.
    Found 1-bit register for signal <cnt_reset<10>>.
    Found 1-bit register for signal <cnt_reset<11>>.
    Found 1-bit register for signal <cnt_reset<12>>.
    Found 1-bit register for signal <cnt_reset<0>>.
    Found 4-bit register for signal <cnt_curr<1>>.
    Found 4-bit register for signal <cnt_curr<2>>.
    Found 4-bit register for signal <cnt_curr<3>>.
    Found 4-bit register for signal <cnt_curr<4>>.
    Found 4-bit register for signal <cnt_curr<5>>.
    Found 4-bit register for signal <cnt_curr<6>>.
    Found 4-bit register for signal <cnt_curr<7>>.
    Found 4-bit register for signal <cnt_curr<8>>.
    Found 4-bit register for signal <cnt_curr<9>>.
    Found 4-bit register for signal <cnt_curr<10>>.
    Found 4-bit register for signal <cnt_curr<11>>.
    Found 4-bit register for signal <cnt_curr<12>>.
    Found 4-bit register for signal <cnt_curr<0>>.
    Found 4-bit adder for signal <cnt_curr[0][3]_GND_8_o_add_3_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[1][3]_GND_8_o_add_10_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[2][3]_GND_8_o_add_17_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[3][3]_GND_8_o_add_24_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[4][3]_GND_8_o_add_31_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[5][3]_GND_8_o_add_38_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[6][3]_GND_8_o_add_45_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[7][3]_GND_8_o_add_52_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[8][3]_GND_8_o_add_59_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[9][3]_GND_8_o_add_66_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[10][3]_GND_8_o_add_73_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[11][3]_GND_8_o_add_80_OUT> created at line 1241.
    Found 4-bit adder for signal <cnt_curr[12][3]_GND_8_o_add_87_OUT> created at line 1241.
    Found 4-bit comparator greater for signal <cnt_curr[0][3]_PWR_8_o_LessThan_3_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[1][3]_PWR_8_o_LessThan_10_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[2][3]_PWR_8_o_LessThan_17_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[3][3]_PWR_8_o_LessThan_24_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[4][3]_PWR_8_o_LessThan_31_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[5][3]_PWR_8_o_LessThan_38_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[6][3]_PWR_8_o_LessThan_45_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[7][3]_PWR_8_o_LessThan_52_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[8][3]_PWR_8_o_LessThan_59_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[9][3]_PWR_8_o_LessThan_66_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[10][3]_PWR_8_o_LessThan_73_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[11][3]_PWR_8_o_LessThan_80_o> created at line 59
    Found 4-bit comparator greater for signal <cnt_curr[12][3]_PWR_8_o_LessThan_87_o> created at line 59
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <bcd_counter> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/trigger.vhd".
        clk_freq = 100000000
        debounce = 0
        signals = 9
    Found 2-bit register for signal <state<0>>.
    Found 2-bit register for signal <state<1>>.
    Found 2-bit register for signal <state<2>>.
    Found 2-bit register for signal <state<3>>.
    Found 2-bit register for signal <state<4>>.
    Found 2-bit register for signal <state<5>>.
    Found 2-bit register for signal <state<6>>.
    Found 2-bit register for signal <state<7>>.
    Found 2-bit register for signal <state<8>>.
    Found 1-bit register for signal <di_sampled<0>>.
    Found 1-bit register for signal <di_sampled<1>>.
    Found 1-bit register for signal <di_sampled<2>>.
    Found 1-bit register for signal <di_sampled<3>>.
    Found 1-bit register for signal <di_sampled<4>>.
    Found 1-bit register for signal <di_sampled<5>>.
    Found 1-bit register for signal <di_sampled<6>>.
    Found 1-bit register for signal <di_sampled<7>>.
    Found 1-bit register for signal <di_sampled<8>>.
    Found finite state machine <FSM_0> for signal <state_0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state_2>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state_3>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state_4>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state_5>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state_6>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <state_7>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <state_8>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_low                                         |
    | Power Up State     | st_low                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   9 Finite State Machine(s).
Unit <trigger> synthesized.

Synthesizing Unit <msf_bb>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/msf_bb.vhd".
        clk_freq = 100000000
    Summary:
	no macro.
Unit <msf_bb> synthesized.

Synthesizing Unit <dcf_bb>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/dcf_bb.vhd".
        clk_freq = 100000000
    Summary:
	no macro.
Unit <dcf_bb> synthesized.

Synthesizing Unit <mux>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/mux.vhd".
        ts_digits = 13
    Found 4-bit register for signal <atci_sampled<13>>.
    Found 4-bit register for signal <atci_sampled<12>>.
    Found 4-bit register for signal <atci_sampled<11>>.
    Found 4-bit register for signal <atci_sampled<10>>.
    Found 4-bit register for signal <atci_sampled<9>>.
    Found 4-bit register for signal <atci_sampled<8>>.
    Found 4-bit register for signal <atci_sampled<7>>.
    Found 4-bit register for signal <atci_sampled<6>>.
    Found 4-bit register for signal <atci_sampled<5>>.
    Found 4-bit register for signal <atci_sampled<4>>.
    Found 4-bit register for signal <atci_sampled<3>>.
    Found 4-bit register for signal <atci_sampled<2>>.
    Found 4-bit register for signal <atci_sampled<1>>.
    Found 4-bit register for signal <atci_sampled<0>>.
    Found 4-bit register for signal <btci_sampled<13>>.
    Found 4-bit register for signal <btci_sampled<12>>.
    Found 4-bit register for signal <btci_sampled<11>>.
    Found 4-bit register for signal <btci_sampled<10>>.
    Found 4-bit register for signal <btci_sampled<9>>.
    Found 4-bit register for signal <btci_sampled<8>>.
    Found 4-bit register for signal <btci_sampled<7>>.
    Found 4-bit register for signal <btci_sampled<6>>.
    Found 4-bit register for signal <btci_sampled<5>>.
    Found 4-bit register for signal <btci_sampled<4>>.
    Found 4-bit register for signal <btci_sampled<3>>.
    Found 4-bit register for signal <btci_sampled<2>>.
    Found 4-bit register for signal <btci_sampled<1>>.
    Found 4-bit register for signal <btci_sampled<0>>.
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <new_a_data>.
    Found 1-bit register for signal <new_b_data>.
    Found 4-bit register for signal <albi_sampled<0>>.
    Found 4-bit register for signal <atsi_sampled<12>>.
    Found 4-bit register for signal <atsi_sampled<11>>.
    Found 4-bit register for signal <atsi_sampled<10>>.
    Found 4-bit register for signal <atsi_sampled<9>>.
    Found 4-bit register for signal <atsi_sampled<8>>.
    Found 4-bit register for signal <atsi_sampled<7>>.
    Found 4-bit register for signal <atsi_sampled<6>>.
    Found 4-bit register for signal <atsi_sampled<5>>.
    Found 4-bit register for signal <atsi_sampled<4>>.
    Found 4-bit register for signal <atsi_sampled<3>>.
    Found 4-bit register for signal <atsi_sampled<2>>.
    Found 4-bit register for signal <atsi_sampled<1>>.
    Found 4-bit register for signal <atsi_sampled<0>>.
    Found 8-bit register for signal <aidi_sampled<0>>.
    Found 8-bit register for signal <aidi_sampled<1>>.
    Found 8-bit register for signal <aidi_sampled<2>>.
    Found 4-bit register for signal <blbi_sampled<1>>.
    Found 4-bit register for signal <blbi_sampled<0>>.
    Found 4-bit register for signal <btsi_sampled<12>>.
    Found 4-bit register for signal <btsi_sampled<11>>.
    Found 4-bit register for signal <btsi_sampled<10>>.
    Found 4-bit register for signal <btsi_sampled<9>>.
    Found 4-bit register for signal <btsi_sampled<8>>.
    Found 4-bit register for signal <btsi_sampled<7>>.
    Found 4-bit register for signal <btsi_sampled<6>>.
    Found 4-bit register for signal <btsi_sampled<5>>.
    Found 4-bit register for signal <btsi_sampled<4>>.
    Found 4-bit register for signal <btsi_sampled<3>>.
    Found 4-bit register for signal <btsi_sampled<2>>.
    Found 4-bit register for signal <btsi_sampled<1>>.
    Found 4-bit register for signal <btsi_sampled<0>>.
    Found 8-bit register for signal <bidi_sampled<0>>.
    Found 8-bit register for signal <bidi_sampled<1>>.
    Found 8-bit register for signal <bidi_sampled<2>>.
    Found 1-bit register for signal <new_a_data_set>.
    Found 1-bit register for signal <new_a_data_reset>.
    Found 1-bit register for signal <new_b_data_set>.
    Found 1-bit register for signal <new_b_data_reset>.
    Found 4-bit register for signal <albi_sampled<1>>.
    Found finite state machine <FSM_9> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | neutral                                        |
    | Power Up State     | neutral                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit 3-to-1 multiplexer for signal <tso<12>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<11>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<10>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<9>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<8>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<7>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<6>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<5>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<4>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<3>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<2>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<1>> created at line 214.
    Found 4-bit 3-to-1 multiplexer for signal <tso<0>> created at line 214.
    Summary:
	inferred 286 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mux> synthesized.

Synthesizing Unit <fifo_bb>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/fifo_bb.vhd".
        ts_digits = 13
        size = 16
    Summary:
	no macro.
Unit <fifo_bb> synthesized.

Synthesizing Unit <transmitter_bb>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/transmitter_bb.vhd".
        ts_digits = 14
    Summary:
	no macro.
Unit <transmitter_bb> synthesized.

Synthesizing Unit <serial_port>.
    Related source file is "/users/r/reedj/mux_work_dsd/Radio_Clock_Template/serial_port.vhd".
        clk_freq = 100000000
        baud_rate = 57600
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <bit>.
    Found 11-bit register for signal <cnt>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cnt[10]_GND_47_o_add_10_OUT> created at line 1241.
    Found 3-bit adder for signal <bit[2]_GND_47_o_add_16_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <bit[2]_data[7]_Mux_14_o> created at line 115.
    Found 2-bit 4-to-1 multiplexer for signal <next_state> created at line 91.
    Found 11-bit comparator greater for signal <cnt[10]_PWR_35_o_LessThan_10_o> created at line 81
    Found 3-bit comparator greater for signal <bit[2]_PWR_35_o_LessThan_16_o> created at line 117
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_port> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 11-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 13
# Registers                                            : 109
 1-bit register                                        : 28
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 71
 8-bit register                                        : 7
# Comparators                                          : 15
 11-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 13
# Multiplexers                                         : 73
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 51
 4-bit 3-to-1 multiplexer                              : 13
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading core <msf> for timing and area information for instance <msf_inst>.
Loading core <dcf> for timing and area information for instance <dcf_inst>.
Loading core <fifo> for timing and area information for instance <fifo_inst>.
Loading core <transmitter> for timing and area information for instance <transmitter_inst>.

Synthesizing (advanced) Unit <bcd_counter>.
The following registers are absorbed into counter <cnt_curr_0>: 1 register on signal <cnt_curr_0>.
The following registers are absorbed into counter <cnt_curr_1>: 1 register on signal <cnt_curr_1>.
The following registers are absorbed into counter <cnt_curr_2>: 1 register on signal <cnt_curr_2>.
The following registers are absorbed into counter <cnt_curr_3>: 1 register on signal <cnt_curr_3>.
The following registers are absorbed into counter <cnt_curr_4>: 1 register on signal <cnt_curr_4>.
The following registers are absorbed into counter <cnt_curr_5>: 1 register on signal <cnt_curr_5>.
The following registers are absorbed into counter <cnt_curr_6>: 1 register on signal <cnt_curr_6>.
The following registers are absorbed into counter <cnt_curr_7>: 1 register on signal <cnt_curr_7>.
The following registers are absorbed into counter <cnt_curr_8>: 1 register on signal <cnt_curr_8>.
The following registers are absorbed into counter <cnt_curr_9>: 1 register on signal <cnt_curr_9>.
The following registers are absorbed into counter <cnt_curr_10>: 1 register on signal <cnt_curr_10>.
The following registers are absorbed into counter <cnt_curr_11>: 1 register on signal <cnt_curr_11>.
The following registers are absorbed into counter <cnt_curr_12>: 1 register on signal <cnt_curr_12>.
Unit <bcd_counter> synthesized (advanced).

Synthesizing (advanced) Unit <serial_port>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <bit>: 1 register on signal <bit>.
Unit <serial_port> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 15
 11-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 13
# Registers                                            : 318
 Flip-Flops                                            : 318
# Comparators                                          : 15
 11-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 13
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 38
 4-bit 3-to-1 multiplexer                              : 13
# FSMs                                                 : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <bidi_sampled_0_0> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_1> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_2> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_3> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_4> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_0_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_0> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_1> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_2> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_3> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_4> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_1_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_0> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_1> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_2> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_3> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_4> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bidi_sampled_2_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_0> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_1> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_2> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_3> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_4> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_0_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_0> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_1> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_2> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_3> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_4> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_1_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_0> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_1> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_2> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_3> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_4> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_5> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_6> (without init value) has a constant value of 1 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <aidi_sampled_2_7> (without init value) has a constant value of 0 in block <mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <di_sampled_0> has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_2> on signal <state_2[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_0> on signal <state_0[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_1> on signal <state_1[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_3> on signal <state_3[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_4> on signal <state_4[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_5> on signal <state_5[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_6> on signal <state_6[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_7> on signal <state_7[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trigger_unit/FSM_8> on signal <state_8[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 st_low          | 00
 st_rising_edge  | 01
 st_high         | 11
 st_falling_edge | 10
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mux_uut/FSM_9> on signal <current_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 neutral   | 00
 writing_a | 01
 writing_b | 10
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <serial_port_unit/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 st_idle     | 00
 st_wait     | 01
 st_start    | 11
 st_transmit | 10
-------------------------
WARNING:Xst:1293 - FF/Latch <state_0_FSM_FFd2> has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_0_FSM_FFd1> has a constant value of 0 in block <trigger>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <bcd_counter> ...

Optimizing unit <trigger> ...

Optimizing unit <mux> ...

Optimizing unit <serial_port> ...
WARNING:Xst:2677 - Node <trigger_unit/state_6_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_5_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_4_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_3_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_1_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_2_FSM_FFd1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_6_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_5_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_4_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_3_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_1_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/state_2_FSM_FFd2> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_6> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_5> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_4> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_3> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_1> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <trigger_unit/di_sampled_2> of sequential type is unconnected in block <top_level>.
INFO:Xst:2261 - The FF/Latch <serial_port_unit/state_FSM_FFd1> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <serial_port_unit/fsmfake10_1> 
INFO:Xst:2261 - The FF/Latch <uptime_unit/cnt_curr_0_0> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <serial_port_unit/cnt_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top_level, actual ratio is 37.
INFO:Xst:2260 - The FF/Latch <cnt_10> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_10_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_0> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_12> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_12_1> 
INFO:Xst:2260 - The FF/Latch <cnt_13> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_13_1> 
INFO:Xst:2260 - The FF/Latch <cnt_14> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_14_1> 
INFO:Xst:2260 - The FF/Latch <cnt_16> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_16_1> 
INFO:Xst:2260 - The FF/Latch <cnt_17> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_17_1> 
INFO:Xst:2260 - The FF/Latch <cnt_22> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_22_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_1> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_1_1> 
INFO:Xst:2260 - The FF/Latch <cnt_18> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_18_1> 
INFO:Xst:2260 - The FF/Latch <cnt_23> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_23_1> 
INFO:Xst:2260 - The FF/Latch <cnt_19> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_19_1> 
INFO:Xst:2260 - The FF/Latch <cnt_24> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_24_1> 
INFO:Xst:2260 - The FF/Latch <cnt_26> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_26_1> 
INFO:Xst:2260 - The FF/Latch <cnt_27> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_27_1> 
INFO:Xst:2260 - The FF/Latch <cnt_28> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_28_1> 
INFO:Xst:2260 - The FF/Latch <cnt_6> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_6_1> 
INFO:Xst:2260 - The FF/Latch <cnt_7> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_7_1> 
INFO:Xst:2260 - The FF/Latch <cnt_8> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_8_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_1_0> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_1_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_9> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_9_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_0> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_9> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_9_1> 
INFO:Xst:2260 - The FF/Latch <cnt_13> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_13_1> 
INFO:Xst:2260 - The FF/Latch <wpos_0> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_0_1> 
INFO:Xst:2260 - The FF/Latch <wpos_1> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_1_1> 
INFO:Xst:2260 - The FF/Latch <wpos_2> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_2_1> 
INFO:Xst:2260 - The FF/Latch <wpos_3> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_3_1> 
INFO:Xst:2260 - The FF/Latch <cnt_4> in Unit <fifo_unit/fifo_inst> is equivalent to the following 4 FFs/Latches : <cnt_4_1> <cnt_4_2> <cnt_4_3> <cnt_4_4> 
INFO:Xst:2260 - The FF/Latch <state_FSM_FFd2> in Unit <transmitter_unit/transmitter_inst> is equivalent to the following FF/Latch : <state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <state_FSM_FFd1> in Unit <transmitter_unit/transmitter_inst> is equivalent to the following 2 FFs/Latches : <state_FSM_FFd1_1> <state_FSM_FFd1_2> 
INFO:Xst:2260 - The FF/Latch <cnt_10> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_10_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_0> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_12> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_12_1> 
INFO:Xst:2260 - The FF/Latch <cnt_13> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_13_1> 
INFO:Xst:2260 - The FF/Latch <cnt_14> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_14_1> 
INFO:Xst:2260 - The FF/Latch <cnt_16> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_16_1> 
INFO:Xst:2260 - The FF/Latch <cnt_17> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_17_1> 
INFO:Xst:2260 - The FF/Latch <cnt_22> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_22_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_1> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_1_1> 
INFO:Xst:2260 - The FF/Latch <cnt_18> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_18_1> 
INFO:Xst:2260 - The FF/Latch <cnt_23> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_23_1> 
INFO:Xst:2260 - The FF/Latch <cnt_19> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_19_1> 
INFO:Xst:2260 - The FF/Latch <cnt_24> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_24_1> 
INFO:Xst:2260 - The FF/Latch <cnt_26> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_26_1> 
INFO:Xst:2260 - The FF/Latch <cnt_27> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_27_1> 
INFO:Xst:2260 - The FF/Latch <cnt_28> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_28_1> 
INFO:Xst:2260 - The FF/Latch <cnt_6> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_6_1> 
INFO:Xst:2260 - The FF/Latch <cnt_7> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_7_1> 
INFO:Xst:2260 - The FF/Latch <cnt_8> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_8_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_1_0> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_sec_1_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_9> in Unit <msf_unit/msf_inst> is equivalent to the following FF/Latch : <cnt_9_1> 
INFO:Xst:2260 - The FF/Latch <cnt_sec_0_0> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_sec_0_0_1> 
INFO:Xst:2260 - The FF/Latch <cnt_9> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_9_1> 
INFO:Xst:2260 - The FF/Latch <cnt_13> in Unit <dcf_unit/dcf_inst> is equivalent to the following FF/Latch : <cnt_13_1> 
INFO:Xst:2260 - The FF/Latch <wpos_0> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_0_1> 
INFO:Xst:2260 - The FF/Latch <wpos_1> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_1_1> 
INFO:Xst:2260 - The FF/Latch <wpos_2> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_2_1> 
INFO:Xst:2260 - The FF/Latch <wpos_3> in Unit <fifo_unit/fifo_inst> is equivalent to the following FF/Latch : <wpos_3_1> 
INFO:Xst:2260 - The FF/Latch <cnt_4> in Unit <fifo_unit/fifo_inst> is equivalent to the following 4 FFs/Latches : <cnt_4_1> <cnt_4_2> <cnt_4_3> <cnt_4_4> 
INFO:Xst:2260 - The FF/Latch <state_FSM_FFd2> in Unit <transmitter_unit/transmitter_inst> is equivalent to the following FF/Latch : <state_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <state_FSM_FFd1> in Unit <transmitter_unit/transmitter_inst> is equivalent to the following 2 FFs/Latches : <state_FSM_FFd1_1> <state_FSM_FFd1_2> 
WARNING:Xst:2677 - Node <serial_port_unit/fsmfake10_0> of sequential type is unconnected in block <top_level>.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 334
 Flip-Flops                                            : 334

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5935
#      GND                         : 3
#      INV                         : 18
#      LUT1                        : 186
#      LUT2                        : 312
#      LUT3                        : 270
#      LUT4                        : 700
#      LUT5                        : 347
#      LUT6                        : 3116
#      MUXCY                       : 356
#      MUXF7                       : 288
#      MUXF8                       : 140
#      VCC                         : 3
#      XORCY                       : 196
# FlipFlops/Latches                : 3334
#      FD                          : 2
#      FDC                         : 211
#      FDCE                        : 2834
#      FDE                         : 122
#      FDP                         : 1
#      FDPE                        : 164
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 10
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3334  out of  18224    18%  
 Number of Slice LUTs:                 4949  out of   9112    54%  
    Number used as Logic:              4949  out of   9112    54%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5090
   Number with an unused Flip Flop:    1756  out of   5090    34%  
   Number with an unused LUT:           141  out of   5090     2%  
   Number of fully used LUT-FF pairs:  3193  out of   5090    62%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3334  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.412ns (Maximum Frequency: 118.876MHz)
   Minimum input arrival time before clock: 5.104ns
   Maximum output required time after clock: 8.809ns
   Maximum combinational path delay: 6.531ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.412ns (frequency: 118.876MHz)
  Total number of paths / destination ports: 297399 / 6429
-------------------------------------------------------------------------
Delay:               8.412ns (Levels of Logic = 7)
  Source:            transmitter_unit/transmitter_inst/state_FSM_FFd2 (FF)
  Destination:       transmitter_unit/transmitter_inst/buf_35_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: transmitter_unit/transmitter_inst/state_FSM_FFd2 to transmitter_unit/transmitter_inst/buf_35_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             58   0.447   1.601  state_FSM_FFd2 (state_FSM_FFd2)
     LUT2:I1->O            4   0.205   1.048  state_bi1 (bi)
     end scope: 'transmitter_unit/transmitter_inst:bi'
     begin scope: 'fifo_unit/fifo_inst:bo'
     LUT6:I0->O          203   0.203   2.159  wo1 (wo)
     LUT2:I0->O            4   0.203   0.931  Mmux_tso<0>21 (tso<0><1>)
     end scope: 'fifo_unit/fifo_inst:tso<0><1>'
     LUT4:I0->O            6   0.203   1.109  Mmux_fi_x<0>21 (fi_x<0><1>)
     begin scope: 'transmitter_unit/transmitter_inst:ti<0><1>'
     LUT6:I0->O            1   0.203   0.000  buf_44_0_dpot (buf_44_0_dpot)
     FDCE:D                    0.102          buf_44_0
    ----------------------------------------
    Total                      8.412ns (1.566ns logic, 6.846ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3218 / 3216
-------------------------------------------------------------------------
Offset:              5.104ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       mux_uut/new_b_data_reset (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to mux_uut/new_b_data_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          3214   1.222   2.738  sw_0_IBUF (ld_0_OBUF)
     INV:I->O              2   0.206   0.616  mux_uut/rst_inv1_INV_0 (mux_uut/rst_inv)
     FDE:CE                    0.322          mux_uut/new_a_data_reset
    ----------------------------------------
    Total                      5.104ns (1.750ns logic, 3.354ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 819 / 5
-------------------------------------------------------------------------
Offset:              8.809ns (Levels of Logic = 9)
  Source:            msf_unit/msf_inst/cnt_11 (FF)
  Destination:       ld<5> (PAD)
  Source Clock:      clk rising

  Data Path: msf_unit/msf_inst/cnt_11 to ld<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            22   0.447   1.478  cnt_11 (cnt<11>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_7_o_cnt[29]_LessThan_35_o_lut<2> (Mcompar_GND_7_o_cnt[29]_LessThan_35_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<2> (Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<3> (Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<4> (Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<4>)
     MUXCY:CI->O          34   0.213   1.425  Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<5> (Mcompar_GND_7_o_cnt[29]_LessThan_35_o_cy<5>)
     LUT5:I3->O           13   0.203   1.277  Mmux_next_bit211 (Mmux_next_bit21)
     LUT5:I0->O            1   0.203   0.579  Mmux_mo11 (mo)
     end scope: 'msf_unit/msf_inst:mo'
     OBUF:I->O                 2.571          ld_5_OBUF (ld<5>)
    ----------------------------------------
    Total                      8.809ns (4.050ns logic, 4.759ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Delay:               6.531ns (Levels of Logic = 2)
  Source:            sw<0> (PAD)
  Destination:       ld<0> (PAD)

  Data Path: sw<0> to ld<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          3214   1.222   2.738  sw_0_IBUF (ld_0_OBUF)
     OBUF:I->O                 2.571          ld_0_OBUF (ld<0>)
    ----------------------------------------
    Total                      6.531ns (3.793ns logic, 2.738ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.412|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 22.94 secs
 
--> 


Total memory usage is 136752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   70 (   0 filtered)

