

================================================================
== Vitis HLS Report for 'rv32i_npp_ip'
================================================================
* Date:           Wed Sep 11 20:50:57 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        rv32i_npp_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_2  |        ?|        ?|         7|          7|          7|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.55>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nbi = alloca i32 1" [../../rv32i_npp_ip.cpp:40]   --->   Operation 10 'alloca' 'nbi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 11 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_file = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 12 'alloca' 'reg_file' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_file_1 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 13 'alloca' 'reg_file_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_file_2 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 14 'alloca' 'reg_file_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_file_3 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 15 'alloca' 'reg_file_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reg_file_4 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 16 'alloca' 'reg_file_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reg_file_5 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 17 'alloca' 'reg_file_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_file_6 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 18 'alloca' 'reg_file_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_file_7 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 19 'alloca' 'reg_file_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_file_8 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 20 'alloca' 'reg_file_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_file_9 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 21 'alloca' 'reg_file_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_file_10 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 22 'alloca' 'reg_file_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_file_11 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 23 'alloca' 'reg_file_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_file_12 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 24 'alloca' 'reg_file_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_13 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 25 'alloca' 'reg_file_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_14 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 26 'alloca' 'reg_file_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_15 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 27 'alloca' 'reg_file_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_16 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 28 'alloca' 'reg_file_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_17 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 29 'alloca' 'reg_file_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_18 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 30 'alloca' 'reg_file_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_19 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 31 'alloca' 'reg_file_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_20 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 32 'alloca' 'reg_file_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_21 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 33 'alloca' 'reg_file_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_22 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 34 'alloca' 'reg_file_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_23 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 35 'alloca' 'reg_file_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reg_file_24 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 36 'alloca' 'reg_file_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%reg_file_25 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 37 'alloca' 'reg_file_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_26 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 38 'alloca' 'reg_file_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_27 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 39 'alloca' 'reg_file_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_28 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 40 'alloca' 'reg_file_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_29 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 41 'alloca' 'reg_file_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_30 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 42 'alloca' 'reg_file_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_31 = alloca i32 1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 43 'alloca' 'reg_file_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [../../rv32i_npp_ip.cpp:24]   --->   Operation 44 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 56 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%start_pc_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %start_pc" [../../rv32i_npp_ip.cpp:25]   --->   Operation 57 'read' 'start_pc_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %start_pc_read" [../../rv32i_npp_ip.cpp:43]   --->   Operation 58 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_31" [../../rv32i_npp_ip.cpp:36]   --->   Operation 59 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_30" [../../rv32i_npp_ip.cpp:36]   --->   Operation 60 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_29" [../../rv32i_npp_ip.cpp:36]   --->   Operation 61 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_28" [../../rv32i_npp_ip.cpp:36]   --->   Operation 62 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_27" [../../rv32i_npp_ip.cpp:36]   --->   Operation 63 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_26" [../../rv32i_npp_ip.cpp:36]   --->   Operation 64 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_25" [../../rv32i_npp_ip.cpp:36]   --->   Operation 65 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_24" [../../rv32i_npp_ip.cpp:36]   --->   Operation 66 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_23" [../../rv32i_npp_ip.cpp:36]   --->   Operation 67 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_22" [../../rv32i_npp_ip.cpp:36]   --->   Operation 68 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_21" [../../rv32i_npp_ip.cpp:36]   --->   Operation 69 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_20" [../../rv32i_npp_ip.cpp:36]   --->   Operation 70 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_19" [../../rv32i_npp_ip.cpp:36]   --->   Operation 71 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_18" [../../rv32i_npp_ip.cpp:36]   --->   Operation 72 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_17" [../../rv32i_npp_ip.cpp:36]   --->   Operation 73 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_16" [../../rv32i_npp_ip.cpp:36]   --->   Operation 74 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_15" [../../rv32i_npp_ip.cpp:36]   --->   Operation 75 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_14" [../../rv32i_npp_ip.cpp:36]   --->   Operation 76 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_13" [../../rv32i_npp_ip.cpp:36]   --->   Operation 77 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_12" [../../rv32i_npp_ip.cpp:36]   --->   Operation 78 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_11" [../../rv32i_npp_ip.cpp:36]   --->   Operation 79 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_10" [../../rv32i_npp_ip.cpp:36]   --->   Operation 80 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_9" [../../rv32i_npp_ip.cpp:36]   --->   Operation 81 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_8" [../../rv32i_npp_ip.cpp:36]   --->   Operation 82 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_7" [../../rv32i_npp_ip.cpp:36]   --->   Operation 83 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_6" [../../rv32i_npp_ip.cpp:36]   --->   Operation 84 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_5" [../../rv32i_npp_ip.cpp:36]   --->   Operation 85 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_4" [../../rv32i_npp_ip.cpp:36]   --->   Operation 86 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_3" [../../rv32i_npp_ip.cpp:36]   --->   Operation 87 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_2" [../../rv32i_npp_ip.cpp:36]   --->   Operation 88 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file_1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 89 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %reg_file" [../../rv32i_npp_ip.cpp:36]   --->   Operation 90 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %trunc_ln43, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 91 'store' 'store_ln126' <Predicate = true> <Delay = 2.30>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 1, i32 %nbi" [../../rv32i_npp_ip.cpp:40]   --->   Operation 92 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln45 = br void %do.body" [../../rv32i_npp_ip.cpp:45]   --->   Operation 93 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%pc_1 = load i15 %pc" [../../execute.cpp:86->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 94 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i15 %pc_1" [../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47]   --->   Operation 95 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%code_ram_addr = getelementptr i32 %code_ram, i64 0, i64 %zext_ln12" [../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47]   --->   Operation 96 'getelementptr' 'code_ram_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%instruction = load i15 %code_ram_addr" [../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47]   --->   Operation 97 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 2 <SV = 1> <Delay = 9.68>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%reg_file_32 = load i32 %reg_file"   --->   Operation 98 'load' 'reg_file_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%reg_file_33 = load i32 %reg_file_1"   --->   Operation 99 'load' 'reg_file_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%reg_file_34 = load i32 %reg_file_2"   --->   Operation 100 'load' 'reg_file_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_35 = load i32 %reg_file_3"   --->   Operation 101 'load' 'reg_file_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_36 = load i32 %reg_file_4"   --->   Operation 102 'load' 'reg_file_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_37 = load i32 %reg_file_5"   --->   Operation 103 'load' 'reg_file_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_38 = load i32 %reg_file_6"   --->   Operation 104 'load' 'reg_file_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_39 = load i32 %reg_file_7"   --->   Operation 105 'load' 'reg_file_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_40 = load i32 %reg_file_8"   --->   Operation 106 'load' 'reg_file_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_41 = load i32 %reg_file_9"   --->   Operation 107 'load' 'reg_file_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_42 = load i32 %reg_file_10"   --->   Operation 108 'load' 'reg_file_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_43 = load i32 %reg_file_11"   --->   Operation 109 'load' 'reg_file_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_44 = load i32 %reg_file_12"   --->   Operation 110 'load' 'reg_file_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_45 = load i32 %reg_file_13"   --->   Operation 111 'load' 'reg_file_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_46 = load i32 %reg_file_14"   --->   Operation 112 'load' 'reg_file_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_47 = load i32 %reg_file_15"   --->   Operation 113 'load' 'reg_file_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_48 = load i32 %reg_file_16"   --->   Operation 114 'load' 'reg_file_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_49 = load i32 %reg_file_17"   --->   Operation 115 'load' 'reg_file_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%reg_file_50 = load i32 %reg_file_18"   --->   Operation 116 'load' 'reg_file_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%reg_file_51 = load i32 %reg_file_19"   --->   Operation 117 'load' 'reg_file_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%reg_file_52 = load i32 %reg_file_20"   --->   Operation 118 'load' 'reg_file_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%reg_file_53 = load i32 %reg_file_21"   --->   Operation 119 'load' 'reg_file_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%reg_file_54 = load i32 %reg_file_22"   --->   Operation 120 'load' 'reg_file_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%reg_file_55 = load i32 %reg_file_23"   --->   Operation 121 'load' 'reg_file_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%reg_file_56 = load i32 %reg_file_24"   --->   Operation 122 'load' 'reg_file_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%reg_file_57 = load i32 %reg_file_25"   --->   Operation 123 'load' 'reg_file_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%reg_file_58 = load i32 %reg_file_26"   --->   Operation 124 'load' 'reg_file_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%reg_file_59 = load i32 %reg_file_27"   --->   Operation 125 'load' 'reg_file_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%reg_file_60 = load i32 %reg_file_28"   --->   Operation 126 'load' 'reg_file_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%reg_file_61 = load i32 %reg_file_29"   --->   Operation 127 'load' 'reg_file_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%reg_file_62 = load i32 %reg_file_30"   --->   Operation 128 'load' 'reg_file_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%reg_file_63 = load i32 %reg_file_31"   --->   Operation 129 'load' 'reg_file_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_3" [../../rv32i_npp_ip.cpp:46]   --->   Operation 130 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../../rv32i_npp_ip.cpp:45]   --->   Operation 131 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/2] (3.25ns)   --->   "%instruction = load i15 %code_ram_addr" [../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47]   --->   Operation 132 'load' 'instruction' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%d_i_opcode = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 2, i32 6" [../../decode.cpp:7->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 133 'partselect' 'd_i_opcode' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%d_i_rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 7, i32 11" [../../decode.cpp:8->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 134 'partselect' 'd_i_rd' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%d_imm_inst_19_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction, i32 12, i32 19" [../../decode.cpp:9->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 135 'partselect' 'd_imm_inst_19_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%d_i_func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 12, i32 14" [../../decode.cpp:9->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 136 'partselect' 'd_i_func3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%d_i_rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 15, i32 19" [../../decode.cpp:10->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 137 'partselect' 'd_i_rs1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%d_i_rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction, i32 20, i32 24" [../../decode.cpp:11->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 138 'partselect' 'd_i_rs2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%f7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 30" [../../decode.cpp:12->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 139 'bitselect' 'f7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.78ns)   --->   "%d_i_is_load = icmp_eq  i5 %d_i_opcode, i5 0" [../../decode.cpp:13->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 140 'icmp' 'd_i_is_load' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (1.78ns)   --->   "%d_i_is_store = icmp_eq  i5 %d_i_opcode, i5 8" [../../decode.cpp:14->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 141 'icmp' 'd_i_is_store' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.78ns)   --->   "%d_i_is_jalr = icmp_eq  i5 %d_i_opcode, i5 25" [../../decode.cpp:16->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 142 'icmp' 'd_i_is_jalr' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (1.78ns)   --->   "%d_i_is_lui = icmp_eq  i5 %d_i_opcode, i5 13" [../../decode.cpp:18->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 143 'icmp' 'd_i_is_lui' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (1.78ns)   --->   "%d_i_is_op_imm = icmp_eq  i5 %d_i_opcode, i5 4" [../../decode.cpp:19->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 144 'icmp' 'd_i_is_op_imm' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%opch = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 5, i32 6" [../../type.cpp:56->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 145 'partselect' 'opch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%opcl = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction, i32 2, i32 4" [../../type.cpp:57->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 146 'partselect' 'opcl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.18ns)   --->   "%switch_ln58 = switch i2 %opch, void %sw.bb5.i.i.i, i2 0, void %sw.bb.i.i.i55, i2 1, void %sw.bb1.i.i.i56, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:58->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 147 'switch' 'switch_ln58' <Predicate = true> <Delay = 2.18>
ST_2 : Operation 148 [1/1] (2.18ns)   --->   "%switch_ln17 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i40.i.i.i, i3 5, void %sw.bb5.i55.i.i.i, i3 4, void %sw.bb4.i52.i.i.i" [../../type.cpp:17->../../type.cpp:60->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 148 'switch' 'switch_ln17' <Predicate = (opch == 1)> <Delay = 2.18>
ST_2 : Operation 149 [1/1] (2.18ns)   --->   "%br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:22->../../type.cpp:60->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 149 'br' 'br_ln22' <Predicate = (opch == 1 & opcl == 4)> <Delay = 2.18>
ST_2 : Operation 150 [1/1] (2.18ns)   --->   "%br_ln23 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:23->../../type.cpp:60->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 150 'br' 'br_ln23' <Predicate = (opch == 1 & opcl == 5)> <Delay = 2.18>
ST_2 : Operation 151 [1/1] (2.18ns)   --->   "%br_ln18 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:18->../../type.cpp:60->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 151 'br' 'br_ln18' <Predicate = (opch == 1 & opcl == 0)> <Delay = 2.18>
ST_2 : Operation 152 [1/1] (2.18ns)   --->   "%switch_ln4 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i70.i.i.i, i3 5, void %sw.bb5.i85.i.i.i, i3 4, void %sw.bb4.i82.i.i.i" [../../type.cpp:4->../../type.cpp:59->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 152 'switch' 'switch_ln4' <Predicate = (opch == 0)> <Delay = 2.18>
ST_2 : Operation 153 [1/1] (2.18ns)   --->   "%br_ln9 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:9->../../type.cpp:59->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 153 'br' 'br_ln9' <Predicate = (opch == 0 & opcl == 4)> <Delay = 2.18>
ST_2 : Operation 154 [1/1] (2.18ns)   --->   "%br_ln10 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:10->../../type.cpp:59->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 154 'br' 'br_ln10' <Predicate = (opch == 0 & opcl == 5)> <Delay = 2.18>
ST_2 : Operation 155 [1/1] (2.18ns)   --->   "%br_ln5 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:5->../../type.cpp:59->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 155 'br' 'br_ln5' <Predicate = (opch == 0 & opcl == 0)> <Delay = 2.18>
ST_2 : Operation 156 [1/1] (2.18ns)   --->   "%switch_ln43 = switch i3 %opcl, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i, i3 0, void %sw.bb.i.i.i.i, i3 1, void %sw.bb1.i.i.i.i, i3 3, void %sw.bb3.i.i.i.i" [../../type.cpp:43->../../type.cpp:62->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 156 'switch' 'switch_ln43' <Predicate = (opch == 3)> <Delay = 2.18>
ST_2 : Operation 157 [1/1] (2.18ns)   --->   "%br_ln47 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:47->../../type.cpp:62->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 157 'br' 'br_ln47' <Predicate = (opch == 3 & opcl == 3)> <Delay = 2.18>
ST_2 : Operation 158 [1/1] (2.18ns)   --->   "%br_ln45 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:45->../../type.cpp:62->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 158 'br' 'br_ln45' <Predicate = (opch == 3 & opcl == 1)> <Delay = 2.18>
ST_2 : Operation 159 [1/1] (2.18ns)   --->   "%br_ln44 = br void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i" [../../type.cpp:44->../../type.cpp:62->../../decode.cpp:20->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 159 'br' 'br_ln44' <Predicate = (opch == 3 & opcl == 0)> <Delay = 2.18>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%d_i_type = phi i3 6, void %sw.bb3.i.i.i.i, i3 2, void %sw.bb1.i.i.i.i, i3 4, void %sw.bb.i.i.i.i, i3 5, void %sw.bb5.i55.i.i.i, i3 1, void %sw.bb4.i52.i.i.i, i3 3, void %sw.bb.i40.i.i.i, i3 5, void %sw.bb5.i85.i.i.i, i3 2, void %sw.bb4.i82.i.i.i, i3 2, void %sw.bb.i70.i.i.i, i3 7, void %do.body, i3 7, void %sw.bb.i.i.i55, i3 7, void %sw.bb1.i.i.i56, i3 7, void %sw.bb5.i.i.i"   --->   Operation 160 'phi' 'd_i_type' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.65ns)   --->   "%d_i_is_r_type = icmp_eq  i3 %d_i_type, i3 1" [../../decode.cpp:21->../../decode.cpp:48->../../rv32i_npp_ip.cpp:48]   --->   Operation 161 'icmp' 'd_i_is_r_type' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%d_imm_inst_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 31" [../../decode.cpp:27->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 162 'bitselect' 'd_imm_inst_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%d_imm_inst_11_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 8, i32 11" [../../decode.cpp:32->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 163 'partselect' 'd_imm_inst_11_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%d_imm_inst_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 7" [../../decode.cpp:33->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 164 'bitselect' 'd_imm_inst_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (2.06ns)   --->   "%switch_ln34 = switch i3 %d_i_type, void %_Z6decodejP21decoded_instruction_s.95.exit, i3 6, void %sw.bb35.i.i, i3 5, void %sw.bb31.i.i74, i3 2, void %sw.bb17.i.i, i3 3, void %sw.bb21.i.i69, i3 4, void %sw.bb26.i.i" [../../decode.cpp:34->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 165 'switch' 'switch_ln34' <Predicate = true> <Delay = 2.06>

State 3 <SV = 2> <Delay = 9.53>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction, i32 25, i32 30" [../../immediate.cpp:16->../../decode.cpp:39->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 166 'partselect' 'tmp_4' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%d_i_imm_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31, i1 %d_imm_inst_7, i6 %tmp_4, i4 %d_imm_inst_11_8" [../../immediate.cpp:17->../../decode.cpp:39->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 167 'bitconcatenate' 'd_i_imm_4' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i12 %d_i_imm_4" [../../decode.cpp:39->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 168 'sext' 'sext_ln39' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (2.06ns)   --->   "%br_ln39 = br void %_Z6decodejP21decoded_instruction_s.95.exit" [../../decode.cpp:39->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 169 'br' 'br_ln39' <Predicate = (d_i_type == 4)> <Delay = 2.06>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction, i32 25, i32 31" [../../immediate.cpp:11->../../decode.cpp:38->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 170 'partselect' 'tmp_2' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%d_i_imm_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %d_i_rd" [../../immediate.cpp:11->../../decode.cpp:38->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 171 'bitconcatenate' 'd_i_imm_3' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i12 %d_i_imm_3" [../../decode.cpp:38->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 172 'sext' 'sext_ln38' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (2.06ns)   --->   "%br_ln38 = br void %_Z6decodejP21decoded_instruction_s.95.exit" [../../decode.cpp:38->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 173 'br' 'br_ln38' <Predicate = (d_i_type == 3)> <Delay = 2.06>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%d_i_imm_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction, i32 20, i32 31" [../../immediate.cpp:5->../../decode.cpp:37->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 174 'partselect' 'd_i_imm_2' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i12 %d_i_imm_2" [../../decode.cpp:37->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 175 'sext' 'sext_ln37' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.06ns)   --->   "%br_ln37 = br void %_Z6decodejP21decoded_instruction_s.95.exit" [../../decode.cpp:37->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 176 'br' 'br_ln37' <Predicate = (d_i_type == 2)> <Delay = 2.06>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%d_i_imm_1 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction, i32 12, i32 31" [../../immediate.cpp:24->../../decode.cpp:40->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 177 'partselect' 'd_i_imm_1' <Predicate = (d_i_type == 5)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.06ns)   --->   "%br_ln40 = br void %_Z6decodejP21decoded_instruction_s.95.exit" [../../decode.cpp:40->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 178 'br' 'br_ln40' <Predicate = (d_i_type == 5)> <Delay = 2.06>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction, i32 20" [../../immediate.cpp:30->../../decode.cpp:41->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 179 'bitselect' 'tmp_6' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction, i32 21, i32 30" [../../immediate.cpp:31->../../decode.cpp:41->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 180 'partselect' 'tmp_1' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%d_i_imm = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31, i8 %d_imm_inst_19_12, i1 %tmp_6, i10 %tmp_1" [../../immediate.cpp:31->../../decode.cpp:41->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 181 'bitconcatenate' 'd_i_imm' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.06ns)   --->   "%br_ln41 = br void %_Z6decodejP21decoded_instruction_s.95.exit" [../../decode.cpp:41->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48]   --->   Operation 182 'br' 'br_ln41' <Predicate = (d_i_type == 6)> <Delay = 2.06>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%d_i_imm_5 = phi i20 %d_i_imm, void %sw.bb35.i.i, i20 %d_i_imm_1, void %sw.bb31.i.i74, i20 %sext_ln39, void %sw.bb26.i.i, i20 %sext_ln38, void %sw.bb21.i.i69, i20 %sext_ln37, void %sw.bb17.i.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.137.exit.i"   --->   Operation 183 'phi' 'd_i_imm_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (3.20ns)   --->   "%rv1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %d_i_rs1" [../../execute.cpp:15->../../execute.cpp:253->../../rv32i_npp_ip.cpp:54]   --->   Operation 184 'sparsemux' 'rv1' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %rv1" [../../execute.cpp:251->../../rv32i_npp_ip.cpp:54]   --->   Operation 185 'trunc' 'trunc_ln251' <Predicate = (d_i_is_jalr)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (3.20ns)   --->   "%rv2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32i32.i32.i5, i5 0, i32 %reg_file_32, i5 1, i32 %reg_file_33, i5 2, i32 %reg_file_34, i5 3, i32 %reg_file_35, i5 4, i32 %reg_file_36, i5 5, i32 %reg_file_37, i5 6, i32 %reg_file_38, i5 7, i32 %reg_file_39, i5 8, i32 %reg_file_40, i5 9, i32 %reg_file_41, i5 10, i32 %reg_file_42, i5 11, i32 %reg_file_43, i5 12, i32 %reg_file_44, i5 13, i32 %reg_file_45, i5 14, i32 %reg_file_46, i5 15, i32 %reg_file_47, i5 16, i32 %reg_file_48, i5 17, i32 %reg_file_49, i5 18, i32 %reg_file_50, i5 19, i32 %reg_file_51, i5 20, i32 %reg_file_52, i5 21, i32 %reg_file_53, i5 22, i32 %reg_file_54, i5 23, i32 %reg_file_55, i5 24, i32 %reg_file_56, i5 25, i32 %reg_file_57, i5 26, i32 %reg_file_58, i5 27, i32 %reg_file_59, i5 28, i32 %reg_file_60, i5 29, i32 %reg_file_61, i5 30, i32 %reg_file_62, i5 31, i32 %reg_file_63, i32 0, i5 %d_i_rs2" [../../execute.cpp:16->../../execute.cpp:253->../../rv32i_npp_ip.cpp:54]   --->   Operation 186 'sparsemux' 'rv2' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i20 %d_i_imm_5" [../../execute.cpp:85->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 187 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%imm12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_i_imm_5, i12 0" [../../execute.cpp:85->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 188 'bitconcatenate' 'imm12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%pc4 = shl i15 %pc_1, i15 2" [../../execute.cpp:86->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 189 'shl' 'pc4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.94ns)   --->   "%npc4 = add i15 %pc4, i15 4" [../../execute.cpp:87->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 190 'add' 'npc4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (3.20ns)   --->   "%switch_ln89 = switch i3 %d_i_type, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i, i3 1, void %sw.bb.i124.i, i3 2, void %sw.bb3.i.i, i3 3, void %sw.bb25.i.i, i3 4, void %sw.bb30.i135.i_ifconv, i3 5, void %sw.bb34.i139.i, i3 6, void %sw.bb43.i.i" [../../execute.cpp:89->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 191 'switch' 'switch_ln89' <Predicate = true> <Delay = 3.20>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i15 %npc4" [../../execute.cpp:117->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 192 'zext' 'zext_ln117' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (3.20ns)   --->   "%br_ln118 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:118->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 193 'br' 'br_ln118' <Predicate = (d_i_type == 6)> <Delay = 3.20>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i15 %pc4" [../../execute.cpp:114->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 194 'zext' 'zext_ln114' <Predicate = (d_i_type == 5 & !d_i_is_lui)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.55ns)   --->   "%result_2 = add i32 %imm12, i32 %zext_ln114" [../../execute.cpp:114->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 195 'add' 'result_2' <Predicate = (d_i_type == 5 & !d_i_is_lui)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.69ns)   --->   "%result_3 = select i1 %d_i_is_lui, i32 %imm12, i32 %result_2" [../../execute.cpp:111->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 196 'select' 'result_3' <Predicate = (d_i_type == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_ult  i32 %rv1, i32 %rv2" [../../execute.cpp:39->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 197 'icmp' 'icmp_ln39' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.97ns)   --->   "%xor_ln39 = xor i1 %icmp_ln39, i1 1" [../../execute.cpp:39->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 198 'xor' 'xor_ln39' <Predicate = (d_i_type == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (2.55ns)   --->   "%icmp_ln32 = icmp_eq  i32 %rv1, i32 %rv2" [../../execute.cpp:32->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 199 'icmp' 'icmp_ln32' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (2.55ns)   --->   "%icmp_ln33 = icmp_ne  i32 %rv1, i32 %rv2" [../../execute.cpp:33->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 200 'icmp' 'icmp_ln33' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_slt  i32 %rv1, i32 %rv2" [../../execute.cpp:36->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 201 'icmp' 'icmp_ln36' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_slt  i32 %rv1, i32 %rv2" [../../execute.cpp:37->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 202 'icmp' 'icmp_ln37' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.97ns)   --->   "%xor_ln37 = xor i1 %icmp_ln37, i1 1" [../../execute.cpp:37->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 203 'xor' 'xor_ln37' <Predicate = (d_i_type == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (2.55ns)   --->   "%icmp_ln38 = icmp_ult  i32 %rv1, i32 %rv2" [../../execute.cpp:38->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 204 'icmp' 'icmp_ln38' <Predicate = (d_i_type == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.65ns)   --->   "%icmp_ln31 = icmp_eq  i3 %d_i_func3, i3 6" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 205 'icmp' 'icmp_ln31' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (1.65ns)   --->   "%icmp_ln31_1 = icmp_eq  i3 %d_i_func3, i3 5" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 206 'icmp' 'icmp_ln31_1' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (1.65ns)   --->   "%icmp_ln31_2 = icmp_eq  i3 %d_i_func3, i3 4" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 207 'icmp' 'icmp_ln31_2' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (1.65ns)   --->   "%icmp_ln31_3 = icmp_eq  i3 %d_i_func3, i3 1" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 208 'icmp' 'icmp_ln31_3' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (1.65ns)   --->   "%icmp_ln31_4 = icmp_eq  i3 %d_i_func3, i3 0" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 209 'icmp' 'icmp_ln31_4' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (1.65ns)   --->   "%icmp_ln31_5 = icmp_eq  i3 %d_i_func3, i3 2" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 210 'icmp' 'icmp_ln31_5' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.65ns)   --->   "%icmp_ln31_6 = icmp_eq  i3 %d_i_func3, i3 3" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 211 'icmp' 'icmp_ln31_6' <Predicate = (d_i_type == 4)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.97ns)   --->   "%or_ln31 = or i1 %icmp_ln31_5, i1 %icmp_ln31_6" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 212 'or' 'or_ln31' <Predicate = (d_i_type == 4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sel_tmp4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln31, i1 %icmp_ln31_1, i1 %icmp_ln31_2, i1 %icmp_ln31_3, i1 %icmp_ln31_4, i1 %or_ln31" [../../execute.cpp:31->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 213 'bitconcatenate' 'sel_tmp4' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (2.06ns)   --->   "%result_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.7i1.i1.i6, i6 32, i1 %icmp_ln38, i6 16, i1 %xor_ln37, i6 8, i1 %icmp_ln36, i6 4, i1 %icmp_ln33, i6 2, i1 %icmp_ln32, i6 1, i1 0, i6 0, i1 %xor_ln39, i1 0, i6 %sel_tmp4" [../../execute.cpp:38->../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 214 'sparsemux' 'result_1' <Predicate = (d_i_type == 4)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (2.55ns)   --->   "%result = add i32 %rv1, i32 %sext_ln85" [../../execute.cpp:104->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 215 'add' 'result' <Predicate = (d_i_type == 3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %d_i_is_jalr, void %if.else.i.i, void %if.then.i125.i" [../../execute.cpp:94->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 216 'br' 'br_ln94' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %d_i_is_load, void %if.else13.i.i, void %if.then9.i.i" [../../execute.cpp:96->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 217 'br' 'br_ln96' <Predicate = (d_i_type == 2 & !d_i_is_jalr)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (3.20ns)   --->   "%br_ln98 = br i1 %d_i_is_op_imm, void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i, void %if.then16.i.i" [../../execute.cpp:98->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 218 'br' 'br_ln98' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load)> <Delay = 3.20>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%shift_2 = trunc i20 %d_i_imm_5" [../../execute.cpp:51->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 219 'trunc' 'shift_2' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_is_r_type)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.21ns)   --->   "%shift_3 = select i1 %d_i_is_r_type, i5 %shift_2, i5 %d_i_rs2" [../../execute.cpp:50->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 220 'select' 'shift_3' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (1.87ns)   --->   "%switch_ln54 = switch i3 %d_i_func3, void %sw.bb30.i.i.i, i3 0, void %sw.bb.i25.i.i, i3 1, void %sw.bb11.i.i.i, i3 2, void %sw.bb13.i.i.i, i3 3, void %sw.bb14.i.i.i, i3 4, void %sw.bb17.i.i.i, i3 5, void %sw.bb18.i.i.i, i3 6, void %sw.bb29.i.i.i" [../../execute.cpp:54->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 221 'switch' 'switch_ln54' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm)> <Delay = 1.87>
ST_3 : Operation 222 [1/1] (0.99ns)   --->   "%result_29 = or i32 %rv1, i32 %sext_ln85" [../../execute.cpp:73->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 222 'or' 'result_29' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i5 %shift_3" [../../execute.cpp:69->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 223 'zext' 'zext_ln69_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (4.42ns)   --->   "%result_26 = ashr i32 %rv1, i32 %zext_ln69_1" [../../execute.cpp:69->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 224 'ashr' 'result_26' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5 & f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (4.42ns)   --->   "%result_27 = lshr i32 %rv1, i32 %zext_ln69_1" [../../execute.cpp:71->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 225 'lshr' 'result_27' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5 & !f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.69ns)   --->   "%result_28 = select i1 %f7_6, i32 %result_26, i32 %result_27" [../../execute.cpp:68->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 226 'select' 'result_28' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.99ns)   --->   "%result_25 = xor i32 %rv1, i32 %sext_ln85" [../../execute.cpp:66->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 227 'xor' 'result_25' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (2.55ns)   --->   "%result_24 = icmp_ult  i32 %rv1, i32 %sext_ln85" [../../execute.cpp:64->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 228 'icmp' 'result_24' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (2.55ns)   --->   "%result_23 = icmp_slt  i32 %rv1, i32 %sext_ln85" [../../execute.cpp:62->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 229 'icmp' 'result_23' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i5 %shift_3" [../../execute.cpp:60->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 230 'zext' 'zext_ln60_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (4.42ns)   --->   "%result_22 = shl i32 %rv1, i32 %zext_ln60_1" [../../execute.cpp:60->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 231 'shl' 'result_22' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node result_21)   --->   "%and_ln55_1 = and i1 %d_i_is_r_type, i1 %f7_6" [../../execute.cpp:55->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 232 'and' 'and_ln55_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (2.55ns)   --->   "%result_19 = sub i32 %rv1, i32 %sext_ln85" [../../execute.cpp:56->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 233 'sub' 'result_19' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (2.55ns)   --->   "%result_20 = add i32 %rv1, i32 %sext_ln85" [../../execute.cpp:58->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 234 'add' 'result_20' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_21 = select i1 %and_ln55_1, i32 %result_19, i32 %result_20" [../../execute.cpp:55->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 235 'select' 'result_21' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.99ns)   --->   "%result_18 = and i32 %rv1, i32 %sext_ln85" [../../execute.cpp:75->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 236 'and' 'result_18' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (2.55ns)   --->   "%result_17 = add i32 %rv1, i32 %sext_ln85" [../../execute.cpp:97->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 237 'add' 'result_17' <Predicate = (d_i_type == 2 & !d_i_is_jalr & d_i_is_load)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i15 %npc4" [../../execute.cpp:95->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 238 'zext' 'zext_ln95' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (3.20ns)   --->   "%br_ln95 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:95->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 239 'br' 'br_ln95' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 3.20>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%shift = trunc i32 %rv2" [../../execute.cpp:51->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 240 'trunc' 'shift' <Predicate = (d_i_type == 1 & d_i_is_r_type)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.21ns)   --->   "%shift_1 = select i1 %d_i_is_r_type, i5 %shift, i5 %d_i_rs2" [../../execute.cpp:50->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 241 'select' 'shift_1' <Predicate = (d_i_type == 1)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (1.87ns)   --->   "%switch_ln54 = switch i3 %d_i_func3, void %sw.bb30.i117.i.i, i3 0, void %sw.bb.i76.i.i, i3 1, void %sw.bb11.i90.i.i, i3 2, void %sw.bb13.i93.i.i, i3 3, void %sw.bb14.i96.i.i, i3 4, void %sw.bb17.i98.i.i, i3 5, void %sw.bb18.i101.i.i, i3 6, void %sw.bb29.i115.i.i" [../../execute.cpp:54->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 242 'switch' 'switch_ln54' <Predicate = (d_i_type == 1)> <Delay = 1.87>
ST_3 : Operation 243 [1/1] (0.99ns)   --->   "%result_16 = or i32 %rv2, i32 %rv1" [../../execute.cpp:73->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 243 'or' 'result_16' <Predicate = (d_i_type == 1 & d_i_func3 == 6)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %shift_1" [../../execute.cpp:69->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 244 'zext' 'zext_ln69' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (4.42ns)   --->   "%result_13 = ashr i32 %rv1, i32 %zext_ln69" [../../execute.cpp:69->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 245 'ashr' 'result_13' <Predicate = (d_i_type == 1 & d_i_func3 == 5 & f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (4.42ns)   --->   "%result_14 = lshr i32 %rv1, i32 %zext_ln69" [../../execute.cpp:71->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 246 'lshr' 'result_14' <Predicate = (d_i_type == 1 & d_i_func3 == 5 & !f7_6)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.69ns)   --->   "%result_15 = select i1 %f7_6, i32 %result_13, i32 %result_14" [../../execute.cpp:68->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 247 'select' 'result_15' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.99ns)   --->   "%result_12 = xor i32 %rv2, i32 %rv1" [../../execute.cpp:66->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 248 'xor' 'result_12' <Predicate = (d_i_type == 1 & d_i_func3 == 4)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (2.55ns)   --->   "%result_11 = icmp_ult  i32 %rv1, i32 %rv2" [../../execute.cpp:64->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 249 'icmp' 'result_11' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (2.55ns)   --->   "%result_10 = icmp_slt  i32 %rv1, i32 %rv2" [../../execute.cpp:62->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 250 'icmp' 'result_10' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %shift_1" [../../execute.cpp:60->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 251 'zext' 'zext_ln60' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (4.42ns)   --->   "%result_9 = shl i32 %rv1, i32 %zext_ln60" [../../execute.cpp:60->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 252 'shl' 'result_9' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node result_8)   --->   "%and_ln55 = and i1 %d_i_is_r_type, i1 %f7_6" [../../execute.cpp:55->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 253 'and' 'and_ln55' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (2.55ns)   --->   "%result_6 = sub i32 %rv1, i32 %rv2" [../../execute.cpp:56->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 254 'sub' 'result_6' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (2.55ns)   --->   "%result_7 = add i32 %rv2, i32 %rv1" [../../execute.cpp:58->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 255 'add' 'result_7' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_8 = select i1 %and_ln55, i32 %result_6, i32 %result_7" [../../execute.cpp:55->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 256 'select' 'result_8' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.99ns)   --->   "%result_5 = and i32 %rv2, i32 %rv1" [../../execute.cpp:75->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 257 'and' 'result_5' <Predicate = (d_i_type == 1 & d_i_func3 == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.60>
ST_4 : Operation 258 [1/1] (3.20ns)   --->   "%br_ln115 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:115->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 258 'br' 'br_ln115' <Predicate = (d_i_type == 5)> <Delay = 3.20>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %result_1" [../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 259 'zext' 'zext_ln108' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (3.20ns)   --->   "%br_ln109 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:109->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 260 'br' 'br_ln109' <Predicate = (d_i_type == 4)> <Delay = 3.20>
ST_4 : Operation 261 [1/1] (3.20ns)   --->   "%br_ln105 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:105->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 261 'br' 'br_ln105' <Predicate = (d_i_type == 3)> <Delay = 3.20>
ST_4 : Operation 262 [1/1] (3.20ns)   --->   "%br_ln74 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:74->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 262 'br' 'br_ln74' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 6)> <Delay = 3.20>
ST_4 : Operation 263 [1/1] (3.20ns)   --->   "%br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:72->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 263 'br' 'br_ln72' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 5)> <Delay = 3.20>
ST_4 : Operation 264 [1/1] (3.20ns)   --->   "%br_ln67 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:67->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 264 'br' 'br_ln67' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 4)> <Delay = 3.20>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i1 %result_24" [../../execute.cpp:64->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 265 'zext' 'zext_ln64_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (3.20ns)   --->   "%br_ln65 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:65->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 266 'br' 'br_ln65' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 3)> <Delay = 3.20>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i1 %result_23" [../../execute.cpp:62->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 267 'zext' 'zext_ln62_1' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (3.20ns)   --->   "%br_ln63 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:63->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 268 'br' 'br_ln63' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 2)> <Delay = 3.20>
ST_4 : Operation 269 [1/1] (3.20ns)   --->   "%br_ln61 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:61->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 269 'br' 'br_ln61' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 1)> <Delay = 3.20>
ST_4 : Operation 270 [1/1] (3.20ns)   --->   "%br_ln59 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:59->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 270 'br' 'br_ln59' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 0)> <Delay = 3.20>
ST_4 : Operation 271 [1/1] (3.20ns)   --->   "%br_ln76 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:76->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 271 'br' 'br_ln76' <Predicate = (d_i_type == 2 & !d_i_is_jalr & !d_i_is_load & d_i_is_op_imm & d_i_func3 == 7)> <Delay = 3.20>
ST_4 : Operation 272 [1/1] (3.20ns)   --->   "%br_ln97 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:97->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 272 'br' 'br_ln97' <Predicate = (d_i_type == 2 & !d_i_is_jalr & d_i_is_load)> <Delay = 3.20>
ST_4 : Operation 273 [1/1] (3.20ns)   --->   "%br_ln74 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:74->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 273 'br' 'br_ln74' <Predicate = (d_i_type == 1 & d_i_func3 == 6)> <Delay = 3.20>
ST_4 : Operation 274 [1/1] (3.20ns)   --->   "%br_ln72 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:72->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 274 'br' 'br_ln72' <Predicate = (d_i_type == 1 & d_i_func3 == 5)> <Delay = 3.20>
ST_4 : Operation 275 [1/1] (3.20ns)   --->   "%br_ln67 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:67->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 275 'br' 'br_ln67' <Predicate = (d_i_type == 1 & d_i_func3 == 4)> <Delay = 3.20>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i1 %result_11" [../../execute.cpp:64->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 276 'zext' 'zext_ln64' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (3.20ns)   --->   "%br_ln65 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:65->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 277 'br' 'br_ln65' <Predicate = (d_i_type == 1 & d_i_func3 == 3)> <Delay = 3.20>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %result_10" [../../execute.cpp:62->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 278 'zext' 'zext_ln62' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (3.20ns)   --->   "%br_ln63 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:63->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 279 'br' 'br_ln63' <Predicate = (d_i_type == 1 & d_i_func3 == 2)> <Delay = 3.20>
ST_4 : Operation 280 [1/1] (3.20ns)   --->   "%br_ln61 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:61->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 280 'br' 'br_ln61' <Predicate = (d_i_type == 1 & d_i_func3 == 1)> <Delay = 3.20>
ST_4 : Operation 281 [1/1] (3.20ns)   --->   "%br_ln59 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:59->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 281 'br' 'br_ln59' <Predicate = (d_i_type == 1 & d_i_func3 == 0)> <Delay = 3.20>
ST_4 : Operation 282 [1/1] (3.20ns)   --->   "%br_ln76 = br void %_ZL14compute_resultii21decoded_instruction_s7ap_uintILi15EE.78.exit.i" [../../execute.cpp:76->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54]   --->   Operation 282 'br' 'br_ln76' <Predicate = (d_i_type == 1 & d_i_func3 == 7)> <Delay = 3.20>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%result_30 = phi i32 %zext_ln117, void %sw.bb43.i.i, i32 %result_3, void %sw.bb34.i139.i, i32 %zext_ln108, void %sw.bb30.i135.i_ifconv, i32 %result, void %sw.bb25.i.i, i32 %zext_ln95, void %if.then.i125.i, i32 %result_17, void %if.then9.i.i, i32 %result_18, void %sw.bb30.i.i.i, i32 %result_29, void %sw.bb29.i.i.i, i32 %result_28, void %sw.bb18.i.i.i, i32 %result_25, void %sw.bb17.i.i.i, i32 %zext_ln64_1, void %sw.bb14.i.i.i, i32 %zext_ln62_1, void %sw.bb13.i.i.i, i32 %result_22, void %sw.bb11.i.i.i, i32 %result_21, void %sw.bb.i25.i.i, i32 %result_5, void %sw.bb30.i117.i.i, i32 %result_16, void %sw.bb29.i115.i.i, i32 %result_15, void %sw.bb18.i101.i.i, i32 %result_12, void %sw.bb17.i98.i.i, i32 %zext_ln64, void %sw.bb14.i96.i.i, i32 %zext_ln62, void %sw.bb13.i93.i.i, i32 %result_9, void %sw.bb11.i90.i.i, i32 %result_8, void %sw.bb.i76.i.i, i32 0, void %_Z6decodejP21decoded_instruction_s.95.exit, i32 0, void %if.else13.i.i"   --->   Operation 283 'phi' 'result_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%a01 = trunc i32 %result_30" [../../execute.cpp:256->../../rv32i_npp_ip.cpp:54]   --->   Operation 284 'trunc' 'a01' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %d_i_is_store, void %if.end.i, void %if.then.i" [../../execute.cpp:256->../../rv32i_npp_ip.cpp:54]   --->   Operation 285 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%msize = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction, i32 12, i32 13" [../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 286 'partselect' 'msize' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%a1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_30, i32 2, i32 16" [../../execute.cpp:225->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 287 'partselect' 'a1' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%rv2_0 = trunc i32 %rv2" [../../execute.cpp:229->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 288 'trunc' 'rv2_0' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%rv2_01 = trunc i32 %rv2" [../../execute.cpp:230->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 289 'trunc' 'rv2_01' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (1.86ns)   --->   "%switch_ln231 = switch i2 %msize, void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i, i2 0, void %sw.bb.i91.i, i2 1, void %sw.bb4.i.i, i2 2, void %sw.bb6.i.i" [../../execute.cpp:231->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 290 'switch' 'switch_ln231' <Predicate = (d_i_is_store)> <Delay = 1.86>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i15 %a1" [../../execute.cpp:239->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 291 'zext' 'zext_ln239' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%data_ram_addr_2 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln239" [../../execute.cpp:239->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 292 'getelementptr' 'data_ram_addr_2' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (3.25ns)   --->   "%store_ln239 = store void @_ssdm_op_Write.bram.i32, i15 %data_ram_addr_2, i32 %rv2, i4 15" [../../execute.cpp:239->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 293 'store' 'store_ln239' <Predicate = (d_i_is_store & msize == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln240 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i" [../../execute.cpp:240->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 294 'br' 'br_ln240' <Predicate = (d_i_is_store & msize == 2)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i16 %rv2_01" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 295 'zext' 'zext_ln236' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_30, i32 1" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 296 'bitselect' 'tmp' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp, i1 0" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 297 'bitconcatenate' 'and_ln' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln236_1 = zext i2 %and_ln" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 298 'zext' 'zext_ln236_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (2.12ns)   --->   "%shl_ln236 = shl i4 3, i4 %zext_ln236_1" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 299 'shl' 'shl_ln236' <Predicate = (d_i_is_store & msize == 1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln236_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 0" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 300 'bitconcatenate' 'shl_ln236_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln236_2 = zext i5 %shl_ln236_1" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 301 'zext' 'zext_ln236_2' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (3.98ns)   --->   "%shl_ln236_2 = shl i32 %zext_ln236, i32 %zext_ln236_2" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 302 'shl' 'shl_ln236_2' <Predicate = (d_i_is_store & msize == 1)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i8 %rv2_0" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 303 'zext' 'zext_ln233' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i2 %a01" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 304 'zext' 'zext_ln233_1' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (1.85ns)   --->   "%shl_ln233 = shl i4 1, i4 %zext_ln233_1" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 305 'shl' 'shl_ln233' <Predicate = (d_i_is_store & msize == 0)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln233_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %a01, i3 0" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 306 'bitconcatenate' 'shl_ln233_1' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i5 %shl_ln233_1" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 307 'zext' 'zext_ln233_2' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (3.14ns)   --->   "%shl_ln233_2 = shl i32 %zext_ln233, i32 %zext_ln233_2" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 308 'shl' 'shl_ln233_2' <Predicate = (d_i_is_store & msize == 0)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln233_3 = zext i15 %a1" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 309 'zext' 'zext_ln233_3' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%data_ram_addr = getelementptr i32 %data_ram, i64 0, i64 %zext_ln233_3" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 310 'getelementptr' 'data_ram_addr' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln233 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr, i32 %shl_ln233_2, i4 %shl_ln233" [../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 311 'store' 'store_ln233' <Predicate = (d_i_is_store & msize == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln234 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i" [../../execute.cpp:234->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 312 'br' 'br_ln234' <Predicate = (d_i_is_store & msize == 0)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%a2_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %result_30, i32 2, i32 16" [../../execute.cpp:167->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 313 'partselect' 'a2_1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i15 %a2_1" [../../execute.cpp:175->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 314 'zext' 'zext_ln175' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%data_ram_addr_3 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln175" [../../execute.cpp:175->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 315 'getelementptr' 'data_ram_addr_3' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_4 : Operation 316 [2/2] (3.25ns)   --->   "%w = load i15 %data_ram_addr_3" [../../execute.cpp:175->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 316 'load' 'w' <Predicate = (d_i_is_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 5 <SV = 4> <Delay = 4.96>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln236_3 = zext i15 %a1" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 317 'zext' 'zext_ln236_3' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%data_ram_addr_1 = getelementptr i32 %data_ram, i64 0, i64 %zext_ln236_3" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 318 'getelementptr' 'data_ram_addr_1' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (3.25ns)   --->   "%store_ln236 = store void @_ssdm_op_Write.bram.p0i32, i15 %data_ram_addr_1, i32 %shl_ln236_2, i4 %shl_ln236" [../../execute.cpp:236->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 319 'store' 'store_ln236' <Predicate = (d_i_is_store & msize == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln237 = br void %_ZL9mem_storePi7ap_uintILi17EEiS0_ILi2EE.68.exit.i" [../../execute.cpp:237->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 320 'br' 'br_ln237' <Predicate = (d_i_is_store & msize == 1)> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln257 = br void %if.end.i" [../../execute.cpp:257->../../rv32i_npp_ip.cpp:54]   --->   Operation 321 'br' 'br_ln257' <Predicate = (d_i_is_store)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (2.18ns)   --->   "%br_ln258 = br i1 %d_i_is_load, void %if.end14.i, void %if.then9.i_ifconv" [../../execute.cpp:258->../../rv32i_npp_ip.cpp:54]   --->   Operation 322 'br' 'br_ln258' <Predicate = true> <Delay = 2.18>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%a1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_30, i32 1" [../../execute.cpp:166->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 323 'bitselect' 'a1_1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 324 [1/2] (3.25ns)   --->   "%w = load i15 %data_ram_addr_3" [../../execute.cpp:175->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 324 'load' 'w' <Predicate = (d_i_is_load)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%b0 = trunc i32 %w" [../../execute.cpp:176->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 325 'trunc' 'b0' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%b1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 8, i32 15" [../../execute.cpp:178->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 326 'partselect' 'b1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%h0 = trunc i32 %w" [../../execute.cpp:180->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 327 'trunc' 'h0' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%b2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 16, i32 23" [../../execute.cpp:182->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 328 'partselect' 'b2' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%b3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %w, i32 24, i32 31" [../../execute.cpp:184->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 329 'partselect' 'b3' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%h1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %w, i32 16, i32 31" [../../execute.cpp:186->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 330 'partselect' 'h1' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (1.56ns)   --->   "%icmp_ln188 = icmp_eq  i2 %a01, i2 2" [../../execute.cpp:188->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 331 'icmp' 'icmp_ln188' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (1.56ns)   --->   "%icmp_ln188_1 = icmp_eq  i2 %a01, i2 1" [../../execute.cpp:188->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 332 'icmp' 'icmp_ln188_1' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (1.56ns)   --->   "%icmp_ln188_2 = icmp_eq  i2 %a01, i2 0" [../../execute.cpp:188->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 333 'icmp' 'icmp_ln188_2' <Predicate = (d_i_is_load)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln188, i1 %icmp_ln188_1, i1 %icmp_ln188_2" [../../execute.cpp:188->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 334 'bitconcatenate' 'sel_tmp3' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.70ns)   --->   "%b = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 %b2, i3 2, i8 %b1, i3 1, i8 %b0, i3 0, i8 %b3, i8 0, i3 %sel_tmp3" [../../execute.cpp:182->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 335 'sparsemux' 'b' <Predicate = (d_i_is_load)> <Delay = 1.70> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i8 %b" [../../execute.cpp:195->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 336 'sext' 'sext_ln195' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i8 %b" [../../execute.cpp:196->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 337 'zext' 'zext_ln196' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.80ns)   --->   "%h = select i1 %a1_1, i16 %h1, i16 %h0" [../../execute.cpp:197->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 338 'select' 'h' <Predicate = (d_i_is_load)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i16 %h" [../../execute.cpp:199->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 339 'sext' 'sext_ln199' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i16 %h" [../../execute.cpp:200->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 340 'zext' 'zext_ln200' <Predicate = (d_i_is_load)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (2.18ns)   --->   "%switch_ln201 = switch i3 %d_i_func3, void %sw.bb34.i.i, i3 0, void %sw.bb28.i.i, i3 1, void %sw.bb29.i.i, i3 2, void %sw.bb30.i.i, i3 3, void %sw.bb31.i.i, i3 4, void %sw.bb32.i.i, i3 5, void %if.end14.i" [../../execute.cpp:201->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 341 'switch' 'switch_ln201' <Predicate = (d_i_is_load)> <Delay = 2.18>
ST_5 : Operation 342 [1/1] (2.18ns)   --->   "%br_ln211 = br void %if.end14.i" [../../execute.cpp:211->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 342 'br' 'br_ln211' <Predicate = (d_i_is_load & d_i_func3 == 4)> <Delay = 2.18>
ST_5 : Operation 343 [1/1] (2.18ns)   --->   "%br_ln209 = br void %if.end14.i" [../../execute.cpp:209->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 343 'br' 'br_ln209' <Predicate = (d_i_is_load & d_i_func3 == 3)> <Delay = 2.18>
ST_5 : Operation 344 [1/1] (2.18ns)   --->   "%br_ln207 = br void %if.end14.i" [../../execute.cpp:207->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 344 'br' 'br_ln207' <Predicate = (d_i_is_load & d_i_func3 == 2)> <Delay = 2.18>
ST_5 : Operation 345 [1/1] (2.18ns)   --->   "%br_ln205 = br void %if.end14.i" [../../execute.cpp:205->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 345 'br' 'br_ln205' <Predicate = (d_i_is_load & d_i_func3 == 1)> <Delay = 2.18>
ST_5 : Operation 346 [1/1] (2.18ns)   --->   "%br_ln203 = br void %if.end14.i" [../../execute.cpp:203->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 346 'br' 'br_ln203' <Predicate = (d_i_is_load & d_i_func3 == 0)> <Delay = 2.18>
ST_5 : Operation 347 [1/1] (2.18ns)   --->   "%br_ln216 = br void %if.end14.i" [../../execute.cpp:216->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54]   --->   Operation 347 'br' 'br_ln216' <Predicate = (d_i_is_load & d_i_func3 == 7) | (d_i_is_load & d_i_func3 == 6)> <Delay = 2.18>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%result_35 = phi i32 0, void %sw.bb34.i.i, i32 %zext_ln196, void %sw.bb32.i.i, i32 0, void %sw.bb31.i.i, i32 %w, void %sw.bb30.i.i, i32 %sext_ln199, void %sw.bb29.i.i, i32 %sext_ln195, void %sw.bb28.i.i, i32 %result_30, void %if.end.i, i32 %zext_ln200, void %if.then9.i_ifconv"   --->   Operation 348 'phi' 'result_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (1.78ns)   --->   "%icmp_ln22 = icmp_ne  i5 %d_i_rd, i5 0" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 349 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction, i32 2, i32 5" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 350 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %tmp_8" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 351 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (1.78ns)   --->   "%icmp_ln22_1 = icmp_ne  i5 %or_ln, i5 24" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 352 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.97ns)   --->   "%and_ln22 = and i1 %icmp_ln22, i1 %icmp_ln22_1" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 353 'and' 'and_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %and_ln22, void %_ZL9write_regPi21decoded_instruction_si.41.exit.i, void %if.then.i.i" [../../execute.cpp:22->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 354 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (1.89ns)   --->   "%switch_ln25 = switch i5 %d_i_rd, void %arrayidx.i23.i240.case.31, i5 0, void %arrayidx.i23.i240.case.0, i5 1, void %arrayidx.i23.i240.case.1, i5 2, void %arrayidx.i23.i240.case.2, i5 3, void %arrayidx.i23.i240.case.3, i5 4, void %arrayidx.i23.i240.case.4, i5 5, void %arrayidx.i23.i240.case.5, i5 6, void %arrayidx.i23.i240.case.6, i5 7, void %arrayidx.i23.i240.case.7, i5 8, void %arrayidx.i23.i240.case.8, i5 9, void %arrayidx.i23.i240.case.9, i5 10, void %arrayidx.i23.i240.case.10, i5 11, void %arrayidx.i23.i240.case.11, i5 12, void %arrayidx.i23.i240.case.12, i5 13, void %arrayidx.i23.i240.case.13, i5 14, void %arrayidx.i23.i240.case.14, i5 15, void %arrayidx.i23.i240.case.15, i5 16, void %arrayidx.i23.i240.case.16, i5 17, void %arrayidx.i23.i240.case.17, i5 18, void %arrayidx.i23.i240.case.18, i5 19, void %arrayidx.i23.i240.case.19, i5 20, void %arrayidx.i23.i240.case.20, i5 21, void %arrayidx.i23.i240.case.21, i5 22, void %arrayidx.i23.i240.case.22, i5 23, void %arrayidx.i23.i240.case.23, i5 24, void %arrayidx.i23.i240.case.24, i5 25, void %arrayidx.i23.i240.case.25, i5 26, void %arrayidx.i23.i240.case.26, i5 27, void %arrayidx.i23.i240.case.27, i5 28, void %arrayidx.i23.i240.case.28, i5 29, void %arrayidx.i23.i240.case.29, i5 30, void %if.then.i.i._ZL9write_regPi21decoded_instruction_si.41.exit.i_crit_edge" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 355 'switch' 'switch_ln25' <Predicate = (and_ln22)> <Delay = 1.89>
ST_6 : Operation 356 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_30" [../../rv32i_npp_ip.cpp:36]   --->   Operation 356 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 30)> <Delay = 1.58>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 357 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 30)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_29" [../../rv32i_npp_ip.cpp:36]   --->   Operation 358 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 29)> <Delay = 1.58>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 359 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 29)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_28" [../../rv32i_npp_ip.cpp:36]   --->   Operation 360 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 28)> <Delay = 1.58>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 361 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 28)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_27" [../../rv32i_npp_ip.cpp:36]   --->   Operation 362 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 27)> <Delay = 1.58>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 363 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 27)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_26" [../../rv32i_npp_ip.cpp:36]   --->   Operation 364 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 26)> <Delay = 1.58>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 365 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 26)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_25" [../../rv32i_npp_ip.cpp:36]   --->   Operation 366 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 25)> <Delay = 1.58>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 367 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 25)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_24" [../../rv32i_npp_ip.cpp:36]   --->   Operation 368 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 24)> <Delay = 1.58>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 369 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 24)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_23" [../../rv32i_npp_ip.cpp:36]   --->   Operation 370 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 23)> <Delay = 1.58>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 371 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 23)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_22" [../../rv32i_npp_ip.cpp:36]   --->   Operation 372 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 22)> <Delay = 1.58>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 373 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 22)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_21" [../../rv32i_npp_ip.cpp:36]   --->   Operation 374 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 21)> <Delay = 1.58>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 375 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 21)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_20" [../../rv32i_npp_ip.cpp:36]   --->   Operation 376 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 20)> <Delay = 1.58>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 377 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 20)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_19" [../../rv32i_npp_ip.cpp:36]   --->   Operation 378 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 19)> <Delay = 1.58>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 379 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 19)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_18" [../../rv32i_npp_ip.cpp:36]   --->   Operation 380 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 18)> <Delay = 1.58>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 381 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 18)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_17" [../../rv32i_npp_ip.cpp:36]   --->   Operation 382 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 17)> <Delay = 1.58>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 383 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 17)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_16" [../../rv32i_npp_ip.cpp:36]   --->   Operation 384 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 16)> <Delay = 1.58>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 385 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 16)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_15" [../../rv32i_npp_ip.cpp:36]   --->   Operation 386 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 15)> <Delay = 1.58>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 387 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 15)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_14" [../../rv32i_npp_ip.cpp:36]   --->   Operation 388 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 14)> <Delay = 1.58>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 389 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 14)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_13" [../../rv32i_npp_ip.cpp:36]   --->   Operation 390 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 13)> <Delay = 1.58>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 391 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 13)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_12" [../../rv32i_npp_ip.cpp:36]   --->   Operation 392 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 12)> <Delay = 1.58>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 393 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 12)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_11" [../../rv32i_npp_ip.cpp:36]   --->   Operation 394 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 11)> <Delay = 1.58>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 395 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 11)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_10" [../../rv32i_npp_ip.cpp:36]   --->   Operation 396 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 10)> <Delay = 1.58>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 397 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 10)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_9" [../../rv32i_npp_ip.cpp:36]   --->   Operation 398 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 9)> <Delay = 1.58>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 399 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 9)> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_8" [../../rv32i_npp_ip.cpp:36]   --->   Operation 400 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 8)> <Delay = 1.58>
ST_6 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 401 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 8)> <Delay = 0.00>
ST_6 : Operation 402 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_7" [../../rv32i_npp_ip.cpp:36]   --->   Operation 402 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 7)> <Delay = 1.58>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 403 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 7)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_6" [../../rv32i_npp_ip.cpp:36]   --->   Operation 404 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 6)> <Delay = 1.58>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 405 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 6)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_5" [../../rv32i_npp_ip.cpp:36]   --->   Operation 406 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 5)> <Delay = 1.58>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 407 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 5)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_4" [../../rv32i_npp_ip.cpp:36]   --->   Operation 408 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 4)> <Delay = 1.58>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 409 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 4)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_3" [../../rv32i_npp_ip.cpp:36]   --->   Operation 410 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 3)> <Delay = 1.58>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 411 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 3)> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_2" [../../rv32i_npp_ip.cpp:36]   --->   Operation 412 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 2)> <Delay = 1.58>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 413 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 2)> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_1" [../../rv32i_npp_ip.cpp:36]   --->   Operation 414 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 1)> <Delay = 1.58>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 415 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 1)> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file" [../../rv32i_npp_ip.cpp:36]   --->   Operation 416 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 0)> <Delay = 1.58>
ST_6 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 417 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 0)> <Delay = 0.00>
ST_6 : Operation 418 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %result_35, i32 %reg_file_31" [../../rv32i_npp_ip.cpp:36]   --->   Operation 418 'store' 'store_ln36' <Predicate = (and_ln22 & d_i_rd == 31)> <Delay = 1.58>
ST_6 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln25 = br void %_ZL9write_regPi21decoded_instruction_si.41.exit.i" [../../execute.cpp:25->../../execute.cpp:260->../../rv32i_npp_ip.cpp:54]   --->   Operation 419 'br' 'br_ln25' <Predicate = (and_ln22 & d_i_rd == 31)> <Delay = 0.00>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%cond = trunc i32 %result_35" [../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 420 'trunc' 'cond' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (1.87ns)   --->   "%switch_ln131 = switch i3 %d_i_type, void %sw.default.i.i, i3 1, void %sw.bb.i.i, i3 2, void %sw.bb2.i.i, i3 3, void %sw.bb7.i.i, i3 4, void %sw.bb10.i.i_ifconv, i3 5, void %sw.bb33.i.i, i3 6, void %sw.bb36.i.i" [../../execute.cpp:131->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 421 'switch' 'switch_ln131' <Predicate = true> <Delay = 1.87>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %d_i_imm_5, i32 1, i32 15" [../../execute.cpp:153->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 422 'partselect' 'trunc_ln6' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (1.94ns)   --->   "%add_ln153 = add i15 %trunc_ln6, i15 %pc_1" [../../execute.cpp:153->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 423 'add' 'add_ln153' <Predicate = (d_i_type == 6)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln153, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 424 'store' 'store_ln126' <Predicate = (d_i_type == 6)> <Delay = 2.30>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln154 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:154->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 425 'br' 'br_ln154' <Predicate = (d_i_type == 6)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (1.94ns)   --->   "%add_ln150 = add i15 %pc_1, i15 1" [../../execute.cpp:150->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 426 'add' 'add_ln150' <Predicate = (d_i_type == 5)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln150, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 427 'store' 'store_ln126' <Predicate = (d_i_type == 5)> <Delay = 2.30>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln151 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:151->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 428 'br' 'br_ln151' <Predicate = (d_i_type == 5)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %d_i_imm_5, i32 1, i32 15" [../../execute.cpp:146->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 429 'partselect' 'trunc_ln5' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln147)   --->   "%conv25_i110_i_i_pn = select i1 %cond, i15 %trunc_ln5, i15 1" [../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 430 'select' 'conv25_i110_i_i_pn' <Predicate = (d_i_type == 4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln147 = add i15 %conv25_i110_i_i_pn, i15 %pc_1" [../../execute.cpp:147->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 431 'add' 'add_ln147' <Predicate = (d_i_type == 4)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 432 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln147, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 432 'store' 'store_ln126' <Predicate = (d_i_type == 4)> <Delay = 2.30>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln148 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:148->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 433 'br' 'br_ln148' <Predicate = (d_i_type == 4)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (1.94ns)   --->   "%add_ln142 = add i15 %pc_1, i15 1" [../../execute.cpp:142->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 434 'add' 'add_ln142' <Predicate = (d_i_type == 3)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 435 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln142, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 435 'store' 'store_ln126' <Predicate = (d_i_type == 3)> <Delay = 2.30>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln143 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:143->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 436 'br' 'br_ln143' <Predicate = (d_i_type == 3)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i20 %d_i_imm_5" [../../execute.cpp:138->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 437 'trunc' 'trunc_ln138' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (2.10ns)   --->   "%add_ln138 = add i17 %trunc_ln251, i17 %trunc_ln138" [../../execute.cpp:138->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 438 'add' 'add_ln138' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %add_ln138, i32 2, i32 16" [../../execute.cpp:137->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 439 'partselect' 'trunc_ln4' <Predicate = (d_i_type == 2 & d_i_is_jalr)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (1.94ns)   --->   "%add_ln139 = add i15 %pc_1, i15 1" [../../execute.cpp:139->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 440 'add' 'add_ln139' <Predicate = (d_i_type == 2 & !d_i_is_jalr)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 441 [1/1] (0.75ns)   --->   "%select_ln136 = select i1 %d_i_is_jalr, i15 %trunc_ln4, i15 %add_ln139" [../../execute.cpp:136->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 441 'select' 'select_ln136' <Predicate = (d_i_type == 2)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %select_ln136, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 442 'store' 'store_ln126' <Predicate = (d_i_type == 2)> <Delay = 2.30>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln140 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:140->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 443 'br' 'br_ln140' <Predicate = (d_i_type == 2)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (1.94ns)   --->   "%add_ln133 = add i15 %pc_1, i15 1" [../../execute.cpp:133->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 444 'add' 'add_ln133' <Predicate = (d_i_type == 1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 445 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln133, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 445 'store' 'store_ln126' <Predicate = (d_i_type == 1)> <Delay = 2.30>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln134 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:134->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 446 'br' 'br_ln134' <Predicate = (d_i_type == 1)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (1.94ns)   --->   "%add_ln156 = add i15 %pc_1, i15 1" [../../execute.cpp:156->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 447 'add' 'add_ln156' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 448 [1/1] (2.30ns)   --->   "%store_ln126 = store i15 %add_ln156, i15 %pc" [../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 448 'store' 'store_ln126' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 2.30>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln157 = br void %_Z7execute7ap_uintILi15EEPiS1_21decoded_instruction_sPS0_.11.exit" [../../execute.cpp:157->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54]   --->   Operation 449 'br' 'br_ln157' <Predicate = (d_i_type == 7) | (d_i_type == 0)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (2.55ns)   --->   "%icmp_ln18 = icmp_ne  i32 %instruction, i32 32871" [../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56]   --->   Operation 450 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%next_pc = load i15 %pc" [../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56]   --->   Operation 451 'load' 'next_pc' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (1.94ns)   --->   "%icmp_ln18_1 = icmp_ne  i15 %next_pc, i15 0" [../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56]   --->   Operation 452 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.97ns)   --->   "%or_ln18 = or i1 %icmp_ln18, i1 %icmp_ln18_1" [../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56]   --->   Operation 453 'or' 'or_ln18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %or_ln18, void %do.end, void %do.body.backedge" [../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56]   --->   Operation 454 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%nbi_load = load i32 %nbi" [../../rv32i_npp_ip.cpp:40]   --->   Operation 455 'load' 'nbi_load' <Predicate = (or_ln18)> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %nbi_load, i32 1" [../../rv32i_npp_ip.cpp:40]   --->   Operation 456 'add' 'add_ln40' <Predicate = (or_ln18)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 457 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %add_ln40, i32 %nbi" [../../rv32i_npp_ip.cpp:40]   --->   Operation 457 'store' 'store_ln40' <Predicate = (or_ln18)> <Delay = 1.58>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln40 = br void %do.body" [../../rv32i_npp_ip.cpp:40]   --->   Operation 458 'br' 'br_ln40' <Predicate = (or_ln18)> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%nbi_load_1 = load i32 %nbi" [../../rv32i_npp_ip.cpp:58]   --->   Operation 459 'load' 'nbi_load_1' <Predicate = (!or_ln18)> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_load_1" [../../rv32i_npp_ip.cpp:58]   --->   Operation 460 'write' 'write_ln58' <Predicate = (!or_ln18)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 461 [1/1] (1.58ns)   --->   "%ret_ln64 = ret" [../../rv32i_npp_ip.cpp:64]   --->   Operation 461 'ret' 'ret_ln64' <Predicate = (!or_ln18)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.558ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln126', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54) of variable 'trunc_ln43', ../../rv32i_npp_ip.cpp:43 on local variable 'pc', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54 [86]  (2.304 ns)
	'load' operation 15 bit ('pc', ../../execute.cpp:86->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) on local variable 'pc', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54 [90]  (0.000 ns)
	'getelementptr' operation 15 bit ('code_ram_addr', ../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47) [126]  (0.000 ns)
	'load' operation 32 bit ('instruction', ../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47) on array 'code_ram' [127]  (3.254 ns)

 <State 2>: 9.688ns
The critical path consists of the following:
	'load' operation 32 bit ('instruction', ../../fetch.cpp:12->../../rv32i_npp_ip.cpp:47) on array 'code_ram' [127]  (3.254 ns)
	multiplexor before 'phi' operation 3 bit ('d_i.type') [168]  (2.184 ns)
	multiplexor before 'phi' operation 3 bit ('d_i.type') [168]  (2.184 ns)
	'phi' operation 3 bit ('d_i.type') [168]  (0.000 ns)
	multiplexor before 'phi' operation 20 bit ('d_i.imm') with incoming values : ('sext_ln39', ../../decode.cpp:39->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48) ('sext_ln38', ../../decode.cpp:38->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48) ('sext_ln37', ../../decode.cpp:37->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48) ('d_i.imm', ../../immediate.cpp:24->../../decode.cpp:40->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48) ('d_i.imm', ../../immediate.cpp:31->../../decode.cpp:41->../../decode.cpp:49->../../rv32i_npp_ip.cpp:48) [197]  (2.065 ns)

 <State 3>: 9.538ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('rv2', ../../execute.cpp:16->../../execute.cpp:253->../../rv32i_npp_ip.cpp:54) [200]  (3.205 ns)
	'select' operation 5 bit ('shift', ../../execute.cpp:50->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) [289]  (1.215 ns)
	'ashr' operation 32 bit ('result', ../../execute.cpp:69->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) [296]  (4.420 ns)
	'select' operation 32 bit ('result', ../../execute.cpp:68->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) [298]  (0.698 ns)

 <State 4>: 9.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('zext_ln117', ../../execute.cpp:117->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:111->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln108', ../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:104->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:73->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:68->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:66->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln64_1', ../../execute.cpp:64->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln62_1', ../../execute.cpp:62->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:60->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:55->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:75->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:97->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln95', ../../execute.cpp:95->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:73->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:68->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:66->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln64', ../../execute.cpp:64->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln62', ../../execute.cpp:62->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:60->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:55->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:75->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) [325]  (3.201 ns)
	'phi' operation 32 bit ('result') with incoming values : ('zext_ln117', ../../execute.cpp:117->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:111->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln108', ../../execute.cpp:108->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:104->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:73->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:68->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:66->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln64_1', ../../execute.cpp:64->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln62_1', ../../execute.cpp:62->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:60->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:55->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:75->../../execute.cpp:99->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:97->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln95', ../../execute.cpp:95->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:73->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:68->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:66->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln64', ../../execute.cpp:64->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('zext_ln62', ../../execute.cpp:62->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:60->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:55->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) ('result', ../../execute.cpp:75->../../execute.cpp:91->../../execute.cpp:254->../../rv32i_npp_ip.cpp:54) [325]  (0.000 ns)
	'shl' operation 32 bit ('shl_ln233_2', ../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54) [358]  (3.150 ns)
	'store' operation 0 bit ('store_ln233', ../../execute.cpp:233->../../execute.cpp:257->../../rv32i_npp_ip.cpp:54) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [361]  (3.254 ns)

 <State 5>: 4.961ns
The critical path consists of the following:
	'load' operation 32 bit ('w', ../../execute.cpp:175->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54) on array 'data_ram' [372]  (3.254 ns)
	'sparsemux' operation 8 bit ('b', ../../execute.cpp:182->../../execute.cpp:259->../../rv32i_npp_ip.cpp:54) [383]  (1.707 ns)

 <State 6>: 5.164ns
The critical path consists of the following:
	'add' operation 17 bit ('add_ln138', ../../execute.cpp:138->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54) [532]  (2.107 ns)
	'select' operation 15 bit ('select_ln136', ../../execute.cpp:136->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54) [535]  (0.754 ns)
	'store' operation 0 bit ('store_ln126', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54) of variable 'select_ln136', ../../execute.cpp:136->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54 on local variable 'pc', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54 [536]  (2.304 ns)

 <State 7>: 4.511ns
The critical path consists of the following:
	'load' operation 15 bit ('next_pc', ../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56) on local variable 'pc', ../../execute.cpp:126->../../execute.cpp:261->../../rv32i_npp_ip.cpp:54 [547]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18_1', ../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56) [549]  (1.944 ns)
	'or' operation 1 bit ('or_ln18', ../../rv32i_npp_ip.cpp:18->../../rv32i_npp_ip.cpp:56) [550]  (0.978 ns)
	'store' operation 0 bit ('store_ln40', ../../rv32i_npp_ip.cpp:40) of variable 'add_ln40', ../../rv32i_npp_ip.cpp:40 on local variable 'nbi', ../../rv32i_npp_ip.cpp:40 [555]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
