# Infiresv0.1-RV32IC-Core

## Cores

This repository contains RV32 Core Variants written in Transaction-Level Verilog. This code can be converted into fully synthesizable SystemVerilog or Verilog.

### [Infiresv0.1.0 - RISC-V RV32I Non-pipelined Core ]("https://github.com/shariethernet/Infiresv0.1-RV32IC-Core/tree/main/InfiresRV32I-non-pipelined")
### [Infiresv0.1.1 - RISC-V RVC (16-bit Compressed Instructions)]("https://github.com/shariethernet/Infiresv0.1-RV32IC-Core/tree/main/InfiresRVC")
### [Infiresv0.1.2 - RISC-V RV32I 3 stage pipelined Core ]("https://github.com/shariethernet/Infiresv0.1-RV32IC-Core/tree/main/InfiresRV32I-5stage-pipelined")
### [Infiresv0.1.3 - RISC-V RV32I 5 stage pipelined Core ]("https://github.com/shariethernet/Infiresv0.1-RV32IC-Core/tree/main/InfiresRV32I-5stage-pipelined")

To-Do
Documentation -WIP
