Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  6 17:49:13 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3136 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.878        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.878        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 2.187ns (52.573%)  route 1.973ns (47.427%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.503 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.503    clk_gen/count20_carry__5_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.760 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.760    clk_gen/p_0_in[30]
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y7          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.129ns (51.903%)  route 1.973ns (48.097%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.503 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.503    clk_gen/count20_carry__5_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.702 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.702    clk_gen/p_0_in[31]
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y7          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 2.108ns (51.655%)  route 1.973ns (48.345%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.503 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.503    clk_gen/count20_carry__5_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.681 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.681    clk_gen/p_0_in[29]
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y7          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.092ns (51.465%)  route 1.973ns (48.535%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.665 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.665    clk_gen/p_0_in[28]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 2.087ns (51.405%)  route 1.973ns (48.595%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.660 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.660    clk_gen/p_0_in[26]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.029ns (50.701%)  route 1.973ns (49.299%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.602 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.602    clk_gen/p_0_in[27]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.008ns (50.441%)  route 1.973ns (49.559%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.403 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.403    clk_gen/count20_carry__4_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.581 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.581    clk_gen/p_0_in[25]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y6          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.992ns (50.241%)  route 1.973ns (49.759%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.565 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.565    clk_gen/p_0_in[24]
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y5          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.987ns (50.178%)  route 1.973ns (49.822%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.560 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.560    clk_gen/p_0_in[22]
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y5          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.929ns (49.437%)  route 1.973ns (50.563%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.600ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.441     4.600    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y2          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.398     4.998 r  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.794     5.792    clk_gen/count2[0]
    SLICE_X65Y2          LUT4 (Prop_lut4_I1_O)        0.246     6.038 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.237     6.275    clk_gen/count20_carry_i_8_n_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I4_O)        0.267     6.542 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.942     7.484    clk_gen/count20_carry_i_4_n_0
    SLICE_X64Y0          LUT5 (Prop_lut5_I2_O)        0.105     7.589 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.589    clk_gen/count2_0[4]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.903 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_gen/count20_carry_n_0
    SLICE_X64Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.003 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.003    clk_gen/count20_carry__0_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.103 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.103    clk_gen/count20_carry__1_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.203 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.203    clk_gen/count20_carry__2_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.303 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.303    clk_gen/count20_carry__3_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.502 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.502    clk_gen/p_0_in[23]
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.331    14.331    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y5          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.241    14.572    
                         clock uncertainty           -0.035    14.537    
    SLICE_X64Y5          FDRE (Setup_fdre_C_D)        0.101    14.638    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.275ns (69.948%)  route 0.118ns (30.052%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.479    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_gen/count2_reg[2]/Q
                         net (fo=2, routed)           0.118     1.761    clk_gen/count2[2]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.872 r  clk_gen/count20_carry/O[1]
                         net (fo=1, routed)           0.000     1.872    clk_gen/p_0_in[2]
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     1.994    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.613    clk_gen/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.478    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.122     1.764    clk_gen/count2[15]
    SLICE_X64Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.874    clk_gen/p_0_in[15]
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.134     1.612    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.208%)  route 0.122ns (30.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.479    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.122     1.765    clk_gen/count2[7]
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.875    clk_gen/p_0_in[7]
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     1.994    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134     1.613    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.478    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.124     1.766    clk_gen/count2[27]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.876    clk_gen/p_0_in[27]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y6          FDRE (Hold_fdre_C_D)         0.134     1.612    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.477    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.124     1.765    clk_gen/count2[31]
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.875    clk_gen/p_0_in[31]
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y7          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y7          FDRE (Hold_fdre_C_D)         0.134     1.611    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.532%)  route 0.126ns (31.468%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.479    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.126     1.769    clk_gen/count2[3]
    SLICE_X64Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.879    clk_gen/p_0_in[3]
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     1.994    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y0          FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.134     1.613    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.704%)  route 0.181ns (49.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.479    clk_gen/clk_5KHz_reg_0
    SLICE_X65Y1          FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.181     1.801    clk_gen/CLK
    SLICE_X65Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.846    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X65Y1          FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     1.994    clk_gen/clk_5KHz_reg_0
    SLICE_X65Y1          FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y1          FDRE (Hold_fdre_C_D)         0.091     1.570    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.016%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.596     1.479    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y1          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.147     1.790    clk_gen/count2[8]
    SLICE_X64Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.835    clk_gen/count2_0[8]
    SLICE_X64Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.899 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.899    clk_gen/p_0_in[8]
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     1.994    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y1          FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X64Y1          FDRE (Hold_fdre_C_D)         0.134     1.613    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.310ns (71.774%)  route 0.122ns (28.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.478    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y3          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.122     1.764    clk_gen/count2[15]
    SLICE_X64Y3          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.910    clk_gen/p_0_in[16]
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y3          FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y3          FDRE (Hold_fdre_C_D)         0.134     1.612    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.482%)  route 0.124ns (28.518%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.595     1.478    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  clk_gen/count2_reg[27]/Q
                         net (fo=2, routed)           0.124     1.766    clk_gen/count2[27]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.912 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.912    clk_gen/p_0_in[28]
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     1.993    clk_gen/clk_5KHz_reg_0
    SLICE_X64Y6          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y6          FDRE (Hold_fdre_C_D)         0.134     1.612    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y1    clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y2    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y2    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y2    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y2    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y3    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y3    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y3    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y3    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    clk_gen/count2_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    clk_gen/count2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    clk_gen/count2_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y6    clk_gen/count2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_gen/count2_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_gen/count2_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y7    clk_gen/count2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y33   reg_hex_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   reg_hex_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y36   reg_hex_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y27   reg_hex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y1    clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y2    clk_gen/count2_reg[12]/C



