// SPDX-FileCopyrightText: Â© 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#include <stdint.h>
#include "dataflow_api.h"
#include "hostdevcommon/common_values.hpp"
#include "tt_eager/tt_dnn/kernels/dataflow/generate_reduce_scaler.hpp"
#include "tt_eager/tt_dnn/kernels/dataflow/generate_bcast_scalar.hpp"
// #include "debug/dprint.h"


void kernel_main() {
    constexpr bool is_mcast_sender                  = get_compile_time_arg_val(0) == 1;
    constexpr bool fuse_gamma                       = get_compile_time_arg_val(1) == 1;
    constexpr bool fuse_beta                        = get_compile_time_arg_val(2) == 1;
    constexpr bool gamma_is_dram                    = get_compile_time_arg_val(3) == 1;
    constexpr bool beta_is_dram                     = get_compile_time_arg_val(4) == 1;
    constexpr bool input_mask_is_dram                = get_compile_time_arg_val(5) == 1;

    constexpr uint32_t num_cols_tile_gamma_beta       = get_compile_time_arg_val(6);

    constexpr uint32_t per_core_N                     = get_compile_time_arg_val(7);
    constexpr uint32_t per_core_N_bytes                = get_compile_time_arg_val(8);
    constexpr uint32_t per_core_N_bytes_with_stride    = get_compile_time_arg_val(9);

    constexpr uint32_t num_groups_per_core              = get_compile_time_arg_val(10);
    constexpr uint32_t num_batches_per_core              = get_compile_time_arg_val(11);
    constexpr uint32_t block_w              = get_compile_time_arg_val(12);

    #define stick_size_is_pow2 get_compile_time_arg_val(13) == 1
    #if (stick_size_is_pow2)
    constexpr uint32_t log_base_2_of_page_size = get_compile_time_arg_val(14);
    #else
    constexpr uint32_t page_size = get_compile_time_arg_val(14);
    #endif


    const uint32_t gamma_addr                     = get_arg_val<uint32_t>(3);
    const uint32_t beta_addr                      = get_arg_val<uint32_t>(4);
    const uint32_t input_mask_addr                 = get_arg_val<uint32_t>(5);
    const uint32_t gamma_tile_start_id            = get_arg_val<uint32_t>(6);
    const uint32_t beta_tile_start_id             = get_arg_val<uint32_t>(7);
    const uint32_t input_mask_tile_start_id             = get_arg_val<uint32_t>(8);

    // DPRINT << "gamma_tile_start_id " <<gamma_tile_start_id<<ENDL();
    // DPRINT << "beta_tile_start_id " <<beta_tile_start_id<<ENDL();
    // DPRINT << "input_mask_tile_start_id " <<input_mask_tile_start_id<<ENDL();

    constexpr uint32_t cb_gamma = tt::CB::c_in5;
    constexpr uint32_t cb_beta = tt::CB::c_in6;
    constexpr uint32_t cb_out0 = tt::CB::c_out0;
    constexpr uint32_t cb_input_mask = tt::CB::c_intermed4;

    // constexpr uint32_t block_w = 4;
    const uint32_t single_tile_size_bytes = get_tile_size(cb_gamma);
    const uint32_t input_mask_single_tile_size_bytes = get_tile_size(cb_input_mask);
    const DataFormat input_mask_data_format = get_dataformat(cb_input_mask);

    // input mask
    const InterleavedAddrGenFast<input_mask_is_dram> mask = {
        .bank_base_address = input_mask_addr,
        .page_size = input_mask_single_tile_size_bytes,
        .data_format = input_mask_data_format
    };

    for (uint32_t b=0; b < num_batches_per_core; ++b) {
        uint32_t input_mask_tile_id = input_mask_tile_start_id;
        for (uint32_t i=0; i < num_groups_per_core; ++i) {
            cb_reserve_back(cb_input_mask, block_w);
            uint32_t l1_write_addr_input_mask = get_write_ptr(cb_input_mask);
            for (uint32_t j=0; j < block_w; ++j) {
                noc_async_read_tile(input_mask_tile_id, mask, l1_write_addr_input_mask);
                l1_write_addr_input_mask += input_mask_single_tile_size_bytes;
                input_mask_tile_id += 1;
            }
            noc_async_read_barrier();
            cb_push_back(cb_input_mask, block_w);

            if (i == 0 and b == 0) {
                constexpr uint32_t cb_in_2 = tt::CB::c_in2;
                const uint32_t scalar_w = get_arg_val<uint32_t>(1);
                generate_reduce_scaler(cb_in_2, scalar_w);


                if constexpr(is_mcast_sender) {
                    constexpr uint32_t cb_in_4 = tt::CB::c_in4;
                    const uint32_t scalar_c = get_arg_val<uint32_t>(0);
                    generate_reduce_scaler(cb_in_4, scalar_c);
                }

                constexpr uint32_t eps_cb_id = tt::CB::c_in3;
                const uint32_t eps = get_arg_val<uint32_t>(2);
                generate_bcast_col_scalar(eps_cb_id, eps);

                if constexpr(fuse_gamma) {
                    const uint32_t gamma_tile_bytes = get_tile_size(cb_gamma);
                    #if (stick_size_is_pow2)
                    const InterleavedPow2AddrGen<gamma_is_dram> gamma = {
                        .bank_base_address = gamma_addr,
                        .log_base_2_of_page_size = log_base_2_of_page_size
                    };
                    #else
                    const InterleavedAddrGen<gamma_is_dram> gamma = {
                        .bank_base_address = gamma_addr,
                        .page_size = page_size
                    };
                    #endif

                    cb_reserve_back(cb_gamma, num_cols_tile_gamma_beta);
                    uint32_t l1_write_addr_gamma = get_write_ptr(cb_gamma);
                    for (uint32_t w = 0; w < num_cols_tile_gamma_beta; w++) {
                        uint32_t tile_id = gamma_tile_start_id + w;
                        uint64_t gamma_noc_addr = get_noc_addr(tile_id, gamma);
                        noc_async_read(gamma_noc_addr, l1_write_addr_gamma, 32);
                        gamma_noc_addr += 32;
                        noc_async_read(gamma_noc_addr, l1_write_addr_gamma + 512, 32);
                        l1_write_addr_gamma += gamma_tile_bytes;
                    }
                    noc_async_read_barrier();
                    cb_push_back(cb_gamma, num_cols_tile_gamma_beta);
                }

                if constexpr(fuse_beta) {
                    const uint32_t beta_tile_bytes = get_tile_size(cb_beta);
                    #if (stick_size_is_pow2)
                    const InterleavedPow2AddrGen<beta_is_dram> beta = {
                        .bank_base_address = beta_addr,
                        .log_base_2_of_page_size = log_base_2_of_page_size
                    };
                    #else
                    const InterleavedAddrGen<beta_is_dram> beta = {
                        .bank_base_address = beta_addr,
                        .page_size = page_size
                    };
                    #endif

                    uint32_t l1_write_addr_beta = get_write_ptr(cb_beta);
                    cb_reserve_back(cb_beta, num_cols_tile_gamma_beta);
                    for (uint32_t w = 0; w < num_cols_tile_gamma_beta; w++) {
                        uint32_t tile_id = beta_tile_start_id + w;
                        uint64_t beta_noc_addr = get_noc_addr(tile_id, beta);
                        noc_async_read(beta_noc_addr, l1_write_addr_beta, 32);
                        beta_noc_addr += 32;
                        noc_async_read(beta_noc_addr, l1_write_addr_beta + 512, 32);
                        l1_write_addr_beta += beta_tile_bytes;
                    }
                    noc_async_read_barrier();
                    cb_push_back(cb_beta, num_cols_tile_gamma_beta);
                }
            }
        }
    }

}
