
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000721                       # Number of seconds simulated
sim_ticks                                   720787500                       # Number of ticks simulated
final_tick                                  720787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  18359                       # Simulator instruction rate (inst/s)
host_op_rate                                    34382                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9305429                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654092                       # Number of bytes of host memory used
host_seconds                                    77.46                       # Real time elapsed on the host
sim_insts                                     1422039                       # Number of instructions simulated
sim_ops                                       2663161                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            51136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            85056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              136192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        51136                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51136                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               799                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1329                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2128                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            70944627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           118004266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              188948893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       70944627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          70944627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           70944627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          118004266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             188948893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         2128                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2128                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  136192                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   136192                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               157                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               171                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      720633000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2128                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1653                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      318                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      118                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          414                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     325.101449                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    190.617789                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    332.126561                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           160     38.65%     38.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           76     18.36%     57.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           44     10.63%     67.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           33      7.97%     75.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           17      4.11%     79.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      3.62%     83.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      2.42%     85.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           15      3.62%     89.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           44     10.63%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           414                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      31140250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 71040250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    10640000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14633.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33383.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        188.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     188.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.48                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.48                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.09                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1706                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.17                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      338643.33                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.17                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6154680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              15458400                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1075200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        117946110                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         26006400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          88059060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               287111595                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             398.330430                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             684007750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1373500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13024000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     357707500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     67727250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       22291500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    258663750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1906380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    998085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  9039240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              27466590                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1512960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        215081520                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         58740960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           9330120                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               380008095                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             527.212382                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             656486750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1387500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       23684000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      31972500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    152954000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       39098250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    471691250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  507481                       # Number of BP lookups
system.cpu.branchPred.condPredicted            507481                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             27793                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               269198                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   18949                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2148                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          269198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             186123                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            83075                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        15480                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      428016                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      240778                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2444                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           544                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      268772                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           416                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  1350                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       720787500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1441576                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             502079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2113909                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      507481                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             205072                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        853832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   55844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1161                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          130                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    268407                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7330                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1385590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.899643                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.468097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   721926     52.10%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    44457      3.21%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34076      2.46%     57.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    71296      5.15%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    50125      3.62%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36521      2.64%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    39398      2.84%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30601      2.21%     74.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   357190     25.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1385590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.352032                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.466387                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   471372                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                297215                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    534583                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 54498                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27922                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3813540                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  27922                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   501988                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133023                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          38220                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    554572                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                129865                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3682974                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   141                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  53650                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4364                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  68020                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4028046                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9523318                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5507926                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11865                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2936644                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1091402                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2316                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2344                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    206549                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               472828                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              270195                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             26326                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12178                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3442022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6300                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3194207                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9266                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          785160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1148436                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           4920                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1385590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.305305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.425329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              550297     39.72%     39.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              115767      8.36%     48.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              137863      9.95%     58.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              143473     10.35%     68.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              136339      9.84%     78.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              114679      8.28%     86.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               92779      6.70%     93.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               58274      4.21%     97.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36119      2.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1385590                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36009     90.41%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   283      0.71%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1786      4.48%     95.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1556      3.91%     99.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.06%     99.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              170      0.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6809      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2496400     78.15%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1753      0.05%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   335      0.01%     78.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4419      0.14%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               436427     13.66%     92.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              246206      7.71%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1049      0.03%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            809      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3194207                       # Type of FU issued
system.cpu.iq.rate                           2.215774                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       39829                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012469                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7809976                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4225578                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3103659                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13123                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               7976                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5896                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3220460                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6767                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            33523                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       102034                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57130                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1342                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27922                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   97482                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 23001                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3448322                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1080                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                472828                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               270195                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3628                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 22915                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        33448                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                38595                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3135644                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                427924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58563                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       668675                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   372321                       # Number of branches executed
system.cpu.iew.exec_stores                     240751                       # Number of stores executed
system.cpu.iew.exec_rate                     2.175150                       # Inst execution rate
system.cpu.iew.wb_sent                        3120398                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3109555                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2202618                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3509163                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.157052                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.627676                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          785173                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1380                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27868                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1264208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.106585                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.673552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       570966     45.16%     45.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150317     11.89%     57.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       102318      8.09%     65.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       164029     12.97%     78.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        40323      3.19%     81.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53613      4.24%     85.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        25862      2.05%     87.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        22648      1.79%     89.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       134132     10.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1264208                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1422039                       # Number of instructions committed
system.cpu.commit.committedOps                2663161                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         583859                       # Number of memory references committed
system.cpu.commit.loads                        370794                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                     331842                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5210                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2657617                       # Number of committed integer instructions.
system.cpu.commit.function_calls                15241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2096      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2071617     77.79%     77.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.05%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     77.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4238      0.16%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          369986     13.89%     91.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         212913      7.99%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2663161                       # Class of committed instruction
system.cpu.commit.bw_lim_events                134132                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4578410                       # The number of ROB reads
system.cpu.rob.rob_writes                     7020621                       # The number of ROB writes
system.cpu.timesIdled                            3606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1422039                       # Number of Instructions Simulated
system.cpu.committedOps                       2663161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.013739                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.013739                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.986447                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.986447                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4557298                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2495492                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9460                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4406                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1811977                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   903087                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1461010                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               577                       # number of replacements
system.cpu.dcache.tags.tagsinuse           730.028453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              600891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.350379                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   730.028453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.712918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.712918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1007                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          769                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.983398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1209154                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1209154                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       388961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          388961                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       211930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211930                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        600891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           600891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       600891                       # number of overall hits
system.cpu.dcache.overall_hits::total          600891                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1759                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1135                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2894                       # number of overall misses
system.cpu.dcache.overall_misses::total          2894                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     85409500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     85409500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     89181000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     89181000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    174590500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    174590500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    174590500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    174590500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       390720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       390720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       603785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       603785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       603785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       603785                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004502                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48555.713474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48555.713474                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78573.568282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78573.568282                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60328.438148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60328.438148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60328.438148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60328.438148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          411                       # number of writebacks
system.cpu.dcache.writebacks::total               411                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1307                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1310                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1132                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     22988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     87861500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87861500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    110849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110849500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    110849500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110849500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002623                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50858.407080                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50858.407080                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77616.166078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77616.166078                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69980.744949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69980.744949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69980.744949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69980.744949                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             10401                       # number of replacements
system.cpu.icache.tags.tagsinuse           252.179009                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              257251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10657                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.139157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   252.179009                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.985074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            547465                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           547465                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       257251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257251                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        257251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       257251                       # number of overall hits
system.cpu.icache.overall_hits::total          257251                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11153                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11153                       # number of overall misses
system.cpu.icache.overall_misses::total         11153                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    212216995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    212216995                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    212216995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    212216995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    212216995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    212216995                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       268404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       268404                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268404                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       268404                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268404                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.041553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041553                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.041553                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041553                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.041553                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041553                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19027.794764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19027.794764                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19027.794764                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19027.794764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19027.794764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19027.794764                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1398                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.687500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          495                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10658                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10658                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    182126499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182126499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    182126499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182126499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    182126499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182126499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.039709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.039709                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.039709                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.039709                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.039709                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.039709                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17088.243479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17088.243479                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17088.243479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17088.243479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17088.243479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17088.243479                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          23220                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        10980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               11109                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           411                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             10570                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1132                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1132                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          11110                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        31716                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3745                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   35461                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       682048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       127680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   809728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              12245                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001388                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.037236                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    12228     99.86%     99.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                       17      0.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                12245                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             12021000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15985500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2378495                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    3                       # number of replacements
system.l2cache.tags.tagsinuse             1427.074062                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  21075                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2129                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.899014                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.149294                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   599.983004                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   826.941764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.146480                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.201890                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.348407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1841                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.519043                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               187777                       # Number of tag accesses
system.l2cache.tags.data_accesses              187777                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          411                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          411                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         9858                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        10096                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             9858                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              254                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10112                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            9858                       # number of overall hits
system.l2cache.overall_hits::cpu.data             254                       # number of overall hits
system.l2cache.overall_hits::total              10112                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1116                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1116                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          800                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1014                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            800                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1330                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2130                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           800                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1330                       # number of overall misses
system.l2cache.overall_misses::total             2130                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     85992000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     85992000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     62599000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     19782500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     82381500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     62599000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    105774500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    168373500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     62599000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    105774500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    168373500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          411                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1132                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        10658                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          452                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        11110                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        10658                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         1584                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12242                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        10658                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         1584                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12242                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.985866                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.985866                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.075061                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.473451                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.091269                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.075061                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.839646                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.173991                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.075061                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.839646                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.173991                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 77053.763441                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77053.763441                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 78248.750000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 92441.588785                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81244.082840                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 78248.750000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79529.699248                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79048.591549                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 78248.750000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79529.699248                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79048.591549                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data         1116                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1116                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          800                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          213                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1013                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          800                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1329                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2129                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          800                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1329                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2129                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     74832000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     74832000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     54609000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     17592500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     72201500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     54609000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     92424500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    147033500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     54609000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     92424500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    147033500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985866                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.985866                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.075061                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.471239                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.091179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.075061                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.839015                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.173909                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.075061                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.839015                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.173909                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67053.763441                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67053.763441                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 68261.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82593.896714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71274.925962                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68261.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69544.394281                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69062.235791                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68261.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69544.394281                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69062.235791                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    720787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1012                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1116                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1116                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1012                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         4258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       136192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       136192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  136192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2128                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1065000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5769250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
