#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG2` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG2` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec>;
#[doc = "Field `TYPE_64` reader - 0:0\\]
Type for slv_events_in\\[0\\]
0=level"]
pub type Type64R = crate::BitReader;
#[doc = "Field `TYPE_64` writer - 0:0\\]
Type for slv_events_in\\[0\\]
0=level"]
pub type Type64W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_65` reader - 1:1\\]
Type for slv_events_in\\[1\\]
0=level"]
pub type Type65R = crate::BitReader;
#[doc = "Field `TYPE_65` writer - 1:1\\]
Type for slv_events_in\\[1\\]
0=level"]
pub type Type65W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_66` reader - 2:2\\]
Type for slv_events_in\\[2\\]
0=level"]
pub type Type66R = crate::BitReader;
#[doc = "Field `TYPE_66` writer - 2:2\\]
Type for slv_events_in\\[2\\]
0=level"]
pub type Type66W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_67` reader - 3:3\\]
Type for slv_events_in\\[3\\]
0=level"]
pub type Type67R = crate::BitReader;
#[doc = "Field `TYPE_67` writer - 3:3\\]
Type for slv_events_in\\[3\\]
0=level"]
pub type Type67W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_68` reader - 4:4\\]
Type for slv_events_in\\[4\\]
0=level"]
pub type Type68R = crate::BitReader;
#[doc = "Field `TYPE_68` writer - 4:4\\]
Type for slv_events_in\\[4\\]
0=level"]
pub type Type68W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_69` reader - 5:5\\]
Type for slv_events_in\\[5\\]
0=level"]
pub type Type69R = crate::BitReader;
#[doc = "Field `TYPE_69` writer - 5:5\\]
Type for slv_events_in\\[5\\]
0=level"]
pub type Type69W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_70` reader - 6:6\\]
Type for slv_events_in\\[6\\]
0=level"]
pub type Type70R = crate::BitReader;
#[doc = "Field `TYPE_70` writer - 6:6\\]
Type for slv_events_in\\[6\\]
0=level"]
pub type Type70W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_71` reader - 7:7\\]
Type for slv_events_in\\[7\\]
0=level"]
pub type Type71R = crate::BitReader;
#[doc = "Field `TYPE_71` writer - 7:7\\]
Type for slv_events_in\\[7\\]
0=level"]
pub type Type71W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_72` reader - 8:8\\]
Type for slv_events_in\\[8\\]
0=level"]
pub type Type72R = crate::BitReader;
#[doc = "Field `TYPE_72` writer - 8:8\\]
Type for slv_events_in\\[8\\]
0=level"]
pub type Type72W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_73` reader - 9:9\\]
Type for slv_events_in\\[9\\]
0=level"]
pub type Type73R = crate::BitReader;
#[doc = "Field `TYPE_73` writer - 9:9\\]
Type for slv_events_in\\[9\\]
0=level"]
pub type Type73W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_74` reader - 10:10\\]
Type for slv_events_in\\[10\\]
0=level"]
pub type Type74R = crate::BitReader;
#[doc = "Field `TYPE_74` writer - 10:10\\]
Type for slv_events_in\\[10\\]
0=level"]
pub type Type74W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_75` reader - 11:11\\]
Type for slv_events_in\\[11\\]
0=level"]
pub type Type75R = crate::BitReader;
#[doc = "Field `TYPE_75` writer - 11:11\\]
Type for slv_events_in\\[11\\]
0=level"]
pub type Type75W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_76` reader - 12:12\\]
Type for slv_events_in\\[12\\]
0=level"]
pub type Type76R = crate::BitReader;
#[doc = "Field `TYPE_76` writer - 12:12\\]
Type for slv_events_in\\[12\\]
0=level"]
pub type Type76W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_77` reader - 13:13\\]
Type for slv_events_in\\[13\\]
0=level"]
pub type Type77R = crate::BitReader;
#[doc = "Field `TYPE_77` writer - 13:13\\]
Type for slv_events_in\\[13\\]
0=level"]
pub type Type77W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_78` reader - 14:14\\]
Type for slv_events_in\\[14\\]
0=level"]
pub type Type78R = crate::BitReader;
#[doc = "Field `TYPE_78` writer - 14:14\\]
Type for slv_events_in\\[14\\]
0=level"]
pub type Type78W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_79` reader - 15:15\\]
Type for slv_events_in\\[15\\]
0=level"]
pub type Type79R = crate::BitReader;
#[doc = "Field `TYPE_79` writer - 15:15\\]
Type for slv_events_in\\[15\\]
0=level"]
pub type Type79W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_80` reader - 16:16\\]
Type for slv_events_in\\[16\\]
0=level"]
pub type Type80R = crate::BitReader;
#[doc = "Field `TYPE_80` writer - 16:16\\]
Type for slv_events_in\\[16\\]
0=level"]
pub type Type80W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_81` reader - 17:17\\]
Type for slv_events_in\\[17\\]
0=level"]
pub type Type81R = crate::BitReader;
#[doc = "Field `TYPE_81` writer - 17:17\\]
Type for slv_events_in\\[17\\]
0=level"]
pub type Type81W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_82` reader - 18:18\\]
Type for slv_events_in\\[18\\]
0=level"]
pub type Type82R = crate::BitReader;
#[doc = "Field `TYPE_82` writer - 18:18\\]
Type for slv_events_in\\[18\\]
0=level"]
pub type Type82W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_83` reader - 19:19\\]
Type for slv_events_in\\[19\\]
0=level"]
pub type Type83R = crate::BitReader;
#[doc = "Field `TYPE_83` writer - 19:19\\]
Type for slv_events_in\\[19\\]
0=level"]
pub type Type83W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_84` reader - 20:20\\]
Type for slv_events_in\\[20\\]
0=level"]
pub type Type84R = crate::BitReader;
#[doc = "Field `TYPE_84` writer - 20:20\\]
Type for slv_events_in\\[20\\]
0=level"]
pub type Type84W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_85` reader - 21:21\\]
Type for slv_events_in\\[21\\]
0=level"]
pub type Type85R = crate::BitReader;
#[doc = "Field `TYPE_85` writer - 21:21\\]
Type for slv_events_in\\[21\\]
0=level"]
pub type Type85W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_86` reader - 22:22\\]
Type for slv_events_in\\[22\\]
0=level"]
pub type Type86R = crate::BitReader;
#[doc = "Field `TYPE_86` writer - 22:22\\]
Type for slv_events_in\\[22\\]
0=level"]
pub type Type86W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_87` reader - 23:23\\]
Type for slv_events_in\\[23\\]
0=level"]
pub type Type87R = crate::BitReader;
#[doc = "Field `TYPE_87` writer - 23:23\\]
Type for slv_events_in\\[23\\]
0=level"]
pub type Type87W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_88` reader - 24:24\\]
Type for slv_events_in\\[24\\]
0=level"]
pub type Type88R = crate::BitReader;
#[doc = "Field `TYPE_88` writer - 24:24\\]
Type for slv_events_in\\[24\\]
0=level"]
pub type Type88W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_89` reader - 25:25\\]
Type for slv_events_in\\[25\\]
0=level"]
pub type Type89R = crate::BitReader;
#[doc = "Field `TYPE_89` writer - 25:25\\]
Type for slv_events_in\\[25\\]
0=level"]
pub type Type89W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_90` reader - 26:26\\]
Type for slv_events_in\\[26\\]
0=level"]
pub type Type90R = crate::BitReader;
#[doc = "Field `TYPE_90` writer - 26:26\\]
Type for slv_events_in\\[26\\]
0=level"]
pub type Type90W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_91` reader - 27:27\\]
Type for slv_events_in\\[27\\]
0=level"]
pub type Type91R = crate::BitReader;
#[doc = "Field `TYPE_91` writer - 27:27\\]
Type for slv_events_in\\[27\\]
0=level"]
pub type Type91W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_92` reader - 28:28\\]
Type for slv_events_in\\[28\\]
0=level"]
pub type Type92R = crate::BitReader;
#[doc = "Field `TYPE_92` writer - 28:28\\]
Type for slv_events_in\\[28\\]
0=level"]
pub type Type92W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_93` reader - 29:29\\]
Type for slv_events_in\\[29\\]
0=level"]
pub type Type93R = crate::BitReader;
#[doc = "Field `TYPE_93` writer - 29:29\\]
Type for slv_events_in\\[29\\]
0=level"]
pub type Type93W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_94` reader - 30:30\\]
Type for slv_events_in\\[30\\]
0=level"]
pub type Type94R = crate::BitReader;
#[doc = "Field `TYPE_94` writer - 30:30\\]
Type for slv_events_in\\[30\\]
0=level"]
pub type Type94W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_95` reader - 31:31\\]
Type for slv_events_in\\[31\\]
0=level"]
pub type Type95R = crate::BitReader;
#[doc = "Field `TYPE_95` writer - 31:31\\]
Type for slv_events_in\\[31\\]
0=level"]
pub type Type95W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[0\\]
0=level"]
    #[inline(always)]
    pub fn type_64(&self) -> Type64R {
        Type64R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[1\\]
0=level"]
    #[inline(always)]
    pub fn type_65(&self) -> Type65R {
        Type65R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[2\\]
0=level"]
    #[inline(always)]
    pub fn type_66(&self) -> Type66R {
        Type66R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[3\\]
0=level"]
    #[inline(always)]
    pub fn type_67(&self) -> Type67R {
        Type67R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[4\\]
0=level"]
    #[inline(always)]
    pub fn type_68(&self) -> Type68R {
        Type68R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[5\\]
0=level"]
    #[inline(always)]
    pub fn type_69(&self) -> Type69R {
        Type69R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[6\\]
0=level"]
    #[inline(always)]
    pub fn type_70(&self) -> Type70R {
        Type70R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[7\\]
0=level"]
    #[inline(always)]
    pub fn type_71(&self) -> Type71R {
        Type71R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[8\\]
0=level"]
    #[inline(always)]
    pub fn type_72(&self) -> Type72R {
        Type72R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[9\\]
0=level"]
    #[inline(always)]
    pub fn type_73(&self) -> Type73R {
        Type73R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[10\\]
0=level"]
    #[inline(always)]
    pub fn type_74(&self) -> Type74R {
        Type74R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[11\\]
0=level"]
    #[inline(always)]
    pub fn type_75(&self) -> Type75R {
        Type75R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[12\\]
0=level"]
    #[inline(always)]
    pub fn type_76(&self) -> Type76R {
        Type76R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[13\\]
0=level"]
    #[inline(always)]
    pub fn type_77(&self) -> Type77R {
        Type77R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[14\\]
0=level"]
    #[inline(always)]
    pub fn type_78(&self) -> Type78R {
        Type78R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[15\\]
0=level"]
    #[inline(always)]
    pub fn type_79(&self) -> Type79R {
        Type79R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[16\\]
0=level"]
    #[inline(always)]
    pub fn type_80(&self) -> Type80R {
        Type80R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[17\\]
0=level"]
    #[inline(always)]
    pub fn type_81(&self) -> Type81R {
        Type81R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[18\\]
0=level"]
    #[inline(always)]
    pub fn type_82(&self) -> Type82R {
        Type82R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[19\\]
0=level"]
    #[inline(always)]
    pub fn type_83(&self) -> Type83R {
        Type83R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[20\\]
0=level"]
    #[inline(always)]
    pub fn type_84(&self) -> Type84R {
        Type84R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[21\\]
0=level"]
    #[inline(always)]
    pub fn type_85(&self) -> Type85R {
        Type85R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[22\\]
0=level"]
    #[inline(always)]
    pub fn type_86(&self) -> Type86R {
        Type86R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[23\\]
0=level"]
    #[inline(always)]
    pub fn type_87(&self) -> Type87R {
        Type87R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[24\\]
0=level"]
    #[inline(always)]
    pub fn type_88(&self) -> Type88R {
        Type88R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[25\\]
0=level"]
    #[inline(always)]
    pub fn type_89(&self) -> Type89R {
        Type89R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[26\\]
0=level"]
    #[inline(always)]
    pub fn type_90(&self) -> Type90R {
        Type90R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[27\\]
0=level"]
    #[inline(always)]
    pub fn type_91(&self) -> Type91R {
        Type91R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[28\\]
0=level"]
    #[inline(always)]
    pub fn type_92(&self) -> Type92R {
        Type92R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[29\\]
0=level"]
    #[inline(always)]
    pub fn type_93(&self) -> Type93R {
        Type93R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[30\\]
0=level"]
    #[inline(always)]
    pub fn type_94(&self) -> Type94R {
        Type94R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[31\\]
0=level"]
    #[inline(always)]
    pub fn type_95(&self) -> Type95R {
        Type95R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[0\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_64(&mut self) -> Type64W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type64W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[1\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_65(&mut self) -> Type65W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type65W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[2\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_66(&mut self) -> Type66W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type66W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[3\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_67(&mut self) -> Type67W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type67W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[4\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_68(&mut self) -> Type68W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type68W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[5\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_69(&mut self) -> Type69W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type69W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[6\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_70(&mut self) -> Type70W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type70W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[7\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_71(&mut self) -> Type71W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type71W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[8\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_72(&mut self) -> Type72W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type72W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[9\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_73(&mut self) -> Type73W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type73W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[10\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_74(&mut self) -> Type74W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type74W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[11\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_75(&mut self) -> Type75W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type75W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[12\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_76(&mut self) -> Type76W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type76W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[13\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_77(&mut self) -> Type77W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type77W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[14\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_78(&mut self) -> Type78W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type78W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[15\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_79(&mut self) -> Type79W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type79W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[16\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_80(&mut self) -> Type80W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type80W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[17\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_81(&mut self) -> Type81W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type81W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[18\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_82(&mut self) -> Type82W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type82W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[19\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_83(&mut self) -> Type83W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type83W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[20\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_84(&mut self) -> Type84W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type84W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[21\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_85(&mut self) -> Type85W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type85W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[22\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_86(&mut self) -> Type86W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type86W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[23\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_87(&mut self) -> Type87W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type87W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[24\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_88(&mut self) -> Type88W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type88W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[25\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_89(&mut self) -> Type89W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type89W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[26\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_90(&mut self) -> Type90W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type90W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[27\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_91(&mut self) -> Type91W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type91W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[28\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_92(&mut self) -> Type92W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type92W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[29\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_93(&mut self) -> Type93W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type93W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[30\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_94(&mut self) -> Type94W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type94W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[31\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_95(&mut self) -> Type95W<Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec> {
        Type95W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_type_reg2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_type_reg2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_type_reg2::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_type_reg2::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG2 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsTypeReg2Spec {
    const RESET_VALUE: u32 = 0;
}
