<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVBaseInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVBaseInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVBaseInfo.cpp - Top level definitions for RISCV MC ------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains small standalone enum definitions for the RISCV target</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// useful for the compiler back-end and the MC libraries.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVISAInfo_8h.html">llvm/Support/RISCVISAInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetParser_8h.html">llvm/TargetParser/TargetParser.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Triple_8h.html">llvm/TargetParser/Triple.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae51d584e6bd7deb9a5ae3cca19625641">   26</a></span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1SubtargetFeatureKV.html">SubtargetFeatureKV</a> <a class="code" href="namespacellvm.html#ae51d584e6bd7deb9a5ae3cca19625641">RISCVFeatureKV</a>[RISCV::NumSubtargetFeatures];</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVSysReg.html">   28</a></span>&#160;<span class="keyword">namespace </span>RISCVSysReg {</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="RISCVBaseInfo_8cpp.html#a3368cd5ccca9802e3159c46ff2cdf6bd">   29</a></span>&#160;<span class="preprocessor">#define GET_SysRegsList_IMPL</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;} <span class="comment">// namespace RISCVSysReg</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVInsnOpcode.html">   33</a></span>&#160;<span class="keyword">namespace </span>RISCVInsnOpcode {</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="RISCVBaseInfo_8cpp.html#aac7be6f74ab18166ca331d81773bd373">   34</a></span>&#160;<span class="preprocessor">#define GET_RISCVOpcodesList_IMPL</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;} <span class="comment">// namespace RISCVInsnOpcode</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVABI.html">   38</a></span>&#160;<span class="keyword">namespace </span>RISCVABI {</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVABI.html#aaf73f32a2ee0338a1bffa1bc2139c181">   39</a></span>&#160;<a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#aaf73f32a2ee0338a1bffa1bc2139c181">computeTargetABI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> FeatureBits,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                     <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName) {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">auto</span> TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">getTargetABI</a>(ABIName);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">bool</span> IsRV64 = TT.isArch64Bit();</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">bool</span> IsRV32E = FeatureBits[RISCV::FeatureRV32E];</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">if</span> (!ABIName.<a class="code" href="classllvm_1_1StringRef.html#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>() &amp;&amp; TargetABI == <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>) {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>()</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;&#39;&quot;</span> &lt;&lt; ABIName</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;&#39; is not a recognized ABI for this target (ignoring target-abi)\n&quot;</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ABIName.<a class="code" href="classllvm_1_1StringRef.html#a84cd09ccc918883d51a387f0e0f374f3">startswith</a>(<span class="stringliteral">&quot;ilp32&quot;</span>) &amp;&amp; IsRV64) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;32-bit ABIs are not supported for 64-bit targets (ignoring &quot;</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;              <span class="stringliteral">&quot;target-abi)\n&quot;</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ABIName.<a class="code" href="classllvm_1_1StringRef.html#a84cd09ccc918883d51a387f0e0f374f3">startswith</a>(<span class="stringliteral">&quot;lp64&quot;</span>) &amp;&amp; !IsRV64) {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>() &lt;&lt; <span class="stringliteral">&quot;64-bit ABIs are not supported for 32-bit targets (ignoring &quot;</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;              <span class="stringliteral">&quot;target-abi)\n&quot;</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsRV32E &amp;&amp; TargetABI != <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">ABI_ILP32E</a> &amp;&amp; TargetABI != <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="comment">// TODO: move this checking to RISCVTargetLowering and RISCVAsmParser</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">errs</a>()</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;Only the ilp32e ABI is supported for RV32E (ignoring target-abi)\n&quot;</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  }</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">if</span> (TargetABI != <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>)</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">return</span> TargetABI;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// If no explicit ABI is given, try to compute the default ABI.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">auto</span> ISAInfo = <a class="code" href="namespacellvm_1_1RISCVFeatures.html#aeff18ccfe73c98dd2078d7523eb4db04">RISCVFeatures::parseFeatureBits</a>(IsRV64, FeatureBits);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">if</span> (!ISAInfo)</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(ISAInfo.takeError());</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">getTargetABI</a>((*ISAInfo)-&gt;computeDefaultABI());</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;}</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">   74</a></span>&#160;<a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">getTargetABI</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ABIName) {</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keyword">auto</span> TargetABI = <a class="code" href="classllvm_1_1StringSwitch.html">StringSwitch&lt;ABI&gt;</a>(ABIName)</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;ilp32&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">ABI_ILP32</a>)</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;ilp32f&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">ABI_ILP32F</a>)</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;ilp32d&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">ABI_ILP32D</a>)</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;ilp32e&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">ABI_ILP32E</a>)</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;lp64&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">ABI_LP64</a>)</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;lp64f&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">ABI_LP64F</a>)</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">Case</a>(<span class="stringliteral">&quot;lp64d&quot;</span>, <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">ABI_LP64D</a>)</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                       .<a class="code" href="classllvm_1_1StringSwitch.html#a7f0e82e8a818ca43926fceb49be81661">Default</a>(<a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">ABI_Unknown</a>);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> TargetABI;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// To avoid the BP value clobbered by a function call, we need to choose a</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// callee saved register to save the value. RV32E only has X8 and X9 as callee</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">// saved registers and X8 will be used as fp. So we choose X9 as bp.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">   90</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">getBPReg</a>() { <span class="keywordflow">return</span> RISCV::X9; }</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// Returns the register holding shadow call stack pointer.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVABI.html#a7554ec1d1735879427a93276e4de1a38">   93</a></span>&#160;<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1RISCVABI.html#a7554ec1d1735879427a93276e4de1a38">getSCSPReg</a>() { <span class="keywordflow">return</span> RISCV::X18; }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;} <span class="comment">// namespace RISCVABI</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVFeatures.html">   97</a></span>&#160;<span class="keyword">namespace </span>RISCVFeatures {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">   99</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">validate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits) {</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">if</span> (TT.isArch64Bit() &amp;&amp; !FeatureBits[RISCV::Feature64Bit])</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;RV64 target requires an RV64 CPU&quot;</span>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">if</span> (!TT.isArch64Bit() &amp;&amp; !FeatureBits[RISCV::Feature32Bit])</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;RV32 target requires an RV32 CPU&quot;</span>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">if</span> (TT.isArch64Bit() &amp;&amp; FeatureBits[RISCV::FeatureRV32E])</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;RV32E can&#39;t be enabled for an RV64 target&quot;</span>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keywordflow">if</span> (FeatureBits[RISCV::Feature32Bit] &amp;&amp;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      FeatureBits[RISCV::Feature64Bit])</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;RV32 and RV64 can&#39;t be combined&quot;</span>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<a class="code" href="classllvm_1_1Expected.html">llvm::Expected&lt;std::unique_ptr&lt;RISCVISAInfo&gt;</a>&gt;</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVFeatures.html#aeff18ccfe73c98dd2078d7523eb4db04">  112</a></span>&#160;<a class="code" href="namespacellvm_1_1RISCVFeatures.html#aeff18ccfe73c98dd2078d7523eb4db04">parseFeatureBits</a>(<span class="keywordtype">bool</span> IsRV64, <span class="keyword">const</span> <a class="code" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordtype">unsigned</span> XLen = IsRV64 ? 64 : 32;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  std::vector&lt;std::string&gt; FeatureVector;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// Convert FeatureBitset to FeatureVector.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> Feature : <a class="code" href="namespacellvm.html#ae51d584e6bd7deb9a5ae3cca19625641">RISCVFeatureKV</a>) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">if</span> (FeatureBits[Feature.Value] &amp;&amp;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <a class="code" href="classllvm_1_1RISCVISAInfo.html#a06632f7f66681098316a7cbf42927d09">llvm::RISCVISAInfo::isSupportedExtensionFeature</a>(Feature.Key))</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      FeatureVector.push_back(std::string(<span class="stringliteral">&quot;+&quot;</span>) + Feature.Key);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  }</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1RISCVISAInfo.html#ac44851c2ceedf8a3136d31773e0f20e2">llvm::RISCVISAInfo::parseFeatures</a>(XLen, FeatureVector);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;}</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;} <span class="comment">// namespace RISCVFeatures</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Encode VTYPE into the binary format used by the the VSETVLI instruction which</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// is used by our MC layer representation.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Bits | Name       | Description</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// -----+------------+------------------------------------------------</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// 7    | vma        | Vector mask agnostic</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// 6    | vta        | Vector tail agnostic</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// 5:3  | vsew[2:0]  | Standard element width (SEW) setting</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// 2:0  | vlmul[2:0] | Vector register group multiplier (LMUL) setting</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVVType.html#ad3636219b4d0045029530c6a16c160dc">  135</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVVType.html#ad3636219b4d0045029530c6a16c160dc">RISCVVType::encodeVTYPE</a>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>, <span class="keywordtype">unsigned</span> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                 <span class="keywordtype">bool</span> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a>, <span class="keywordtype">bool</span> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a>) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1RISCVVType.html#aa18a6c74ee58139536f65e458f1c4586">isValidSEW</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>) &amp;&amp; <span class="stringliteral">&quot;Invalid SEW&quot;</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">unsigned</span> VLMULBits = <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>);</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">unsigned</span> VSEWBits = <a class="code" href="namespacellvm_1_1RISCVVType.html#a9335bf4c28fd800cc0225a1aad37ba6b">encodeSEW</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">unsigned</span> VTypeI = (VSEWBits &lt;&lt; 3) | (VLMULBits &amp; 0x7);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a>)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    VTypeI |= 0x40;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a>)</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    VTypeI |= 0x80;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">return</span> VTypeI;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">  149</a></span>&#160;std::pair&lt;unsigned, bool&gt; <a class="code" href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">RISCVVType::decodeVLMUL</a>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>) {</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected LMUL value!&quot;</span>);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca1fc4732c22ad534f1cec77512aa4c451">RISCVII::VLMUL::LMUL_1</a>:</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cafc3cf026a9a458e993d77f9d723cffe7">RISCVII::VLMUL::LMUL_2</a>:</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca81b84a0b11f1c29695dbf7765f8ceaa7">RISCVII::VLMUL::LMUL_4</a>:</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cae7fe853f54d8e8aaf63568ed61da11e0">RISCVII::VLMUL::LMUL_8</a>:</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">return</span> std::make_pair(1 &lt;&lt; <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caf5395daef0a34ae8d78919a587eee448">RISCVII::VLMUL::LMUL_F2</a>:</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caea5ed9248acd465f986c64e15db529e5">RISCVII::VLMUL::LMUL_F4</a>:</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca61d90764106d2ac6346f4bc1ae1bd3fd">RISCVII::VLMUL::LMUL_F8</a>:</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">return</span> std::make_pair(1 &lt;&lt; (8 - <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>)), <span class="keyword">true</span>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  }</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">  165</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">RISCVVType::printVType</a>(<span class="keywordtype">unsigned</span> VType, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordtype">unsigned</span> Sew = <a class="code" href="namespacellvm_1_1RISCVVType.html#af5af8d664535a4bfbb71f0243ed9ae3a">getSEW</a>(VType);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;e&quot;</span> &lt;&lt; Sew;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">unsigned</span> LMul;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordtype">bool</span> Fractional;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  std::tie(LMul, Fractional) = <a class="code" href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">decodeVLMUL</a>(<a class="code" href="namespacellvm_1_1RISCVVType.html#a12465125c9315bf864c53298cccde08a">getVLMUL</a>(VType));</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (Fractional)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, mf&quot;</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, m&quot;</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; LMul;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVVType.html#a08cfea4b8c9e0a6118dc031cafeb0773">isTailAgnostic</a>(VType))</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, ta&quot;</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, tu&quot;</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1RISCVVType.html#a7dc0d6840d44bc9348088a786932fc68">isMaskAgnostic</a>(VType))</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, ma&quot;</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <span class="stringliteral">&quot;, mu&quot;</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVVType.html#a51c33217fc9f7cae7a19701e421dc70f">  190</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVVType.html#a51c33217fc9f7cae7a19701e421dc70f">RISCVVType::getSEWLMULRatio</a>(<span class="keywordtype">unsigned</span> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>, <a class="code" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="code" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a>) {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">unsigned</span> LMul;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">bool</span> Fractional;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  std::tie(LMul, Fractional) = <a class="code" href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">decodeVLMUL</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// Convert LMul to a fixed point value with 3 fractional bits.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  LMul = Fractional ? (8 / LMul) : (LMul * 8);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a> &gt;= 8 &amp;&amp; <span class="stringliteral">&quot;Unexpected SEW value&quot;</span>);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a> * 8) / LMul;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// Include the auto-generated portion of the compress emitter.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="RISCVBaseInfo_8cpp.html#ab4a943b769f90c393d89ee098210f3bc">  203</a></span>&#160;<span class="preprocessor">#define GEN_UNCOMPRESS_INSTR</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="RISCVBaseInfo_8cpp.html#a84f3c007e1f867b85f442e9b86f19516">  204</a></span>&#160;<span class="preprocessor">#define GEN_COMPRESS_INSTR</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#include &quot;RISCVGenCompressInstEmitter.inc&quot;</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRVC.html#a7a1cbb20a046971bf36b92c0ee082dcd">  207</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1RISCVRVC.html#a7a1cbb20a046971bf36b92c0ee082dcd">RISCVRVC::compress</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;OutInst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">return</span> compressInst(OutInst, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, STI);</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">  212</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">RISCVRVC::uncompress</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;OutInst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">return</span> uncompressInst(OutInst, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, STI);</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;} <span class="comment">// namespace llvm</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1StringSwitch_html_a2ae03c6da16f46a816d2cb1720603882"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a2ae03c6da16f46a816d2cb1720603882">llvm::StringSwitch::Case</a></div><div class="ttdeci">StringSwitch &amp; Case(StringLiteral S, T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00069">StringSwitch.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1ca1fc4732c22ad534f1cec77512aa4c451"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca1fc4732c22ad534f1cec77512aa4c451">llvm::RISCVII::LMUL_1</a></div><div class="ttdeci">@ LMUL_1</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00121">RISCVBaseInfo.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">llvm::RISCVABI::ABI_LP64F</a></div><div class="ttdeci">@ ABI_LP64F</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00391">RISCVBaseInfo.h:391</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a16d139f36eb6a2d61dd1c79a4503ecb0"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">llvm::RISCVABI::getTargetABI</a></div><div class="ttdeci">ABI getTargetABI(StringRef ABIName)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00074">RISCVBaseInfo.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRVC_html_a74d57723c5d24eea18d6ad20f8bca1da"><div class="ttname"><a href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">llvm::RISCVRVC::uncompress</a></div><div class="ttdeci">bool uncompress(MCInst &amp;OutInst, const MCInst &amp;MI, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00212">RISCVBaseInfo.cpp:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1cae7fe853f54d8e8aaf63568ed61da11e0"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cae7fe853f54d8e8aaf63568ed61da11e0">llvm::RISCVII::LMUL_8</a></div><div class="ttdeci">@ LMUL_8</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00124">RISCVBaseInfo.h:124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_aa18a6c74ee58139536f65e458f1c4586"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#aa18a6c74ee58139536f65e458f1c4586">llvm::RISCVVType::isValidSEW</a></div><div class="ttdeci">static bool isValidSEW(unsigned SEW)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00424">RISCVBaseInfo.h:424</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a08cfea4b8c9e0a6118dc031cafeb0773"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a08cfea4b8c9e0a6118dc031cafeb0773">llvm::RISCVVType::isTailAgnostic</a></div><div class="ttdeci">static bool isTailAgnostic(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00465">RISCVBaseInfo.h:465</a></div></div>
<div class="ttc" id="aclassllvm_1_1FeatureBitset_html"><div class="ttname"><a href="classllvm_1_1FeatureBitset.html">llvm::FeatureBitset</a></div><div class="ttdoc">Container class for subtarget features.</div><div class="ttdef"><b>Definition:</b> <a href="SubtargetFeature_8h_source.html#l00041">SubtargetFeature.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a7b5c68c90f85baaedaa854cc5002cc"><div class="ttname"><a href="namespacellvm.html#a9a7b5c68c90f85baaedaa854cc5002cc">llvm::errs</a></div><div class="ttdeci">raw_fd_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00899">raw_ostream.cpp:899</a></div></div>
<div class="ttc" id="aclassllvm_1_1Expected_html"><div class="ttname"><a href="classllvm_1_1Expected.html">llvm::Expected</a></div><div class="ttdoc">Tagged union holding either a T or a Error.</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00041">APFloat.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aTargetParser_8h_html"><div class="ttname"><a href="TargetParser_8h.html">TargetParser.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFeatures_html_a33bd43741ac5adb4b9a36f946b927cda"><div class="ttname"><a href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">llvm::RISCVFeatures::validate</a></div><div class="ttdeci">void validate(const Triple &amp;TT, const FeatureBitset &amp;FeatureBits)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00099">RISCVBaseInfo.cpp:99</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a3c75dbf1bd34c20b6265e6af91a32a06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">llvm::RISCVABI::getBPReg</a></div><div class="ttdeci">MCRegister getBPReg()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00090">RISCVBaseInfo.cpp:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_af5af8d664535a4bfbb71f0243ed9ae3a"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#af5af8d664535a4bfbb71f0243ed9ae3a">llvm::RISCVVType::getSEW</a></div><div class="ttdeci">static unsigned getSEW(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00460">RISCVBaseInfo.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">llvm::RISCVABI::ABI_ILP32</a></div><div class="ttdeci">@ ABI_ILP32</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00386">RISCVBaseInfo.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1ca81b84a0b11f1c29695dbf7765f8ceaa7"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca81b84a0b11f1c29695dbf7765f8ceaa7">llvm::RISCVII::LMUL_4</a></div><div class="ttdeci">@ LMUL_4</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00123">RISCVBaseInfo.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">llvm::RISCVABI::ABI_LP64</a></div><div class="ttdeci">@ ABI_LP64</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00390">RISCVBaseInfo.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a84cd09ccc918883d51a387f0e0f374f3"><div class="ttname"><a href="classllvm_1_1StringRef.html#a84cd09ccc918883d51a387f0e0f374f3">llvm::StringRef::startswith</a></div><div class="ttdeci">bool startswith(StringRef Prefix) const</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00261">StringRef.h:261</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a9335bf4c28fd800cc0225a1aad37ba6b"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a9335bf4c28fd800cc0225a1aad37ba6b">llvm::RISCVVType::encodeSEW</a></div><div class="ttdeci">static unsigned encodeSEW(unsigned SEW)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00455">RISCVBaseInfo.h:455</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ac99e0f42f9964e41d14366a27d615514"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a></div><div class="ttdeci">bool MaskAgnostic</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00639">RISCVInsertVSETVLI.cpp:639</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">llvm::RISCVABI::ABI_ILP32D</a></div><div class="ttdeci">@ ABI_ILP32D</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00388">RISCVBaseInfo.h:388</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVISAInfo_html_ac44851c2ceedf8a3136d31773e0f20e2"><div class="ttname"><a href="classllvm_1_1RISCVISAInfo.html#ac44851c2ceedf8a3136d31773e0f20e2">llvm::RISCVISAInfo::parseFeatures</a></div><div class="ttdeci">static llvm::Expected&lt; std::unique_ptr&lt; RISCVISAInfo &gt; &gt; parseFeatures(unsigned XLen, const std::vector&lt; std::string &gt; &amp;Features)</div><div class="ttdoc">Parse RISCV ISA info from feature vector.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISAInfo_8cpp_source.html#l00481">RISCVISAInfo.cpp:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">llvm::RISCVABI::ABI_ILP32E</a></div><div class="ttdeci">@ ABI_ILP32E</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00389">RISCVBaseInfo.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVRVC_html_a7a1cbb20a046971bf36b92c0ee082dcd"><div class="ttname"><a href="namespacellvm_1_1RISCVRVC.html#a7a1cbb20a046971bf36b92c0ee082dcd">llvm::RISCVRVC::compress</a></div><div class="ttdeci">bool compress(MCInst &amp;OutInst, const MCInst &amp;MI, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00207">RISCVBaseInfo.cpp:207</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00052">raw_ostream.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a7554ec1d1735879427a93276e4de1a38"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a7554ec1d1735879427a93276e4de1a38">llvm::RISCVABI::getSCSPReg</a></div><div class="ttdeci">MCRegister getSCSPReg()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00093">RISCVBaseInfo.cpp:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFeatures_html_aeff18ccfe73c98dd2078d7523eb4db04"><div class="ttname"><a href="namespacellvm_1_1RISCVFeatures.html#aeff18ccfe73c98dd2078d7523eb4db04">llvm::RISCVFeatures::parseFeatureBits</a></div><div class="ttdeci">llvm::Expected&lt; std::unique_ptr&lt; RISCVISAInfo &gt; &gt; parseFeatureBits(bool IsRV64, const FeatureBitset &amp;FeatureBits)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00112">RISCVBaseInfo.cpp:112</a></div></div>
<div class="ttc" id="astructllvm_1_1SubtargetFeatureKV_html"><div class="ttname"><a href="structllvm_1_1SubtargetFeatureKV.html">llvm::SubtargetFeatureKV</a></div><div class="ttdoc">Used to provide key value pairs for feature and CPU bit flags.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00035">MCSubtargetInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a2dc80c585ad5882da8cae7b5968f7e74"><div class="ttname"><a href="classllvm_1_1StringRef.html#a2dc80c585ad5882da8cae7b5968f7e74">llvm::StringRef::empty</a></div><div class="ttdeci">constexpr bool empty() const</div><div class="ttdoc">empty - Check if the string is empty.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00134">StringRef.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a5144889af710ec49f5eeff7be79e671d"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">llvm::RISCVVType::decodeVLMUL</a></div><div class="ttdeci">std::pair&lt; unsigned, bool &gt; decodeVLMUL(RISCVII::VLMUL VLMUL)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00149">RISCVBaseInfo.cpp:149</a></div></div>
<div class="ttc" id="aRISCVISAInfo_8h_html"><div class="ttname"><a href="RISCVISAInfo_8h.html">RISCVISAInfo.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTriple_8h_html"><div class="ttname"><a href="Triple_8h.html">Triple.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1cafc3cf026a9a458e993d77f9d723cffe7"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cafc3cf026a9a458e993d77f9d723cffe7">llvm::RISCVII::LMUL_2</a></div><div class="ttdeci">@ LMUL_2</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00122">RISCVBaseInfo.h:122</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ace7db385393ddf90b013936ca4ca9c40"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a></div><div class="ttdeci">bool TailAgnostic</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00639">RISCVInsertVSETVLI.cpp:639</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_acab957b7266a5cb7bb0a69c3d1277397"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">llvm::RISCVVType::printVType</a></div><div class="ttdeci">void printVType(unsigned VType, raw_ostream &amp;OS)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00165">RISCVBaseInfo.cpp:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a12465125c9315bf864c53298cccde08a"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a12465125c9315bf864c53298cccde08a">llvm::RISCVVType::getVLMUL</a></div><div class="ttdeci">static RISCVII::VLMUL getVLMUL(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00436">RISCVBaseInfo.h:436</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">llvm::RISCVABI::ABI_LP64D</a></div><div class="ttdeci">@ ABI_LP64D</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00392">RISCVBaseInfo.h:392</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a7dc0d6840d44bc9348088a786932fc68"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a7dc0d6840d44bc9348088a786932fc68">llvm::RISCVVType::isMaskAgnostic</a></div><div class="ttdeci">static bool isMaskAgnostic(unsigned VType)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00467">RISCVBaseInfo.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_ad3636219b4d0045029530c6a16c160dc"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#ad3636219b4d0045029530c6a16c160dc">llvm::RISCVVType::encodeVTYPE</a></div><div class="ttdeci">unsigned encodeVTYPE(RISCVII::VLMUL VLMUL, unsigned SEW, bool TailAgnostic, bool MaskAgnostic)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00135">RISCVBaseInfo.cpp:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_aaf73f32a2ee0338a1bffa1bc2139c181"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#aaf73f32a2ee0338a1bffa1bc2139c181">llvm::RISCVABI::computeTargetABI</a></div><div class="ttdeci">ABI computeTargetABI(const Triple &amp;TT, FeatureBitset FeatureBits, StringRef ABIName)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00039">RISCVBaseInfo.cpp:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVISAInfo_html_a06632f7f66681098316a7cbf42927d09"><div class="ttname"><a href="classllvm_1_1RISCVISAInfo.html#a06632f7f66681098316a7cbf42927d09">llvm::RISCVISAInfo::isSupportedExtensionFeature</a></div><div class="ttdeci">static bool isSupportedExtensionFeature(StringRef Ext)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISAInfo_8cpp_source.html#l00229">RISCVISAInfo.cpp:229</a></div></div>
<div class="ttc" id="aRISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_aae7423532c298de53bc19b1d8118418c"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a></div><div class="ttdeci">RISCVII::VLMUL VLMul</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00679">RISCVInsertVSETVLI.cpp:679</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ac4786fefd4d527c4c601f237a6d67919"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a></div><div class="ttdeci">unsigned SEW</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00683">RISCVInsertVSETVLI.cpp:683</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1ca61d90764106d2ac6346f4bc1ae1bd3fd"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca61d90764106d2ac6346f4bc1ae1bd3fd">llvm::RISCVII::LMUL_F8</a></div><div class="ttdeci">@ LMUL_F8</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00126">RISCVBaseInfo.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a></div><div class="ttdeci">@ ABI_Unknown</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00393">RISCVBaseInfo.h:393</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1caea5ed9248acd465f986c64e15db529e5"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caea5ed9248acd465f986c64e15db529e5">llvm::RISCVII::LMUL_F4</a></div><div class="ttdeci">@ LMUL_F4</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00127">RISCVBaseInfo.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1c"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">llvm::RISCVII::VLMUL</a></div><div class="ttdeci">VLMUL</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00120">RISCVBaseInfo.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVVType_html_a51c33217fc9f7cae7a19701e421dc70f"><div class="ttname"><a href="namespacellvm_1_1RISCVVType.html#a51c33217fc9f7cae7a19701e421dc70f">llvm::RISCVVType::getSEWLMULRatio</a></div><div class="ttdeci">unsigned getSEWLMULRatio(unsigned SEW, RISCVII::VLMUL VLMul)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00190">RISCVBaseInfo.cpp:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringSwitch_html_a7f0e82e8a818ca43926fceb49be81661"><div class="ttname"><a href="classllvm_1_1StringSwitch.html#a7f0e82e8a818ca43926fceb49be81661">llvm::StringSwitch::Default</a></div><div class="ttdeci">R Default(T Value)</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00182">StringSwitch.h:182</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringSwitch_html"><div class="ttname"><a href="classllvm_1_1StringSwitch.html">llvm::StringSwitch</a></div><div class="ttdoc">A switch()-like statement whose cases are string literals.</div><div class="ttdef"><b>Definition:</b> <a href="StringSwitch_8h_source.html#l00044">StringSwitch.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">llvm::RISCVABI::ABI_ILP32F</a></div><div class="ttdeci">@ ABI_ILP32F</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00387">RISCVBaseInfo.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae51d584e6bd7deb9a5ae3cca19625641"><div class="ttname"><a href="namespacellvm.html#ae51d584e6bd7deb9a5ae3cca19625641">llvm::RISCVFeatureKV</a></div><div class="ttdeci">const SubtargetFeatureKV RISCVFeatureKV[RISCV::NumSubtargetFeatures]</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00026">RISCVBaseInfo.cpp:26</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a></div><div class="ttdeci">ABI</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00385">RISCVBaseInfo.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ab335a6694bd42d4d2f807ec281af1e1caf5395daef0a34ae8d78919a587eee448"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caf5395daef0a34ae8d78919a587eee448">llvm::RISCVII::LMUL_F2</a></div><div class="ttdeci">@ LMUL_F2</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00128">RISCVBaseInfo.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
