vendor_name = ModelSim
source_file = 1, B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd
source_file = 1, B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/pkg_pinball.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/SDC_clock_50m.sdc
source_file = 1, b:/installations_logiciels/quartus_v18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, b:/installations_logiciels/quartus_v18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, b:/installations_logiciels/quartus_v18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, b:/installations_logiciels/quartus_v18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, B:/Documents/GitHub/Pinball_Project/pinball_quartus_project/db/pinball.cbx.xml
design_name = hard_block
design_name = top_debug
instance = comp, \clk~input\, clk~input, top_debug, 1
instance = comp, \rst_n~input\, rst_n~input, top_debug, 1
instance = comp, \i_rx_uart~input\, i_rx_uart~input, top_debug, 1
