INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/FPGA_Synth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
