============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Jun 27 2025  10:22:46 am
  Module:                 axis_sa
  Operating conditions:   ssg_cworstt_max_0p72v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1078 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[10]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[10]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     237                  
             Slack:=    1078                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     656 
  MR[0].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     673 
  MR[0].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     697 
  MR[0].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     715 
  MR[0].MC[0].MUL/mul_15_35/g189/z (u)     in_1->z F     unmapped_nand2       1     0    12     727 
  MR[0].MC[0].MUL/mul_15_35/g190/z (u)     in_1->z R     unmapped_nand2       1     0    12     739 
  MR[0].MC[0].MUL/mul_15_35/g216/z (u)     in_0->z R     unmapped_xnor2       1     0    24     763 
  MR[0].MC[0].MUL/m_reg[10]/d      -       -       R     unmapped_d_flop      1     -     0     763 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (1078 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[9]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[9]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     237                  
             Slack:=    1078                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     656 
  MR[0].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     673 
  MR[0].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     697 
  MR[0].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     715 
  MR[0].MC[0].MUL/mul_15_35/g187/z (u)     in_0->z F     unmapped_nand2       1     0    12     727 
  MR[0].MC[0].MUL/mul_15_35/g188/z (u)     in_1->z R     unmapped_nand2       1     0    12     739 
  MR[0].MC[0].MUL/mul_15_35/g214/z (u)     in_0->z R     unmapped_xnor2       1     0    24     763 
  MR[0].MC[0].MUL/m_reg[9]/d       -       -       R     unmapped_d_flop      1     -     0     763 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (1095 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[11]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[11]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     220                  
             Slack:=    1095                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z F     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z R     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z F     unmapped_nor2        1     0    12     656 
  MR[0].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z R     unmapped_nor2        3     0    16     673 
  MR[0].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z F     unmapped_nor2        1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z R     unmapped_nor2        1     0    12     697 
  MR[0].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z F     unmapped_nand2       4     0    17     715 
  MR[0].MC[0].MUL/mul_15_35/g192/z (u)     in_0->z R     unmapped_nand2       1     0    12     727 
  MR[0].MC[0].MUL/mul_15_35/g193/z (u)     in_1->z F     unmapped_nand2       1     0    12     739 
  MR[0].MC[0].MUL/mul_15_35/g219/z (u)     in_0->z R     unmapped_not         1     0     8     747 
  MR[0].MC[0].MUL/m_reg[11]/d      -       -       R     unmapped_d_flop      1     -     0     747 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (1103 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[8]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[8]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     212                  
             Slack:=    1103                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     656 
  MR[0].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     673 
  MR[0].MC[0].MUL/mul_15_35/g166/z (u)     in_0->z R     unmapped_nor2        1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g168/z (u)     in_0->z F     unmapped_nor2        1     0    12     697 
  MR[0].MC[0].MUL/mul_15_35/g185/z (u)     in_0->z R     unmapped_nand2       4     0    17     715 
  MR[0].MC[0].MUL/mul_15_35/g211/z (u)     in_0->z R     unmapped_xnor2       1     0    24     739 
  MR[0].MC[0].MUL/m_reg[8]/d       -       -       R     unmapped_d_flop      1     -     0     739 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (1108 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[7]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[7]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     207                  
             Slack:=    1108                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g38/z  (u)     in_1->z R     unmapped_nor2        1     0    12     656 
  MR[0].MC[0].MUL/mul_15_35/g40/z  (u)     in_0->z F     unmapped_nor2        3     0    16     673 
  MR[0].MC[0].MUL/mul_15_35/g160/z (u)     in_1->z R     unmapped_nor2        1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g162/z (u)     in_0->z F     unmapped_nor2        1     0    12     697 
  MR[0].MC[0].MUL/mul_15_35/g182/z (u)     in_0->z R     unmapped_nand2       1     0    12     710 
  MR[0].MC[0].MUL/mul_15_35/g209/z (u)     in_0->z R     unmapped_xnor2       1     0    24     734 
  MR[0].MC[0].MUL/m_reg[7]/d       -       -       R     unmapped_d_flop      1     -     0     734 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (1132 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[6]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[6]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     183                  
             Slack:=    1132                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g5/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g66/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g67/z  (u)     in_2->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g80/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g81/z  (u)     in_0->z R     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g141/z (u)     in_1->z F     unmapped_nor2        3     0    16     644 
  MR[0].MC[0].MUL/mul_15_35/g41/z  (u)     in_1->z R     unmapped_nor2        3     0    16     660 
  MR[0].MC[0].MUL/mul_15_35/g178/z (u)     in_0->z F     unmapped_nand2       1     0    12     673 
  MR[0].MC[0].MUL/mul_15_35/g179/z (u)     in_1->z R     unmapped_nand2       1     0    12     685 
  MR[0].MC[0].MUL/mul_15_35/g206/z (u)     in_0->z R     unmapped_xnor2       1     0    24     709 
  MR[0].MC[0].MUL/m_reg[6]/d       -       -       R     unmapped_d_flop      1     -     0     709 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (1140 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[5]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][2]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[5]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     175                  
             Slack:=    1140                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_5_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][2]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g18/z  (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g56/z  (u)     in_1->z R     unmapped_xor2        1     0    24     567 
  MR[0].MC[0].MUL/mul_15_35/g57/z  (u)     in_0->z R     unmapped_xor2        2     0    26     593 
  MR[0].MC[0].MUL/mul_15_35/g137/z (u)     in_1->z F     unmapped_nor2        3     0    16     609 
  MR[0].MC[0].MUL/mul_15_35/g37/z  (u)     in_1->z R     unmapped_nor2        1     0    12     621 
  MR[0].MC[0].MUL/mul_15_35/g158/z (u)     in_0->z F     unmapped_nand2       1     0    12     634 
  MR[0].MC[0].MUL/mul_15_35/g159/z (u)     in_1->z R     unmapped_nand2       5     0    19     652 
  MR[0].MC[0].MUL/mul_15_35/g176/z (u)     in_0->z F     unmapped_nand2       1     0    12     665 
  MR[0].MC[0].MUL/mul_15_35/g177/z (u)     in_1->z R     unmapped_nand2       1     0    12     677 
  MR[0].MC[0].MUL/mul_15_35/g204/z (u)     in_0->z R     unmapped_xnor2       1     0    24     701 
  MR[0].MC[0].MUL/m_reg[5]/d       -       -       R     unmapped_d_flop      1     -     0     701 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (1153 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[4]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][0]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[4]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     162                  
             Slack:=    1153                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_7_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][0]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g4/z   (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g53/z  (u)     in_0->z F     unmapped_nand2       1     0    12     555 
  MR[0].MC[0].MUL/mul_15_35/g55/z  (u)     in_1->z R     unmapped_nand3       3     0    23     578 
  MR[0].MC[0].MUL/mul_15_35/g68/z  (u)     in_1->z R     unmapped_xor2        1     0    24     602 
  MR[0].MC[0].MUL/mul_15_35/g69/z  (u)     in_0->z F     unmapped_xor2        2     0    26     628 
  MR[0].MC[0].MUL/mul_15_35/g139/z (u)     in_1->z R     unmapped_nor2        2     0    14     642 
  MR[0].MC[0].MUL/mul_15_35/g175/z (u)     in_0->z F     unmapped_not         2     0    10     652 
  MR[0].MC[0].MUL/mul_15_35/g200/z (u)     in_0->z R     unmapped_nand2       1     0    12     664 
  MR[0].MC[0].MUL/mul_15_35/g201/z (u)     in_1->z R     unmapped_xnor2       1     0    24     689 
  MR[0].MC[0].MUL/m_reg[4]/d       -       -       R     unmapped_d_flop      1     -     0     689 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (1188 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[3]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][2]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[3]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     127                  
             Slack:=    1188                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_5_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][2]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g18/z  (u)     in_1->z R     unmapped_and2        3     0    16     542 
  MR[0].MC[0].MUL/mul_15_35/g56/z  (u)     in_1->z R     unmapped_xor2        1     0    24     567 
  MR[0].MC[0].MUL/mul_15_35/g57/z  (u)     in_0->z F     unmapped_xor2        2     0    26     593 
  MR[0].MC[0].MUL/mul_15_35/g137/z (u)     in_1->z R     unmapped_nor2        3     0    16     609 
  MR[0].MC[0].MUL/mul_15_35/g197/z (u)     in_0->z F     unmapped_not         1     0     8     617 
  MR[0].MC[0].MUL/mul_15_35/g198/z (u)     in_0->z R     unmapped_nand2       1     0    12     629 
  MR[0].MC[0].MUL/mul_15_35/g199/z (u)     in_1->z R     unmapped_xnor2       1     0    24     653 
  MR[0].MC[0].MUL/m_reg[3]/d       -       -       R     unmapped_d_flop      1     -     0     653 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (1214 ps) Setup Check with Pin MR[0].MC[0].MUL/m_reg[2]/clk->d
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) sx_data[0][2]
          Clock: (R) CLK
       Endpoint: (R) MR[0].MC[0].MUL/m_reg[2]/d
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0           26     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000           26     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-      26                  
       Input Delay:-     500                  
         Data Path:-     101                  
             Slack:=    1214                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_5_1 

#---------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  sx_data[0][2]                    (u)     -       R     (arrival)            9    19     0     526 
  MR[0].MC[0].MUL/mul_15_35/g17/z  (u)     in_1->z R     unmapped_and2        2     0    14     541 
  MR[0].MC[0].MUL/mul_15_35/g48/z  (u)     in_1->z F     unmapped_xor2        2     0    26     567 
  MR[0].MC[0].MUL/mul_15_35/g135/z (u)     in_1->z R     unmapped_nor2        2     0    14     581 
  MR[0].MC[0].MUL/mul_15_35/g54/z  (u)     in_0->z F     unmapped_not         2     0    10     591 
  MR[0].MC[0].MUL/mul_15_35/g195/z (u)     in_0->z R     unmapped_nand2       1     0    12     603 
  MR[0].MC[0].MUL/mul_15_35/g196/z (u)     in_1->z R     unmapped_xnor2       1     0    24     628 
  MR[0].MC[0].MUL/m_reg[2]/d       -       -       R     unmapped_d_flop      1     -     0     628 
#---------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (1239 ps) Setup Check with Pin r_valid_reg[10]/clk->srl
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (F) r_valid_reg[10]/srl
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      95                  
             Slack:=    1239                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#--------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                   (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------
  m_ready             (u)     -       R     (arrival)            1    19     0     508 
  g1/z                (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g730/z              (u)     in_0->z R     unmapped_and2        6     0    21     558 
  g188/z              (u)     in_0->z F     unmapped_not         8     0    18     576 
  g295/z              (u)     in_1->z F     unmapped_and2        1     0    12     588 
  g764/z              (u)     in_1->z F     unmapped_or2         1     0    14     603 
  r_valid_reg[10]/srl -       -       F     unmapped_d_flop      1     -     0     603 
#--------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (1239 ps) Setup Check with Pin r_valid_reg[9]/clk->srl
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (F) r_valid_reg[9]/srl
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      95                  
             Slack:=    1239                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  m_ready            (u)     -       R     (arrival)            1    19     0     508 
  g1/z               (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g730/z             (u)     in_0->z R     unmapped_and2        6     0    21     558 
  g188/z             (u)     in_0->z F     unmapped_not         8     0    18     576 
  g294/z             (u)     in_1->z F     unmapped_and2        1     0    12     588 
  g753/z             (u)     in_1->z F     unmapped_or2         1     0    14     603 
  r_valid_reg[9]/srl -       -       F     unmapped_d_flop      1     -     0     603 
#-------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (1239 ps) Setup Check with Pin r_valid_reg[8]/clk->srl
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (F) r_valid_reg[8]/srl
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      95                  
             Slack:=    1239                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  m_ready            (u)     -       R     (arrival)            1    19     0     508 
  g1/z               (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g730/z             (u)     in_0->z R     unmapped_and2        6     0    21     558 
  g188/z             (u)     in_0->z F     unmapped_not         8     0    18     576 
  g293/z             (u)     in_1->z F     unmapped_and2        1     0    12     588 
  g742/z             (u)     in_1->z F     unmapped_or2         1     0    14     603 
  r_valid_reg[8]/srl -       -       F     unmapped_d_flop      1     -     0     603 
#-------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (1239 ps) Setup Check with Pin r_valid_reg[7]/clk->srl
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (F) r_valid_reg[7]/srl
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      95                  
             Slack:=    1239                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#-------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  m_ready            (u)     -       R     (arrival)            1    19     0     508 
  g1/z               (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g730/z             (u)     in_0->z R     unmapped_and2        6     0    21     558 
  g188/z             (u)     in_0->z F     unmapped_not         8     0    18     576 
  g292/z             (u)     in_1->z F     unmapped_and2        1     0    12     588 
  g731/z             (u)     in_1->z F     unmapped_or2         1     0    14     603 
  r_valid_reg[7]/srl -       -       F     unmapped_d_flop      1     -     0     603 
#-------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (1256 ps) Setup Check with Pin ro_reg[3][3][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (1256 ps) Setup Check with Pin ro_reg[3][3][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (1256 ps) Setup Check with Pin ro_reg[3][3][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (1256 ps) Setup Check with Pin ro_reg[3][3][3]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][3]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][3]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (1256 ps) Setup Check with Pin ro_reg[3][3][2]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][2]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][2]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (1256 ps) Setup Check with Pin ro_reg[3][3][1]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][1]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][1]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (1256 ps) Setup Check with Pin ro_reg[3][3][0]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][3][0]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][3][0]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (1256 ps) Setup Check with Pin ro_reg[3][2][15]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][15]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][15]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (1256 ps) Setup Check with Pin ro_reg[3][2][14]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][14]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][14]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (1256 ps) Setup Check with Pin ro_reg[3][2][13]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][13]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][13]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (1256 ps) Setup Check with Pin ro_reg[3][2][12]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][12]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][12]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (1256 ps) Setup Check with Pin ro_reg[3][2][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (1256 ps) Setup Check with Pin ro_reg[3][2][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (1256 ps) Setup Check with Pin ro_reg[3][2][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (1256 ps) Setup Check with Pin ro_reg[3][2][8]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][8]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][8]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (1256 ps) Setup Check with Pin ro_reg[3][2][7]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][7]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][7]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (1256 ps) Setup Check with Pin ro_reg[3][2][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (1256 ps) Setup Check with Pin ro_reg[3][2][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (1256 ps) Setup Check with Pin ro_reg[3][2][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[3][2][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[3][2][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (1256 ps) Setup Check with Pin ro_reg[2][5][15]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][15]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][15]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (1256 ps) Setup Check with Pin ro_reg[2][5][14]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][14]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][14]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (1256 ps) Setup Check with Pin ro_reg[2][5][13]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][13]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][13]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (1256 ps) Setup Check with Pin ro_reg[2][5][12]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][12]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][12]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (1256 ps) Setup Check with Pin ro_reg[2][5][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (1256 ps) Setup Check with Pin ro_reg[2][5][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (1256 ps) Setup Check with Pin ro_reg[2][5][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (1256 ps) Setup Check with Pin ro_reg[2][5][8]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][8]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][8]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (1256 ps) Setup Check with Pin ro_reg[2][5][7]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][7]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][7]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (1256 ps) Setup Check with Pin ro_reg[2][5][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (1256 ps) Setup Check with Pin ro_reg[2][5][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (1256 ps) Setup Check with Pin ro_reg[2][5][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (1256 ps) Setup Check with Pin ro_reg[2][5][3]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][3]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][3]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (1256 ps) Setup Check with Pin ro_reg[2][5][2]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][2]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][2]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (1256 ps) Setup Check with Pin ro_reg[2][5][1]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][1]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][1]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (1256 ps) Setup Check with Pin ro_reg[2][5][0]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][5][0]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g308/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g309/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][5][0]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (1256 ps) Setup Check with Pin ro_reg[2][4][15]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][15]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][15]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 51: MET (1256 ps) Setup Check with Pin ro_reg[2][4][14]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][14]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][14]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 52: MET (1256 ps) Setup Check with Pin ro_reg[2][4][13]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][13]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][13]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 53: MET (1256 ps) Setup Check with Pin ro_reg[2][4][12]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][12]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][12]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 54: MET (1256 ps) Setup Check with Pin ro_reg[2][4][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 55: MET (1256 ps) Setup Check with Pin ro_reg[2][4][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 56: MET (1256 ps) Setup Check with Pin ro_reg[2][4][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[2][4][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[2][4][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 57: MET (1256 ps) Setup Check with Pin ro_reg[1][5][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 58: MET (1256 ps) Setup Check with Pin ro_reg[1][5][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 59: MET (1256 ps) Setup Check with Pin ro_reg[1][5][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 60: MET (1256 ps) Setup Check with Pin ro_reg[1][5][8]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][8]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][8]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 61: MET (1256 ps) Setup Check with Pin ro_reg[1][5][7]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][7]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][7]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 62: MET (1256 ps) Setup Check with Pin ro_reg[1][5][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 63: MET (1256 ps) Setup Check with Pin ro_reg[1][5][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 64: MET (1256 ps) Setup Check with Pin ro_reg[1][5][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 65: MET (1256 ps) Setup Check with Pin ro_reg[1][5][3]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][3]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][3]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 66: MET (1256 ps) Setup Check with Pin ro_reg[1][5][2]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][2]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][2]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 67: MET (1256 ps) Setup Check with Pin ro_reg[1][5][1]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][1]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][1]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 68: MET (1256 ps) Setup Check with Pin ro_reg[1][5][0]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][5][0]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g306/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g307/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][5][0]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 69: MET (1256 ps) Setup Check with Pin ro_reg[1][4][15]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][15]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][15]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 70: MET (1256 ps) Setup Check with Pin ro_reg[1][4][14]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][14]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][14]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 71: MET (1256 ps) Setup Check with Pin ro_reg[1][4][13]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][13]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][13]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 72: MET (1256 ps) Setup Check with Pin ro_reg[1][4][12]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][12]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][12]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 73: MET (1256 ps) Setup Check with Pin ro_reg[1][4][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 74: MET (1256 ps) Setup Check with Pin ro_reg[1][4][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 75: MET (1256 ps) Setup Check with Pin ro_reg[1][4][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 76: MET (1256 ps) Setup Check with Pin ro_reg[1][4][8]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][8]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][8]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 77: MET (1256 ps) Setup Check with Pin ro_reg[1][4][7]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][7]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][7]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 78: MET (1256 ps) Setup Check with Pin ro_reg[1][4][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 79: MET (1256 ps) Setup Check with Pin ro_reg[1][4][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 80: MET (1256 ps) Setup Check with Pin ro_reg[1][4][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 81: MET (1256 ps) Setup Check with Pin ro_reg[1][4][3]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][3]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][3]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 82: MET (1256 ps) Setup Check with Pin ro_reg[1][4][2]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][2]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][2]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 83: MET (1256 ps) Setup Check with Pin ro_reg[1][4][1]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][1]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][1]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 84: MET (1256 ps) Setup Check with Pin ro_reg[1][4][0]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][4][0]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g304/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g305/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][4][0]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 85: MET (1256 ps) Setup Check with Pin ro_reg[1][3][15]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][15]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][15]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 86: MET (1256 ps) Setup Check with Pin ro_reg[1][3][14]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][14]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][14]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 87: MET (1256 ps) Setup Check with Pin ro_reg[1][3][13]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][13]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][13]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 88: MET (1256 ps) Setup Check with Pin ro_reg[1][3][12]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][12]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][12]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 89: MET (1256 ps) Setup Check with Pin ro_reg[1][3][11]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][11]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][11]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 90: MET (1256 ps) Setup Check with Pin ro_reg[1][3][10]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][10]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#----------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                     (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  m_ready               (u)     -       R     (arrival)            1    19     0     508 
  g1/z                  (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z                (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z                (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][10]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#----------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 91: MET (1256 ps) Setup Check with Pin ro_reg[1][3][9]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][9]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][9]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 92: MET (1256 ps) Setup Check with Pin ro_reg[1][3][8]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][8]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][8]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 93: MET (1256 ps) Setup Check with Pin ro_reg[1][3][7]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][7]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][7]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 94: MET (1256 ps) Setup Check with Pin ro_reg[1][3][6]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][6]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][6]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 95: MET (1256 ps) Setup Check with Pin ro_reg[1][3][5]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][5]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][5]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 96: MET (1256 ps) Setup Check with Pin ro_reg[1][3][4]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][4]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][4]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 97: MET (1256 ps) Setup Check with Pin ro_reg[1][3][3]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][3]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][3]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 98: MET (1256 ps) Setup Check with Pin ro_reg[1][3][2]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][2]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][2]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 99: MET (1256 ps) Setup Check with Pin ro_reg[1][3][1]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][1]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][1]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 100: MET (1256 ps) Setup Check with Pin ro_reg[1][3][0]/clk->sena
           View: wc_analysis_view
          Group: in2reg
     Startpoint: (R) m_ready
          Clock: (R) CLK
       Endpoint: (R) ro_reg[1][3][0]/sena
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    2000            0     
        Drv Adjust:+       0            8     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            8     
                                              
             Setup:-      33                  
       Uncertainty:-     125                  
     Required Time:=    1842                  
      Launch Clock:-       8                  
       Input Delay:-     500                  
         Data Path:-      78                  
             Slack:=    1256                  

Exceptions/Constraints:
  input_delay             500             cadence.axis_sa.sdc_line_16_3_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  m_ready              (u)     -       R     (arrival)            1    19     0     508 
  g1/z                 (u)     in_1->z R     unmapped_and2       31     0    29     537 
  g302/z               (u)     in_0->z R     unmapped_and2        1     0    12     549 
  g303/z               (u)     in_0->z R     unmapped_or2        64     0    36     586 
  ro_reg[1][3][0]/sena -       -       R     unmapped_d_flop     64     -     0     586 
#---------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


