Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 14 11:45:01 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (277)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (649)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (277)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (649)
--------------------------------------------------
 There are 649 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.774      -52.322                     63                 2641        0.050        0.000                      0                 2641        4.020        0.000                       0                  1197  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.774      -52.322                     63                 2641        0.050        0.000                      0                 2641        4.020        0.000                       0                  1197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           63  Failing Endpoints,  Worst Slack       -1.774ns,  Total Violation      -52.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 2.316ns (20.655%)  route 8.897ns (79.345%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.907    16.364    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.364    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 2.316ns (20.655%)  route 8.897ns (79.345%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.907    16.364    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.364    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.774ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.213ns  (logic 2.316ns (20.655%)  route 8.897ns (79.345%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.907    16.364    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.364    
  -------------------------------------------------------------------
                         slack                                 -1.774    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.316ns (20.689%)  route 8.878ns (79.311%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.888    16.346    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.316ns (20.689%)  route 8.878ns (79.311%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.888    16.346    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.316ns (20.689%)  route 8.878ns (79.311%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.888    16.346    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.316ns (20.689%)  route 8.878ns (79.311%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.888    16.346    debugger/ram/write_en
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.497    14.901    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.161    
                         clock uncertainty           -0.035    15.126    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.594    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -16.346    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 2.316ns (20.834%)  route 8.800ns (79.166%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.810    16.268    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 2.316ns (20.834%)  route 8.800ns (79.166%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.810    16.268    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 2.316ns (20.834%)  route 8.800ns (79.166%))
  Logic Levels:           15  (LUT2=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X43Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=84, routed)          0.949     6.557    game_beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X42Y0          LUT6 (Prop_lut6_I0_O)        0.124     6.681 f  game_beta/game_controlunit/mem_reg_1_i_19/O
                         net (fo=1, routed)           0.171     6.852    reset_cond/mem_reg_1_0
    SLICE_X42Y0          LUT2 (Prop_lut2_I1_O)        0.124     6.976 r  reset_cond/mem_reg_1_i_6/O
                         net (fo=36, routed)          0.741     7.717    game_beta/game_regfiles/mem_reg_0_1
    SLICE_X41Y0          LUT6 (Prop_lut6_I4_O)        0.124     7.841 r  game_beta/game_regfiles/mem_reg_0_i_252/O
                         net (fo=2, routed)           0.640     8.480    game_beta/game_controlunit/mem_reg_0_i_306
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          0.795     9.400    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.524 r  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.497    10.020    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I5_O)        0.124    10.144 f  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.306    10.451    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.669    11.243    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.124    11.367 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=3, routed)           0.736    12.103    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.227 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=3, routed)           0.426    12.653    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.124    12.777 f  game_beta/game_controlunit/mem_reg_0_i_246/O
                         net (fo=2, routed)           0.164    12.941    game_beta/game_controlunit/mem_reg_0_i_246_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    13.065 r  game_beta/game_controlunit/mem_reg_0_i_96/O
                         net (fo=2, routed)           0.585    13.650    game_beta/game_controlunit/mem_reg_0_i_96_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I3_O)        0.124    13.774 r  game_beta/game_controlunit/mem_reg_0_i_11_comp/O
                         net (fo=4, routed)           0.335    14.109    debugger/ram/D[22]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.233 f  debugger/ram/mem_reg_0_i_291/O
                         net (fo=1, routed)           0.804    15.037    debugger/ram/mem_reg_0_i_291_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.161 f  debugger/ram/mem_reg_0_i_174_comp/O
                         net (fo=2, routed)           0.173    15.333    debugger/force_sync/mem_reg_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124    15.457 r  debugger/force_sync/mem_reg_0_i_58/O
                         net (fo=20, routed)          0.810    16.268    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.268    
  -------------------------------------------------------------------
                         slack                                 -1.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.761%)  route 0.243ns (63.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.559     1.503    debugger/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  debugger/M_trigger_data_q_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  debugger/M_trigger_data_q_reg[164]/Q
                         net (fo=2, routed)           0.243     1.886    debugger/M_trigger_data_q_reg_n_0_[164]
    SLICE_X36Y12         FDRE                                         r  debugger/M_trigger_data_q_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.828     2.018    debugger/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  debugger/M_trigger_data_q_reg[163]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.070     1.837    debugger/M_trigger_data_q_reg[163]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[307]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.566%)  route 0.245ns (63.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X33Y1          FDRE                                         r  debugger/M_trigger_data_q_reg[307]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/M_trigger_data_q_reg[307]/Q
                         net (fo=2, routed)           0.245     1.893    debugger/M_trigger_data_q_reg_n_0_[307]
    SLICE_X37Y0          FDRE                                         r  debugger/M_trigger_data_q_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.833     2.023    debugger/clk_IBUF_BUFG
    SLICE_X37Y0          FDRE                                         r  debugger/M_trigger_data_q_reg[306]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X37Y0          FDRE (Hold_fdre_C_D)         0.070     1.842    debugger/M_trigger_data_q_reg[306]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[404]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.490%)  route 0.256ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X32Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[404]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_trigger_data_q_reg[404]/Q
                         net (fo=2, routed)           0.256     1.904    debugger/M_trigger_data_q_reg_n_0_[404]
    SLICE_X36Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X36Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[403]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.072     1.842    debugger/M_trigger_data_q_reg[403]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_right_half_circle_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.750%)  route 0.290ns (67.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X40Y4          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_right_half_circle_q_reg[8]/Q
                         net (fo=5, routed)           0.290     1.937    debugger/circle_led_OBUF[23]
    SLICE_X35Y2          FDRE                                         r  debugger/M_data_old_q_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  debugger/M_data_old_q_reg[90]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.075     1.846    debugger/M_data_old_q_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_right_half_circle_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.487%)  route 0.307ns (68.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X41Y4          FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_right_half_circle_q_reg[2]/Q
                         net (fo=5, routed)           0.307     1.954    debugger/circle_led_OBUF[17]
    SLICE_X31Y2          FDRE                                         r  debugger/M_data_old_q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.833     2.023    debugger/clk_IBUF_BUFG
    SLICE_X31Y2          FDRE                                         r  debugger/M_data_old_q_reg[84]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y2          FDRE (Hold_fdre_C_D)         0.070     1.842    debugger/M_data_old_q_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.013%)  route 0.314ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X40Y6          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_speed_counter_q_reg[2]/Q
                         net (fo=10, routed)          0.314     1.961    debugger/M_game_beta_debug__[2]
    SLICE_X31Y4          FDRE                                         r  debugger/M_data_old_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  debugger/M_data_old_q_reg[2]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.072     1.843    debugger/M_data_old_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.547%)  route 0.340ns (67.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.564     1.508    game_beta/game_regfiles/CLK
    SLICE_X46Y5          FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game_beta/game_regfiles/M_countdown_time_q_reg[14]/Q
                         net (fo=33, routed)          0.340     2.012    debugger/ram/D[159]
    RAMB18_X1Y0          RAMB18E1                                     r  debugger/ram/mem_reg_2/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.589    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.885    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.545%)  route 0.340ns (67.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X46Y7          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  game_beta/game_regfiles/M_speed_counter_q_reg[13]/Q
                         net (fo=6, routed)           0.340     2.011    debugger/ram/D[13]
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.878     2.068    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.588    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     1.884    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.416%)  route 0.323ns (69.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.560     1.504    debugger/clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  debugger/M_trigger_data_q_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debugger/M_trigger_data_q_reg[168]/Q
                         net (fo=2, routed)           0.323     1.967    debugger/M_trigger_data_q_reg_n_0_[168]
    SLICE_X33Y13         FDRE                                         r  debugger/M_trigger_data_q_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.827     2.017    debugger/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  debugger/M_trigger_data_q_reg[167]/C
                         clock pessimism             -0.251     1.766    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.070     1.836    debugger/M_trigger_data_q_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[396]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[395]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.726%)  route 0.350ns (71.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  debugger/M_trigger_data_q_reg[396]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[396]/Q
                         net (fo=2, routed)           0.350     1.997    debugger/M_trigger_data_q_reg_n_0_[396]
    SLICE_X34Y7          FDRE                                         r  debugger/M_trigger_data_q_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1196, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  debugger/M_trigger_data_q_reg[395]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.090     1.859    debugger/M_trigger_data_q_reg[395]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y1    debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y6    debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y4    debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y3    debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y9    debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y11   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y3    debugger/M_trigger_data_q_reg[216]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y3    debugger/M_trigger_data_q_reg[217]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y3    debugger/M_trigger_data_q_reg[218]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y2    debugger/M_trigger_data_q_reg[463]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y19   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y6    debugger/M_trigger_data_q_reg[205]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y6    debugger/M_trigger_data_q_reg[206]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y5    debugger/M_trigger_data_q_reg[207]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y1    debugger/M_trigger_data_q_reg[20]/C



