[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13528       tick       2531147       1153565       1107557       2531147 
      2  13528       tick       4307058       2099409       2081069       4307058 
      3  13528       tick       4302142       2097425       2081877       4302142 
      4  13528       tick       4302392       2097836       2082758       4302392 
      5  13528       tick       4302771       2097630       2082377       4302771 
      6  13528       tick       4300675       2098052       2082962       4300675 
      7  13528       tick       4306498       2099446       2078827       4306498 
      8  13528       tick       4307911       2099301       2077972       4307911 
      9  13528       tick       4302443       2097233       2081173       4302443 
     10  13528       tick       4152584       2023206       1997114       4152584 
     11  13528       tick       4450095       2169770       2149291       4450095 
     12  13528       tick       4302979       2098213       2079998       4302979 
     13  13528       tick       4301127       2096859       2081222       4301127 
     14  13528       tick       4301937       2096318       2080247       4301937 
     15  13528       tick       4304224       2097903       2082556       4304224 
     16  13528       tick       4304259       2097803       2082305       4304259 
     17  13528       tick       4302123       2098107       2077225       4302123 
     18  13528       tick       4303935       2098290       2078931       4303935 
     19  13528       tick       4300651       2096800       2080272       4300651 
     20  13528       exit       2090971       1019000       1008905       2090971 
