#include "main.h"

volatile uint16_t debounce_counter = 0; // Compteur du debounce
volatile uint8_t debounce_active = 0; // Indique si le debounce est actif

void timer0_init(void) {
	TCCR0A |= (1 << WGM01); // Mode CTC
    TCCR0B |= (1 << CS02) | (1 << CS00); // Prescaler 1024
    OCR0A = 15; // F_CPU / (1024 * 1000) - 1 = 250 (1ms par tick)
    TIMSK0 |= (1 << OCIE0A); // Active l'interruption sur OCR0A
}

/*INTERRUPTION TIMER0_COMPA_vect():
    Si le debounce est actif:
        IncrÃ©menter le compteur de debounce
        Si debounce_counter â‰¥ 275 ms:
            DÃ©sactiver le debounce
            RÃ©activer INT0 et PCINT2*/
ISR(TIMER0_COMPA_vect){
	if (debounce_active) {
		debounce_counter++;
		if (debounce_counter >= BOUNCE_DELAY){ // En ms
			debounce_active = 0; // Desactive debounce
			EIMSK |= (1<<INT0); // Reactive INT0
//			PCICR |= (1 << PCIE2);  // Reactive PCINT2
		}
	}
}

// ISR (Interrupt Service Routine) exÃ©cutÃ©e quand INT0 est dÃ©clenchÃ©
ISR(INT0_vect){
	if (!debounce_active){
		debounce_active = 1; // Active le flag de debounce
		debounce_counter = 0; // Reinitialise le compteur
		EIMSK &= ~(1<<INT0); /// Gestion du debounce
//		_delay_ms(10);
//		EIMSK |= (1<<INT0); 
		if (!(PIND & (1 << PD2))) // VÃ©rifie si le bouton est TOUJOURS pressÃ© aprÃ¨s 10ms
			PORTB ^= (1<<PB0); // Inverse lâ€™Ã©tat de la LED sur PB0
	}
}

int	main(void){
	led_init(); // Initialise les LED sur PB0 (et les autres)
	timer0_init();
	EICRA |= (1<<ISC01); // Mode de declenchement de l'interruption (se declenche quand on passe de high a low)
	EIMSK |= (1<<INT0); // Active lâ€™interruption externe INT0
	DDRD &= ~(1<<PD2); // Met PD2 en entree
	PORTD |= (1<<PD2); // opt. resistance pull up
	sei(); // Active bit I de SREG (Status Regster) qui active les interruptions
	while (1)
	{
	}
	return (0);
}
/*
--------------------------------------------------------------
|               INTERRUPTIONS â€“ ATmega328P (p.58 de la doc)               |
--------------------------------------------------------------

--------------------------------------------------------------
|  Vecteur d'interruption  | NumÃ©ro | Description                           | UtilisÃ© ? |
--------------------------------------------------------------
| RESET                    |   1    | RÃ©initialisation du microcontrÃ´leur   | âŒ |
| INT0                     |   2    | Interruption externe sur PD2          | âœ… UtilisÃ©  |
| INT1                     |   3    | Interruption externe sur PD3          | âŒ |
| PCINT0                   |   4    | Interruption changement de pin (D8-D13) | âŒ |
| PCINT1                   |   5    | Interruption changement de pin (A0-A5) | âŒ |
| PCINT2                   |   6    | Interruption changement de pin (D0-D7) | âŒ |
| WDT                      |   7    | Interruption Watchdog Timer           | âŒ |
| TIMER2_COMPA             |   8    | Comparaison Timer2 (mode CTC)         | âŒ |
| TIMER2_COMPB             |   9    | Comparaison Timer2                    | âŒ |
| TIMER2_OVF               |  10    | Overflow Timer2                        | âŒ |
| TIMER1_CAPT              |  11    | Capture d'entrÃ©e Timer1               | âŒ |
| TIMER1_COMPA             |  12    | Comparaison Timer1 (mode CTC)         |  âŒ |
| TIMER1_COMPB             |  13    | Comparaison Timer1                    | âŒ |
| TIMER1_OVF               |  14    | Overflow Timer1                        | âŒ |
| TIMER0_COMPA             |  15    | Comparaison Timer0 (mode CTC)         | âŒ |
| TIMER0_COMPB             |  16    | Comparaison Timer0                    | âŒ |
| TIMER0_OVF               |  17    | Overflow Timer0                        | âŒ |
| SPI_STC                  |  18    | Fin de transmission SPI               | âŒ |
| USART_RX                 |  19    | RÃ©ception complÃ¨te UART               | âŒ|
| USART_UDRE               |  20    | Buffer de transmission UART vide      | âŒ |
| USART_TX                 |  21    | Transmission complÃ¨te UART            | âŒ |
| ADC                      |  22    | Fin de conversion ADC                 | âŒ |
| EE_READY                 |  23    | EEPROM prÃªte                          | âŒ |
| ANALOG_COMP              |  24    | Comparateur analogique                | âŒ |
| TWI                      |  25    | Interruption I2C (TWI)                | âŒ |
| SPM_READY                |  26    | MÃ©moire flash prÃªte                   | âŒ |
--------------------------------------------------------------
*/
/*
--------------------------------------------------------------
|               INTERRUPTIONS â€“ Registres ATmega328P               |
--------------------------------------------------------------

--------------------------------------------------------------
|  EIMSK â€“ External Interrupt Mask Register  (p.74 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  |  -  | INT0  |
--------------------------------------------------------------
| INT0 | Active lâ€™interruption externe `INT0` sur PD2. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `INT0` (bit 0) est activÃ© pour dÃ©tecter un changement sur `PD2`. |
--------------------------------------------------------------

--------------------------------------------------------------
|  EICRA â€“ External Interrupt Control Register A  (p.75 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  | ISC01  | ISC00  |
--------------------------------------------------------------
| ISC01:ISC00 | DÃ©finit le mode de dÃ©clenchement de `INT0`. |
| 00 = Niveau bas, 01 = Front montant, 10 = Front descendant, 11 = Flanc montant. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `ISC01` = 1, `ISC00` = 0 â†’ DÃ©clenche `INT0` sur **front descendant**. |
--------------------------------------------------------------

--------------------------------------------------------------
|  EIFR â€“ External Interrupt Flag Register  (p.76 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  |  -  | INTF0  |
--------------------------------------------------------------
| INTF0 | 1 = Indique quâ€™une interruption `INT0` s'est produite. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `INTF0` doit Ãªtre effacÃ© en Ã©crivant `1` dessus aprÃ¨s traitement. |
--------------------------------------------------------------

--------------------------------------------------------------
|  TIMSK1 â€“ Timer Interrupt Mask Register  (p.136 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  |  -  |  -  | OCIE1A |  -  |
--------------------------------------------------------------
| OCIE1A | 1 = Active lâ€™interruption de comparaison Timer1 (CTC mode). |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `OCIE1A` est activÃ© pour dÃ©clencher `ISR(TIMER1_COMPA_vect)`. |
--------------------------------------------------------------

--------------------------------------------------------------
|  TCCR1B â€“ Timer/Counter1 Control Register B  (p.134 de la doc)  |
--------------------------------------------------------------
|  -  |  -  |  -  |  -  | WGM12 |  -  | CS12  | CS10  |
--------------------------------------------------------------
| WGM12 | 1 = Active le mode CTC (Clear Timer on Compare Match). |
| CS12:CS10 | 10 = Prescaler 1024. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `WGM12` active le mode CTC pour gÃ©nÃ©rer une interruption pÃ©riodique. |
| ðŸ’¡ `CS12 = 1, CS10 = 1` dÃ©finit un **prescaler de 1024**. |
--------------------------------------------------------------

--------------------------------------------------------------
|  UCSR0B â€“ USART Control and Status Register B  (p.182 de la doc)  |
--------------------------------------------------------------
| RXCIE0 | TXCIE0 | UDRIE0 | RXEN0  | TXEN0  | UCSZ02 | RXB80  | TXB80  |
--------------------------------------------------------------
| RXCIE0 | 1 = Active lâ€™interruption Ã  la rÃ©ception dâ€™un caractÃ¨re (`ISR(USART_RX_vect)`). |
| TXCIE0 | 1 = Active lâ€™interruption quand la transmission est terminÃ©e (`ISR(USART_TX_vect)`). |
| UDRIE0 | 1 = Active lâ€™interruption quand `UDR0` est vide (`ISR(USART_UDRE_vect)`). |
| RXEN0  | 1 = Active la rÃ©ception UART. |
| TXEN0  | 1 = Active la transmission UART. |
--------------------------------------------------------------
|                                                             |
| ðŸ’¡ `TXEN0` est activÃ© pour permettre lâ€™envoi (`uart_tx()`). |
| ðŸ’¡ `UDRIE0` est activÃ© pour envoyer les caractÃ¨res un par un via `ISR(USART_UDRE_vect)`. |
--------------------------------------------------------------
*/
