// Seed: 1274307037
module module_0 (
    output wor id_0,
    output wor id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd9,
    parameter id_3 = 32'd36
) (
    input tri1 id_0,
    input wor id_1
    , id_9,
    input tri1 _id_2,
    input supply0 _id_3,
    output tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    output uwire id_7
);
  assign id_4 = id_9;
  logic [id_3 : id_2] id_10;
  ;
  wire id_11;
  logic [7:0] id_12;
  assign id_12[-1'b0] = id_10 == -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_13;
  assign id_9[-1+-1 :-1'b0] = 1;
endmodule
