include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_state_pkg_0.1/rtl/lc_ctrl_state_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_inv_0/rtl/prim_generic_clock_inv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_clock_inv_0/prim_clock_inv.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_buf_0/prim_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv \
    $(OPENTITAN_BUILD)/src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_host_0.1/rtl/tlul_adapter_host.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_dv_dpi_dmidpi_0.1/dmidpi.sv \
    $(TEST_DIR)/top.sv

INCLUDE := \
    -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ \
    -I$(OPENTITAN_BUILD)/src/lowrisc_dv_dpi_dmidpi_0.1/

TOP_MODULE := top

VERILATOR_FLAGS := $(TEST_DIR)/rv_dm.vlt
