#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb07ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xae4a20 .scope module, "tb" "tb" 3 174;
 .timescale -12 -12;
L_0xb14370 .functor NOT 1, L_0xb5ef20, C4<0>, C4<0>, C4<0>;
L_0xafa460 .functor XOR 6, L_0xb5eb80, L_0xb5ecb0, C4<000000>, C4<000000>;
L_0xae4be0 .functor XOR 6, L_0xafa460, L_0xb5eda0, C4<000000>, C4<000000>;
v0xb4d0d0_0 .net *"_ivl_10", 5 0, L_0xb5eda0;  1 drivers
v0xb4d1d0_0 .net *"_ivl_12", 5 0, L_0xae4be0;  1 drivers
v0xb4d2b0_0 .net *"_ivl_2", 5 0, L_0xb5ea90;  1 drivers
v0xb4d370_0 .net *"_ivl_4", 5 0, L_0xb5eb80;  1 drivers
v0xb4d450_0 .net *"_ivl_6", 5 0, L_0xb5ecb0;  1 drivers
v0xb4d580_0 .net *"_ivl_8", 5 0, L_0xafa460;  1 drivers
v0xb4d660_0 .net "ack", 0 0, v0xb4b6b0_0;  1 drivers
v0xb4d700_0 .var "clk", 0 0;
v0xb4d7a0_0 .net "count_dut", 3 0, v0xb4c7e0_0;  1 drivers
v0xb4d8f0_0 .net "count_ref", 3 0, L_0xb5e860;  1 drivers
v0xb4d990_0 .net "counting_dut", 0 0, v0xb4c6f0_0;  1 drivers
v0xb4da30_0 .net "counting_ref", 0 0, v0xb4ac00_0;  1 drivers
v0xb4dad0_0 .net "data", 0 0, v0xb4b950_0;  1 drivers
v0xb4db70_0 .net "done_dut", 0 0, v0xb4ca70_0;  1 drivers
v0xb4dc10_0 .net "done_ref", 0 0, v0xb4ad80_0;  1 drivers
v0xb4dcb0_0 .net "reset", 0 0, v0xb4bae0_0;  1 drivers
v0xb4dd50_0 .var/2u "stats1", 287 0;
v0xb4df00_0 .var/2u "strobe", 0 0;
v0xb4dfa0_0 .net "tb_match", 0 0, L_0xb5ef20;  1 drivers
v0xb4e040_0 .net "tb_mismatch", 0 0, L_0xb14370;  1 drivers
L_0xb5ea90 .concat [ 1 1 4 0], v0xb4ad80_0, v0xb4ac00_0, L_0xb5e860;
L_0xb5eb80 .concat [ 1 1 4 0], v0xb4ad80_0, v0xb4ac00_0, L_0xb5e860;
L_0xb5ecb0 .concat [ 1 1 4 0], v0xb4ca70_0, v0xb4c6f0_0, v0xb4c7e0_0;
L_0xb5eda0 .concat [ 1 1 4 0], v0xb4ad80_0, v0xb4ac00_0, L_0xb5e860;
L_0xb5ef20 .cmp/eeq 6, L_0xb5ea90, L_0xae4be0;
S_0xaedeb0 .scope module, "good1" "reference_module" 3 225, 3 5 0, S_0xae4a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "ack";
enum0xac7ab0 .enum4 (4)
   "S" 4'b0000,
   "S1" 4'b0001,
   "S11" 4'b0010,
   "S110" 4'b0011,
   "B0" 4'b0100,
   "B1" 4'b0101,
   "B2" 4'b0110,
   "B3" 4'b0111,
   "Count" 4'b1000,
   "Wait" 4'b1001
 ;
L_0xb1d7b0 .functor AND 1, L_0xb5e310, L_0xb5e5d0, C4<1>, C4<1>;
v0xb13280_0 .net *"_ivl_0", 31 0, L_0xb4e160;  1 drivers
L_0x7f45834d20a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb135c0_0 .net *"_ivl_11", 21 0, L_0x7f45834d20a8;  1 drivers
L_0x7f45834d20f0 .functor BUFT 1, C4<00000000000000000000001111100111>, C4<0>, C4<0>, C4<0>;
v0xb139d0_0 .net/2u *"_ivl_12", 31 0, L_0x7f45834d20f0;  1 drivers
v0xb13e50_0 .net *"_ivl_14", 0 0, L_0xb5e5d0;  1 drivers
L_0x7f45834d2138 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0xb18260_0 .net *"_ivl_18", 3 0, L_0x7f45834d2138;  1 drivers
L_0x7f45834d2018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1d8c0_0 .net *"_ivl_3", 27 0, L_0x7f45834d2018;  1 drivers
L_0x7f45834d2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb1f790_0 .net/2u *"_ivl_4", 31 0, L_0x7f45834d2060;  1 drivers
v0xb4a800_0 .net *"_ivl_6", 0 0, L_0xb5e310;  1 drivers
v0xb4a8c0_0 .net *"_ivl_8", 31 0, L_0xb5e480;  1 drivers
v0xb4a9a0_0 .net "ack", 0 0, v0xb4b6b0_0;  alias, 1 drivers
v0xb4aa60_0 .net "clk", 0 0, v0xb4d700_0;  1 drivers
v0xb4ab20_0 .net "count", 3 0, L_0xb5e860;  alias, 1 drivers
v0xb4ac00_0 .var "counting", 0 0;
v0xb4acc0_0 .net "data", 0 0, v0xb4b950_0;  alias, 1 drivers
v0xb4ad80_0 .var "done", 0 0;
v0xb4ae40_0 .net "done_counting", 0 0, L_0xb1d7b0;  1 drivers
v0xb4af00_0 .var "fcount", 9 0;
v0xb4afe0_0 .var "next", 3 0;
v0xb4b0c0_0 .net "reset", 0 0, v0xb4bae0_0;  alias, 1 drivers
v0xb4b180_0 .var "scount", 3 0;
v0xb4b260_0 .var "shift_ena", 0 0;
v0xb4b320_0 .var "state", 3 0;
E_0xae4940 .event posedge, v0xb4aa60_0;
E_0xae4740 .event anyedge, v0xb4b320_0;
E_0xac6a20 .event anyedge, v0xb4b320_0, v0xb4acc0_0, v0xb4ae40_0, v0xb4a9a0_0;
L_0xb4e160 .concat [ 4 28 0 0], v0xb4b180_0, L_0x7f45834d2018;
L_0xb5e310 .cmp/eq 32, L_0xb4e160, L_0x7f45834d2060;
L_0xb5e480 .concat [ 10 22 0 0], v0xb4af00_0, L_0x7f45834d20a8;
L_0xb5e5d0 .cmp/eq 32, L_0xb5e480, L_0x7f45834d20f0;
L_0xb5e860 .functor MUXZ 4, L_0x7f45834d2138, v0xb4b180_0, v0xb4ac00_0, C4<>;
S_0xb4b4e0 .scope module, "stim1" "stimulus_gen" 3 219, 3 84 0, S_0xae4a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "data";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /INPUT 1 "tb_match";
    .port_info 5 /INPUT 1 "counting_dut";
v0xb4b6b0_0 .var "ack", 0 0;
v0xb4b770_0 .net "clk", 0 0, v0xb4d700_0;  alias, 1 drivers
v0xb4b810_0 .var/2s "counting_cycles", 31 0;
v0xb4b8b0_0 .net "counting_dut", 0 0, v0xb4c6f0_0;  alias, 1 drivers
v0xb4b950_0 .var "data", 0 0;
v0xb4ba40_0 .var/2u "failed", 0 0;
v0xb4bae0_0 .var "reset", 0 0;
v0xb4bb80_0 .net "tb_match", 0 0, L_0xb5ef20;  alias, 1 drivers
E_0xb2f650/0 .event negedge, v0xb4aa60_0;
E_0xb2f650/1 .event posedge, v0xb4aa60_0;
E_0xb2f650 .event/or E_0xb2f650/0, E_0xb2f650/1;
S_0xb4bd20 .scope module, "top_module1" "top_module" 3 234, 4 1 0, S_0xae4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 4 "count";
    .port_info 4 /OUTPUT 1 "counting";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 1 "ack";
P_0xb4bf00 .param/l "STATE_COUNT" 1 4 14, C4<011>;
P_0xb4bf40 .param/l "STATE_DELAY" 1 4 13, C4<010>;
P_0xb4bf80 .param/l "STATE_DONE" 1 4 15, C4<100>;
P_0xb4bfc0 .param/l "STATE_IDLE" 1 4 11, C4<000>;
P_0xb4c000 .param/l "STATE_START" 1 4 12, C4<001>;
v0xb4c370_0 .net "ack", 0 0, v0xb4b6b0_0;  alias, 1 drivers
v0xb4c460_0 .net "clk", 0 0, v0xb4d700_0;  alias, 1 drivers
v0xb4c570_0 .net "count", 3 0, v0xb4c7e0_0;  alias, 1 drivers
v0xb4c610_0 .var "counter", 19 0;
v0xb4c6f0_0 .var "counting", 0 0;
v0xb4c7e0_0 .var "curr_count", 3 0;
v0xb4c8a0_0 .net "data", 0 0, v0xb4b950_0;  alias, 1 drivers
v0xb4c990_0 .var "delay", 3 0;
v0xb4ca70_0 .var "done", 0 0;
v0xb4cb30_0 .var "pattern", 3 0;
v0xb4cc10_0 .net "reset", 0 0, v0xb4bae0_0;  alias, 1 drivers
v0xb4ccb0_0 .var "state", 2 0;
S_0xb4ceb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 245, 3 245 0, S_0xae4a20;
 .timescale -12 -12;
E_0xae49a0 .event anyedge, v0xb4df00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb4df00_0;
    %nor/r;
    %assign/vec4 v0xb4df00_0, 0;
    %wait E_0xae49a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb4b4e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4ba40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb4b810_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xb4b4e0;
T_2 ;
    %wait E_0xb2f650;
    %load/vec4 v0xb4bb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4ba40_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xb4b4e0;
T_3 ;
    %wait E_0xae4940;
    %load/vec4 v0xb4b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4b810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb4b810_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xb4b4e0;
T_4 ;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4ba40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4bae0_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %pushi/vec4 2000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xae4940;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xae4940;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %load/vec4 v0xb4b810_0;
    %cmpi/ne 2000, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call/w 3 133 "$display", "Hint: The first test case should count for 2000 cycles. Your circuit counted %0d", v0xb4b810_0 {0 0 0};
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb4b810_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %wait E_0xae4940;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b950_0, 0;
    %pushi/vec4 14800, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xae4940;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4b6b0_0, 0;
    %pushi/vec4 400, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xae4940;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0xb4b810_0;
    %cmpi/ne 15000, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call/w 3 151 "$display", "Hint: The second test case should count for 15000 cycles. Your circuit counted %0d", v0xb4b810_0 {0 0 0};
T_4.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb4b810_0, 0;
    %load/vec4 v0xb4ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %vpi_call/w 3 155 "$display", "Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?" {0 0 0};
T_4.12 ;
    %pushi/vec4 1000, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb2f650;
    %vpi_func 3 160 "$random" 32 {0 0 0};
    %pushi/vec4 8191, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb4bae0_0, 0;
    %vpi_func 3 161 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xb4b950_0, 0;
    %vpi_func 3 162 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb4b6b0_0, 0;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 100000, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xae4940;
    %vpi_func 3 165 "$random" 32 {0 0 0};
    %pushi/vec4 8191, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb4bae0_0, 0;
    %vpi_func 3 166 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xb4b950_0, 0;
    %vpi_func 3 167 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xb4b6b0_0, 0;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 170 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xaedeb0;
T_5 ;
Ewait_0 .event/or E_0xac6a20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xb4b320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0xb4acc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0xb4acc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0xb4acc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0xb4acc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0xb4ae40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 9, 0, 4;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0xb4a9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0xb4afe0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaedeb0;
T_6 ;
    %wait E_0xae4940;
    %load/vec4 v0xb4b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb4b320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xb4afe0_0;
    %assign/vec4 v0xb4b320_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaedeb0;
T_7 ;
Ewait_1 .event/or E_0xae4740, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4b260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4ad80_0, 0, 1;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 4, 0, 4;
    %jmp/1 T_7.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
T_7.4;
    %jmp/1 T_7.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
T_7.3;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4b260_0, 0, 1;
T_7.0 ;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4ac00_0, 0, 1;
T_7.5 ;
    %load/vec4 v0xb4b320_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4ad80_0, 0, 1;
T_7.7 ;
    %load/vec4 v0xb4b320_0;
    %or/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_7.9, 6;
    %pushi/vec4 7, 7, 3;
    %split/vec4 1;
    %store/vec4 v0xb4ad80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0xb4ac00_0, 0, 1;
    %store/vec4 v0xb4b260_0, 0, 1;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaedeb0;
T_8 ;
    %wait E_0xae4940;
    %load/vec4 v0xb4b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xb4b180_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xb4acc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb4b180_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xb4ac00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0xb4af00_0;
    %pad/u 32;
    %pushi/vec4 999, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xb4b180_0;
    %subi 1, 0, 4;
    %assign/vec4 v0xb4b180_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaedeb0;
T_9 ;
    %wait E_0xae4940;
    %load/vec4 v0xb4ac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb4af00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xb4af00_0;
    %pad/u 32;
    %cmpi/e 999, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xb4af00_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xb4af00_0;
    %addi 1, 0, 10;
    %assign/vec4 v0xb4af00_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb4bd20;
T_10 ;
    %wait E_0xae4940;
    %load/vec4 v0xb4cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4c6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4ca70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb4c990_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xb4c610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb4c7e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb4cb30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xb4ccb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0xb4cb30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0xb4c8a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xb4cb30_0, 0;
    %load/vec4 v0xb4cb30_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4c6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4ca70_0, 0;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0xb4c8a0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb4c990_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0xb4c8a0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb4c990_0, 4, 5;
    %load/vec4 v0xb4c8a0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb4c990_0, 4, 5;
    %load/vec4 v0xb4c8a0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb4c990_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4c6f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0xb4c610_0, 0;
    %load/vec4 v0xb4c990_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xb4c7e0_0, 0;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0xb4c610_0;
    %pad/u 32;
    %load/vec4 v0xb4c990_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4c6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb4ca70_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0xb4c610_0;
    %addi 1, 0, 20;
    %assign/vec4 v0xb4c610_0, 0;
    %load/vec4 v0xb4c7e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_10.12, 8;
    %load/vec4 v0xb4c7e0_0;
    %subi 1, 0, 4;
    %jmp/1 T_10.13, 8;
T_10.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_10.13, 8;
 ; End of false expr.
    %blend;
T_10.13;
    %assign/vec4 v0xb4c7e0_0, 0;
T_10.11 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0xb4c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb4ccb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb4ca70_0, 0;
T_10.14 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xae4a20;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4d700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4df00_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0xae4a20;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0xb4d700_0;
    %inv;
    %store/vec4 v0xb4d700_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0xae4a20;
T_13 ;
    %vpi_call/w 3 211 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 212 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb4b770_0, v0xb4e040_0, v0xb4d700_0, v0xb4dcb0_0, v0xb4dad0_0, v0xb4d660_0, v0xb4d8f0_0, v0xb4d7a0_0, v0xb4da30_0, v0xb4d990_0, v0xb4dc10_0, v0xb4db70_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0xae4a20;
T_14 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 254 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "count", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 255 "$display", "Hint: Output '%s' has no mismatches.", "count" {0 0 0};
T_14.1 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 256 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 257 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_14.3 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 258 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 259 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_14.5 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 261 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 262 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 263 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0xae4a20;
T_15 ;
    %wait E_0xb2f650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4dd50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
    %load/vec4 v0xb4dfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 274 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4dd50_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.0 ;
    %load/vec4 v0xb4d8f0_0;
    %load/vec4 v0xb4d8f0_0;
    %load/vec4 v0xb4d7a0_0;
    %xor;
    %load/vec4 v0xb4d8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 278 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.6 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.4 ;
    %load/vec4 v0xb4da30_0;
    %load/vec4 v0xb4da30_0;
    %load/vec4 v0xb4d990_0;
    %xor;
    %load/vec4 v0xb4da30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 281 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.10 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.8 ;
    %load/vec4 v0xb4dc10_0;
    %load/vec4 v0xb4dc10_0;
    %load/vec4 v0xb4db70_0;
    %xor;
    %load/vec4 v0xb4dc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 284 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.14 ;
    %load/vec4 v0xb4dd50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4dd50_0, 4, 32;
T_15.12 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fancytimer/review2015_fancytimer_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/review2015_fancytimer/iter3/response0/top_module.sv";
