-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\robot_fis\MATLAB_Function.vhd
-- Created: 2023-10-16 00:56:55
-- 
-- Generated by MATLAB 9.14 and HDL Coder 4.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: MATLAB_Function
-- Source Path: robot_fis/MATLAB Function
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY MATLAB_Function IS
  PORT( a                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        b                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        c                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        d                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        e                                 :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        y                                 :   OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END MATLAB_Function;


ARCHITECTURE rtl OF MATLAB_Function IS

  -- Signals
  SIGNAL a_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL b_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL c_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL d_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL e_unsigned                       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL y_tmp                            : unsigned(7 DOWNTO 0);  -- uint8

BEGIN
  a_unsigned <= unsigned(a);

  b_unsigned <= unsigned(b);

  c_unsigned <= unsigned(c);

  d_unsigned <= unsigned(d);

  e_unsigned <= unsigned(e);

  MATLAB_Function_1_output : PROCESS (a_unsigned, b_unsigned, c_unsigned, d_unsigned, e_unsigned)
    VARIABLE max : unsigned(7 DOWNTO 0);
  BEGIN
    max := a_unsigned;
    y_tmp <= to_unsigned(16#00#, 8);
    IF b_unsigned > a_unsigned THEN 
      max := b_unsigned;
      y_tmp <= to_unsigned(16#01#, 8);
    END IF;
    IF c_unsigned > max THEN 
      max := c_unsigned;
      y_tmp <= to_unsigned(16#02#, 8);
    END IF;
    IF d_unsigned > max THEN 
      max := d_unsigned;
      y_tmp <= to_unsigned(16#03#, 8);
    END IF;
    IF e_unsigned > max THEN 
      y_tmp <= to_unsigned(16#04#, 8);
    END IF;
  END PROCESS MATLAB_Function_1_output;


  y <= std_logic_vector(y_tmp);

END rtl;

