<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_305_giaima_38_es.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="giaima_38.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="giaima_38.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="giaima_38.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="giaima_38_es.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="giaima_38_es.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="giaima_38_es.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="giaima_38_es.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="giaima_38_es.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="giaima_38_es.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="giaima_38_es.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="giaima_38_es.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="giaima_38_es.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="giaima_38_es.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="giaima_38_es.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="giaima_38_es.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="giaima_38_es.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="giaima_38_es.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="giaima_38_es.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="giaima_38_es.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="giaima_38_es.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="giaima_38_es.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="giaima_38_es.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="giaima_38_es.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="giaima_38_es.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="giaima_38_es.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="giaima_38_es.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="giaima_38_es_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="giaima_38_es_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="giaima_38_es_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="giaima_38_es_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="giaima_38_es_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="giaima_38_es_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="giaima_38_es_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="giaima_38_es_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="giaima_38_es_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="giaima_38_es_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="giaima_38_es_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="giaima_38_es_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="giaima_38_es_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="giaima_38_es_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="giaima_38_es_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="giaima_38_es_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7651978221769362792" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4957561334337006280" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3175663598936981994" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1675868641" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8569020626485724030" xil_pn:start_ts="1675868641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676247955" xil_pn:in_ck="6336894024230800155" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7262768422994197835" xil_pn:start_ts="1676247947">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.lso"/>
      <outfile xil_pn:name="giaima_38_es.ngc"/>
      <outfile xil_pn:name="giaima_38_es.ngr"/>
      <outfile xil_pn:name="giaima_38_es.prj"/>
      <outfile xil_pn:name="giaima_38_es.stx"/>
      <outfile xil_pn:name="giaima_38_es.syr"/>
      <outfile xil_pn:name="giaima_38_es.xst"/>
      <outfile xil_pn:name="giaima_38_es_vhdl.prj"/>
      <outfile xil_pn:name="giaima_38_es_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1676100399" xil_pn:in_ck="26516141899588424" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="715439039526609345" xil_pn:start_ts="1676100399">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676247965" xil_pn:in_ck="5303075210020765847" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3261523697829252389" xil_pn:start_ts="1676247959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.bld"/>
      <outfile xil_pn:name="giaima_38_es.ngd"/>
      <outfile xil_pn:name="giaima_38_es_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676247969" xil_pn:in_ck="5303075210020765848" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1676247965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.pcf"/>
      <outfile xil_pn:name="giaima_38_es_map.map"/>
      <outfile xil_pn:name="giaima_38_es_map.mrp"/>
      <outfile xil_pn:name="giaima_38_es_map.ncd"/>
      <outfile xil_pn:name="giaima_38_es_map.ngm"/>
      <outfile xil_pn:name="giaima_38_es_map.xrpt"/>
      <outfile xil_pn:name="giaima_38_es_summary.xml"/>
      <outfile xil_pn:name="giaima_38_es_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676247982" xil_pn:in_ck="-1754160600274232399" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1676247969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.ncd"/>
      <outfile xil_pn:name="giaima_38_es.pad"/>
      <outfile xil_pn:name="giaima_38_es.par"/>
      <outfile xil_pn:name="giaima_38_es.ptwx"/>
      <outfile xil_pn:name="giaima_38_es.unroutes"/>
      <outfile xil_pn:name="giaima_38_es.xpi"/>
      <outfile xil_pn:name="giaima_38_es_pad.csv"/>
      <outfile xil_pn:name="giaima_38_es_pad.txt"/>
      <outfile xil_pn:name="giaima_38_es_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1676247987" xil_pn:in_ck="8488029960971029708" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1676247982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.bgn"/>
      <outfile xil_pn:name="giaima_38_es.bit"/>
      <outfile xil_pn:name="giaima_38_es.drc"/>
      <outfile xil_pn:name="giaima_38_es.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1676247991" xil_pn:in_ck="8488029960971016854" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1676247989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676247995" xil_pn:in_ck="8488029960971016854" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1676247994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1676247982" xil_pn:in_ck="5303075210020765716" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1676247979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="giaima_38_es.twr"/>
      <outfile xil_pn:name="giaima_38_es.twx"/>
    </transform>
  </transforms>

</generated_project>
