regGRBM_CNTL reg:0x2000
regGRBM_SKEW_CNTL reg:0x2001
regGRBM_STATUS2 reg:0x2002
regGRBM_PWR_CNTL reg:0x2003
regGRBM_STATUS reg:0x2004
regGRBM_STATUS_SE0 reg:0x2005
regGRBM_STATUS_SE1 reg:0x2006
regGRBM_SOFT_RESET reg:0x2008
regGRBM_GFX_CLKEN_CNTL reg:0x200c
regGRBM_WAIT_IDLE_CLOCKS reg:0x200d
regGRBM_STATUS_SE2 reg:0x200e
regGRBM_STATUS_SE3 reg:0x200f
regGRBM_READ_ERROR reg:0x2016
regGRBM_READ_ERROR2 reg:0x2017
regGRBM_INT_CNTL reg:0x2018
regGRBM_TRAP_OP reg:0x2019
regGRBM_TRAP_ADDR reg:0x201a
regGRBM_TRAP_ADDR_MSK reg:0x201b
regGRBM_TRAP_WD reg:0x201c
regGRBM_TRAP_WD_MSK reg:0x201d
regGRBM_WRITE_ERROR reg:0x201f
regGRBM_IOV_ERROR reg:0x2020
regGRBM_CHIP_REVISION reg:0x2021
regGRBM_GFX_CNTL reg:0x2022
regGRBM_RSMU_CFG reg:0x2023
regGRBM_IH_CREDIT reg:0x2024
regGRBM_PWR_CNTL2 reg:0x2025
regGRBM_UTCL2_INVAL_RANGE_START reg:0x2026
regGRBM_UTCL2_INVAL_RANGE_END reg:0x2027
regGRBM_RSMU_READ_ERROR reg:0x2028
regGRBM_CHICKEN_BITS reg:0x2029
regGRBM_FENCE_RANGE0 reg:0x202a
regGRBM_FENCE_RANGE1 reg:0x202b
regGRBM_IOV_READ_ERROR reg:0x202c
regGRBM_NOWHERE reg:0x203f
regGRBM_SCRATCH_REG0 reg:0x2040
regGRBM_SCRATCH_REG1 reg:0x2041
regGRBM_SCRATCH_REG2 reg:0x2042
regGRBM_SCRATCH_REG3 reg:0x2043
regGRBM_SCRATCH_REG4 reg:0x2044
regGRBM_SCRATCH_REG5 reg:0x2045
regGRBM_SCRATCH_REG6 reg:0x2046
regGRBM_SCRATCH_REG7 reg:0x2047
regVIOLATION_DATA_ASYNC_VF_PROG reg:0x2048
regCP_CPC_DEBUG_CNTL reg:0x2080
regCP_CPF_DEBUG_CNTL reg:0x2082
regCP_CPC_STATUS reg:0x2084
regCP_CPC_BUSY_STAT reg:0x2085
regCP_CPC_STALLED_STAT1 reg:0x2086
regCP_CPF_STATUS reg:0x2087
regCP_CPF_BUSY_STAT reg:0x2088
regCP_CPF_STALLED_STAT1 reg:0x2089
regCP_CPC_GRBM_FREE_COUNT reg:0x208b
regCP_CPC_PRIV_VIOLATION_ADDR reg:0x208c
regCP_MEC_CNTL reg:0x208d
regCP_MEC_ME1_HEADER_DUMP reg:0x208e
regCP_MEC_ME2_HEADER_DUMP reg:0x208f
regCP_CPC_SCRATCH_INDEX reg:0x2090
regCP_CPC_SCRATCH_DATA reg:0x2091
regCP_CPF_GRBM_FREE_COUNT reg:0x2092
regCP_CPC_HALT_HYST_COUNT reg:0x20a7
regCP_CE_COMPARE_COUNT reg:0x20c0
regCP_CE_DE_COUNT reg:0x20c1
regCP_DE_CE_COUNT reg:0x20c2
regCP_DE_LAST_INVAL_COUNT reg:0x20c3
regCP_DE_DE_COUNT reg:0x20c4
regCP_STALLED_STAT3 reg:0x219c
regCP_STALLED_STAT1 reg:0x219d
regCP_STALLED_STAT2 reg:0x219e
regCP_BUSY_STAT reg:0x219f
regCP_STAT reg:0x21a0
regCP_ME_HEADER_DUMP reg:0x21a1
regCP_PFP_HEADER_DUMP reg:0x21a2
regCP_GRBM_FREE_COUNT reg:0x21a3
regCP_CE_HEADER_DUMP reg:0x21a4
regCP_PFP_INSTR_PNTR reg:0x21a5
regCP_ME_INSTR_PNTR reg:0x21a6
regCP_CE_INSTR_PNTR reg:0x21a7
regCP_MEC1_INSTR_PNTR reg:0x21a8
regCP_MEC2_INSTR_PNTR reg:0x21a9
regCP_CSF_STAT reg:0x21b4
regCP_ME_CNTL reg:0x21b6
regCP_CNTX_STAT reg:0x21b8
regCP_ME_PREEMPTION reg:0x21b9
regCP_ROQ_THRESHOLDS reg:0x21bc
regCP_MEQ_STQ_THRESHOLD reg:0x21bd
regCP_RB2_RPTR reg:0x21be
regCP_RB1_RPTR reg:0x21bf
regCP_RB0_RPTR reg:0x21c0
regCP_RB_RPTR reg:0x21c0
regCP_RB_WPTR_DELAY reg:0x21c1
regCP_RB_WPTR_POLL_CNTL reg:0x21c2
regCP_ROQ1_THRESHOLDS reg:0x21d5
regCP_ROQ2_THRESHOLDS reg:0x21d6
regCP_STQ_THRESHOLDS reg:0x21d7
regCP_QUEUE_THRESHOLDS reg:0x21d8
regCP_MEQ_THRESHOLDS reg:0x21d9
regCP_ROQ_AVAIL reg:0x21da
regCP_STQ_AVAIL reg:0x21db
regCP_ROQ2_AVAIL reg:0x21dc
regCP_MEQ_AVAIL reg:0x21dd
regCP_CMD_INDEX reg:0x21de
regCP_CMD_DATA reg:0x21df
regCP_ROQ_RB_STAT reg:0x21e0
regCP_ROQ_IB1_STAT reg:0x21e1
regCP_ROQ_IB2_STAT reg:0x21e2
regCP_STQ_STAT reg:0x21e3
regCP_STQ_WR_STAT reg:0x21e4
regCP_MEQ_STAT reg:0x21e5
regCP_CEQ1_AVAIL reg:0x21e6
regCP_CEQ2_AVAIL reg:0x21e7
regCP_CE_ROQ_RB_STAT reg:0x21e8
regCP_CE_ROQ_IB1_STAT reg:0x21e9
regCP_CE_ROQ_IB2_STAT reg:0x21ea
regCP_INT_STAT_DEBUG reg:0x21f7
regCP_DEBUG_CNTL reg:0x21f8
regCP_PRIV_VIOLATION_ADDR reg:0x21fa
regVGT_VTX_VECT_EJECT_REG reg:0x222c
regVGT_DMA_DATA_FIFO_DEPTH reg:0x222d
regVGT_DMA_REQ_FIFO_DEPTH reg:0x222e
regVGT_DRAW_INIT_FIFO_DEPTH reg:0x222f
regVGT_LAST_COPY_STATE reg:0x2230
regVGT_CACHE_INVALIDATION reg:0x2231
regVGT_RESET_DEBUG reg:0x2232
regVGT_STRMOUT_DELAY reg:0x2233
regVGT_FIFO_DEPTHS reg:0x2234
regVGT_GS_VERTEX_REUSE reg:0x2235
regVGT_MC_LAT_CNTL reg:0x2236
regIA_CNTL_STATUS reg:0x2237
regVGT_CNTL_STATUS reg:0x223c
regWD_CNTL_STATUS reg:0x223f
regCC_GC_PRIM_CONFIG reg:0x2240
regGC_USER_PRIM_CONFIG reg:0x2241
regWD_QOS reg:0x2242
regWD_UTCL1_CNTL reg:0x2243
regWD_UTCL1_STATUS reg:0x2244
regIA_UTCL1_CNTL reg:0x2246
regIA_UTCL1_STATUS reg:0x2247
regVGT_SYS_CONFIG reg:0x2263
regVGT_VS_MAX_WAVE_ID reg:0x2268
regVGT_GS_MAX_WAVE_ID reg:0x2269
regGFX_PIPE_CONTROL reg:0x226d
regCC_GC_SHADER_ARRAY_CONFIG reg:0x226f
regGC_USER_SHADER_ARRAY_CONFIG reg:0x2270
regVGT_DMA_PRIMITIVE_TYPE reg:0x2271
regVGT_DMA_CONTROL reg:0x2272
regVGT_DMA_LS_HS_CONFIG reg:0x2273
regWD_BUF_RESOURCE_1 reg:0x2276
regWD_BUF_RESOURCE_2 reg:0x2277
regPA_CL_CNTL_STATUS reg:0x2284
regPA_CL_ENHANCE reg:0x2285
regPA_CL_RESET_DEBUG reg:0x2286
regPA_SU_CNTL_STATUS reg:0x2294
regPA_SC_FIFO_DEPTH_CNTL reg:0x2295
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK reg:0x22c0
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK reg:0x22c1
regPA_SC_TRAP_SCREEN_HV_LOCK reg:0x22c2
regPA_SC_FORCE_EOV_MAX_CNTS reg:0x22c9
regPA_SC_BINNER_EVENT_CNTL_0 reg:0x22cc
regPA_SC_BINNER_EVENT_CNTL_1 reg:0x22cd
regPA_SC_BINNER_EVENT_CNTL_2 reg:0x22ce
regPA_SC_BINNER_EVENT_CNTL_3 reg:0x22cf
regPA_SC_BINNER_TIMEOUT_COUNTER reg:0x22d0
regPA_SC_BINNER_PERF_CNTL_0 reg:0x22d1
regPA_SC_BINNER_PERF_CNTL_1 reg:0x22d2
regPA_SC_BINNER_PERF_CNTL_2 reg:0x22d3
regPA_SC_BINNER_PERF_CNTL_3 reg:0x22d4
regPA_SC_ENHANCE_2 reg:0x22dc
regPA_SC_FIFO_SIZE reg:0x22f3
regPA_SC_IF_FIFO_SIZE reg:0x22f5
regPA_SC_PKR_WAVE_TABLE_CNTL reg:0x22f8
regPA_UTCL1_CNTL1 reg:0x22f9
regPA_UTCL1_CNTL2 reg:0x22fa
regPA_SIDEBAND_REQUEST_DELAYS reg:0x22fb
regPA_SC_ENHANCE reg:0x22fc
regPA_SC_ENHANCE_1 reg:0x22fd
regPA_SC_DSM_CNTL reg:0x22fe
regPA_SC_TILE_STEERING_CREST_OVERRIDE reg:0x22ff
regSQ_CONFIG reg:0x2300
regSQC_CONFIG reg:0x2301
regLDS_CONFIG reg:0x2302
regSQ_RANDOM_WAVE_PRI reg:0x2303
regSQ_REG_CREDITS reg:0x2304
regSQ_FIFO_SIZES reg:0x2305
regSQ_DSM_CNTL reg:0x2306
regSQ_DSM_CNTL2 reg:0x2307
regSQ_RUNTIME_CONFIG reg:0x2308
regSQ_DEBUG_STS_GLOBAL reg:0x2309
regSH_MEM_BASES reg:0x230a
regSQ_TIMEOUT_CONFIG reg:0x230b
regSQ_TIMEOUT_STATUS reg:0x230c
regSH_MEM_CONFIG reg:0x230d
regSP_MFMA_PORTD_RD_CONFIG reg:0x230e
regSH_CAC_CONFIG reg:0x230f
regSQ_DEBUG_STS_GLOBAL2 reg:0x2310
regSQ_DEBUG_STS_GLOBAL3 reg:0x2311
regCC_GC_SHADER_RATE_CONFIG reg:0x2312
regGC_USER_SHADER_RATE_CONFIG reg:0x2313
regSQ_INTERRUPT_AUTO_MASK reg:0x2314
regSQ_INTERRUPT_MSG_CTRL reg:0x2315
regSQ_DEBUG_PERFCOUNT_TRAP reg:0x2316
regSQ_UTCL1_CNTL1 reg:0x2317
regSQ_UTCL1_CNTL2 reg:0x2318
regSQ_UTCL1_STATUS reg:0x2319
regSQ_FED_INTERRUPT_STATUS reg:0x231a
regSQ_CGTS_CONFIG reg:0x231b
regSQ_SHADER_TBA_LO reg:0x231c
regSQ_SHADER_TBA_HI reg:0x231d
regSQ_SHADER_TMA_LO reg:0x231e
regSQ_SHADER_TMA_HI reg:0x231f
regSQC_DSM_CNTL reg:0x2320
regSQC_DSM_CNTLA reg:0x2321
regSQC_DSM_CNTLB reg:0x2322
regSQC_DSM_CNTL2 reg:0x2325
regSQC_DSM_CNTL2A reg:0x2326
regSQC_DSM_CNTL2B reg:0x2327
regSQC_DSM_CNTL2E reg:0x232a
regSQC_EDC_FUE_CNTL reg:0x232b
regSQC_EDC_CNT2 reg:0x232c
regSQC_EDC_CNT3 reg:0x232d
regSQC_EDC_PARITY_CNT3 reg:0x232e
regSQ_DEBUG reg:0x2332
regSQ_PERF_SNAPSHOT_CTRL reg:0x2334
regSQ_DEBUG_FOR_INTERNAL_CTRL reg:0x2335
regSQ_REG_TIMESTAMP reg:0x2374
regSQ_CMD_TIMESTAMP reg:0x2375
regSQ_HOSTTRAP_STATUS reg:0x2376
regSQ_IND_INDEX reg:0x2378
regSQ_IND_DATA reg:0x2379
regSQ_CONFIG1 reg:0x237a
regSQ_CMD reg:0x237b
regSQ_TIME_HI reg:0x237c
regSQ_TIME_LO reg:0x237d
regSQ_DS_0 reg:0x237f
regSQ_DS_1 reg:0x237f
regSQ_EXP_0 reg:0x237f
regSQ_EXP_1 reg:0x237f
regSQ_FLAT_0 reg:0x237f
regSQ_FLAT_1 reg:0x237f
regSQ_GLBL_0 reg:0x237f
regSQ_GLBL_1 reg:0x237f
regSQ_INST reg:0x237f
regSQ_MIMG_0 reg:0x237f
regSQ_MIMG_1 reg:0x237f
regSQ_MTBUF_0 reg:0x237f
regSQ_MTBUF_1 reg:0x237f
regSQ_MUBUF_0 reg:0x237f
regSQ_MUBUF_1 reg:0x237f
regSQ_SCRATCH_0 reg:0x237f
regSQ_SCRATCH_1 reg:0x237f
regSQ_SMEM_0 reg:0x237f
regSQ_SMEM_1 reg:0x237f
regSQ_SOP1 reg:0x237f
regSQ_SOP2 reg:0x237f
regSQ_SOPC reg:0x237f
regSQ_SOPK reg:0x237f
regSQ_SOPP reg:0x237f
regSQ_VINTRP reg:0x237f
regSQ_VOP1 reg:0x237f
regSQ_VOP2 reg:0x237f
regSQ_VOP3P_0 reg:0x237f
regSQ_VOP3P_1 reg:0x237f
regSQ_VOP3P_MFMA_0 reg:0x237f
regSQ_VOP3P_MFMA_1 reg:0x237f
regSQ_VOP3_0 reg:0x237f
regSQ_VOP3_0_SDST_ENC reg:0x237f
regSQ_VOP3_1 reg:0x237f
regSQ_VOPC reg:0x237f
regSQ_VOP_DPP reg:0x237f
regSQ_VOP_SDWA reg:0x237f
regSQ_VOP_SDWA_SDST_ENC reg:0x237f
regSQ_LB_CTR_CTRL reg:0x2398
regSQ_LB_DATA0 reg:0x2399
regSQ_LB_DATA1 reg:0x239a
regSQ_LB_DATA2 reg:0x239b
regSQ_LB_DATA3 reg:0x239c
regSQ_LB_CTR_SEL reg:0x239d
regSQ_LB_CTR0_CU reg:0x239e
regSQ_LB_CTR1_CU reg:0x239f
regSQ_LB_CTR2_CU reg:0x23a0
regSQ_LB_CTR3_CU reg:0x23a1
regSQC_EDC_CNT reg:0x23a2
regSQ_EDC_SEC_CNT reg:0x23a3
regSQ_EDC_DED_CNT reg:0x23a4
regSQ_EDC_INFO reg:0x23a5
regSQ_EDC_CNT reg:0x23a6
regSQ_EDC_FUE_CNTL reg:0x23a7
regSQ_THREAD_TRACE_WORD_CMN reg:0x23b0
regSQ_THREAD_TRACE_WORD_EVENT reg:0x23b0
regSQ_THREAD_TRACE_WORD_INST reg:0x23b0
regSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_ISSUE reg:0x23b0
regSQ_THREAD_TRACE_WORD_MISC reg:0x23b0
regSQ_THREAD_TRACE_WORD_PERF_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_REG_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_REG_2_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 reg:0x23b0
regSQ_THREAD_TRACE_WORD_WAVE reg:0x23b0
regSQ_THREAD_TRACE_WORD_WAVE_START reg:0x23b0
regSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 reg:0x23b1
regSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2 reg:0x23b1
regSQ_THREAD_TRACE_WORD_PERF_2_OF_2 reg:0x23b1
regSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 reg:0x23b1
regSQ_WREXEC_EXEC_HI reg:0x23b1
regSQ_WREXEC_EXEC_LO reg:0x23b1
regSQ_BUF_RSRC_WORD0 reg:0x23c0
regSQ_BUF_RSRC_WORD1 reg:0x23c1
regSQ_BUF_RSRC_WORD2 reg:0x23c2
regSQ_BUF_RSRC_WORD3 reg:0x23c3
regSQ_IMG_RSRC_WORD0 reg:0x23c4
regSQ_IMG_RSRC_WORD1 reg:0x23c5
regSQ_IMG_RSRC_WORD2 reg:0x23c6
regSQ_IMG_RSRC_WORD3 reg:0x23c7
regSQ_IMG_RSRC_WORD4 reg:0x23c8
regSQ_IMG_RSRC_WORD5 reg:0x23c9
regSQ_IMG_RSRC_WORD6 reg:0x23ca
regSQ_IMG_RSRC_WORD7 reg:0x23cb
regSQ_IMG_SAMP_WORD0 reg:0x23cc
regSQ_IMG_SAMP_WORD1 reg:0x23cd
regSQ_IMG_SAMP_WORD2 reg:0x23ce
regSQ_IMG_SAMP_WORD3 reg:0x23cf
regSQ_FLAT_SCRATCH_WORD0 reg:0x23d0
regSQ_FLAT_SCRATCH_WORD1 reg:0x23d1
regSQ_M0_GPR_IDX_WORD reg:0x23d2
regSQC_ICACHE_UTCL1_CNTL1 reg:0x23d3
regSQC_ICACHE_UTCL1_CNTL2 reg:0x23d4
regSQC_DCACHE_UTCL1_CNTL1 reg:0x23d5
regSQC_DCACHE_UTCL1_CNTL2 reg:0x23d6
regSQC_ICACHE_UTCL1_STATUS reg:0x23d7
regSQC_DCACHE_UTCL1_STATUS reg:0x23d8
regSQC_UE_EDC_LO reg:0x23d9
regSQC_UE_EDC_HI reg:0x23da
regSQC_CE_EDC_LO reg:0x23db
regSQC_CE_EDC_HI reg:0x23dc
regSQ_UE_ERR_STATUS_LO reg:0x23dd
regSQ_UE_ERR_STATUS_HI reg:0x23de
regSQ_CE_ERR_STATUS_LO reg:0x23df
regSQ_CE_ERR_STATUS_HI reg:0x23e0
regLDS_UE_ERR_STATUS_LO reg:0x23e1
regLDS_UE_ERR_STATUS_HI reg:0x23e2
regLDS_CE_ERR_STATUS_LO reg:0x23e3
regLDS_CE_ERR_STATUS_HI reg:0x23e4
regSP0_UE_ERR_STATUS_LO reg:0x23e5
regSP0_UE_ERR_STATUS_HI reg:0x23e6
regSP0_CE_ERR_STATUS_LO reg:0x23e7
regSP0_CE_ERR_STATUS_HI reg:0x23e8
regSP1_UE_ERR_STATUS_LO reg:0x23e9
regSP1_UE_ERR_STATUS_HI reg:0x23ea
regSP1_CE_ERR_STATUS_LO reg:0x23eb
regSP1_CE_ERR_STATUS_HI reg:0x23ec
regSX_DEBUG_BUSY reg:0x2414
regSX_DEBUG_1 reg:0x2419
regSPI_PS_MAX_WAVE_ID reg:0x243a
regSPI_START_PHASE reg:0x243b
regSPI_GFX_CNTL reg:0x243c
regSPI_DEBUG_READ reg:0x2442
regSPI_DSM_CNTL reg:0x2443
regSPI_DSM_CNTL2 reg:0x2444
regSPI_EDC_CNT reg:0x2445
regSPI_UE_ERR_STATUS_LO reg:0x2446
regSPI_UE_ERR_STATUS_HI reg:0x2447
regSPI_CE_ERR_STATUS_LO reg:0x2448
regSPI_CE_ERR_STATUS_HI reg:0x2449
regSPI_DEBUG_BUSY reg:0x2450
regSPI_CONFIG_PS_CU_EN reg:0x2452
regSPI_WF_LIFETIME_CNTL reg:0x24aa
regSPI_WF_LIFETIME_LIMIT_0 reg:0x24ab
regSPI_WF_LIFETIME_LIMIT_1 reg:0x24ac
regSPI_WF_LIFETIME_LIMIT_2 reg:0x24ad
regSPI_WF_LIFETIME_LIMIT_3 reg:0x24ae
regSPI_WF_LIFETIME_LIMIT_4 reg:0x24af
regSPI_WF_LIFETIME_LIMIT_5 reg:0x24b0
regSPI_WF_LIFETIME_LIMIT_6 reg:0x24b1
regSPI_WF_LIFETIME_LIMIT_7 reg:0x24b2
regSPI_WF_LIFETIME_LIMIT_8 reg:0x24b3
regSPI_WF_LIFETIME_LIMIT_9 reg:0x24b4
regSPI_WF_LIFETIME_STATUS_0 reg:0x24b5
regSPI_WF_LIFETIME_STATUS_1 reg:0x24b6
regSPI_WF_LIFETIME_STATUS_2 reg:0x24b7
regSPI_WF_LIFETIME_STATUS_3 reg:0x24b8
regSPI_WF_LIFETIME_STATUS_4 reg:0x24b9
regSPI_WF_LIFETIME_STATUS_5 reg:0x24ba
regSPI_WF_LIFETIME_STATUS_6 reg:0x24bb
regSPI_WF_LIFETIME_STATUS_7 reg:0x24bc
regSPI_WF_LIFETIME_STATUS_8 reg:0x24bd
regSPI_WF_LIFETIME_STATUS_9 reg:0x24be
regSPI_WF_LIFETIME_STATUS_10 reg:0x24bf
regSPI_WF_LIFETIME_STATUS_11 reg:0x24c0
regSPI_WF_LIFETIME_STATUS_12 reg:0x24c1
regSPI_WF_LIFETIME_STATUS_13 reg:0x24c2
regSPI_WF_LIFETIME_STATUS_14 reg:0x24c3
regSPI_WF_LIFETIME_STATUS_15 reg:0x24c4
regSPI_WF_LIFETIME_STATUS_16 reg:0x24c5
regSPI_WF_LIFETIME_STATUS_17 reg:0x24c6
regSPI_WF_LIFETIME_STATUS_18 reg:0x24c7
regSPI_WF_LIFETIME_STATUS_19 reg:0x24c8
regSPI_WF_LIFETIME_STATUS_20 reg:0x24c9
regSPI_WF_LIFETIME_DEBUG reg:0x24ca
regSPI_LB_CTR_CTRL reg:0x24d4
regSPI_LB_CU_MASK reg:0x24d5
regSPI_LB_DATA_REG reg:0x24d6
regSPI_PG_ENABLE_STATIC_CU_MASK reg:0x24d7
regSPI_GDS_CREDITS reg:0x24d8
regSPI_SX_EXPORT_BUFFER_SIZES reg:0x24d9
regSPI_SX_SCOREBOARD_BUFFER_SIZES reg:0x24da
regSPI_CSQ_WF_ACTIVE_STATUS reg:0x24db
regSPI_CSQ_WF_ACTIVE_COUNT_0 reg:0x24dc
regSPI_CSQ_WF_ACTIVE_COUNT_1 reg:0x24dd
regSPI_CSQ_WF_ACTIVE_COUNT_2 reg:0x24de
regSPI_CSQ_WF_ACTIVE_COUNT_3 reg:0x24df
regSPI_CSQ_WF_ACTIVE_COUNT_4 reg:0x24e0
regSPI_CSQ_WF_ACTIVE_COUNT_5 reg:0x24e1
regSPI_CSQ_WF_ACTIVE_COUNT_6 reg:0x24e2
regSPI_CSQ_WF_ACTIVE_COUNT_7 reg:0x24e3
regSPI_LB_DATA_WAVES reg:0x24e4
regSPI_LB_DATA_PERCU_WAVE_HSGS reg:0x24e5
regSPI_LB_DATA_PERCU_WAVE_VSPS reg:0x24e6
regSPI_LB_DATA_PERCU_WAVE_CS reg:0x24e7
regSPIS_DEBUG_READ reg:0x24ea
regBCI_DEBUG_READ reg:0x24eb
regSPI_P0_TRAP_SCREEN_PSBA_LO reg:0x24ec
regSPI_P0_TRAP_SCREEN_PSBA_HI reg:0x24ed
regSPI_P0_TRAP_SCREEN_PSMA_LO reg:0x24ee
regSPI_P0_TRAP_SCREEN_PSMA_HI reg:0x24ef
regSPI_P0_TRAP_SCREEN_GPR_MIN reg:0x24f0
regSPI_P1_TRAP_SCREEN_PSBA_LO reg:0x24f1
regSPI_P1_TRAP_SCREEN_PSBA_HI reg:0x24f2
regSPI_P1_TRAP_SCREEN_PSMA_LO reg:0x24f3
regSPI_P1_TRAP_SCREEN_PSMA_HI reg:0x24f4
regSPI_P1_TRAP_SCREEN_GPR_MIN reg:0x24f5
regTD_CNTL reg:0x2525
regTD_STATUS reg:0x2526
regTD_POWER_CNTL reg:0x252a
regTD_UE_EDC_LO reg:0x252b
regTD_UE_EDC_HI reg:0x252c
regTD_CE_EDC_LO reg:0x252d
regTD_CE_EDC_HI reg:0x252e
regTD_DSM_CNTL reg:0x252f
regTD_DSM_CNTL2 reg:0x2530
regTD_SCRATCH reg:0x2533
regTA_POWER_CNTL reg:0x2540
regTA_CNTL reg:0x2541
regTA_CNTL_AUX reg:0x2542
regTA_FEATURE_CNTL reg:0x2543
regTA_STATUS reg:0x2548
regTA_SCRATCH reg:0x2564
regTA_DSM_CNTL reg:0x2584
regTA_DSM_CNTL2 reg:0x2585
regTA_UE_EDC_LO reg:0x2587
regTA_UE_EDC_HI reg:0x2588
regTA_CE_EDC_LO reg:0x2589
regTA_CE_EDC_HI reg:0x258a
regGDS_CONFIG reg:0x25c0
regGDS_CNTL_STATUS reg:0x25c1
regGDS_ENHANCE2 reg:0x25c2
regGDS_PROTECTION_FAULT reg:0x25c3
regGDS_VM_PROTECTION_FAULT reg:0x25c4
regGDS_EDC_CNT reg:0x25c5
regGDS_EDC_GRBM_CNT reg:0x25c6
regGDS_EDC_OA_DED reg:0x25c7
regGDS_DSM_CNTL reg:0x25ca
regGDS_EDC_OA_PHY_CNT reg:0x25cb
regGDS_EDC_OA_PIPE_CNT reg:0x25cc
regGDS_DSM_CNTL2 reg:0x25cd
regGDS_WD_GDS_CSB reg:0x25ce
regGDS_UE_ERR_STATUS_LO reg:0x25cf
regGDS_UE_ERR_STATUS_HI reg:0x25d0
regGDS_CE_ERR_STATUS_LO reg:0x25d1
regGDS_CE_ERR_STATUS_HI reg:0x25d2
regDB_DEBUG reg:0x260c
regDB_DEBUG2 reg:0x260d
regDB_DEBUG3 reg:0x260e
regDB_DEBUG4 reg:0x260f
regDB_CREDIT_LIMIT reg:0x2614
regDB_WATERMARKS reg:0x2615
regDB_SUBTILE_CONTROL reg:0x2616
regDB_FREE_CACHELINES reg:0x2617
regDB_FIFO_DEPTH1 reg:0x2618
regDB_FIFO_DEPTH2 reg:0x2619
regDB_EXCEPTION_CONTROL reg:0x261a
regDB_RING_CONTROL reg:0x261b
regDB_MEM_ARB_WATERMARKS reg:0x261c
regDB_RMI_CACHE_POLICY reg:0x261e
regDB_DFSM_CONFIG reg:0x2630
regDB_DFSM_WATERMARK reg:0x2631
regDB_DFSM_TILES_IN_FLIGHT reg:0x2632
regDB_DFSM_PRIMS_IN_FLIGHT reg:0x2633
regDB_DFSM_WATCHDOG reg:0x2634
regDB_DFSM_FLUSH_ENABLE reg:0x2635
regDB_DFSM_FLUSH_AUX_EVENT reg:0x2636
regCC_RB_REDUNDANCY reg:0x263c
regCC_RB_BACKEND_DISABLE reg:0x263d
regGB_ADDR_CONFIG reg:0x263e
regGB_BACKEND_MAP reg:0x263f
regGB_GPU_ID reg:0x2640
regCC_RB_DAISY_CHAIN reg:0x2641
regGB_ADDR_CONFIG_READ reg:0x2642
regGB_TILE_MODE0 reg:0x2644
regGB_TILE_MODE1 reg:0x2645
regGB_TILE_MODE2 reg:0x2646
regGB_TILE_MODE3 reg:0x2647
regGB_TILE_MODE4 reg:0x2648
regGB_TILE_MODE5 reg:0x2649
regGB_TILE_MODE6 reg:0x264a
regGB_TILE_MODE7 reg:0x264b
regGB_TILE_MODE8 reg:0x264c
regGB_TILE_MODE9 reg:0x264d
regGB_TILE_MODE10 reg:0x264e
regGB_TILE_MODE11 reg:0x264f
regGB_TILE_MODE12 reg:0x2650
regGB_TILE_MODE13 reg:0x2651
regGB_TILE_MODE14 reg:0x2652
regGB_TILE_MODE15 reg:0x2653
regGB_TILE_MODE16 reg:0x2654
regGB_TILE_MODE17 reg:0x2655
regGB_TILE_MODE18 reg:0x2656
regGB_TILE_MODE19 reg:0x2657
regGB_TILE_MODE20 reg:0x2658
regGB_TILE_MODE21 reg:0x2659
regGB_TILE_MODE22 reg:0x265a
regGB_TILE_MODE23 reg:0x265b
regGB_TILE_MODE24 reg:0x265c
regGB_TILE_MODE25 reg:0x265d
regGB_TILE_MODE26 reg:0x265e
regGB_TILE_MODE27 reg:0x265f
regGB_TILE_MODE28 reg:0x2660
regGB_TILE_MODE29 reg:0x2661
regGB_TILE_MODE30 reg:0x2662
regGB_TILE_MODE31 reg:0x2663
regGB_MACROTILE_MODE0 reg:0x2664
regGB_MACROTILE_MODE1 reg:0x2665
regGB_MACROTILE_MODE2 reg:0x2666
regGB_MACROTILE_MODE3 reg:0x2667
regGB_MACROTILE_MODE4 reg:0x2668
regGB_MACROTILE_MODE5 reg:0x2669
regGB_MACROTILE_MODE6 reg:0x266a
regGB_MACROTILE_MODE7 reg:0x266b
regGB_MACROTILE_MODE8 reg:0x266c
regGB_MACROTILE_MODE9 reg:0x266d
regGB_MACROTILE_MODE10 reg:0x266e
regGB_MACROTILE_MODE11 reg:0x266f
regGB_MACROTILE_MODE12 reg:0x2670
regGB_MACROTILE_MODE13 reg:0x2671
regGB_MACROTILE_MODE14 reg:0x2672
regGB_MACROTILE_MODE15 reg:0x2673
regCB_HW_CONTROL reg:0x2680
regCB_HW_CONTROL_1 reg:0x2681
regCB_HW_CONTROL_2 reg:0x2682
regCB_HW_CONTROL_3 reg:0x2683
regCB_HW_MEM_ARBITER_RD reg:0x2686
regCB_HW_MEM_ARBITER_WR reg:0x2687
regCB_DCC_CONFIG reg:0x2688
regGC_USER_RB_REDUNDANCY reg:0x26de
regGC_USER_RB_BACKEND_DISABLE reg:0x26df
regGCEA_DRAM_RD_CLI2GRP_MAP0 reg:0x2a00
regGCEA_DRAM_RD_CLI2GRP_MAP1 reg:0x2a01
regGCEA_DRAM_WR_CLI2GRP_MAP0 reg:0x2a02
regGCEA_DRAM_WR_CLI2GRP_MAP1 reg:0x2a03
regGCEA_DRAM_RD_GRP2VC_MAP reg:0x2a04
regGCEA_DRAM_WR_GRP2VC_MAP reg:0x2a05
regGCEA_DRAM_RD_LAZY reg:0x2a06
regGCEA_DRAM_WR_LAZY reg:0x2a07
regGCEA_DRAM_RD_CAM_CNTL reg:0x2a08
regGCEA_DRAM_WR_CAM_CNTL reg:0x2a09
regGCEA_DRAM_PAGE_BURST reg:0x2a0a
regGCEA_DRAM_RD_PRI_AGE reg:0x2a0b
regGCEA_DRAM_WR_PRI_AGE reg:0x2a0c
regGCEA_DRAM_RD_PRI_QUEUING reg:0x2a0d
regGCEA_DRAM_WR_PRI_QUEUING reg:0x2a0e
regGCEA_DRAM_RD_PRI_FIXED reg:0x2a0f
regGCEA_DRAM_WR_PRI_FIXED reg:0x2a10
regGCEA_DRAM_RD_PRI_URGENCY reg:0x2a11
regGCEA_DRAM_WR_PRI_URGENCY reg:0x2a12
regGCEA_DRAM_RD_PRI_QUANT_PRI1 reg:0x2a13
regGCEA_DRAM_RD_PRI_QUANT_PRI2 reg:0x2a14
regGCEA_DRAM_RD_PRI_QUANT_PRI3 reg:0x2a15
regGCEA_DRAM_WR_PRI_QUANT_PRI1 reg:0x2a16
regGCEA_DRAM_WR_PRI_QUANT_PRI2 reg:0x2a17
regGCEA_DRAM_WR_PRI_QUANT_PRI3 reg:0x2a18
regGCEA_IO_RD_CLI2GRP_MAP0 reg:0x2ad5
regGCEA_IO_RD_CLI2GRP_MAP1 reg:0x2ad6
regGCEA_IO_WR_CLI2GRP_MAP0 reg:0x2ad7
regGCEA_IO_WR_CLI2GRP_MAP1 reg:0x2ad8
regGCEA_IO_RD_COMBINE_FLUSH reg:0x2ad9
regGCEA_IO_WR_COMBINE_FLUSH reg:0x2ada
regGCEA_IO_GROUP_BURST reg:0x2adb
regGCEA_IO_RD_PRI_AGE reg:0x2adc
regGCEA_IO_WR_PRI_AGE reg:0x2add
regGCEA_IO_RD_PRI_QUEUING reg:0x2ade
regGCEA_IO_WR_PRI_QUEUING reg:0x2adf
regGCEA_IO_RD_PRI_FIXED reg:0x2ae0
regGCEA_IO_WR_PRI_FIXED reg:0x2ae1
regGCEA_IO_RD_PRI_URGENCY reg:0x2ae2
regGCEA_IO_WR_PRI_URGENCY reg:0x2ae3
regGCEA_IO_RD_PRI_URGENCY_MASKING reg:0x2ae4
regGCEA_IO_WR_PRI_URGENCY_MASKING reg:0x2ae5
regGCEA_IO_RD_PRI_QUANT_PRI1 reg:0x2ae6
regGCEA_IO_RD_PRI_QUANT_PRI2 reg:0x2ae7
regGCEA_IO_RD_PRI_QUANT_PRI3 reg:0x2ae8
regGCEA_IO_WR_PRI_QUANT_PRI1 reg:0x2ae9
regGCEA_IO_WR_PRI_QUANT_PRI2 reg:0x2aea
regGCEA_IO_WR_PRI_QUANT_PRI3 reg:0x2aeb
regGCEA_SDP_ARB_DRAM reg:0x2aec
regGCEA_SDP_ARB_FINAL reg:0x2aee
regGCEA_SDP_DRAM_PRIORITY reg:0x2aef
regGCEA_SDP_IO_PRIORITY reg:0x2af1
regGCEA_SDP_CREDITS reg:0x2af2
regGCEA_SDP_TAG_RESERVE0 reg:0x2af3
regGCEA_SDP_TAG_RESERVE1 reg:0x2af4
regGCEA_SDP_VCC_RESERVE0 reg:0x2af5
regGCEA_SDP_VCC_RESERVE1 reg:0x2af6
regGCEA_SDP_VCD_RESERVE0 reg:0x2af7
regGCEA_SDP_VCD_RESERVE1 reg:0x2af8
regGCEA_SDP_REQ_CNTL reg:0x2af9
regGCEA_MISC reg:0x2afa
regGCEA_LATENCY_SAMPLING reg:0x2afb
regGCEA_PERFCOUNTER_LO reg:0x2afc
regGCEA_PERFCOUNTER_HI reg:0x2afd
regGCEA_PERFCOUNTER0_CFG reg:0x2afe
regGCEA_PERFCOUNTER1_CFG reg:0x2aff
regGCEA_PERFCOUNTER_RSLT_CNTL reg:0x2700
regGCEA_MAM_CTRL reg:0x2701
regGCEA_MAM_CTRL2 reg:0x2702
regGCEA_UE_ERR_STATUS_LO reg:0x2706
regGCEA_UE_ERR_STATUS_HI reg:0x2707
regGCEA_DSM_CNTL reg:0x2708
regGCEA_DSM_CNTLA reg:0x2709
regGCEA_DSM_CNTLB reg:0x270a
regGCEA_DSM_CNTL2 reg:0x270b
regGCEA_DSM_CNTL2A reg:0x270c
regGCEA_DSM_CNTL2B reg:0x270d
regGCEA_TCC_XBR_CREDITS reg:0x270e
regGCEA_TCC_XBR_MAXBURST reg:0x270f
regGCEA_PROBE_CNTL reg:0x2710
regGCEA_PROBE_MAP reg:0x2711
regGCEA_ERR_STATUS reg:0x2712
regGCEA_MISC2 reg:0x2713
regGCEA_SDP_BACKDOOR_CMDCREDITS0 reg:0x2715
regGCEA_SDP_BACKDOOR_CMDCREDITS1 reg:0x2716
regGCEA_SDP_BACKDOOR_DATACREDITS0 reg:0x2717
regGCEA_SDP_BACKDOOR_DATACREDITS1 reg:0x2718
regGCEA_SDP_BACKDOOR_MISCCREDITS reg:0x2719
regGCEA_CE_ERR_STATUS_LO reg:0x271b
regGCEA_CE_ERR_STATUS_HI reg:0x271d
regGCEA_SDP_ENABLE reg:0x271f
regGCEA_ICG_CTRL reg:0xf0c4
regRMI_GENERAL_CNTL reg:0x2780
regRMI_GENERAL_CNTL1 reg:0x2781
regRMI_GENERAL_STATUS reg:0x2782
regRMI_SUBBLOCK_STATUS0 reg:0x2783
regRMI_SUBBLOCK_STATUS1 reg:0x2784
regRMI_SUBBLOCK_STATUS2 reg:0x2785
regRMI_SUBBLOCK_STATUS3 reg:0x2786
regRMI_XBAR_CONFIG reg:0x2787
regRMI_PROBE_POP_LOGIC_CNTL reg:0x2788
regRMI_UTC_XNACK_N_MISC_CNTL reg:0x2789
regRMI_DEMUX_CNTL reg:0x278a
regRMI_UTCL1_CNTL1 reg:0x278b
regRMI_UTCL1_CNTL2 reg:0x278c
regRMI_UTC_UNIT_CONFIG reg:0x278d
regRMI_TCIW_FORMATTER0_CNTL reg:0x278e
regRMI_TCIW_FORMATTER1_CNTL reg:0x278f
regRMI_SCOREBOARD_CNTL reg:0x2790
regRMI_SCOREBOARD_STATUS0 reg:0x2791
regRMI_SCOREBOARD_STATUS1 reg:0x2792
regRMI_SCOREBOARD_STATUS2 reg:0x2793
regRMI_XBAR_ARBITER_CONFIG reg:0x2794
regRMI_XBAR_ARBITER_CONFIG_1 reg:0x2795
regRMI_CLOCK_CNTRL reg:0x2796
regRMI_UTCL1_STATUS reg:0x2797
regRMI_XNACK_DEBUG reg:0x279d
regRMI_SPARE reg:0x279e
regRMI_SPARE_1 reg:0x279f
regRMI_SPARE_2 reg:0x27a0
regATC_L2_CNTL reg:0x2800
regATC_L2_CNTL2 reg:0x2801
regATC_L2_CACHE_DATA0 reg:0x2804
regATC_L2_CACHE_DATA1 reg:0x2805
regATC_L2_CACHE_DATA2 reg:0x2806
regATC_L2_CACHE_DATA3 reg:0x2807
regATC_L2_CNTL3 reg:0x2808
regATC_L2_STATUS reg:0x2809
regATC_L2_STATUS2 reg:0x280a
regATC_L2_MISC_CG reg:0x280b
regATC_L2_MEM_POWER_LS reg:0x280c
regATC_L2_CGTT_CLK_CTRL reg:0x280d
regATC_L2_CACHE_4K_DSM_INDEX reg:0x280f
regATC_L2_CACHE_32K_DSM_INDEX reg:0x2810
regATC_L2_CACHE_2M_DSM_INDEX reg:0x2811
regATC_L2_CACHE_4K_DSM_CNTL reg:0x2812
regATC_L2_CACHE_32K_DSM_CNTL reg:0x2813
regATC_L2_CACHE_2M_DSM_CNTL reg:0x2814
regATC_L2_CNTL4 reg:0x2815
regATC_L2_MM_GROUP_RT_CLASSES reg:0x2816
regATC_L2_UE_ERR_STATUS_LO reg:0x281a
regATC_L2_UE_ERR_STATUS_HI reg:0x281b
regATC_L2_CE_ERR_STATUS_LO reg:0x281c
regATC_L2_CE_ERR_STATUS_HI reg:0x281d
regVM_L2_CNTL reg:0x2820
regVM_L2_CNTL2 reg:0x2821
regVM_L2_CNTL3 reg:0x2822
regVM_L2_STATUS reg:0x2823
regVM_DUMMY_PAGE_FAULT_CNTL reg:0x2824
regVM_DUMMY_PAGE_FAULT_ADDR_LO32 reg:0x2825
regVM_DUMMY_PAGE_FAULT_ADDR_HI32 reg:0x2826
regVM_L2_PROTECTION_FAULT_CNTL reg:0x2827
regVM_L2_PROTECTION_FAULT_CNTL2 reg:0x2828
regVM_L2_PROTECTION_FAULT_MM_CNTL3 reg:0x2829
regVM_L2_PROTECTION_FAULT_MM_CNTL4 reg:0x282a
regVM_L2_PROTECTION_FAULT_STATUS reg:0x282b
regVM_L2_PROTECTION_FAULT_ADDR_LO32 reg:0x282c
regVM_L2_PROTECTION_FAULT_ADDR_HI32 reg:0x282d
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 reg:0x282e
regVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 reg:0x282f
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 reg:0x2831
regVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 reg:0x2832
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 reg:0x2833
regVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 reg:0x2834
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 reg:0x2835
regVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 reg:0x2836
regVM_L2_CNTL4 reg:0x2837
regVM_L2_CNTL5 reg:0x2838
regVM_L2_MM_GROUP_RT_CLASSES reg:0x2839
regVM_L2_BANK_SELECT_RESERVED_CID reg:0x283a
regVM_L2_BANK_SELECT_RESERVED_CID2 reg:0x283b
regVM_L2_CACHE_PARITY_CNTL reg:0x283c
regVM_L2_CGTT_CLK_CTRL reg:0x283d
regVM_L2_CGTT_BUSY_CTRL reg:0x283e
regVML2_MEM_ECC_INDEX reg:0x2842
regVML2_WALKER_MEM_ECC_INDEX reg:0x2843
regUTCL2_MEM_ECC_INDEX reg:0x2844
regVML2_MEM_ECC_CNTL reg:0x2845
regVML2_WALKER_MEM_ECC_CNTL reg:0x2846
regUTCL2_MEM_ECC_CNTL reg:0x2847
regVML2_MEM_ECC_STATUS reg:0x2848
regVML2_WALKER_MEM_ECC_STATUS reg:0x2849
regUTCL2_MEM_ECC_STATUS reg:0x284a
regUTCL2_EDC_MODE reg:0x284b
regUTCL2_EDC_CONFIG reg:0x284c
regVML2_UE_ERR_STATUS_LO reg:0x284d
regVML2_WALKER_UE_ERR_STATUS_LO reg:0x284e
regUTCL2_UE_ERR_STATUS_LO reg:0x284f
regVML2_UE_ERR_STATUS_HI reg:0x2850
regVML2_WALKER_UE_ERR_STATUS_HI reg:0x2851
regUTCL2_UE_ERR_STATUS_HI reg:0x2852
regVML2_CE_ERR_STATUS_LO reg:0x2853
regVML2_WALKER_CE_ERR_STATUS_LO reg:0x2854
regUTCL2_CE_ERR_STATUS_LO reg:0x2855
regVML2_CE_ERR_STATUS_HI reg:0x2856
regVML2_WALKER_CE_ERR_STATUS_HI reg:0x2857
regUTCL2_CE_ERR_STATUS_HI reg:0x2858
regVM_CONTEXT0_CNTL reg:0x2860
regVM_CONTEXT1_CNTL reg:0x2861
regVM_CONTEXT2_CNTL reg:0x2862
regVM_CONTEXT3_CNTL reg:0x2863
regVM_CONTEXT4_CNTL reg:0x2864
regVM_CONTEXT5_CNTL reg:0x2865
regVM_CONTEXT6_CNTL reg:0x2866
regVM_CONTEXT7_CNTL reg:0x2867
regVM_CONTEXT8_CNTL reg:0x2868
regVM_CONTEXT9_CNTL reg:0x2869
regVM_CONTEXT10_CNTL reg:0x286a
regVM_CONTEXT11_CNTL reg:0x286b
regVM_CONTEXT12_CNTL reg:0x286c
regVM_CONTEXT13_CNTL reg:0x286d
regVM_CONTEXT14_CNTL reg:0x286e
regVM_CONTEXT15_CNTL reg:0x286f
regVM_CONTEXTS_DISABLE reg:0x2870
regVM_INVALIDATE_ENG0_SEM reg:0x2871
regVM_INVALIDATE_ENG1_SEM reg:0x2872
regVM_INVALIDATE_ENG2_SEM reg:0x2873
regVM_INVALIDATE_ENG3_SEM reg:0x2874
regVM_INVALIDATE_ENG4_SEM reg:0x2875
regVM_INVALIDATE_ENG5_SEM reg:0x2876
regVM_INVALIDATE_ENG6_SEM reg:0x2877
regVM_INVALIDATE_ENG7_SEM reg:0x2878
regVM_INVALIDATE_ENG8_SEM reg:0x2879
regVM_INVALIDATE_ENG9_SEM reg:0x287a
regVM_INVALIDATE_ENG10_SEM reg:0x287b
regVM_INVALIDATE_ENG11_SEM reg:0x287c
regVM_INVALIDATE_ENG12_SEM reg:0x287d
regVM_INVALIDATE_ENG13_SEM reg:0x287e
regVM_INVALIDATE_ENG14_SEM reg:0x287f
regVM_INVALIDATE_ENG15_SEM reg:0x2880
regVM_INVALIDATE_ENG16_SEM reg:0x2881
regVM_INVALIDATE_ENG17_SEM reg:0x2882
regVM_INVALIDATE_ENG0_REQ reg:0x2883
regVM_INVALIDATE_ENG1_REQ reg:0x2884
regVM_INVALIDATE_ENG2_REQ reg:0x2885
regVM_INVALIDATE_ENG3_REQ reg:0x2886
regVM_INVALIDATE_ENG4_REQ reg:0x2887
regVM_INVALIDATE_ENG5_REQ reg:0x2888
regVM_INVALIDATE_ENG6_REQ reg:0x2889
regVM_INVALIDATE_ENG7_REQ reg:0x288a
regVM_INVALIDATE_ENG8_REQ reg:0x288b
regVM_INVALIDATE_ENG9_REQ reg:0x288c
regVM_INVALIDATE_ENG10_REQ reg:0x288d
regVM_INVALIDATE_ENG11_REQ reg:0x288e
regVM_INVALIDATE_ENG12_REQ reg:0x288f
regVM_INVALIDATE_ENG13_REQ reg:0x2890
regVM_INVALIDATE_ENG14_REQ reg:0x2891
regVM_INVALIDATE_ENG15_REQ reg:0x2892
regVM_INVALIDATE_ENG16_REQ reg:0x2893
regVM_INVALIDATE_ENG17_REQ reg:0x2894
regVM_INVALIDATE_ENG0_ACK reg:0x2895
regVM_INVALIDATE_ENG1_ACK reg:0x2896
regVM_INVALIDATE_ENG2_ACK reg:0x2897
regVM_INVALIDATE_ENG3_ACK reg:0x2898
regVM_INVALIDATE_ENG4_ACK reg:0x2899
regVM_INVALIDATE_ENG5_ACK reg:0x289a
regVM_INVALIDATE_ENG6_ACK reg:0x289b
regVM_INVALIDATE_ENG7_ACK reg:0x289c
regVM_INVALIDATE_ENG8_ACK reg:0x289d
regVM_INVALIDATE_ENG9_ACK reg:0x289e
regVM_INVALIDATE_ENG10_ACK reg:0x289f
regVM_INVALIDATE_ENG11_ACK reg:0x28a0
regVM_INVALIDATE_ENG12_ACK reg:0x28a1
regVM_INVALIDATE_ENG13_ACK reg:0x28a2
regVM_INVALIDATE_ENG14_ACK reg:0x28a3
regVM_INVALIDATE_ENG15_ACK reg:0x28a4
regVM_INVALIDATE_ENG16_ACK reg:0x28a5
regVM_INVALIDATE_ENG17_ACK reg:0x28a6
regVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 reg:0x28a7
regVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 reg:0x28a8
regVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 reg:0x28a9
regVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 reg:0x28aa
regVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 reg:0x28ab
regVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 reg:0x28ac
regVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 reg:0x28ad
regVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 reg:0x28ae
regVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 reg:0x28af
regVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 reg:0x28b0
regVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 reg:0x28b1
regVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 reg:0x28b2
regVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 reg:0x28b3
regVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 reg:0x28b4
regVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 reg:0x28b5
regVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 reg:0x28b6
regVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 reg:0x28b7
regVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 reg:0x28b8
regVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 reg:0x28b9
regVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 reg:0x28ba
regVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 reg:0x28bb
regVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 reg:0x28bc
regVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 reg:0x28bd
regVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 reg:0x28be
regVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 reg:0x28bf
regVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 reg:0x28c0
regVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 reg:0x28c1
regVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 reg:0x28c2
regVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 reg:0x28c3
regVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 reg:0x28c4
regVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 reg:0x28c5
regVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 reg:0x28c6
regVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 reg:0x28c7
regVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 reg:0x28c8
regVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 reg:0x28c9
regVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 reg:0x28ca
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28cb
regVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28cc
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28cd
regVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28ce
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28cf
regVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28d0
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28d1
regVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28d2
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28d3
regVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28d4
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28d5
regVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28d6
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28d7
regVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28d8
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28d9
regVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28da
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28db
regVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28dc
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28dd
regVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28de
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28df
regVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28e0
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28e1
regVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28e2
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28e3
regVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28e4
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28e5
regVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28e6
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28e7
regVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28e8
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 reg:0x28e9
regVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 reg:0x28ea
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 reg:0x28eb
regVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 reg:0x28ec
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 reg:0x28ed
regVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 reg:0x28ee
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 reg:0x28ef
regVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 reg:0x28f0
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 reg:0x28f1
regVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 reg:0x28f2
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 reg:0x28f3
regVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 reg:0x28f4
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 reg:0x28f5
regVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 reg:0x28f6
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 reg:0x28f7
regVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 reg:0x28f8
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 reg:0x28f9
regVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 reg:0x28fa
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 reg:0x28fb
regVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 reg:0x28fc
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 reg:0x28fd
regVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 reg:0x28fe
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 reg:0x28ff
regVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 reg:0x2900
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 reg:0x2901
regVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 reg:0x2902
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 reg:0x2903
regVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 reg:0x2904
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 reg:0x2905
regVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 reg:0x2906
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 reg:0x2907
regVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 reg:0x2908
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 reg:0x2909
regVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 reg:0x290a
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 reg:0x290b
regVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 reg:0x290c
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 reg:0x290d
regVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 reg:0x290e
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 reg:0x290f
regVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 reg:0x2910
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 reg:0x2911
regVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 reg:0x2912
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 reg:0x2913
regVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 reg:0x2914
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 reg:0x2915
regVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 reg:0x2916
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 reg:0x2917
regVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 reg:0x2918
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 reg:0x2919
regVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 reg:0x291a
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 reg:0x291b
regVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 reg:0x291c
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 reg:0x291d
regVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 reg:0x291e
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 reg:0x291f
regVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 reg:0x2920
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 reg:0x2921
regVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 reg:0x2922
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 reg:0x2923
regVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 reg:0x2924
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 reg:0x2925
regVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 reg:0x2926
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 reg:0x2927
regVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 reg:0x2928
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 reg:0x2929
regVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 reg:0x292a
regMC_VM_NB_MMIOBASE reg:0x2940
regMC_VM_NB_MMIOLIMIT reg:0x2941
regMC_VM_NB_PCI_CTRL reg:0x2942
regMC_VM_NB_PCI_ARB reg:0x2943
regMC_VM_NB_TOP_OF_DRAM_SLOT1 reg:0x2944
regMC_VM_NB_LOWER_TOP_OF_DRAM2 reg:0x2945
regMC_VM_NB_UPPER_TOP_OF_DRAM2 reg:0x2946
regMC_VM_FB_OFFSET reg:0x2947
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB reg:0x2948
regMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB reg:0x2949
regMC_VM_STEERING reg:0x294a
regMC_SHARED_VIRT_RESET_REQ reg:0x294b
regMC_MEM_POWER_LS reg:0x294c
regMC_VM_CACHEABLE_DRAM_ADDRESS_START reg:0x294d
regMC_VM_CACHEABLE_DRAM_ADDRESS_END reg:0x294e
regMC_VM_APT_CNTL reg:0x2951
regMC_VM_LOCAL_HBM_ADDRESS_START reg:0x2952
regMC_VM_LOCAL_HBM_ADDRESS_END reg:0x2953
regMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL reg:0x2954
regUTCL2_CGTT_CLK_CTRL reg:0x2955
regMC_VM_XGMI_LFB_CNTL reg:0x2957
regMC_VM_XGMI_LFB_SIZE reg:0x2958
regMC_VM_CACHEABLE_DRAM_CNTL reg:0x2959
regMC_VM_HOST_MAPPING reg:0x295a
regMC_VM_FB_LOCATION_BASE reg:0x295c
regMC_VM_FB_LOCATION_TOP reg:0x295d
regMC_VM_AGP_TOP reg:0x295e
regMC_VM_AGP_BOT reg:0x295f
regMC_VM_AGP_BASE reg:0x2960
regMC_VM_SYSTEM_APERTURE_LOW_ADDR reg:0x2961
regMC_VM_SYSTEM_APERTURE_HIGH_ADDR reg:0x2962
regMC_VM_MX_L1_TLB_CNTL reg:0x2963
regL2TLB_TLB0_STATUS reg:0x296d
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO reg:0x296f
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI reg:0x2970
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO reg:0x2971
regUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI reg:0x2972
regTCP_INVALIDATE reg:0x2b00
regTCP_STATUS reg:0x2b01
regTCP_CNTL reg:0x2b02
regTCP_CHAN_STEER_0 reg:0x2b03
regTCP_CHAN_STEER_1 reg:0x2b04
regTCP_ADDR_CONFIG reg:0x2b05
regTCP_CREDIT reg:0x2b06
regTCP_BUFFER_ADDR_HASH_CNTL reg:0x2b16
regTC_CFG_L1_LOAD_POLICY0 reg:0x2b1a
regTC_CFG_L1_LOAD_POLICY1 reg:0x2b1b
regTC_CFG_L1_STORE_POLICY reg:0x2b1c
regTC_CFG_L2_LOAD_POLICY0 reg:0x2b1d
regTC_CFG_L2_LOAD_POLICY1 reg:0x2b1e
regTC_CFG_L2_STORE_POLICY0 reg:0x2b1f
regTC_CFG_L2_STORE_POLICY1 reg:0x2b20
regTC_CFG_L2_ATOMIC_POLICY reg:0x2b21
regTC_CFG_L1_VOLATILE reg:0x2b22
regTC_CFG_L2_VOLATILE reg:0x2b23
regTCP_UE_EDC_HI_REG reg:0x2b54
regTCP_UE_EDC_LO_REG reg:0x2b55
regTCP_CE_EDC_HI_REG reg:0x2b56
regTCP_CE_EDC_LO_REG reg:0x2b57
regTCI_UE_EDC_HI_REG reg:0x2b58
regTCI_UE_EDC_LO_REG reg:0x2b59
regTCI_CE_EDC_HI_REG reg:0x2b5a
regTCI_CE_EDC_LO_REG reg:0x2b5b
regTCI_MISC reg:0x2b5c
regTCI_CNTL_3 reg:0x2b5d
regTCI_DSM_CNTL reg:0x2b5e
regTCI_DSM_CNTL2 reg:0x2b5f
regTCI_STATUS reg:0x2b61
regTCI_CNTL_1 reg:0x2b62
regTCI_CNTL_2 reg:0x2b63
regTCC_CTRL reg:0x2b80
regTCC_CTRL2 reg:0x2b81
regTCC_DSM_CNTL reg:0x2b86
regTCC_DSM_CNTLA reg:0x2b87
regTCC_DSM_CNTL2 reg:0x2b88
regTCC_DSM_CNTL2A reg:0x2b89
regTCC_DSM_CNTL2B reg:0x2b8a
regTCC_WBINVL2 reg:0x2b8b
regTCC_SOFT_RESET reg:0x2b8c
regTCC_DSM_CNTL3 reg:0x2b8e
regTCA_CTRL reg:0x2bc0
regTCA_BURST_MASK reg:0x2bc1
regTCA_BURST_CTRL reg:0x2bc2
regTCA_DSM_CNTL reg:0x2bc3
regTCA_DSM_CNTL2 reg:0x2bc4
regTCX_CTRL reg:0x2bc6
regTCX_DSM_CNTL reg:0x2bc7
regTCX_DSM_CNTL2 reg:0x2bc8
regTCA_UE_ERR_STATUS_LO reg:0x2bc9
regTCA_UE_ERR_STATUS_HI reg:0x2bca
regTCX_UE_ERR_STATUS_LO reg:0x2bcb
regTCX_UE_ERR_STATUS_HI reg:0x2bcc
regTCX_CE_ERR_STATUS_LO reg:0x2bcd
regTCX_CE_ERR_STATUS_HI reg:0x2bce
regTCC_UE_ERR_STATUS_LO reg:0x2bcf
regTCC_UE_ERR_STATUS_HI reg:0x2bd0
regTCC_CE_ERR_STATUS_LO reg:0x2bd1
regTCC_CE_ERR_STATUS_HI reg:0x2bd2
regSPI_SHADER_PGM_RSRC3_PS reg:0x2c07
regSPI_SHADER_PGM_LO_PS reg:0x2c08
regSPI_SHADER_PGM_HI_PS reg:0x2c09
regSPI_SHADER_PGM_RSRC1_PS reg:0x2c0a
regSPI_SHADER_PGM_RSRC2_PS reg:0x2c0b
regSPI_SHADER_USER_DATA_PS_0 reg:0x2c0c
regSPI_SHADER_USER_DATA_PS_1 reg:0x2c0d
regSPI_SHADER_USER_DATA_PS_2 reg:0x2c0e
regSPI_SHADER_USER_DATA_PS_3 reg:0x2c0f
regSPI_SHADER_USER_DATA_PS_4 reg:0x2c10
regSPI_SHADER_USER_DATA_PS_5 reg:0x2c11
regSPI_SHADER_USER_DATA_PS_6 reg:0x2c12
regSPI_SHADER_USER_DATA_PS_7 reg:0x2c13
regSPI_SHADER_USER_DATA_PS_8 reg:0x2c14
regSPI_SHADER_USER_DATA_PS_9 reg:0x2c15
regSPI_SHADER_USER_DATA_PS_10 reg:0x2c16
regSPI_SHADER_USER_DATA_PS_11 reg:0x2c17
regSPI_SHADER_USER_DATA_PS_12 reg:0x2c18
regSPI_SHADER_USER_DATA_PS_13 reg:0x2c19
regSPI_SHADER_USER_DATA_PS_14 reg:0x2c1a
regSPI_SHADER_USER_DATA_PS_15 reg:0x2c1b
regSPI_SHADER_USER_DATA_PS_16 reg:0x2c1c
regSPI_SHADER_USER_DATA_PS_17 reg:0x2c1d
regSPI_SHADER_USER_DATA_PS_18 reg:0x2c1e
regSPI_SHADER_USER_DATA_PS_19 reg:0x2c1f
regSPI_SHADER_USER_DATA_PS_20 reg:0x2c20
regSPI_SHADER_USER_DATA_PS_21 reg:0x2c21
regSPI_SHADER_USER_DATA_PS_22 reg:0x2c22
regSPI_SHADER_USER_DATA_PS_23 reg:0x2c23
regSPI_SHADER_USER_DATA_PS_24 reg:0x2c24
regSPI_SHADER_USER_DATA_PS_25 reg:0x2c25
regSPI_SHADER_USER_DATA_PS_26 reg:0x2c26
regSPI_SHADER_USER_DATA_PS_27 reg:0x2c27
regSPI_SHADER_USER_DATA_PS_28 reg:0x2c28
regSPI_SHADER_USER_DATA_PS_29 reg:0x2c29
regSPI_SHADER_USER_DATA_PS_30 reg:0x2c2a
regSPI_SHADER_USER_DATA_PS_31 reg:0x2c2b
regSPI_SHADER_PGM_RSRC3_VS reg:0x2c46
regSPI_SHADER_LATE_ALLOC_VS reg:0x2c47
regSPI_SHADER_PGM_LO_VS reg:0x2c48
regSPI_SHADER_PGM_HI_VS reg:0x2c49
regSPI_SHADER_PGM_RSRC1_VS reg:0x2c4a
regSPI_SHADER_PGM_RSRC2_VS reg:0x2c4b
regSPI_SHADER_USER_DATA_VS_0 reg:0x2c4c
regSPI_SHADER_USER_DATA_VS_1 reg:0x2c4d
regSPI_SHADER_USER_DATA_VS_2 reg:0x2c4e
regSPI_SHADER_USER_DATA_VS_3 reg:0x2c4f
regSPI_SHADER_USER_DATA_VS_4 reg:0x2c50
regSPI_SHADER_USER_DATA_VS_5 reg:0x2c51
regSPI_SHADER_USER_DATA_VS_6 reg:0x2c52
regSPI_SHADER_USER_DATA_VS_7 reg:0x2c53
regSPI_SHADER_USER_DATA_VS_8 reg:0x2c54
regSPI_SHADER_USER_DATA_VS_9 reg:0x2c55
regSPI_SHADER_USER_DATA_VS_10 reg:0x2c56
regSPI_SHADER_USER_DATA_VS_11 reg:0x2c57
regSPI_SHADER_USER_DATA_VS_12 reg:0x2c58
regSPI_SHADER_USER_DATA_VS_13 reg:0x2c59
regSPI_SHADER_USER_DATA_VS_14 reg:0x2c5a
regSPI_SHADER_USER_DATA_VS_15 reg:0x2c5b
regSPI_SHADER_USER_DATA_VS_16 reg:0x2c5c
regSPI_SHADER_USER_DATA_VS_17 reg:0x2c5d
regSPI_SHADER_USER_DATA_VS_18 reg:0x2c5e
regSPI_SHADER_USER_DATA_VS_19 reg:0x2c5f
regSPI_SHADER_USER_DATA_VS_20 reg:0x2c60
regSPI_SHADER_USER_DATA_VS_21 reg:0x2c61
regSPI_SHADER_USER_DATA_VS_22 reg:0x2c62
regSPI_SHADER_USER_DATA_VS_23 reg:0x2c63
regSPI_SHADER_USER_DATA_VS_24 reg:0x2c64
regSPI_SHADER_USER_DATA_VS_25 reg:0x2c65
regSPI_SHADER_USER_DATA_VS_26 reg:0x2c66
regSPI_SHADER_USER_DATA_VS_27 reg:0x2c67
regSPI_SHADER_USER_DATA_VS_28 reg:0x2c68
regSPI_SHADER_USER_DATA_VS_29 reg:0x2c69
regSPI_SHADER_USER_DATA_VS_30 reg:0x2c6a
regSPI_SHADER_USER_DATA_VS_31 reg:0x2c6b
regSPI_SHADER_PGM_RSRC2_GS_VS reg:0x2c7c
regSPI_SHADER_PGM_RSRC4_GS reg:0x2c81
regSPI_SHADER_USER_DATA_ADDR_LO_GS reg:0x2c82
regSPI_SHADER_USER_DATA_ADDR_HI_GS reg:0x2c83
regSPI_SHADER_PGM_LO_ES reg:0x2c84
regSPI_SHADER_PGM_HI_ES reg:0x2c85
regSPI_SHADER_PGM_RSRC3_GS reg:0x2c87
regSPI_SHADER_PGM_LO_GS reg:0x2c88
regSPI_SHADER_PGM_HI_GS reg:0x2c89
regSPI_SHADER_PGM_RSRC1_GS reg:0x2c8a
regSPI_SHADER_PGM_RSRC2_GS reg:0x2c8b
regSPI_SHADER_USER_DATA_ES_0 reg:0x2ccc
regSPI_SHADER_USER_DATA_ES_1 reg:0x2ccd
regSPI_SHADER_USER_DATA_ES_2 reg:0x2cce
regSPI_SHADER_USER_DATA_ES_3 reg:0x2ccf
regSPI_SHADER_USER_DATA_ES_4 reg:0x2cd0
regSPI_SHADER_USER_DATA_ES_5 reg:0x2cd1
regSPI_SHADER_USER_DATA_ES_6 reg:0x2cd2
regSPI_SHADER_USER_DATA_ES_7 reg:0x2cd3
regSPI_SHADER_USER_DATA_ES_8 reg:0x2cd4
regSPI_SHADER_USER_DATA_ES_9 reg:0x2cd5
regSPI_SHADER_USER_DATA_ES_10 reg:0x2cd6
regSPI_SHADER_USER_DATA_ES_11 reg:0x2cd7
regSPI_SHADER_USER_DATA_ES_12 reg:0x2cd8
regSPI_SHADER_USER_DATA_ES_13 reg:0x2cd9
regSPI_SHADER_USER_DATA_ES_14 reg:0x2cda
regSPI_SHADER_USER_DATA_ES_15 reg:0x2cdb
regSPI_SHADER_USER_DATA_ES_16 reg:0x2cdc
regSPI_SHADER_USER_DATA_ES_17 reg:0x2cdd
regSPI_SHADER_USER_DATA_ES_18 reg:0x2cde
regSPI_SHADER_USER_DATA_ES_19 reg:0x2cdf
regSPI_SHADER_USER_DATA_ES_20 reg:0x2ce0
regSPI_SHADER_USER_DATA_ES_21 reg:0x2ce1
regSPI_SHADER_USER_DATA_ES_22 reg:0x2ce2
regSPI_SHADER_USER_DATA_ES_23 reg:0x2ce3
regSPI_SHADER_USER_DATA_ES_24 reg:0x2ce4
regSPI_SHADER_USER_DATA_ES_25 reg:0x2ce5
regSPI_SHADER_USER_DATA_ES_26 reg:0x2ce6
regSPI_SHADER_USER_DATA_ES_27 reg:0x2ce7
regSPI_SHADER_USER_DATA_ES_28 reg:0x2ce8
regSPI_SHADER_USER_DATA_ES_29 reg:0x2ce9
regSPI_SHADER_USER_DATA_ES_30 reg:0x2cea
regSPI_SHADER_USER_DATA_ES_31 reg:0x2ceb
regSPI_SHADER_PGM_RSRC4_HS reg:0x2d01
regSPI_SHADER_USER_DATA_ADDR_LO_HS reg:0x2d02
regSPI_SHADER_USER_DATA_ADDR_HI_HS reg:0x2d03
regSPI_SHADER_PGM_LO_LS reg:0x2d04
regSPI_SHADER_PGM_HI_LS reg:0x2d05
regSPI_SHADER_PGM_RSRC3_HS reg:0x2d07
regSPI_SHADER_PGM_LO_HS reg:0x2d08
regSPI_SHADER_PGM_HI_HS reg:0x2d09
regSPI_SHADER_PGM_RSRC1_HS reg:0x2d0a
regSPI_SHADER_PGM_RSRC2_HS reg:0x2d0b
regSPI_SHADER_USER_DATA_LS_0 reg:0x2d0c
regSPI_SHADER_USER_DATA_LS_1 reg:0x2d0d
regSPI_SHADER_USER_DATA_LS_2 reg:0x2d0e
regSPI_SHADER_USER_DATA_LS_3 reg:0x2d0f
regSPI_SHADER_USER_DATA_LS_4 reg:0x2d10
regSPI_SHADER_USER_DATA_LS_5 reg:0x2d11
regSPI_SHADER_USER_DATA_LS_6 reg:0x2d12
regSPI_SHADER_USER_DATA_LS_7 reg:0x2d13
regSPI_SHADER_USER_DATA_LS_8 reg:0x2d14
regSPI_SHADER_USER_DATA_LS_9 reg:0x2d15
regSPI_SHADER_USER_DATA_LS_10 reg:0x2d16
regSPI_SHADER_USER_DATA_LS_11 reg:0x2d17
regSPI_SHADER_USER_DATA_LS_12 reg:0x2d18
regSPI_SHADER_USER_DATA_LS_13 reg:0x2d19
regSPI_SHADER_USER_DATA_LS_14 reg:0x2d1a
regSPI_SHADER_USER_DATA_LS_15 reg:0x2d1b
regSPI_SHADER_USER_DATA_LS_16 reg:0x2d1c
regSPI_SHADER_USER_DATA_LS_17 reg:0x2d1d
regSPI_SHADER_USER_DATA_LS_18 reg:0x2d1e
regSPI_SHADER_USER_DATA_LS_19 reg:0x2d1f
regSPI_SHADER_USER_DATA_LS_20 reg:0x2d20
regSPI_SHADER_USER_DATA_LS_21 reg:0x2d21
regSPI_SHADER_USER_DATA_LS_22 reg:0x2d22
regSPI_SHADER_USER_DATA_LS_23 reg:0x2d23
regSPI_SHADER_USER_DATA_LS_24 reg:0x2d24
regSPI_SHADER_USER_DATA_LS_25 reg:0x2d25
regSPI_SHADER_USER_DATA_LS_26 reg:0x2d26
regSPI_SHADER_USER_DATA_LS_27 reg:0x2d27
regSPI_SHADER_USER_DATA_LS_28 reg:0x2d28
regSPI_SHADER_USER_DATA_LS_29 reg:0x2d29
regSPI_SHADER_USER_DATA_LS_30 reg:0x2d2a
regSPI_SHADER_USER_DATA_LS_31 reg:0x2d2b
regSPI_SHADER_USER_DATA_COMMON_0 reg:0x2d4c
regSPI_SHADER_USER_DATA_COMMON_1 reg:0x2d4d
regSPI_SHADER_USER_DATA_COMMON_2 reg:0x2d4e
regSPI_SHADER_USER_DATA_COMMON_3 reg:0x2d4f
regSPI_SHADER_USER_DATA_COMMON_4 reg:0x2d50
regSPI_SHADER_USER_DATA_COMMON_5 reg:0x2d51
regSPI_SHADER_USER_DATA_COMMON_6 reg:0x2d52
regSPI_SHADER_USER_DATA_COMMON_7 reg:0x2d53
regSPI_SHADER_USER_DATA_COMMON_8 reg:0x2d54
regSPI_SHADER_USER_DATA_COMMON_9 reg:0x2d55
regSPI_SHADER_USER_DATA_COMMON_10 reg:0x2d56
regSPI_SHADER_USER_DATA_COMMON_11 reg:0x2d57
regSPI_SHADER_USER_DATA_COMMON_12 reg:0x2d58
regSPI_SHADER_USER_DATA_COMMON_13 reg:0x2d59
regSPI_SHADER_USER_DATA_COMMON_14 reg:0x2d5a
regSPI_SHADER_USER_DATA_COMMON_15 reg:0x2d5b
regSPI_SHADER_USER_DATA_COMMON_16 reg:0x2d5c
regSPI_SHADER_USER_DATA_COMMON_17 reg:0x2d5d
regSPI_SHADER_USER_DATA_COMMON_18 reg:0x2d5e
regSPI_SHADER_USER_DATA_COMMON_19 reg:0x2d5f
regSPI_SHADER_USER_DATA_COMMON_20 reg:0x2d60
regSPI_SHADER_USER_DATA_COMMON_21 reg:0x2d61
regSPI_SHADER_USER_DATA_COMMON_22 reg:0x2d62
regSPI_SHADER_USER_DATA_COMMON_23 reg:0x2d63
regSPI_SHADER_USER_DATA_COMMON_24 reg:0x2d64
regSPI_SHADER_USER_DATA_COMMON_25 reg:0x2d65
regSPI_SHADER_USER_DATA_COMMON_26 reg:0x2d66
regSPI_SHADER_USER_DATA_COMMON_27 reg:0x2d67
regSPI_SHADER_USER_DATA_COMMON_28 reg:0x2d68
regSPI_SHADER_USER_DATA_COMMON_29 reg:0x2d69
regSPI_SHADER_USER_DATA_COMMON_30 reg:0x2d6a
regSPI_SHADER_USER_DATA_COMMON_31 reg:0x2d6b
regCOMPUTE_DISPATCH_INITIATOR reg:0x2e00
regCOMPUTE_DIM_X reg:0x2e01
regCOMPUTE_DIM_Y reg:0x2e02
regCOMPUTE_DIM_Z reg:0x2e03
regCOMPUTE_START_X reg:0x2e04
regCOMPUTE_START_Y reg:0x2e05
regCOMPUTE_START_Z reg:0x2e06
regCOMPUTE_NUM_THREAD_X reg:0x2e07
regCOMPUTE_NUM_THREAD_Y reg:0x2e08
regCOMPUTE_NUM_THREAD_Z reg:0x2e09
regCOMPUTE_PIPELINESTAT_ENABLE reg:0x2e0a
regCOMPUTE_PERFCOUNT_ENABLE reg:0x2e0b
regCOMPUTE_PGM_LO reg:0x2e0c
regCOMPUTE_PGM_HI reg:0x2e0d
regCOMPUTE_DISPATCH_PKT_ADDR_LO reg:0x2e0e
regCOMPUTE_DISPATCH_PKT_ADDR_HI reg:0x2e0f
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO reg:0x2e10
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI reg:0x2e11
regCOMPUTE_PGM_RSRC1 reg:0x2e12
regCOMPUTE_PGM_RSRC2 reg:0x2e13
regCOMPUTE_VMID reg:0x2e14
regCOMPUTE_RESOURCE_LIMITS reg:0x2e15
regCOMPUTE_STATIC_THREAD_MGMT_SE0 reg:0x2e16
regCOMPUTE_STATIC_THREAD_MGMT_SE1 reg:0x2e17
regCOMPUTE_TMPRING_SIZE reg:0x2e18
regCOMPUTE_STATIC_THREAD_MGMT_SE2 reg:0x2e19
regCOMPUTE_STATIC_THREAD_MGMT_SE3 reg:0x2e1a
regCOMPUTE_RESTART_X reg:0x2e1b
regCOMPUTE_RESTART_Y reg:0x2e1c
regCOMPUTE_RESTART_Z reg:0x2e1d
regCOMPUTE_THREAD_TRACE_ENABLE reg:0x2e1e
regCOMPUTE_MISC_RESERVED reg:0x2e1f
regCOMPUTE_DISPATCH_ID reg:0x2e20
regCOMPUTE_THREADGROUP_ID reg:0x2e21
regCOMPUTE_RELAUNCH reg:0x2e22
regCOMPUTE_WAVE_RESTORE_ADDR_LO reg:0x2e23
regCOMPUTE_WAVE_RESTORE_ADDR_HI reg:0x2e24
regCOMPUTE_TG_CHUNK_SIZE reg:0x2e27
regCOMPUTE_SHADER_CHKSUM reg:0x2e2c
regCOMPUTE_PGM_RSRC3 reg:0x2e2d
regCOMPUTE_USER_DATA_0 reg:0x2e40
regCOMPUTE_USER_DATA_1 reg:0x2e41
regCOMPUTE_USER_DATA_2 reg:0x2e42
regCOMPUTE_USER_DATA_3 reg:0x2e43
regCOMPUTE_USER_DATA_4 reg:0x2e44
regCOMPUTE_USER_DATA_5 reg:0x2e45
regCOMPUTE_USER_DATA_6 reg:0x2e46
regCOMPUTE_USER_DATA_7 reg:0x2e47
regCOMPUTE_USER_DATA_8 reg:0x2e48
regCOMPUTE_USER_DATA_9 reg:0x2e49
regCOMPUTE_USER_DATA_10 reg:0x2e4a
regCOMPUTE_USER_DATA_11 reg:0x2e4b
regCOMPUTE_USER_DATA_12 reg:0x2e4c
regCOMPUTE_USER_DATA_13 reg:0x2e4d
regCOMPUTE_USER_DATA_14 reg:0x2e4e
regCOMPUTE_USER_DATA_15 reg:0x2e4f
regCOMPUTE_DISPATCH_END reg:0x2e7e
regCOMPUTE_NOWHERE reg:0x2e7f
regCP_DFY_CNTL reg:0x3020
regCP_DFY_STAT reg:0x3021
regCP_DFY_ADDR_HI reg:0x3022
regCP_DFY_ADDR_LO reg:0x3023
regCP_DFY_DATA_0 reg:0x3024
regCP_DFY_DATA_1 reg:0x3025
regCP_DFY_DATA_2 reg:0x3026
regCP_DFY_DATA_3 reg:0x3027
regCP_DFY_DATA_4 reg:0x3028
regCP_DFY_DATA_5 reg:0x3029
regCP_DFY_DATA_6 reg:0x302a
regCP_DFY_DATA_7 reg:0x302b
regCP_DFY_DATA_8 reg:0x302c
regCP_DFY_DATA_9 reg:0x302d
regCP_DFY_DATA_10 reg:0x302e
regCP_DFY_DATA_11 reg:0x302f
regCP_DFY_DATA_12 reg:0x3030
regCP_DFY_DATA_13 reg:0x3031
regCP_DFY_DATA_14 reg:0x3032
regCP_DFY_DATA_15 reg:0x3033
regCP_DFY_CMD reg:0x3034
regCP_EOPQ_WAIT_TIME reg:0x3035
regCP_CPC_MGCG_SYNC_CNTL reg:0x3036
regCPC_INT_INFO reg:0x3037
regCP_VIRT_STATUS reg:0x3038
regCPC_INT_ADDR reg:0x3039
regCPC_INT_PASID reg:0x303a
regCP_GFX_ERROR reg:0x303b
regCPG_UTCL1_CNTL reg:0x303c
regCPC_UTCL1_CNTL reg:0x303d
regCPF_UTCL1_CNTL reg:0x303e
regCP_AQL_SMM_STATUS reg:0x303f
regCP_RB0_BASE reg:0x3040
regCP_RB_BASE reg:0x3040
regCP_RB0_CNTL reg:0x3041
regCP_RB_CNTL reg:0x3041
regCP_RB_RPTR_WR reg:0x3042
regCP_RB0_RPTR_ADDR reg:0x3043
regCP_RB_RPTR_ADDR reg:0x3043
regCP_RB0_RPTR_ADDR_HI reg:0x3044
regCP_RB_RPTR_ADDR_HI reg:0x3044
regCP_RB0_BUFSZ_MASK reg:0x3045
regCP_RB_BUFSZ_MASK reg:0x3045
regCP_RB_WPTR_POLL_ADDR_LO reg:0x3046
regCP_RB_WPTR_POLL_ADDR_HI reg:0x3047
regGC_PRIV_MODE reg:0x3048
regCP_INT_CNTL reg:0x3049
regCP_INT_STATUS reg:0x304a
regCP_DEVICE_ID reg:0x304b
regCP_ME0_PIPE_PRIORITY_CNTS reg:0x304c
regCP_RING_PRIORITY_CNTS reg:0x304c
regCP_ME0_PIPE0_PRIORITY reg:0x304d
regCP_RING0_PRIORITY reg:0x304d
regCP_ME0_PIPE1_PRIORITY reg:0x304e
regCP_RING1_PRIORITY reg:0x304e
regCP_ME0_PIPE2_PRIORITY reg:0x304f
regCP_RING2_PRIORITY reg:0x304f
regCP_FATAL_ERROR reg:0x3050
regCP_RB_VMID reg:0x3051
regCP_ME0_PIPE0_VMID reg:0x3052
regCP_ME0_PIPE1_VMID reg:0x3053
regCP_RB0_WPTR reg:0x3054
regCP_RB_WPTR reg:0x3054
regCP_RB0_WPTR_HI reg:0x3055
regCP_RB_WPTR_HI reg:0x3055
regCP_RB1_WPTR reg:0x3056
regCP_RB1_WPTR_HI reg:0x3057
regCP_RB2_WPTR reg:0x3058
regCP_RB_DOORBELL_CONTROL reg:0x3059
regCP_RB_DOORBELL_RANGE_LOWER reg:0x305a
regCP_RB_DOORBELL_RANGE_UPPER reg:0x305b
regCP_MEC_DOORBELL_RANGE_LOWER reg:0x305c
regCP_MEC_DOORBELL_RANGE_UPPER reg:0x305d
regCPG_UTCL1_ERROR reg:0x305e
regCPC_UTCL1_ERROR reg:0x305f
regCP_RB1_BASE reg:0x3060
regCP_RB1_CNTL reg:0x3061
regCP_RB1_RPTR_ADDR reg:0x3062
regCP_RB1_RPTR_ADDR_HI reg:0x3063
regCP_RB2_BASE reg:0x3065
regCP_RB2_CNTL reg:0x3066
regCP_RB2_RPTR_ADDR reg:0x3067
regCP_RB2_RPTR_ADDR_HI reg:0x3068
regCP_RB0_ACTIVE reg:0x3069
regCP_RB_ACTIVE reg:0x3069
regCP_INT_CNTL_RING0 reg:0x306a
regCP_INT_CNTL_RING1 reg:0x306b
regCP_INT_CNTL_RING2 reg:0x306c
regCP_INT_STATUS_RING0 reg:0x306d
regCP_INT_STATUS_RING1 reg:0x306e
regCP_INT_STATUS_RING2 reg:0x306f
regCP_ME_F32_INTERRUPT reg:0x3073
regCP_PFP_F32_INTERRUPT reg:0x3074
regCP_CE_F32_INTERRUPT reg:0x3075
regCP_MEC1_F32_INTERRUPT reg:0x3076
regCP_MEC2_F32_INTERRUPT reg:0x3077
regCP_PWR_CNTL reg:0x3078
regCP_MEM_SLP_CNTL reg:0x3079
regCP_ECC_DMA_FIRST_OCCURRENCE reg:0x307a
regCP_ECC_FIRSTOCCURRENCE reg:0x307a
regCP_ECC_FIRSTOCCURRENCE_RING0 reg:0x307b
regCP_ECC_FIRSTOCCURRENCE_RING1 reg:0x307c
regCP_ECC_FIRSTOCCURRENCE_RING2 reg:0x307d
regGB_EDC_MODE reg:0x307e
regCP_DEBUG reg:0x307f
regCP_CPF_DEBUG reg:0x3080
regCP_CPC_DEBUG reg:0x3081
regCP_CPC_DEBUG_2 reg:0x3082
regCP_PQ_WPTR_POLL_CNTL reg:0x3083
regCP_PQ_WPTR_POLL_CNTL1 reg:0x3084
regCP_ME1_PIPE0_INT_CNTL reg:0x3085
regCP_ME1_PIPE1_INT_CNTL reg:0x3086
regCP_ME1_PIPE2_INT_CNTL reg:0x3087
regCP_ME1_PIPE3_INT_CNTL reg:0x3088
regCP_ME2_PIPE0_INT_CNTL reg:0x3089
regCP_ME2_PIPE1_INT_CNTL reg:0x308a
regCP_ME2_PIPE2_INT_CNTL reg:0x308b
regCP_ME2_PIPE3_INT_CNTL reg:0x308c
regCP_ME1_PIPE0_INT_STATUS reg:0x308d
regCP_ME1_PIPE1_INT_STATUS reg:0x308e
regCP_ME1_PIPE2_INT_STATUS reg:0x308f
regCP_ME1_PIPE3_INT_STATUS reg:0x3090
regCP_ME2_PIPE0_INT_STATUS reg:0x3091
regCP_ME2_PIPE1_INT_STATUS reg:0x3092
regCP_ME2_PIPE2_INT_STATUS reg:0x3093
regCP_ME2_PIPE3_INT_STATUS reg:0x3094
regCP_ME1_INT_STAT_DEBUG reg:0x3095
regCP_ME2_INT_STAT_DEBUG reg:0x3096
regCC_GC_EDC_CONFIG reg:0x3098
regCP_ME1_PIPE_PRIORITY_CNTS reg:0x3099
regCP_ME1_PIPE0_PRIORITY reg:0x309a
regCP_ME1_PIPE1_PRIORITY reg:0x309b
regCP_ME1_PIPE2_PRIORITY reg:0x309c
regCP_ME1_PIPE3_PRIORITY reg:0x309d
regCP_ME2_PIPE_PRIORITY_CNTS reg:0x309e
regCP_ME2_PIPE0_PRIORITY reg:0x309f
regCP_ME2_PIPE1_PRIORITY reg:0x30a0
regCP_ME2_PIPE2_PRIORITY reg:0x30a1
regCP_ME2_PIPE3_PRIORITY reg:0x30a2
regCP_CE_PRGRM_CNTR_START reg:0x30a3
regCP_PFP_PRGRM_CNTR_START reg:0x30a4
regCP_ME_PRGRM_CNTR_START reg:0x30a5
regCP_MEC1_PRGRM_CNTR_START reg:0x30a6
regCP_MEC2_PRGRM_CNTR_START reg:0x30a7
regCP_CE_INTR_ROUTINE_START reg:0x30a8
regCP_PFP_INTR_ROUTINE_START reg:0x30a9
regCP_ME_INTR_ROUTINE_START reg:0x30aa
regCP_MEC1_INTR_ROUTINE_START reg:0x30ab
regCP_MEC2_INTR_ROUTINE_START reg:0x30ac
regCP_CONTEXT_CNTL reg:0x30ad
regCP_MAX_CONTEXT reg:0x30ae
regCP_IQ_WAIT_TIME1 reg:0x30af
regCP_IQ_WAIT_TIME2 reg:0x30b0
regCP_RB0_BASE_HI reg:0x30b1
regCP_RB1_BASE_HI reg:0x30b2
regCP_VMID_RESET reg:0x30b3
regCPC_INT_CNTL reg:0x30b4
regCPC_INT_STATUS reg:0x30b5
regCP_VMID_PREEMPT reg:0x30b6
regCPC_INT_CNTX_ID reg:0x30b7
regCP_PQ_STATUS reg:0x30b8
regCP_CPC_IC_BASE_LO reg:0x30b9
regCP_CPC_IC_BASE_HI reg:0x30ba
regCP_CPC_IC_BASE_CNTL reg:0x30bb
regCP_CPC_IC_OP_CNTL reg:0x30bc
regCP_MEC1_F32_INT_DIS reg:0x30bd
regCP_MEC2_F32_INT_DIS reg:0x30be
regCP_VMID_STATUS reg:0x30bf
regCPC_UE_ERR_STATUS_LO reg:0x30e0
regCPC_UE_ERR_STATUS_HI reg:0x30e1
regCPC_CE_ERR_STATUS_LO reg:0x30e2
regCPC_CE_ERR_STATUS_HI reg:0x30e3
regCPF_UE_ERR_STATUS_LO reg:0x30e4
regCPF_UE_ERR_STATUS_HI reg:0x30e5
regCPF_CE_ERR_STATUS_LO reg:0x30e6
regCPF_CE_ERR_STATUS_HI reg:0x30e7
regCPG_UE_ERR_STATUS_LO reg:0x30e8
regCPG_UE_ERR_STATUS_HI reg:0x30e9
regCPG_CE_ERR_STATUS_LO reg:0x30ea
regCPG_CE_ERR_STATUS_HI reg:0x30eb
regCP_RB_DOORBELL_CONTROL_SCH_0 reg:0x3180
regCP_RB_DOORBELL_CONTROL_SCH_1 reg:0x3181
regCP_RB_DOORBELL_CONTROL_SCH_2 reg:0x3182
regCP_RB_DOORBELL_CONTROL_SCH_3 reg:0x3183
regCP_RB_DOORBELL_CONTROL_SCH_4 reg:0x3184
regCP_RB_DOORBELL_CONTROL_SCH_5 reg:0x3185
regCP_RB_DOORBELL_CONTROL_SCH_6 reg:0x3186
regCP_RB_DOORBELL_CONTROL_SCH_7 reg:0x3187
regCP_RB_DOORBELL_CLEAR reg:0x3188
regCP_CPF_DSM_CNTL reg:0x3194
regCP_CPG_DSM_CNTL reg:0x3195
regCP_CPC_DSM_CNTL reg:0x3196
regCP_CPF_DSM_CNTL2 reg:0x3197
regCP_CPG_DSM_CNTL2 reg:0x3198
regCP_CPC_DSM_CNTL2 reg:0x3199
regCP_CPF_DSM_CNTL2A reg:0x319a
regCP_CPG_DSM_CNTL2A reg:0x319b
regCP_CPC_DSM_CNTL2A reg:0x319c
regCP_EDC_FUE_CNTL reg:0x319d
regCP_GFX_MQD_CONTROL reg:0x31a0
regCP_GFX_MQD_BASE_ADDR reg:0x31a1
regCP_GFX_MQD_BASE_ADDR_HI reg:0x31a2
regCP_RB_STATUS reg:0x31a3
regCPG_UTCL1_STATUS reg:0x31b4
regCPC_UTCL1_STATUS reg:0x31b5
regCPF_UTCL1_STATUS reg:0x31b6
regCP_SD_CNTL reg:0x31b7
regCP_SOFT_RESET_CNTL reg:0x31b9
regCP_CPC_GFX_CNTL reg:0x31ba
regSPI_ARB_PRIORITY reg:0x31c0
regSPI_ARB_CYCLES_0 reg:0x31c1
regSPI_ARB_CYCLES_1 reg:0x31c2
regSPI_CDBG_SYS_GFX reg:0x31c3
regSPI_CDBG_SYS_HP3D reg:0x31c4
regSPI_CDBG_SYS_CS0 reg:0x31c5
regSPI_CDBG_SYS_CS1 reg:0x31c6
regSPI_WCL_PIPE_PERCENT_GFX reg:0x31c7
regSPI_WCL_PIPE_PERCENT_HP3D reg:0x31c8
regSPI_WCL_PIPE_PERCENT_CS0 reg:0x31c9
regSPI_WCL_PIPE_PERCENT_CS1 reg:0x31ca
regSPI_WCL_PIPE_PERCENT_CS2 reg:0x31cb
regSPI_WCL_PIPE_PERCENT_CS3 reg:0x31cc
regSPI_WCL_PIPE_PERCENT_CS4 reg:0x31cd
regSPI_WCL_PIPE_PERCENT_CS5 reg:0x31ce
regSPI_WCL_PIPE_PERCENT_CS6 reg:0x31cf
regSPI_WCL_PIPE_PERCENT_CS7 reg:0x31d0
regSPI_GDBG_WAVE_CNTL reg:0x31d1
regSPI_GDBG_TRAP_CONFIG reg:0x31d2
regSPI_GDBG_PER_VMID_CNTL reg:0x31d3
regSPI_GDBG_WAVE_CNTL3 reg:0x31d5
regSPI_SCRATCH_ADDR_CHECK reg:0x31d8
regSPI_SCRATCH_ADDR_STATUS reg:0x31d9
regSPI_RESET_DEBUG reg:0x31da
regSPI_COMPUTE_QUEUE_RESET reg:0x31db
regSPI_RESOURCE_RESERVE_CU_0 reg:0x31dc
regSPI_RESOURCE_RESERVE_CU_1 reg:0x31dd
regSPI_RESOURCE_RESERVE_CU_2 reg:0x31de
regSPI_RESOURCE_RESERVE_CU_3 reg:0x31df
regSPI_RESOURCE_RESERVE_CU_4 reg:0x31e0
regSPI_RESOURCE_RESERVE_CU_5 reg:0x31e1
regSPI_RESOURCE_RESERVE_CU_6 reg:0x31e2
regSPI_RESOURCE_RESERVE_CU_7 reg:0x31e3
regSPI_RESOURCE_RESERVE_CU_8 reg:0x31e4
regSPI_RESOURCE_RESERVE_CU_9 reg:0x31e5
regSPI_RESOURCE_RESERVE_EN_CU_0 reg:0x31e6
regSPI_RESOURCE_RESERVE_EN_CU_1 reg:0x31e7
regSPI_RESOURCE_RESERVE_EN_CU_2 reg:0x31e8
regSPI_RESOURCE_RESERVE_EN_CU_3 reg:0x31e9
regSPI_RESOURCE_RESERVE_EN_CU_4 reg:0x31ea
regSPI_RESOURCE_RESERVE_EN_CU_5 reg:0x31eb
regSPI_RESOURCE_RESERVE_EN_CU_6 reg:0x31ec
regSPI_RESOURCE_RESERVE_EN_CU_7 reg:0x31ed
regSPI_RESOURCE_RESERVE_EN_CU_8 reg:0x31ee
regSPI_RESOURCE_RESERVE_EN_CU_9 reg:0x31ef
regSPI_RESOURCE_RESERVE_CU_10 reg:0x31f0
regSPI_RESOURCE_RESERVE_CU_11 reg:0x31f1
regSPI_RESOURCE_RESERVE_EN_CU_10 reg:0x31f2
regSPI_RESOURCE_RESERVE_EN_CU_11 reg:0x31f3
regSPI_RESOURCE_RESERVE_CU_12 reg:0x31f4
regSPI_RESOURCE_RESERVE_CU_13 reg:0x31f5
regSPI_RESOURCE_RESERVE_CU_14 reg:0x31f6
regSPI_RESOURCE_RESERVE_CU_15 reg:0x31f7
regSPI_RESOURCE_RESERVE_EN_CU_12 reg:0x31f8
regSPI_RESOURCE_RESERVE_EN_CU_13 reg:0x31f9
regSPI_RESOURCE_RESERVE_EN_CU_14 reg:0x31fa
regSPI_RESOURCE_RESERVE_EN_CU_15 reg:0x31fb
regSPI_COMPUTE_WF_CTX_SAVE reg:0x31fc
regSPI_ARB_CNTL_0 reg:0x31fd
regCP_HQD_GFX_CONTROL reg:0x323e
regCP_HQD_GFX_STATUS reg:0x323f
regCP_HPD_ROQ_OFFSETS reg:0x3240
regCP_HPD_STATUS0 reg:0x3241
regCP_HPD_UTCL1_CNTL reg:0x3242
regCP_HPD_UTCL1_ERROR reg:0x3243
regCP_HPD_UTCL1_ERROR_ADDR reg:0x3244
regCP_MQD_BASE_ADDR reg:0x3245
regCP_MQD_BASE_ADDR_HI reg:0x3246
regCP_HQD_ACTIVE reg:0x3247
regCP_HQD_VMID reg:0x3248
regCP_HQD_PERSISTENT_STATE reg:0x3249
regCP_HQD_PIPE_PRIORITY reg:0x324a
regCP_HQD_QUEUE_PRIORITY reg:0x324b
regCP_HQD_QUANTUM reg:0x324c
regCP_HQD_PQ_BASE reg:0x324d
regCP_HQD_PQ_BASE_HI reg:0x324e
regCP_HQD_PQ_RPTR reg:0x324f
regCP_HQD_PQ_RPTR_REPORT_ADDR reg:0x3250
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI reg:0x3251
regCP_HQD_PQ_WPTR_POLL_ADDR reg:0x3252
regCP_HQD_PQ_WPTR_POLL_ADDR_HI reg:0x3253
regCP_HQD_PQ_DOORBELL_CONTROL reg:0x3254
regCP_HQD_PQ_CONTROL reg:0x3256
regCP_HQD_IB_BASE_ADDR reg:0x3257
regCP_HQD_IB_BASE_ADDR_HI reg:0x3258
regCP_HQD_IB_RPTR reg:0x3259
regCP_HQD_IB_CONTROL reg:0x325a
regCP_HQD_IQ_TIMER reg:0x325b
regCP_HQD_IQ_RPTR reg:0x325c
regCP_HQD_DEQUEUE_REQUEST reg:0x325d
regCP_HQD_DMA_OFFLOAD reg:0x325e
regCP_HQD_OFFLOAD reg:0x325e
regCP_HQD_SEMA_CMD reg:0x325f
regCP_HQD_MSG_TYPE reg:0x3260
regCP_HQD_ATOMIC0_PREOP_LO reg:0x3261
regCP_HQD_ATOMIC0_PREOP_HI reg:0x3262
regCP_HQD_ATOMIC1_PREOP_LO reg:0x3263
regCP_HQD_ATOMIC1_PREOP_HI reg:0x3264
regCP_HQD_HQ_SCHEDULER0 reg:0x3265
regCP_HQD_HQ_STATUS0 reg:0x3265
regCP_HQD_HQ_CONTROL0 reg:0x3266
regCP_HQD_HQ_SCHEDULER1 reg:0x3266
regCP_MQD_CONTROL reg:0x3267
regCP_HQD_HQ_STATUS1 reg:0x3268
regCP_HQD_HQ_CONTROL1 reg:0x3269
regCP_HQD_EOP_BASE_ADDR reg:0x326a
regCP_HQD_EOP_BASE_ADDR_HI reg:0x326b
regCP_HQD_EOP_CONTROL reg:0x326c
regCP_HQD_EOP_RPTR reg:0x326d
regCP_HQD_EOP_WPTR reg:0x326e
regCP_HQD_EOP_EVENTS reg:0x326f
regCP_HQD_CTX_SAVE_BASE_ADDR_LO reg:0x3270
regCP_HQD_CTX_SAVE_BASE_ADDR_HI reg:0x3271
regCP_HQD_CTX_SAVE_CONTROL reg:0x3272
regCP_HQD_CNTL_STACK_OFFSET reg:0x3273
regCP_HQD_CNTL_STACK_SIZE reg:0x3274
regCP_HQD_WG_STATE_OFFSET reg:0x3275
regCP_HQD_CTX_SAVE_SIZE reg:0x3276
regCP_HQD_GDS_RESOURCE_STATE reg:0x3277
regCP_HQD_ERROR reg:0x3278
regCP_HQD_EOP_WPTR_MEM reg:0x3279
regCP_HQD_AQL_CONTROL reg:0x327a
regCP_HQD_PQ_WPTR_LO reg:0x327b
regCP_HQD_PQ_WPTR_HI reg:0x327c
regCP_HQD_AQL_CONTROL_1 reg:0x327d
regCP_HQD_AQL_DISPATCH_ID reg:0x327e
regCP_HQD_AQL_DISPATCH_ID_HI reg:0x327f
regTCP_WATCH0_ADDR_H reg:0x32a0
regTCP_WATCH0_ADDR_L reg:0x32a1
regTCP_WATCH0_CNTL reg:0x32a2
regTCP_WATCH1_ADDR_H reg:0x32a3
regTCP_WATCH1_ADDR_L reg:0x32a4
regTCP_WATCH1_CNTL reg:0x32a5
regTCP_WATCH2_ADDR_H reg:0x32a6
regTCP_WATCH2_ADDR_L reg:0x32a7
regTCP_WATCH2_CNTL reg:0x32a8
regTCP_WATCH3_ADDR_H reg:0x32a9
regTCP_WATCH3_ADDR_L reg:0x32aa
regTCP_WATCH3_CNTL reg:0x32ab
regTCP_GATCL1_CNTL reg:0x32b0
regTCP_ATC_EDC_GATCL1_CNT reg:0x32b1
regTCP_GATCL1_DSM_CNTL reg:0x32b2
regTCP_DSM_CNTL reg:0x32b3
regTCP_CNTL2 reg:0x32b4
regTCP_UTCL1_CNTL1 reg:0x32b5
regTCP_UTCL1_CNTL2 reg:0x32b6
regTCP_UTCL1_STATUS reg:0x32b7
regTCP_DSM_CNTL2 reg:0x32b8
regTCP_PERFCOUNTER_FILTER reg:0x32b9
regTCP_PERFCOUNTER_FILTER_EN reg:0x32ba
regGDS_VMID0_BASE reg:0x3300
regGDS_VMID0_SIZE reg:0x3301
regGDS_VMID1_BASE reg:0x3302
regGDS_VMID1_SIZE reg:0x3303
regGDS_VMID2_BASE reg:0x3304
regGDS_VMID2_SIZE reg:0x3305
regGDS_VMID3_BASE reg:0x3306
regGDS_VMID3_SIZE reg:0x3307
regGDS_VMID4_BASE reg:0x3308
regGDS_VMID4_SIZE reg:0x3309
regGDS_VMID5_BASE reg:0x330a
regGDS_VMID5_SIZE reg:0x330b
regGDS_VMID6_BASE reg:0x330c
regGDS_VMID6_SIZE reg:0x330d
regGDS_VMID7_BASE reg:0x330e
regGDS_VMID7_SIZE reg:0x330f
regGDS_VMID8_BASE reg:0x3310
regGDS_VMID8_SIZE reg:0x3311
regGDS_VMID9_BASE reg:0x3312
regGDS_VMID9_SIZE reg:0x3313
regGDS_VMID10_BASE reg:0x3314
regGDS_VMID10_SIZE reg:0x3315
regGDS_VMID11_BASE reg:0x3316
regGDS_VMID11_SIZE reg:0x3317
regGDS_VMID12_BASE reg:0x3318
regGDS_VMID12_SIZE reg:0x3319
regGDS_VMID13_BASE reg:0x331a
regGDS_VMID13_SIZE reg:0x331b
regGDS_VMID14_BASE reg:0x331c
regGDS_VMID14_SIZE reg:0x331d
regGDS_VMID15_BASE reg:0x331e
regGDS_VMID15_SIZE reg:0x331f
regGDS_GWS_VMID0 reg:0x3320
regGDS_GWS_VMID1 reg:0x3321
regGDS_GWS_VMID2 reg:0x3322
regGDS_GWS_VMID3 reg:0x3323
regGDS_GWS_VMID4 reg:0x3324
regGDS_GWS_VMID5 reg:0x3325
regGDS_GWS_VMID6 reg:0x3326
regGDS_GWS_VMID7 reg:0x3327
regGDS_GWS_VMID8 reg:0x3328
regGDS_GWS_VMID9 reg:0x3329
regGDS_GWS_VMID10 reg:0x332a
regGDS_GWS_VMID11 reg:0x332b
regGDS_GWS_VMID12 reg:0x332c
regGDS_GWS_VMID13 reg:0x332d
regGDS_GWS_VMID14 reg:0x332e
regGDS_GWS_VMID15 reg:0x332f
regGDS_OA_VMID0 reg:0x3330
regGDS_OA_VMID1 reg:0x3331
regGDS_OA_VMID2 reg:0x3332
regGDS_OA_VMID3 reg:0x3333
regGDS_OA_VMID4 reg:0x3334
regGDS_OA_VMID5 reg:0x3335
regGDS_OA_VMID6 reg:0x3336
regGDS_OA_VMID7 reg:0x3337
regGDS_OA_VMID8 reg:0x3338
regGDS_OA_VMID9 reg:0x3339
regGDS_OA_VMID10 reg:0x333a
regGDS_OA_VMID11 reg:0x333b
regGDS_OA_VMID12 reg:0x333c
regGDS_OA_VMID13 reg:0x333d
regGDS_OA_VMID14 reg:0x333e
regGDS_OA_VMID15 reg:0x333f
regGDS_GWS_RESET0 reg:0x3344
regGDS_GWS_RESET1 reg:0x3345
regGDS_GWS_RESOURCE_RESET reg:0x3346
regGDS_COMPUTE_MAX_WAVE_ID reg:0x3348
regGDS_OA_RESET_MASK reg:0x3349
regGDS_OA_RESET reg:0x334a
regGDS_ENHANCE reg:0x334b
regGDS_OA_CGPG_RESTORE reg:0x334c
regGDS_CS_CTXSW_STATUS reg:0x334d
regGDS_CS_CTXSW_CNT0 reg:0x334e
regGDS_CS_CTXSW_CNT1 reg:0x334f
regGDS_CS_CTXSW_CNT2 reg:0x3350
regGDS_CS_CTXSW_CNT3 reg:0x3351
regGDS_GFX_CTXSW_STATUS reg:0x3352
regGDS_VS_CTXSW_CNT0 reg:0x3353
regGDS_VS_CTXSW_CNT1 reg:0x3354
regGDS_VS_CTXSW_CNT2 reg:0x3355
regGDS_VS_CTXSW_CNT3 reg:0x3356
regGDS_PS0_CTXSW_CNT0 reg:0x3357
regGDS_PS0_CTXSW_CNT1 reg:0x3358
regGDS_PS0_CTXSW_CNT2 reg:0x3359
regGDS_PS0_CTXSW_CNT3 reg:0x335a
regGDS_PS1_CTXSW_CNT0 reg:0x335b
regGDS_PS1_CTXSW_CNT1 reg:0x335c
regGDS_PS1_CTXSW_CNT2 reg:0x335d
regGDS_PS1_CTXSW_CNT3 reg:0x335e
regGDS_PS2_CTXSW_CNT0 reg:0x335f
regGDS_PS2_CTXSW_CNT1 reg:0x3360
regGDS_PS2_CTXSW_CNT2 reg:0x3361
regGDS_PS2_CTXSW_CNT3 reg:0x3362
regGDS_PS3_CTXSW_CNT0 reg:0x3363
regGDS_PS3_CTXSW_CNT1 reg:0x3364
regGDS_PS3_CTXSW_CNT2 reg:0x3365
regGDS_PS3_CTXSW_CNT3 reg:0x3366
regGDS_PS4_CTXSW_CNT0 reg:0x3367
regGDS_PS4_CTXSW_CNT1 reg:0x3368
regGDS_PS4_CTXSW_CNT2 reg:0x3369
regGDS_PS4_CTXSW_CNT3 reg:0x336a
regGDS_PS5_CTXSW_CNT0 reg:0x336b
regGDS_PS5_CTXSW_CNT1 reg:0x336c
regGDS_PS5_CTXSW_CNT2 reg:0x336d
regGDS_PS5_CTXSW_CNT3 reg:0x336e
regGDS_PS6_CTXSW_CNT0 reg:0x336f
regGDS_PS6_CTXSW_CNT1 reg:0x3370
regGDS_PS6_CTXSW_CNT2 reg:0x3371
regGDS_PS6_CTXSW_CNT3 reg:0x3372
regGDS_PS7_CTXSW_CNT0 reg:0x3373
regGDS_PS7_CTXSW_CNT1 reg:0x3374
regGDS_PS7_CTXSW_CNT2 reg:0x3375
regGDS_PS7_CTXSW_CNT3 reg:0x3376
regGDS_GS_CTXSW_CNT0 reg:0x3377
regGDS_GS_CTXSW_CNT1 reg:0x3378
regGDS_GS_CTXSW_CNT2 reg:0x3379
regGDS_GS_CTXSW_CNT3 reg:0x337a
regRAS_SIGNATURE_CONTROL reg:0x3380
regRAS_SIGNATURE_MASK reg:0x3381
regRAS_SX_SIGNATURE0 reg:0x3382
regRAS_SX_SIGNATURE1 reg:0x3383
regRAS_SX_SIGNATURE2 reg:0x3384
regRAS_SX_SIGNATURE3 reg:0x3385
regRAS_DB_SIGNATURE0 reg:0x338b
regRAS_PA_SIGNATURE0 reg:0x338c
regRAS_VGT_SIGNATURE0 reg:0x338d
regRAS_SQ_SIGNATURE0 reg:0x338e
regRAS_SC_SIGNATURE0 reg:0x338f
regRAS_SC_SIGNATURE1 reg:0x3390
regRAS_SC_SIGNATURE2 reg:0x3391
regRAS_SC_SIGNATURE3 reg:0x3392
regRAS_SC_SIGNATURE4 reg:0x3393
regRAS_SC_SIGNATURE5 reg:0x3394
regRAS_SC_SIGNATURE6 reg:0x3395
regRAS_SC_SIGNATURE7 reg:0x3396
regRAS_IA_SIGNATURE0 reg:0x3397
regRAS_IA_SIGNATURE1 reg:0x3398
regRAS_SPI_SIGNATURE0 reg:0x3399
regRAS_SPI_SIGNATURE1 reg:0x339a
regRAS_TA_SIGNATURE0 reg:0x339b
regRAS_TD_SIGNATURE0 reg:0x339c
regRAS_CB_SIGNATURE0 reg:0x339d
regRAS_BCI_SIGNATURE0 reg:0x339e
regRAS_BCI_SIGNATURE1 reg:0x339f
regRAS_TA_SIGNATURE1 reg:0x33a0
regDB_RENDER_CONTROL reg:0xa000
regDB_COUNT_CONTROL reg:0xa001
regDB_DEPTH_VIEW reg:0xa002
regDB_RENDER_OVERRIDE reg:0xa003
regDB_RENDER_OVERRIDE2 reg:0xa004
regDB_HTILE_DATA_BASE reg:0xa005
regDB_HTILE_DATA_BASE_HI reg:0xa006
regDB_DEPTH_SIZE reg:0xa007
regDB_DEPTH_BOUNDS_MIN reg:0xa008
regDB_DEPTH_BOUNDS_MAX reg:0xa009
regDB_STENCIL_CLEAR reg:0xa00a
regDB_DEPTH_CLEAR reg:0xa00b
regPA_SC_SCREEN_SCISSOR_TL reg:0xa00c
regPA_SC_SCREEN_SCISSOR_BR reg:0xa00d
regDB_Z_INFO reg:0xa00e
regDB_STENCIL_INFO reg:0xa00f
regDB_Z_READ_BASE reg:0xa010
regDB_Z_READ_BASE_HI reg:0xa011
regDB_STENCIL_READ_BASE reg:0xa012
regDB_STENCIL_READ_BASE_HI reg:0xa013
regDB_Z_WRITE_BASE reg:0xa014
regDB_Z_WRITE_BASE_HI reg:0xa015
regDB_STENCIL_WRITE_BASE reg:0xa016
regDB_STENCIL_WRITE_BASE_HI reg:0xa017
regDB_DFSM_CONTROL reg:0xa018
regDB_Z_INFO2 reg:0xa01a
regDB_STENCIL_INFO2 reg:0xa01b
regCOHER_DEST_BASE_HI_0 reg:0xa07a
regCOHER_DEST_BASE_HI_1 reg:0xa07b
regCOHER_DEST_BASE_HI_2 reg:0xa07c
regCOHER_DEST_BASE_HI_3 reg:0xa07d
regCOHER_DEST_BASE_2 reg:0xa07e
regCOHER_DEST_BASE_3 reg:0xa07f
regPA_SC_WINDOW_OFFSET reg:0xa080
regPA_SC_WINDOW_SCISSOR_TL reg:0xa081
regPA_SC_WINDOW_SCISSOR_BR reg:0xa082
regPA_SC_CLIPRECT_RULE reg:0xa083
regPA_SC_CLIPRECT_0_TL reg:0xa084
regPA_SC_CLIPRECT_0_BR reg:0xa085
regPA_SC_CLIPRECT_1_TL reg:0xa086
regPA_SC_CLIPRECT_1_BR reg:0xa087
regPA_SC_CLIPRECT_2_TL reg:0xa088
regPA_SC_CLIPRECT_2_BR reg:0xa089
regPA_SC_CLIPRECT_3_TL reg:0xa08a
regPA_SC_CLIPRECT_3_BR reg:0xa08b
regPA_SC_EDGERULE reg:0xa08c
regPA_SU_HARDWARE_SCREEN_OFFSET reg:0xa08d
regCB_TARGET_MASK reg:0xa08e
regCB_SHADER_MASK reg:0xa08f
regPA_SC_GENERIC_SCISSOR_TL reg:0xa090
regPA_SC_GENERIC_SCISSOR_BR reg:0xa091
regCOHER_DEST_BASE_0 reg:0xa092
regCOHER_DEST_BASE_1 reg:0xa093
regPA_SC_VPORT_SCISSOR_0_TL reg:0xa094
regPA_SC_VPORT_SCISSOR_0_BR reg:0xa095
regPA_SC_VPORT_SCISSOR_1_TL reg:0xa096
regPA_SC_VPORT_SCISSOR_1_BR reg:0xa097
regPA_SC_VPORT_SCISSOR_2_TL reg:0xa098
regPA_SC_VPORT_SCISSOR_2_BR reg:0xa099
regPA_SC_VPORT_SCISSOR_3_TL reg:0xa09a
regPA_SC_VPORT_SCISSOR_3_BR reg:0xa09b
regPA_SC_VPORT_SCISSOR_4_TL reg:0xa09c
regPA_SC_VPORT_SCISSOR_4_BR reg:0xa09d
regPA_SC_VPORT_SCISSOR_5_TL reg:0xa09e
regPA_SC_VPORT_SCISSOR_5_BR reg:0xa09f
regPA_SC_VPORT_SCISSOR_6_TL reg:0xa0a0
regPA_SC_VPORT_SCISSOR_6_BR reg:0xa0a1
regPA_SC_VPORT_SCISSOR_7_TL reg:0xa0a2
regPA_SC_VPORT_SCISSOR_7_BR reg:0xa0a3
regPA_SC_VPORT_SCISSOR_8_TL reg:0xa0a4
regPA_SC_VPORT_SCISSOR_8_BR reg:0xa0a5
regPA_SC_VPORT_SCISSOR_9_TL reg:0xa0a6
regPA_SC_VPORT_SCISSOR_9_BR reg:0xa0a7
regPA_SC_VPORT_SCISSOR_10_TL reg:0xa0a8
regPA_SC_VPORT_SCISSOR_10_BR reg:0xa0a9
regPA_SC_VPORT_SCISSOR_11_TL reg:0xa0aa
regPA_SC_VPORT_SCISSOR_11_BR reg:0xa0ab
regPA_SC_VPORT_SCISSOR_12_TL reg:0xa0ac
regPA_SC_VPORT_SCISSOR_12_BR reg:0xa0ad
regPA_SC_VPORT_SCISSOR_13_TL reg:0xa0ae
regPA_SC_VPORT_SCISSOR_13_BR reg:0xa0af
regPA_SC_VPORT_SCISSOR_14_TL reg:0xa0b0
regPA_SC_VPORT_SCISSOR_14_BR reg:0xa0b1
regPA_SC_VPORT_SCISSOR_15_TL reg:0xa0b2
regPA_SC_VPORT_SCISSOR_15_BR reg:0xa0b3
regPA_SC_VPORT_ZMIN_0 reg:0xa0b4
regPA_SC_VPORT_ZMAX_0 reg:0xa0b5
regPA_SC_VPORT_ZMIN_1 reg:0xa0b6
regPA_SC_VPORT_ZMAX_1 reg:0xa0b7
regPA_SC_VPORT_ZMIN_2 reg:0xa0b8
regPA_SC_VPORT_ZMAX_2 reg:0xa0b9
regPA_SC_VPORT_ZMIN_3 reg:0xa0ba
regPA_SC_VPORT_ZMAX_3 reg:0xa0bb
regPA_SC_VPORT_ZMIN_4 reg:0xa0bc
regPA_SC_VPORT_ZMAX_4 reg:0xa0bd
regPA_SC_VPORT_ZMIN_5 reg:0xa0be
regPA_SC_VPORT_ZMAX_5 reg:0xa0bf
regPA_SC_VPORT_ZMIN_6 reg:0xa0c0
regPA_SC_VPORT_ZMAX_6 reg:0xa0c1
regPA_SC_VPORT_ZMIN_7 reg:0xa0c2
regPA_SC_VPORT_ZMAX_7 reg:0xa0c3
regPA_SC_VPORT_ZMIN_8 reg:0xa0c4
regPA_SC_VPORT_ZMAX_8 reg:0xa0c5
regPA_SC_VPORT_ZMIN_9 reg:0xa0c6
regPA_SC_VPORT_ZMAX_9 reg:0xa0c7
regPA_SC_VPORT_ZMIN_10 reg:0xa0c8
regPA_SC_VPORT_ZMAX_10 reg:0xa0c9
regPA_SC_VPORT_ZMIN_11 reg:0xa0ca
regPA_SC_VPORT_ZMAX_11 reg:0xa0cb
regPA_SC_VPORT_ZMIN_12 reg:0xa0cc
regPA_SC_VPORT_ZMAX_12 reg:0xa0cd
regPA_SC_VPORT_ZMIN_13 reg:0xa0ce
regPA_SC_VPORT_ZMAX_13 reg:0xa0cf
regPA_SC_VPORT_ZMIN_14 reg:0xa0d0
regPA_SC_VPORT_ZMAX_14 reg:0xa0d1
regPA_SC_VPORT_ZMIN_15 reg:0xa0d2
regPA_SC_VPORT_ZMAX_15 reg:0xa0d3
regPA_SC_RASTER_CONFIG reg:0xa0d4
regPA_SC_RASTER_CONFIG_1 reg:0xa0d5
regPA_SC_SCREEN_EXTENT_CONTROL reg:0xa0d6
regPA_SC_TILE_STEERING_OVERRIDE reg:0xa0d7
regCP_PERFMON_CNTX_CNTL reg:0xa0d8
regCP_PIPEID reg:0xa0d9
regCP_RINGID reg:0xa0d9
regCP_VMID reg:0xa0da
regPA_SC_RIGHT_VERT_GRID reg:0xa0e8
regPA_SC_LEFT_VERT_GRID reg:0xa0e9
regPA_SC_HORIZ_GRID reg:0xa0ea
regVGT_MULTI_PRIM_IB_RESET_INDX reg:0xa103
regCB_BLEND_RED reg:0xa105
regCB_BLEND_GREEN reg:0xa106
regCB_BLEND_BLUE reg:0xa107
regCB_BLEND_ALPHA reg:0xa108
regCB_DCC_CONTROL reg:0xa109
regDB_STENCIL_CONTROL reg:0xa10b
regDB_STENCILREFMASK reg:0xa10c
regDB_STENCILREFMASK_BF reg:0xa10d
regPA_CL_VPORT_XSCALE reg:0xa10f
regPA_CL_VPORT_XOFFSET reg:0xa110
regPA_CL_VPORT_YSCALE reg:0xa111
regPA_CL_VPORT_YOFFSET reg:0xa112
regPA_CL_VPORT_ZSCALE reg:0xa113
regPA_CL_VPORT_ZOFFSET reg:0xa114
regPA_CL_VPORT_XSCALE_1 reg:0xa115
regPA_CL_VPORT_XOFFSET_1 reg:0xa116
regPA_CL_VPORT_YSCALE_1 reg:0xa117
regPA_CL_VPORT_YOFFSET_1 reg:0xa118
regPA_CL_VPORT_ZSCALE_1 reg:0xa119
regPA_CL_VPORT_ZOFFSET_1 reg:0xa11a
regPA_CL_VPORT_XSCALE_2 reg:0xa11b
regPA_CL_VPORT_XOFFSET_2 reg:0xa11c
regPA_CL_VPORT_YSCALE_2 reg:0xa11d
regPA_CL_VPORT_YOFFSET_2 reg:0xa11e
regPA_CL_VPORT_ZSCALE_2 reg:0xa11f
regPA_CL_VPORT_ZOFFSET_2 reg:0xa120
regPA_CL_VPORT_XSCALE_3 reg:0xa121
regPA_CL_VPORT_XOFFSET_3 reg:0xa122
regPA_CL_VPORT_YSCALE_3 reg:0xa123
regPA_CL_VPORT_YOFFSET_3 reg:0xa124
regPA_CL_VPORT_ZSCALE_3 reg:0xa125
regPA_CL_VPORT_ZOFFSET_3 reg:0xa126
regPA_CL_VPORT_XSCALE_4 reg:0xa127
regPA_CL_VPORT_XOFFSET_4 reg:0xa128
regPA_CL_VPORT_YSCALE_4 reg:0xa129
regPA_CL_VPORT_YOFFSET_4 reg:0xa12a
regPA_CL_VPORT_ZSCALE_4 reg:0xa12b
regPA_CL_VPORT_ZOFFSET_4 reg:0xa12c
regPA_CL_VPORT_XSCALE_5 reg:0xa12d
regPA_CL_VPORT_XOFFSET_5 reg:0xa12e
regPA_CL_VPORT_YSCALE_5 reg:0xa12f
regPA_CL_VPORT_YOFFSET_5 reg:0xa130
regPA_CL_VPORT_ZSCALE_5 reg:0xa131
regPA_CL_VPORT_ZOFFSET_5 reg:0xa132
regPA_CL_VPORT_XSCALE_6 reg:0xa133
regPA_CL_VPORT_XOFFSET_6 reg:0xa134
regPA_CL_VPORT_YSCALE_6 reg:0xa135
regPA_CL_VPORT_YOFFSET_6 reg:0xa136
regPA_CL_VPORT_ZSCALE_6 reg:0xa137
regPA_CL_VPORT_ZOFFSET_6 reg:0xa138
regPA_CL_VPORT_XSCALE_7 reg:0xa139
regPA_CL_VPORT_XOFFSET_7 reg:0xa13a
regPA_CL_VPORT_YSCALE_7 reg:0xa13b
regPA_CL_VPORT_YOFFSET_7 reg:0xa13c
regPA_CL_VPORT_ZSCALE_7 reg:0xa13d
regPA_CL_VPORT_ZOFFSET_7 reg:0xa13e
regPA_CL_VPORT_XSCALE_8 reg:0xa13f
regPA_CL_VPORT_XOFFSET_8 reg:0xa140
regPA_CL_VPORT_YSCALE_8 reg:0xa141
regPA_CL_VPORT_YOFFSET_8 reg:0xa142
regPA_CL_VPORT_ZSCALE_8 reg:0xa143
regPA_CL_VPORT_ZOFFSET_8 reg:0xa144
regPA_CL_VPORT_XSCALE_9 reg:0xa145
regPA_CL_VPORT_XOFFSET_9 reg:0xa146
regPA_CL_VPORT_YSCALE_9 reg:0xa147
regPA_CL_VPORT_YOFFSET_9 reg:0xa148
regPA_CL_VPORT_ZSCALE_9 reg:0xa149
regPA_CL_VPORT_ZOFFSET_9 reg:0xa14a
regPA_CL_VPORT_XSCALE_10 reg:0xa14b
regPA_CL_VPORT_XOFFSET_10 reg:0xa14c
regPA_CL_VPORT_YSCALE_10 reg:0xa14d
regPA_CL_VPORT_YOFFSET_10 reg:0xa14e
regPA_CL_VPORT_ZSCALE_10 reg:0xa14f
regPA_CL_VPORT_ZOFFSET_10 reg:0xa150
regPA_CL_VPORT_XSCALE_11 reg:0xa151
regPA_CL_VPORT_XOFFSET_11 reg:0xa152
regPA_CL_VPORT_YSCALE_11 reg:0xa153
regPA_CL_VPORT_YOFFSET_11 reg:0xa154
regPA_CL_VPORT_ZSCALE_11 reg:0xa155
regPA_CL_VPORT_ZOFFSET_11 reg:0xa156
regPA_CL_VPORT_XSCALE_12 reg:0xa157
regPA_CL_VPORT_XOFFSET_12 reg:0xa158
regPA_CL_VPORT_YSCALE_12 reg:0xa159
regPA_CL_VPORT_YOFFSET_12 reg:0xa15a
regPA_CL_VPORT_ZSCALE_12 reg:0xa15b
regPA_CL_VPORT_ZOFFSET_12 reg:0xa15c
regPA_CL_VPORT_XSCALE_13 reg:0xa15d
regPA_CL_VPORT_XOFFSET_13 reg:0xa15e
regPA_CL_VPORT_YSCALE_13 reg:0xa15f
regPA_CL_VPORT_YOFFSET_13 reg:0xa160
regPA_CL_VPORT_ZSCALE_13 reg:0xa161
regPA_CL_VPORT_ZOFFSET_13 reg:0xa162
regPA_CL_VPORT_XSCALE_14 reg:0xa163
regPA_CL_VPORT_XOFFSET_14 reg:0xa164
regPA_CL_VPORT_YSCALE_14 reg:0xa165
regPA_CL_VPORT_YOFFSET_14 reg:0xa166
regPA_CL_VPORT_ZSCALE_14 reg:0xa167
regPA_CL_VPORT_ZOFFSET_14 reg:0xa168
regPA_CL_VPORT_XSCALE_15 reg:0xa169
regPA_CL_VPORT_XOFFSET_15 reg:0xa16a
regPA_CL_VPORT_YSCALE_15 reg:0xa16b
regPA_CL_VPORT_YOFFSET_15 reg:0xa16c
regPA_CL_VPORT_ZSCALE_15 reg:0xa16d
regPA_CL_VPORT_ZOFFSET_15 reg:0xa16e
regPA_CL_UCP_0_X reg:0xa16f
regPA_CL_UCP_0_Y reg:0xa170
regPA_CL_UCP_0_Z reg:0xa171
regPA_CL_UCP_0_W reg:0xa172
regPA_CL_UCP_1_X reg:0xa173
regPA_CL_UCP_1_Y reg:0xa174
regPA_CL_UCP_1_Z reg:0xa175
regPA_CL_UCP_1_W reg:0xa176
regPA_CL_UCP_2_X reg:0xa177
regPA_CL_UCP_2_Y reg:0xa178
regPA_CL_UCP_2_Z reg:0xa179
regPA_CL_UCP_2_W reg:0xa17a
regPA_CL_UCP_3_X reg:0xa17b
regPA_CL_UCP_3_Y reg:0xa17c
regPA_CL_UCP_3_Z reg:0xa17d
regPA_CL_UCP_3_W reg:0xa17e
regPA_CL_UCP_4_X reg:0xa17f
regPA_CL_UCP_4_Y reg:0xa180
regPA_CL_UCP_4_Z reg:0xa181
regPA_CL_UCP_4_W reg:0xa182
regPA_CL_UCP_5_X reg:0xa183
regPA_CL_UCP_5_Y reg:0xa184
regPA_CL_UCP_5_Z reg:0xa185
regPA_CL_UCP_5_W reg:0xa186
regPA_CL_PROG_NEAR_CLIP_Z reg:0xa187
regSPI_PS_INPUT_CNTL_0 reg:0xa191
regSPI_PS_INPUT_CNTL_1 reg:0xa192
regSPI_PS_INPUT_CNTL_2 reg:0xa193
regSPI_PS_INPUT_CNTL_3 reg:0xa194
regSPI_PS_INPUT_CNTL_4 reg:0xa195
regSPI_PS_INPUT_CNTL_5 reg:0xa196
regSPI_PS_INPUT_CNTL_6 reg:0xa197
regSPI_PS_INPUT_CNTL_7 reg:0xa198
regSPI_PS_INPUT_CNTL_8 reg:0xa199
regSPI_PS_INPUT_CNTL_9 reg:0xa19a
regSPI_PS_INPUT_CNTL_10 reg:0xa19b
regSPI_PS_INPUT_CNTL_11 reg:0xa19c
regSPI_PS_INPUT_CNTL_12 reg:0xa19d
regSPI_PS_INPUT_CNTL_13 reg:0xa19e
regSPI_PS_INPUT_CNTL_14 reg:0xa19f
regSPI_PS_INPUT_CNTL_15 reg:0xa1a0
regSPI_PS_INPUT_CNTL_16 reg:0xa1a1
regSPI_PS_INPUT_CNTL_17 reg:0xa1a2
regSPI_PS_INPUT_CNTL_18 reg:0xa1a3
regSPI_PS_INPUT_CNTL_19 reg:0xa1a4
regSPI_PS_INPUT_CNTL_20 reg:0xa1a5
regSPI_PS_INPUT_CNTL_21 reg:0xa1a6
regSPI_PS_INPUT_CNTL_22 reg:0xa1a7
regSPI_PS_INPUT_CNTL_23 reg:0xa1a8
regSPI_PS_INPUT_CNTL_24 reg:0xa1a9
regSPI_PS_INPUT_CNTL_25 reg:0xa1aa
regSPI_PS_INPUT_CNTL_26 reg:0xa1ab
regSPI_PS_INPUT_CNTL_27 reg:0xa1ac
regSPI_PS_INPUT_CNTL_28 reg:0xa1ad
regSPI_PS_INPUT_CNTL_29 reg:0xa1ae
regSPI_PS_INPUT_CNTL_30 reg:0xa1af
regSPI_PS_INPUT_CNTL_31 reg:0xa1b0
regSPI_VS_OUT_CONFIG reg:0xa1b1
regSPI_PS_INPUT_ENA reg:0xa1b3
regSPI_PS_INPUT_ADDR reg:0xa1b4
regSPI_INTERP_CONTROL_0 reg:0xa1b5
regSPI_PS_IN_CONTROL reg:0xa1b6
regSPI_BARYC_CNTL reg:0xa1b8
regSPI_TMPRING_SIZE reg:0xa1ba
regSPI_SHADER_POS_FORMAT reg:0xa1c3
regSPI_SHADER_Z_FORMAT reg:0xa1c4
regSPI_SHADER_COL_FORMAT reg:0xa1c5
regCB_BLEND0_CONTROL reg:0xa1e0
regCB_BLEND1_CONTROL reg:0xa1e1
regCB_BLEND2_CONTROL reg:0xa1e2
regCB_BLEND3_CONTROL reg:0xa1e3
regCB_BLEND4_CONTROL reg:0xa1e4
regCB_BLEND5_CONTROL reg:0xa1e5
regCB_BLEND6_CONTROL reg:0xa1e6
regCB_BLEND7_CONTROL reg:0xa1e7
regCB_MRT0_EPITCH reg:0xa1e8
regCB_MRT1_EPITCH reg:0xa1e9
regCB_MRT2_EPITCH reg:0xa1ea
regCB_MRT3_EPITCH reg:0xa1eb
regCB_MRT4_EPITCH reg:0xa1ec
regCB_MRT5_EPITCH reg:0xa1ed
regCB_MRT6_EPITCH reg:0xa1ee
regCB_MRT7_EPITCH reg:0xa1ef
regCS_COPY_STATE reg:0xa1f3
regGFX_COPY_STATE reg:0xa1f4
regPA_CL_POINT_X_RAD reg:0xa1f5
regPA_CL_POINT_Y_RAD reg:0xa1f6
regPA_CL_POINT_SIZE reg:0xa1f7
regPA_CL_POINT_CULL_RAD reg:0xa1f8
regVGT_DMA_BASE_HI reg:0xa1f9
regVGT_DMA_BASE reg:0xa1fa
regVGT_DRAW_INITIATOR reg:0xa1fc
regVGT_IMMED_DATA reg:0xa1fd
regVGT_EVENT_ADDRESS_REG reg:0xa1fe
regDB_DEPTH_CONTROL reg:0xa200
regDB_EQAA reg:0xa201
regCB_COLOR_CONTROL reg:0xa202
regDB_SHADER_CONTROL reg:0xa203
regPA_CL_CLIP_CNTL reg:0xa204
regPA_SU_SC_MODE_CNTL reg:0xa205
regPA_CL_VTE_CNTL reg:0xa206
regPA_CL_VS_OUT_CNTL reg:0xa207
regPA_CL_NANINF_CNTL reg:0xa208
regPA_SU_LINE_STIPPLE_CNTL reg:0xa209
regPA_SU_LINE_STIPPLE_SCALE reg:0xa20a
regPA_SU_PRIM_FILTER_CNTL reg:0xa20b
regPA_SU_SMALL_PRIM_FILTER_CNTL reg:0xa20c
regPA_CL_OBJPRIM_ID_CNTL reg:0xa20d
regPA_CL_NGG_CNTL reg:0xa20e
regPA_SU_OVER_RASTERIZATION_CNTL reg:0xa20f
regPA_STEREO_CNTL reg:0xa210
regPA_SU_POINT_SIZE reg:0xa280
regPA_SU_POINT_MINMAX reg:0xa281
regPA_SU_LINE_CNTL reg:0xa282
regPA_SC_LINE_STIPPLE reg:0xa283
regVGT_OUTPUT_PATH_CNTL reg:0xa284
regVGT_HOS_CNTL reg:0xa285
regVGT_HOS_MAX_TESS_LEVEL reg:0xa286
regVGT_HOS_MIN_TESS_LEVEL reg:0xa287
regVGT_HOS_REUSE_DEPTH reg:0xa288
regVGT_GROUP_PRIM_TYPE reg:0xa289
regVGT_GROUP_FIRST_DECR reg:0xa28a
regVGT_GROUP_DECR reg:0xa28b
regVGT_GROUP_VECT_0_CNTL reg:0xa28c
regVGT_GROUP_VECT_1_CNTL reg:0xa28d
regVGT_GROUP_VECT_0_FMT_CNTL reg:0xa28e
regVGT_GROUP_VECT_1_FMT_CNTL reg:0xa28f
regVGT_GS_MODE reg:0xa290
regVGT_GS_ONCHIP_CNTL reg:0xa291
regPA_SC_MODE_CNTL_0 reg:0xa292
regPA_SC_MODE_CNTL_1 reg:0xa293
regVGT_ENHANCE reg:0xa294
regVGT_GS_PER_ES reg:0xa295
regVGT_ES_PER_GS reg:0xa296
regVGT_GS_PER_VS reg:0xa297
regVGT_GSVS_RING_OFFSET_1 reg:0xa298
regVGT_GSVS_RING_OFFSET_2 reg:0xa299
regVGT_GSVS_RING_OFFSET_3 reg:0xa29a
regVGT_GS_OUT_PRIM_TYPE reg:0xa29b
regIA_ENHANCE reg:0xa29c
regVGT_DMA_SIZE reg:0xa29d
regVGT_DMA_MAX_SIZE reg:0xa29e
regVGT_DMA_INDEX_TYPE reg:0xa29f
regWD_ENHANCE reg:0xa2a0
regVGT_PRIMITIVEID_EN reg:0xa2a1
regVGT_DMA_NUM_INSTANCES reg:0xa2a2
regVGT_PRIMITIVEID_RESET reg:0xa2a3
regVGT_EVENT_INITIATOR reg:0xa2a4
regVGT_GS_MAX_PRIMS_PER_SUBGROUP reg:0xa2a5
regVGT_DRAW_PAYLOAD_CNTL reg:0xa2a6
regVGT_INSTANCE_STEP_RATE_0 reg:0xa2a8
regVGT_INSTANCE_STEP_RATE_1 reg:0xa2a9
regIA_MULTI_VGT_PARAM_BC reg:0xa2aa
regVGT_ESGS_RING_ITEMSIZE reg:0xa2ab
regVGT_GSVS_RING_ITEMSIZE reg:0xa2ac
regVGT_REUSE_OFF reg:0xa2ad
regVGT_VTX_CNT_EN reg:0xa2ae
regDB_HTILE_SURFACE reg:0xa2af
regDB_SRESULTS_COMPARE_STATE0 reg:0xa2b0
regDB_SRESULTS_COMPARE_STATE1 reg:0xa2b1
regDB_PRELOAD_CONTROL reg:0xa2b2
regVGT_STRMOUT_BUFFER_SIZE_0 reg:0xa2b4
regVGT_STRMOUT_VTX_STRIDE_0 reg:0xa2b5
regVGT_STRMOUT_BUFFER_OFFSET_0 reg:0xa2b7
regVGT_STRMOUT_BUFFER_SIZE_1 reg:0xa2b8
regVGT_STRMOUT_VTX_STRIDE_1 reg:0xa2b9
regVGT_STRMOUT_BUFFER_OFFSET_1 reg:0xa2bb
regVGT_STRMOUT_BUFFER_SIZE_2 reg:0xa2bc
regVGT_STRMOUT_VTX_STRIDE_2 reg:0xa2bd
regVGT_STRMOUT_BUFFER_OFFSET_2 reg:0xa2bf
regVGT_STRMOUT_BUFFER_SIZE_3 reg:0xa2c0
regVGT_STRMOUT_VTX_STRIDE_3 reg:0xa2c1
regVGT_STRMOUT_BUFFER_OFFSET_3 reg:0xa2c3
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET reg:0xa2ca
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE reg:0xa2cb
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE reg:0xa2cc
regVGT_GS_MAX_VERT_OUT reg:0xa2ce
regVGT_TESS_DISTRIBUTION reg:0xa2d4
regVGT_SHADER_STAGES_EN reg:0xa2d5
regVGT_LS_HS_CONFIG reg:0xa2d6
regVGT_GS_VERT_ITEMSIZE reg:0xa2d7
regVGT_GS_VERT_ITEMSIZE_1 reg:0xa2d8
regVGT_GS_VERT_ITEMSIZE_2 reg:0xa2d9
regVGT_GS_VERT_ITEMSIZE_3 reg:0xa2da
regVGT_TF_PARAM reg:0xa2db
regDB_ALPHA_TO_MASK reg:0xa2dc
regVGT_DISPATCH_DRAW_INDEX reg:0xa2dd
regPA_SU_POLY_OFFSET_DB_FMT_CNTL reg:0xa2de
regPA_SU_POLY_OFFSET_CLAMP reg:0xa2df
regPA_SU_POLY_OFFSET_FRONT_SCALE reg:0xa2e0
regPA_SU_POLY_OFFSET_FRONT_OFFSET reg:0xa2e1
regPA_SU_POLY_OFFSET_BACK_SCALE reg:0xa2e2
regPA_SU_POLY_OFFSET_BACK_OFFSET reg:0xa2e3
regVGT_GS_INSTANCE_CNT reg:0xa2e4
regVGT_STRMOUT_CONFIG reg:0xa2e5
regVGT_STRMOUT_BUFFER_CONFIG reg:0xa2e6
regVGT_DMA_EVENT_INITIATOR reg:0xa2e7
regPA_SC_CENTROID_PRIORITY_0 reg:0xa2f5
regPA_SC_CENTROID_PRIORITY_1 reg:0xa2f6
regPA_SC_LINE_CNTL reg:0xa2f7
regPA_SC_AA_CONFIG reg:0xa2f8
regPA_SU_VTX_CNTL reg:0xa2f9
regPA_CL_GB_VERT_CLIP_ADJ reg:0xa2fa
regPA_CL_GB_VERT_DISC_ADJ reg:0xa2fb
regPA_CL_GB_HORZ_CLIP_ADJ reg:0xa2fc
regPA_CL_GB_HORZ_DISC_ADJ reg:0xa2fd
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 reg:0xa2fe
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 reg:0xa2ff
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 reg:0xa300
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 reg:0xa301
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 reg:0xa302
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 reg:0xa303
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 reg:0xa304
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 reg:0xa305
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 reg:0xa306
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 reg:0xa307
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 reg:0xa308
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 reg:0xa309
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 reg:0xa30a
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 reg:0xa30b
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 reg:0xa30c
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 reg:0xa30d
regPA_SC_AA_MASK_X0Y0_X1Y0 reg:0xa30e
regPA_SC_AA_MASK_X0Y1_X1Y1 reg:0xa30f
regPA_SC_SHADER_CONTROL reg:0xa310
regPA_SC_BINNER_CNTL_0 reg:0xa311
regPA_SC_BINNER_CNTL_1 reg:0xa312
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL reg:0xa313
regPA_SC_NGG_MODE_CNTL reg:0xa314
regVGT_VERTEX_REUSE_BLOCK_CNTL reg:0xa316
regVGT_OUT_DEALLOC_CNTL reg:0xa317
regCB_COLOR0_BASE reg:0xa318
regCB_COLOR0_BASE_EXT reg:0xa319
regCB_COLOR0_ATTRIB2 reg:0xa31a
regCB_COLOR0_VIEW reg:0xa31b
regCB_COLOR0_INFO reg:0xa31c
regCB_COLOR0_ATTRIB reg:0xa31d
regCB_COLOR0_DCC_CONTROL reg:0xa31e
regCB_COLOR0_CMASK reg:0xa31f
regCB_COLOR0_CMASK_BASE_EXT reg:0xa320
regCB_COLOR0_FMASK reg:0xa321
regCB_COLOR0_FMASK_BASE_EXT reg:0xa322
regCB_COLOR0_CLEAR_WORD0 reg:0xa323
regCB_COLOR0_CLEAR_WORD1 reg:0xa324
regCB_COLOR0_DCC_BASE reg:0xa325
regCB_COLOR0_DCC_BASE_EXT reg:0xa326
regCB_COLOR1_BASE reg:0xa327
regCB_COLOR1_BASE_EXT reg:0xa328
regCB_COLOR1_ATTRIB2 reg:0xa329
regCB_COLOR1_VIEW reg:0xa32a
regCB_COLOR1_INFO reg:0xa32b
regCB_COLOR1_ATTRIB reg:0xa32c
regCB_COLOR1_DCC_CONTROL reg:0xa32d
regCB_COLOR1_CMASK reg:0xa32e
regCB_COLOR1_CMASK_BASE_EXT reg:0xa32f
regCB_COLOR1_FMASK reg:0xa330
regCB_COLOR1_FMASK_BASE_EXT reg:0xa331
regCB_COLOR1_CLEAR_WORD0 reg:0xa332
regCB_COLOR1_CLEAR_WORD1 reg:0xa333
regCB_COLOR1_DCC_BASE reg:0xa334
regCB_COLOR1_DCC_BASE_EXT reg:0xa335
regCB_COLOR2_BASE reg:0xa336
regCB_COLOR2_BASE_EXT reg:0xa337
regCB_COLOR2_ATTRIB2 reg:0xa338
regCB_COLOR2_VIEW reg:0xa339
regCB_COLOR2_INFO reg:0xa33a
regCB_COLOR2_ATTRIB reg:0xa33b
regCB_COLOR2_DCC_CONTROL reg:0xa33c
regCB_COLOR2_CMASK reg:0xa33d
regCB_COLOR2_CMASK_BASE_EXT reg:0xa33e
regCB_COLOR2_FMASK reg:0xa33f
regCB_COLOR2_FMASK_BASE_EXT reg:0xa340
regCB_COLOR2_CLEAR_WORD0 reg:0xa341
regCB_COLOR2_CLEAR_WORD1 reg:0xa342
regCB_COLOR2_DCC_BASE reg:0xa343
regCB_COLOR2_DCC_BASE_EXT reg:0xa344
regCB_COLOR3_BASE reg:0xa345
regCB_COLOR3_BASE_EXT reg:0xa346
regCB_COLOR3_ATTRIB2 reg:0xa347
regCB_COLOR3_VIEW reg:0xa348
regCB_COLOR3_INFO reg:0xa349
regCB_COLOR3_ATTRIB reg:0xa34a
regCB_COLOR3_DCC_CONTROL reg:0xa34b
regCB_COLOR3_CMASK reg:0xa34c
regCB_COLOR3_CMASK_BASE_EXT reg:0xa34d
regCB_COLOR3_FMASK reg:0xa34e
regCB_COLOR3_FMASK_BASE_EXT reg:0xa34f
regCB_COLOR3_CLEAR_WORD0 reg:0xa350
regCB_COLOR3_CLEAR_WORD1 reg:0xa351
regCB_COLOR3_DCC_BASE reg:0xa352
regCB_COLOR3_DCC_BASE_EXT reg:0xa353
regCB_COLOR4_BASE reg:0xa354
regCB_COLOR4_BASE_EXT reg:0xa355
regCB_COLOR4_ATTRIB2 reg:0xa356
regCB_COLOR4_VIEW reg:0xa357
regCB_COLOR4_INFO reg:0xa358
regCB_COLOR4_ATTRIB reg:0xa359
regCB_COLOR4_DCC_CONTROL reg:0xa35a
regCB_COLOR4_CMASK reg:0xa35b
regCB_COLOR4_CMASK_BASE_EXT reg:0xa35c
regCB_COLOR4_FMASK reg:0xa35d
regCB_COLOR4_FMASK_BASE_EXT reg:0xa35e
regCB_COLOR4_CLEAR_WORD0 reg:0xa35f
regCB_COLOR4_CLEAR_WORD1 reg:0xa360
regCB_COLOR4_DCC_BASE reg:0xa361
regCB_COLOR4_DCC_BASE_EXT reg:0xa362
regCB_COLOR5_BASE reg:0xa363
regCB_COLOR5_BASE_EXT reg:0xa364
regCB_COLOR5_ATTRIB2 reg:0xa365
regCB_COLOR5_VIEW reg:0xa366
regCB_COLOR5_INFO reg:0xa367
regCB_COLOR5_ATTRIB reg:0xa368
regCB_COLOR5_DCC_CONTROL reg:0xa369
regCB_COLOR5_CMASK reg:0xa36a
regCB_COLOR5_CMASK_BASE_EXT reg:0xa36b
regCB_COLOR5_FMASK reg:0xa36c
regCB_COLOR5_FMASK_BASE_EXT reg:0xa36d
regCB_COLOR5_CLEAR_WORD0 reg:0xa36e
regCB_COLOR5_CLEAR_WORD1 reg:0xa36f
regCB_COLOR5_DCC_BASE reg:0xa370
regCB_COLOR5_DCC_BASE_EXT reg:0xa371
regCB_COLOR6_BASE reg:0xa372
regCB_COLOR6_BASE_EXT reg:0xa373
regCB_COLOR6_ATTRIB2 reg:0xa374
regCB_COLOR6_VIEW reg:0xa375
regCB_COLOR6_INFO reg:0xa376
regCB_COLOR6_ATTRIB reg:0xa377
regCB_COLOR6_DCC_CONTROL reg:0xa378
regCB_COLOR6_CMASK reg:0xa379
regCB_COLOR6_CMASK_BASE_EXT reg:0xa37a
regCB_COLOR6_FMASK reg:0xa37b
regCB_COLOR6_FMASK_BASE_EXT reg:0xa37c
regCB_COLOR6_CLEAR_WORD0 reg:0xa37d
regCB_COLOR6_CLEAR_WORD1 reg:0xa37e
regCB_COLOR6_DCC_BASE reg:0xa37f
regCB_COLOR6_DCC_BASE_EXT reg:0xa380
regCB_COLOR7_BASE reg:0xa381
regCB_COLOR7_BASE_EXT reg:0xa382
regCB_COLOR7_ATTRIB2 reg:0xa383
regCB_COLOR7_VIEW reg:0xa384
regCB_COLOR7_INFO reg:0xa385
regCB_COLOR7_ATTRIB reg:0xa386
regCB_COLOR7_DCC_CONTROL reg:0xa387
regCB_COLOR7_CMASK reg:0xa388
regCB_COLOR7_CMASK_BASE_EXT reg:0xa389
regCB_COLOR7_FMASK reg:0xa38a
regCB_COLOR7_FMASK_BASE_EXT reg:0xa38b
regCB_COLOR7_CLEAR_WORD0 reg:0xa38c
regCB_COLOR7_CLEAR_WORD1 reg:0xa38d
regCB_COLOR7_DCC_BASE reg:0xa38e
regCB_COLOR7_DCC_BASE_EXT reg:0xa38f
regCP_EOP_DONE_ADDR_LO reg:0xc000
regCP_EOP_DONE_ADDR_HI reg:0xc001
regCP_EOP_DONE_DATA_LO reg:0xc002
regCP_EOP_DONE_DATA_HI reg:0xc003
regCP_EOP_LAST_FENCE_LO reg:0xc004
regCP_EOP_LAST_FENCE_HI reg:0xc005
regCP_STREAM_OUT_ADDR_LO reg:0xc006
regCP_STREAM_OUT_ADDR_HI reg:0xc007
regCP_NUM_PRIM_WRITTEN_COUNT0_LO reg:0xc008
regCP_NUM_PRIM_WRITTEN_COUNT0_HI reg:0xc009
regCP_NUM_PRIM_NEEDED_COUNT0_LO reg:0xc00a
regCP_NUM_PRIM_NEEDED_COUNT0_HI reg:0xc00b
regCP_NUM_PRIM_WRITTEN_COUNT1_LO reg:0xc00c
regCP_NUM_PRIM_WRITTEN_COUNT1_HI reg:0xc00d
regCP_NUM_PRIM_NEEDED_COUNT1_LO reg:0xc00e
regCP_NUM_PRIM_NEEDED_COUNT1_HI reg:0xc00f
regCP_NUM_PRIM_WRITTEN_COUNT2_LO reg:0xc010
regCP_NUM_PRIM_WRITTEN_COUNT2_HI reg:0xc011
regCP_NUM_PRIM_NEEDED_COUNT2_LO reg:0xc012
regCP_NUM_PRIM_NEEDED_COUNT2_HI reg:0xc013
regCP_NUM_PRIM_WRITTEN_COUNT3_LO reg:0xc014
regCP_NUM_PRIM_WRITTEN_COUNT3_HI reg:0xc015
regCP_NUM_PRIM_NEEDED_COUNT3_LO reg:0xc016
regCP_NUM_PRIM_NEEDED_COUNT3_HI reg:0xc017
regCP_PIPE_STATS_ADDR_LO reg:0xc018
regCP_PIPE_STATS_ADDR_HI reg:0xc019
regCP_VGT_IAVERT_COUNT_LO reg:0xc01a
regCP_VGT_IAVERT_COUNT_HI reg:0xc01b
regCP_VGT_IAPRIM_COUNT_LO reg:0xc01c
regCP_VGT_IAPRIM_COUNT_HI reg:0xc01d
regCP_VGT_GSPRIM_COUNT_LO reg:0xc01e
regCP_VGT_GSPRIM_COUNT_HI reg:0xc01f
regCP_VGT_VSINVOC_COUNT_LO reg:0xc020
regCP_VGT_VSINVOC_COUNT_HI reg:0xc021
regCP_VGT_GSINVOC_COUNT_LO reg:0xc022
regCP_VGT_GSINVOC_COUNT_HI reg:0xc023
regCP_VGT_HSINVOC_COUNT_LO reg:0xc024
regCP_VGT_HSINVOC_COUNT_HI reg:0xc025
regCP_VGT_DSINVOC_COUNT_LO reg:0xc026
regCP_VGT_DSINVOC_COUNT_HI reg:0xc027
regCP_PA_CINVOC_COUNT_LO reg:0xc028
regCP_PA_CINVOC_COUNT_HI reg:0xc029
regCP_PA_CPRIM_COUNT_LO reg:0xc02a
regCP_PA_CPRIM_COUNT_HI reg:0xc02b
regCP_SC_PSINVOC_COUNT0_LO reg:0xc02c
regCP_SC_PSINVOC_COUNT0_HI reg:0xc02d
regCP_SC_PSINVOC_COUNT1_LO reg:0xc02e
regCP_SC_PSINVOC_COUNT1_HI reg:0xc02f
regCP_VGT_CSINVOC_COUNT_LO reg:0xc030
regCP_VGT_CSINVOC_COUNT_HI reg:0xc031
regCP_PIPE_STATS_CONTROL reg:0xc03d
regCP_STREAM_OUT_CONTROL reg:0xc03e
regCP_STRMOUT_CNTL reg:0xc03f
regSCRATCH_REG0 reg:0xc040
regSCRATCH_REG1 reg:0xc041
regSCRATCH_REG2 reg:0xc042
regSCRATCH_REG3 reg:0xc043
regSCRATCH_REG4 reg:0xc044
regSCRATCH_REG5 reg:0xc045
regSCRATCH_REG6 reg:0xc046
regSCRATCH_REG7 reg:0xc047
regCP_APPEND_DATA_HI reg:0xc04c
regCP_APPEND_LAST_CS_FENCE_HI reg:0xc04d
regCP_APPEND_LAST_PS_FENCE_HI reg:0xc04e
regSCRATCH_UMSK reg:0xc050
regSCRATCH_ADDR reg:0xc051
regCP_PFP_ATOMIC_PREOP_LO reg:0xc052
regCP_PFP_ATOMIC_PREOP_HI reg:0xc053
regCP_PFP_GDS_ATOMIC0_PREOP_LO reg:0xc054
regCP_PFP_GDS_ATOMIC0_PREOP_HI reg:0xc055
regCP_PFP_GDS_ATOMIC1_PREOP_LO reg:0xc056
regCP_PFP_GDS_ATOMIC1_PREOP_HI reg:0xc057
regCP_APPEND_ADDR_LO reg:0xc058
regCP_APPEND_ADDR_HI reg:0xc059
regCP_APPEND_DATA_LO reg:0xc05a
regCP_APPEND_LAST_CS_FENCE_LO reg:0xc05b
regCP_APPEND_LAST_PS_FENCE_LO reg:0xc05c
regCP_ATOMIC_PREOP_LO reg:0xc05d
regCP_ME_ATOMIC_PREOP_LO reg:0xc05d
regCP_ATOMIC_PREOP_HI reg:0xc05e
regCP_ME_ATOMIC_PREOP_HI reg:0xc05e
regCP_GDS_ATOMIC0_PREOP_LO reg:0xc05f
regCP_ME_GDS_ATOMIC0_PREOP_LO reg:0xc05f
regCP_GDS_ATOMIC0_PREOP_HI reg:0xc060
regCP_ME_GDS_ATOMIC0_PREOP_HI reg:0xc060
regCP_GDS_ATOMIC1_PREOP_LO reg:0xc061
regCP_ME_GDS_ATOMIC1_PREOP_LO reg:0xc061
regCP_GDS_ATOMIC1_PREOP_HI reg:0xc062
regCP_ME_GDS_ATOMIC1_PREOP_HI reg:0xc062
regCP_ME_MC_WADDR_LO reg:0xc069
regCP_ME_MC_WADDR_HI reg:0xc06a
regCP_ME_MC_WDATA_LO reg:0xc06b
regCP_ME_MC_WDATA_HI reg:0xc06c
regCP_ME_MC_RADDR_LO reg:0xc06d
regCP_ME_MC_RADDR_HI reg:0xc06e
regCP_SEM_WAIT_TIMER reg:0xc06f
regCP_SIG_SEM_ADDR_LO reg:0xc070
regCP_SIG_SEM_ADDR_HI reg:0xc071
regCP_WAIT_REG_MEM_TIMEOUT reg:0xc074
regCP_WAIT_SEM_ADDR_LO reg:0xc075
regCP_WAIT_SEM_ADDR_HI reg:0xc076
regCP_DMA_PFP_CONTROL reg:0xc077
regCP_DMA_ME_CONTROL reg:0xc078
regCP_COHER_BASE_HI reg:0xc079
regCP_COHER_START_DELAY reg:0xc07b
regCP_COHER_CNTL reg:0xc07c
regCP_COHER_SIZE reg:0xc07d
regCP_COHER_BASE reg:0xc07e
regCP_COHER_STATUS reg:0xc07f
regCP_DMA_ME_SRC_ADDR reg:0xc080
regCP_DMA_ME_SRC_ADDR_HI reg:0xc081
regCP_DMA_ME_DST_ADDR reg:0xc082
regCP_DMA_ME_DST_ADDR_HI reg:0xc083
regCP_DMA_ME_COMMAND reg:0xc084
regCP_DMA_PFP_SRC_ADDR reg:0xc085
regCP_DMA_PFP_SRC_ADDR_HI reg:0xc086
regCP_DMA_PFP_DST_ADDR reg:0xc087
regCP_DMA_PFP_DST_ADDR_HI reg:0xc088
regCP_DMA_PFP_COMMAND reg:0xc089
regCP_DMA_CNTL reg:0xc08a
regCP_DMA_READ_TAGS reg:0xc08b
regCP_COHER_SIZE_HI reg:0xc08c
regCP_PFP_IB_CONTROL reg:0xc08d
regCP_PFP_LOAD_CONTROL reg:0xc08e
regCP_SCRATCH_INDEX reg:0xc08f
regCP_SCRATCH_DATA reg:0xc090
regCP_RB_OFFSET reg:0xc091
regCP_IB1_OFFSET reg:0xc092
regCP_IB2_OFFSET reg:0xc093
regCP_IB1_PREAMBLE_BEGIN reg:0xc094
regCP_IB1_PREAMBLE_END reg:0xc095
regCP_IB2_PREAMBLE_BEGIN reg:0xc096
regCP_IB2_PREAMBLE_END reg:0xc097
regCP_CE_IB1_OFFSET reg:0xc098
regCP_CE_IB2_OFFSET reg:0xc099
regCP_CE_COUNTER reg:0xc09a
regCP_CE_RB_OFFSET reg:0xc09b
regCP_CE_INIT_CMD_BUFSZ reg:0xc0bd
regCP_CE_IB1_CMD_BUFSZ reg:0xc0be
regCP_CE_IB2_CMD_BUFSZ reg:0xc0bf
regCP_IB1_CMD_BUFSZ reg:0xc0c0
regCP_IB2_CMD_BUFSZ reg:0xc0c1
regCP_ST_CMD_BUFSZ reg:0xc0c2
regCP_CE_INIT_BASE_LO reg:0xc0c3
regCP_CE_INIT_BASE_HI reg:0xc0c4
regCP_CE_INIT_BUFSZ reg:0xc0c5
regCP_CE_IB1_BASE_LO reg:0xc0c6
regCP_CE_IB1_BASE_HI reg:0xc0c7
regCP_CE_IB1_BUFSZ reg:0xc0c8
regCP_CE_IB2_BASE_LO reg:0xc0c9
regCP_CE_IB2_BASE_HI reg:0xc0ca
regCP_CE_IB2_BUFSZ reg:0xc0cb
regCP_IB1_BASE_LO reg:0xc0cc
regCP_IB1_BASE_HI reg:0xc0cd
regCP_IB1_BUFSZ reg:0xc0ce
regCP_IB2_BASE_LO reg:0xc0cf
regCP_IB2_BASE_HI reg:0xc0d0
regCP_IB2_BUFSZ reg:0xc0d1
regCP_ST_BASE_LO reg:0xc0d2
regCP_ST_BASE_HI reg:0xc0d3
regCP_ST_BUFSZ reg:0xc0d4
regCP_EOP_DONE_EVENT_CNTL reg:0xc0d5
regCP_EOP_DONE_DATA_CNTL reg:0xc0d6
regCP_EOP_DONE_CNTX_ID reg:0xc0d7
regCP_PFP_COMPLETION_STATUS reg:0xc0ec
regCP_CE_COMPLETION_STATUS reg:0xc0ed
regCP_PRED_NOT_VISIBLE reg:0xc0ee
regCP_PFP_METADATA_BASE_ADDR reg:0xc0f0
regCP_PFP_METADATA_BASE_ADDR_HI reg:0xc0f1
regCP_CE_METADATA_BASE_ADDR reg:0xc0f2
regCP_CE_METADATA_BASE_ADDR_HI reg:0xc0f3
regCP_DRAW_INDX_INDR_ADDR reg:0xc0f4
regCP_DRAW_INDX_INDR_ADDR_HI reg:0xc0f5
regCP_DISPATCH_INDR_ADDR reg:0xc0f6
regCP_DISPATCH_INDR_ADDR_HI reg:0xc0f7
regCP_INDEX_BASE_ADDR reg:0xc0f8
regCP_INDEX_BASE_ADDR_HI reg:0xc0f9
regCP_INDEX_TYPE reg:0xc0fa
regCP_GDS_BKUP_ADDR reg:0xc0fb
regCP_GDS_BKUP_ADDR_HI reg:0xc0fc
regCP_SAMPLE_STATUS reg:0xc0fd
regCP_ME_COHER_CNTL reg:0xc0fe
regCP_ME_COHER_SIZE reg:0xc0ff
regCP_ME_COHER_SIZE_HI reg:0xc100
regCP_ME_COHER_BASE reg:0xc101
regCP_ME_COHER_BASE_HI reg:0xc102
regCP_ME_COHER_STATUS reg:0xc103
regRLC_GPM_PERF_COUNT_0 reg:0xc140
regRLC_GPM_PERF_COUNT_1 reg:0xc141
regGRBM_GFX_INDEX reg:0xc200
regVGT_GSVS_RING_SIZE reg:0xc241
regVGT_PRIMITIVE_TYPE reg:0xc242
regVGT_INDEX_TYPE reg:0xc243
regVGT_STRMOUT_BUFFER_FILLED_SIZE_0 reg:0xc244
regVGT_STRMOUT_BUFFER_FILLED_SIZE_1 reg:0xc245
regVGT_STRMOUT_BUFFER_FILLED_SIZE_2 reg:0xc246
regVGT_STRMOUT_BUFFER_FILLED_SIZE_3 reg:0xc247
regVGT_MAX_VTX_INDX reg:0xc248
regVGT_MIN_VTX_INDX reg:0xc249
regVGT_INDX_OFFSET reg:0xc24a
regVGT_MULTI_PRIM_IB_RESET_EN reg:0xc24b
regVGT_NUM_INDICES reg:0xc24c
regVGT_NUM_INSTANCES reg:0xc24d
regVGT_TF_RING_SIZE reg:0xc24e
regVGT_HS_OFFCHIP_PARAM reg:0xc24f
regVGT_TF_MEMORY_BASE reg:0xc250
regVGT_TF_MEMORY_BASE_HI reg:0xc251
regWD_POS_BUF_BASE reg:0xc252
regWD_POS_BUF_BASE_HI reg:0xc253
regWD_CNTL_SB_BUF_BASE reg:0xc254
regWD_CNTL_SB_BUF_BASE_HI reg:0xc255
regWD_INDEX_BUF_BASE reg:0xc256
regWD_INDEX_BUF_BASE_HI reg:0xc257
regIA_MULTI_VGT_PARAM reg:0xc258
regVGT_INSTANCE_BASE_ID reg:0xc25a
regPA_SU_LINE_STIPPLE_VALUE reg:0xc280
regPA_SC_LINE_STIPPLE_STATE reg:0xc281
regPA_SC_SCREEN_EXTENT_MIN_0 reg:0xc284
regPA_SC_SCREEN_EXTENT_MAX_0 reg:0xc285
regPA_SC_SCREEN_EXTENT_MIN_1 reg:0xc286
regPA_SC_SCREEN_EXTENT_MAX_1 reg:0xc28b
regPA_SC_P3D_TRAP_SCREEN_HV_EN reg:0xc2a0
regPA_SC_P3D_TRAP_SCREEN_H reg:0xc2a1
regPA_SC_P3D_TRAP_SCREEN_V reg:0xc2a2
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE reg:0xc2a3
regPA_SC_P3D_TRAP_SCREEN_COUNT reg:0xc2a4
regPA_SC_HP3D_TRAP_SCREEN_HV_EN reg:0xc2a8
regPA_SC_HP3D_TRAP_SCREEN_H reg:0xc2a9
regPA_SC_HP3D_TRAP_SCREEN_V reg:0xc2aa
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE reg:0xc2ab
regPA_SC_HP3D_TRAP_SCREEN_COUNT reg:0xc2ac
regPA_SC_TRAP_SCREEN_HV_EN reg:0xc2b0
regPA_SC_TRAP_SCREEN_H reg:0xc2b1
regPA_SC_TRAP_SCREEN_V reg:0xc2b2
regPA_SC_TRAP_SCREEN_OCCURRENCE reg:0xc2b3
regPA_SC_TRAP_SCREEN_COUNT reg:0xc2b4
regPA_STATE_STEREO_X reg:0xc2b5
regSQ_THREAD_TRACE_BASE reg:0xc330
regSQ_THREAD_TRACE_SIZE reg:0xc331
regSQ_THREAD_TRACE_MASK reg:0xc332
regSQ_THREAD_TRACE_TOKEN_MASK reg:0xc333
regSQ_THREAD_TRACE_PERF_MASK reg:0xc334
regSQ_THREAD_TRACE_CTRL reg:0xc335
regSQ_THREAD_TRACE_MODE reg:0xc336
regSQ_THREAD_TRACE_BASE2 reg:0xc337
regSQ_THREAD_TRACE_TOKEN_MASK2 reg:0xc338
regSQ_THREAD_TRACE_WPTR reg:0xc339
regSQ_THREAD_TRACE_STATUS reg:0xc33a
regSQ_THREAD_TRACE_HIWATER reg:0xc33b
regSQ_THREAD_TRACE_CNTR reg:0xc33c
regSQ_THREAD_TRACE_USERDATA_0 reg:0xc340
regSQ_THREAD_TRACE_USERDATA_1 reg:0xc341
regSQ_THREAD_TRACE_USERDATA_2 reg:0xc342
regSQ_THREAD_TRACE_USERDATA_3 reg:0xc343
regSQC_CACHES reg:0xc348
regSQC_WRITEBACK reg:0xc349
regDB_OCCLUSION_COUNT0_LOW reg:0xc3c0
regDB_OCCLUSION_COUNT0_HI reg:0xc3c1
regDB_OCCLUSION_COUNT1_LOW reg:0xc3c2
regDB_OCCLUSION_COUNT1_HI reg:0xc3c3
regDB_OCCLUSION_COUNT2_LOW reg:0xc3c4
regDB_OCCLUSION_COUNT2_HI reg:0xc3c5
regDB_OCCLUSION_COUNT3_LOW reg:0xc3c6
regDB_OCCLUSION_COUNT3_HI reg:0xc3c7
regDB_ZPASS_COUNT_LOW reg:0xc3fe
regDB_ZPASS_COUNT_HI reg:0xc3ff
regGDS_RD_ADDR reg:0xc400
regGDS_RD_DATA reg:0xc401
regGDS_RD_BURST_ADDR reg:0xc402
regGDS_RD_BURST_COUNT reg:0xc403
regGDS_RD_BURST_DATA reg:0xc404
regGDS_WR_ADDR reg:0xc405
regGDS_WR_DATA reg:0xc406
regGDS_WR_BURST_ADDR reg:0xc407
regGDS_WR_BURST_DATA reg:0xc408
regGDS_WRITE_COMPLETE reg:0xc409
regGDS_ATOM_CNTL reg:0xc40a
regGDS_ATOM_COMPLETE reg:0xc40b
regGDS_ATOM_BASE reg:0xc40c
regGDS_ATOM_SIZE reg:0xc40d
regGDS_ATOM_OFFSET0 reg:0xc40e
regGDS_ATOM_OFFSET1 reg:0xc40f
regGDS_ATOM_DST reg:0xc410
regGDS_ATOM_OP reg:0xc411
regGDS_ATOM_SRC0 reg:0xc412
regGDS_ATOM_SRC0_U reg:0xc413
regGDS_ATOM_SRC1 reg:0xc414
regGDS_ATOM_SRC1_U reg:0xc415
regGDS_ATOM_READ0 reg:0xc416
regGDS_ATOM_READ0_U reg:0xc417
regGDS_ATOM_READ1 reg:0xc418
regGDS_ATOM_READ1_U reg:0xc419
regGDS_GWS_RESOURCE_CNTL reg:0xc41a
regGDS_GWS_RESOURCE reg:0xc41b
regGDS_GWS_RESOURCE_CNT reg:0xc41c
regGDS_OA_CNTL reg:0xc41d
regGDS_OA_COUNTER reg:0xc41e
regGDS_OA_ADDRESS reg:0xc41f
regGDS_OA_INCDEC reg:0xc420
regGDS_OA_RING_SIZE reg:0xc421
regSPI_CONFIG_CNTL reg:0xc440
regSPI_CONFIG_CNTL_1 reg:0xc441
regSPI_CONFIG_CNTL_2 reg:0xc442
regSPI_WAVE_LIMIT_CNTL reg:0xc443
regGC_CANE_ERR_STATUS reg:0xcf4d
regGC_CANE_UE_ERR_STATUS_LO reg:0xcf4e
regGC_CANE_UE_ERR_STATUS_HI reg:0xcf4f
regGC_CANE_CE_ERR_STATUS_LO reg:0xcf50
regGC_CANE_CE_ERR_STATUS_HI reg:0xcf51
regCPG_PERFCOUNTER1_LO reg:0xd000
regCPG_PERFCOUNTER1_HI reg:0xd001
regCPG_PERFCOUNTER0_LO reg:0xd002
regCPG_PERFCOUNTER0_HI reg:0xd003
regCPC_PERFCOUNTER1_LO reg:0xd004
regCPC_PERFCOUNTER1_HI reg:0xd005
regCPC_PERFCOUNTER0_LO reg:0xd006
regCPC_PERFCOUNTER0_HI reg:0xd007
regCPF_PERFCOUNTER1_LO reg:0xd008
regCPF_PERFCOUNTER1_HI reg:0xd009
regCPF_PERFCOUNTER0_LO reg:0xd00a
regCPF_PERFCOUNTER0_HI reg:0xd00b
regCPF_LATENCY_STATS_DATA reg:0xd00c
regCPG_LATENCY_STATS_DATA reg:0xd00d
regCPC_LATENCY_STATS_DATA reg:0xd00e
regGRBM_PERFCOUNTER0_LO reg:0xd040
regGRBM_PERFCOUNTER0_HI reg:0xd041
regGRBM_PERFCOUNTER1_LO reg:0xd043
regGRBM_PERFCOUNTER1_HI reg:0xd044
regGRBM_SE0_PERFCOUNTER_LO reg:0xd045
regGRBM_SE0_PERFCOUNTER_HI reg:0xd046
regGRBM_SE1_PERFCOUNTER_LO reg:0xd047
regGRBM_SE1_PERFCOUNTER_HI reg:0xd048
regGRBM_SE2_PERFCOUNTER_LO reg:0xd049
regGRBM_SE2_PERFCOUNTER_HI reg:0xd04a
regGRBM_SE3_PERFCOUNTER_LO reg:0xd04b
regGRBM_SE3_PERFCOUNTER_HI reg:0xd04c
regWD_PERFCOUNTER0_LO reg:0xd080
regWD_PERFCOUNTER0_HI reg:0xd081
regWD_PERFCOUNTER1_LO reg:0xd082
regWD_PERFCOUNTER1_HI reg:0xd083
regWD_PERFCOUNTER2_LO reg:0xd084
regWD_PERFCOUNTER2_HI reg:0xd085
regWD_PERFCOUNTER3_LO reg:0xd086
regWD_PERFCOUNTER3_HI reg:0xd087
regIA_PERFCOUNTER0_LO reg:0xd088
regIA_PERFCOUNTER0_HI reg:0xd089
regIA_PERFCOUNTER1_LO reg:0xd08a
regIA_PERFCOUNTER1_HI reg:0xd08b
regIA_PERFCOUNTER2_LO reg:0xd08c
regIA_PERFCOUNTER2_HI reg:0xd08d
regIA_PERFCOUNTER3_LO reg:0xd08e
regIA_PERFCOUNTER3_HI reg:0xd08f
regVGT_PERFCOUNTER0_LO reg:0xd090
regVGT_PERFCOUNTER0_HI reg:0xd091
regVGT_PERFCOUNTER1_LO reg:0xd092
regVGT_PERFCOUNTER1_HI reg:0xd093
regVGT_PERFCOUNTER2_LO reg:0xd094
regVGT_PERFCOUNTER2_HI reg:0xd095
regVGT_PERFCOUNTER3_LO reg:0xd096
regVGT_PERFCOUNTER3_HI reg:0xd097
regPA_SU_PERFCOUNTER0_LO reg:0xd100
regPA_SU_PERFCOUNTER0_HI reg:0xd101
regPA_SU_PERFCOUNTER1_LO reg:0xd102
regPA_SU_PERFCOUNTER1_HI reg:0xd103
regPA_SU_PERFCOUNTER2_LO reg:0xd104
regPA_SU_PERFCOUNTER2_HI reg:0xd105
regPA_SU_PERFCOUNTER3_LO reg:0xd106
regPA_SU_PERFCOUNTER3_HI reg:0xd107
regPA_SC_PERFCOUNTER0_LO reg:0xd140
regPA_SC_PERFCOUNTER0_HI reg:0xd141
regPA_SC_PERFCOUNTER1_LO reg:0xd142
regPA_SC_PERFCOUNTER1_HI reg:0xd143
regPA_SC_PERFCOUNTER2_LO reg:0xd144
regPA_SC_PERFCOUNTER2_HI reg:0xd145
regPA_SC_PERFCOUNTER3_LO reg:0xd146
regPA_SC_PERFCOUNTER3_HI reg:0xd147
regPA_SC_PERFCOUNTER4_LO reg:0xd148
regPA_SC_PERFCOUNTER4_HI reg:0xd149
regPA_SC_PERFCOUNTER5_LO reg:0xd14a
regPA_SC_PERFCOUNTER5_HI reg:0xd14b
regPA_SC_PERFCOUNTER6_LO reg:0xd14c
regPA_SC_PERFCOUNTER6_HI reg:0xd14d
regPA_SC_PERFCOUNTER7_LO reg:0xd14e
regPA_SC_PERFCOUNTER7_HI reg:0xd14f
regSPI_PERFCOUNTER0_HI reg:0xd180
regSPI_PERFCOUNTER0_LO reg:0xd181
regSPI_PERFCOUNTER1_HI reg:0xd182
regSPI_PERFCOUNTER1_LO reg:0xd183
regSPI_PERFCOUNTER2_HI reg:0xd184
regSPI_PERFCOUNTER2_LO reg:0xd185
regSPI_PERFCOUNTER3_HI reg:0xd186
regSPI_PERFCOUNTER3_LO reg:0xd187
regSPI_PERFCOUNTER4_HI reg:0xd188
regSPI_PERFCOUNTER4_LO reg:0xd189
regSPI_PERFCOUNTER5_HI reg:0xd18a
regSPI_PERFCOUNTER5_LO reg:0xd18b
regSQ_PERFCOUNTER0_LO reg:0xd1c0
regSQ_PERFCOUNTER0_HI reg:0xd1c1
regSQ_PERFCOUNTER1_LO reg:0xd1c2
regSQ_PERFCOUNTER1_HI reg:0xd1c3
regSQ_PERFCOUNTER2_LO reg:0xd1c4
regSQ_PERFCOUNTER2_HI reg:0xd1c5
regSQ_PERFCOUNTER3_LO reg:0xd1c6
regSQ_PERFCOUNTER3_HI reg:0xd1c7
regSQ_PERFCOUNTER4_LO reg:0xd1c8
regSQ_PERFCOUNTER4_HI reg:0xd1c9
regSQ_PERFCOUNTER5_LO reg:0xd1ca
regSQ_PERFCOUNTER5_HI reg:0xd1cb
regSQ_PERFCOUNTER6_LO reg:0xd1cc
regSQ_PERFCOUNTER6_HI reg:0xd1cd
regSQ_PERFCOUNTER7_LO reg:0xd1ce
regSQ_PERFCOUNTER7_HI reg:0xd1cf
regSQ_PERFCOUNTER8_LO reg:0xd1d0
regSQ_PERFCOUNTER8_HI reg:0xd1d1
regSQ_PERFCOUNTER9_LO reg:0xd1d2
regSQ_PERFCOUNTER9_HI reg:0xd1d3
regSQ_PERFCOUNTER10_LO reg:0xd1d4
regSQ_PERFCOUNTER10_HI reg:0xd1d5
regSQ_PERFCOUNTER11_LO reg:0xd1d6
regSQ_PERFCOUNTER11_HI reg:0xd1d7
regSQ_PERFCOUNTER12_LO reg:0xd1d8
regSQ_PERFCOUNTER12_HI reg:0xd1d9
regSQ_PERFCOUNTER13_LO reg:0xd1da
regSQ_PERFCOUNTER13_HI reg:0xd1db
regSQ_PERFCOUNTER14_LO reg:0xd1dc
regSQ_PERFCOUNTER14_HI reg:0xd1dd
regSQ_PERFCOUNTER15_LO reg:0xd1de
regSQ_PERFCOUNTER15_HI reg:0xd1df
regSX_PERFCOUNTER0_LO reg:0xd240
regSX_PERFCOUNTER0_HI reg:0xd241
regSX_PERFCOUNTER1_LO reg:0xd242
regSX_PERFCOUNTER1_HI reg:0xd243
regSX_PERFCOUNTER2_LO reg:0xd244
regSX_PERFCOUNTER2_HI reg:0xd245
regSX_PERFCOUNTER3_LO reg:0xd246
regSX_PERFCOUNTER3_HI reg:0xd247
regGDS_PERFCOUNTER0_LO reg:0xd280
regGDS_PERFCOUNTER0_HI reg:0xd281
regGDS_PERFCOUNTER1_LO reg:0xd282
regGDS_PERFCOUNTER1_HI reg:0xd283
regGDS_PERFCOUNTER2_LO reg:0xd284
regGDS_PERFCOUNTER2_HI reg:0xd285
regGDS_PERFCOUNTER3_LO reg:0xd286
regGDS_PERFCOUNTER3_HI reg:0xd287
regTA_PERFCOUNTER0_LO reg:0xd2c0
regTA_PERFCOUNTER0_HI reg:0xd2c1
regTA_PERFCOUNTER1_LO reg:0xd2c2
regTA_PERFCOUNTER1_HI reg:0xd2c3
regTD_PERFCOUNTER0_LO reg:0xd300
regTD_PERFCOUNTER0_HI reg:0xd301
regTD_PERFCOUNTER1_LO reg:0xd302
regTD_PERFCOUNTER1_HI reg:0xd303
regTCP_PERFCOUNTER0_LO reg:0xd340
regTCP_PERFCOUNTER0_HI reg:0xd341
regTCP_PERFCOUNTER1_LO reg:0xd342
regTCP_PERFCOUNTER1_HI reg:0xd343
regTCP_PERFCOUNTER2_LO reg:0xd344
regTCP_PERFCOUNTER2_HI reg:0xd345
regTCP_PERFCOUNTER3_LO reg:0xd346
regTCP_PERFCOUNTER3_HI reg:0xd347
regTCC_PERFCOUNTER0_LO reg:0xd380
regTCC_PERFCOUNTER0_HI reg:0xd381
regTCC_PERFCOUNTER1_LO reg:0xd382
regTCC_PERFCOUNTER1_HI reg:0xd383
regTCC_PERFCOUNTER2_LO reg:0xd384
regTCC_PERFCOUNTER2_HI reg:0xd385
regTCC_PERFCOUNTER3_LO reg:0xd386
regTCC_PERFCOUNTER3_HI reg:0xd387
regTCA_PERFCOUNTER0_LO reg:0xd390
regTCA_PERFCOUNTER0_HI reg:0xd391
regTCA_PERFCOUNTER1_LO reg:0xd392
regTCA_PERFCOUNTER1_HI reg:0xd393
regTCA_PERFCOUNTER2_LO reg:0xd394
regTCA_PERFCOUNTER2_HI reg:0xd395
regTCA_PERFCOUNTER3_LO reg:0xd396
regTCA_PERFCOUNTER3_HI reg:0xd397
regCB_PERFCOUNTER0_LO reg:0xd406
regCB_PERFCOUNTER0_HI reg:0xd407
regCB_PERFCOUNTER1_LO reg:0xd408
regCB_PERFCOUNTER1_HI reg:0xd409
regCB_PERFCOUNTER2_LO reg:0xd40a
regCB_PERFCOUNTER2_HI reg:0xd40b
regCB_PERFCOUNTER3_LO reg:0xd40c
regCB_PERFCOUNTER3_HI reg:0xd40d
regDB_PERFCOUNTER0_LO reg:0xd440
regDB_PERFCOUNTER0_HI reg:0xd441
regDB_PERFCOUNTER1_LO reg:0xd442
regDB_PERFCOUNTER1_HI reg:0xd443
regDB_PERFCOUNTER2_LO reg:0xd444
regDB_PERFCOUNTER2_HI reg:0xd445
regDB_PERFCOUNTER3_LO reg:0xd446
regDB_PERFCOUNTER3_HI reg:0xd447
regRLC_PERFCOUNTER0_LO reg:0xd480
regRLC_PERFCOUNTER0_HI reg:0xd481
regRLC_PERFCOUNTER1_LO reg:0xd482
regRLC_PERFCOUNTER1_HI reg:0xd483
regRMI_PERFCOUNTER0_LO reg:0xd4c0
regRMI_PERFCOUNTER0_HI reg:0xd4c1
regRMI_PERFCOUNTER1_LO reg:0xd4c2
regRMI_PERFCOUNTER1_HI reg:0xd4c3
regRMI_PERFCOUNTER2_LO reg:0xd4c4
regRMI_PERFCOUNTER2_HI reg:0xd4c5
regRMI_PERFCOUNTER3_LO reg:0xd4c6
regRMI_PERFCOUNTER3_HI reg:0xd4c7
regATC_L2_PERFCOUNTER_LO reg:0xd500
regATC_L2_PERFCOUNTER_HI reg:0xd501
regMC_VM_L2_PERFCOUNTER_LO reg:0xd502
regMC_VM_L2_PERFCOUNTER_HI reg:0xd503
regL2TLB_PERFCOUNTER_LO reg:0xd512
regL2TLB_PERFCOUNTER_HI reg:0xd513
regCPG_PERFCOUNTER1_SELECT reg:0xd800
regCPG_PERFCOUNTER0_SELECT1 reg:0xd801
regCPG_PERFCOUNTER0_SELECT reg:0xd802
regCPC_PERFCOUNTER1_SELECT reg:0xd803
regCPC_PERFCOUNTER0_SELECT1 reg:0xd804
regCPF_PERFCOUNTER1_SELECT reg:0xd805
regCPF_PERFCOUNTER0_SELECT1 reg:0xd806
regCPF_PERFCOUNTER0_SELECT reg:0xd807
regCP_PERFMON_CNTL reg:0xd808
regCPC_PERFCOUNTER0_SELECT reg:0xd809
regCPF_TC_PERF_COUNTER_WINDOW_SELECT reg:0xd80a
regCPG_TC_PERF_COUNTER_WINDOW_SELECT reg:0xd80b
regCPF_LATENCY_STATS_SELECT reg:0xd80c
regCPG_LATENCY_STATS_SELECT reg:0xd80d
regCPC_LATENCY_STATS_SELECT reg:0xd80e
regCP_DRAW_OBJECT reg:0xd810
regCP_DRAW_OBJECT_COUNTER reg:0xd811
regCP_DRAW_WINDOW_MASK_HI reg:0xd812
regCP_DRAW_WINDOW_HI reg:0xd813
regCP_DRAW_WINDOW_LO reg:0xd814
regCP_DRAW_WINDOW_CNTL reg:0xd815
regGRBM_PERFCOUNTER0_SELECT reg:0xd840
regGRBM_PERFCOUNTER1_SELECT reg:0xd841
regGRBM_SE0_PERFCOUNTER_SELECT reg:0xd842
regGRBM_SE1_PERFCOUNTER_SELECT reg:0xd843
regGRBM_SE2_PERFCOUNTER_SELECT reg:0xd844
regGRBM_SE3_PERFCOUNTER_SELECT reg:0xd845
regWD_PERFCOUNTER0_SELECT reg:0xd880
regWD_PERFCOUNTER1_SELECT reg:0xd881
regWD_PERFCOUNTER2_SELECT reg:0xd882
regWD_PERFCOUNTER3_SELECT reg:0xd883
regIA_PERFCOUNTER0_SELECT reg:0xd884
regIA_PERFCOUNTER1_SELECT reg:0xd885
regIA_PERFCOUNTER2_SELECT reg:0xd886
regIA_PERFCOUNTER3_SELECT reg:0xd887
regIA_PERFCOUNTER0_SELECT1 reg:0xd888
regVGT_PERFCOUNTER0_SELECT reg:0xd88c
regVGT_PERFCOUNTER1_SELECT reg:0xd88d
regVGT_PERFCOUNTER2_SELECT reg:0xd88e
regVGT_PERFCOUNTER3_SELECT reg:0xd88f
regVGT_PERFCOUNTER0_SELECT1 reg:0xd890
regVGT_PERFCOUNTER1_SELECT1 reg:0xd891
regVGT_PERFCOUNTER_SEID_MASK reg:0xd894
regPA_SU_PERFCOUNTER0_SELECT reg:0xd900
regPA_SU_PERFCOUNTER0_SELECT1 reg:0xd901
regPA_SU_PERFCOUNTER1_SELECT reg:0xd902
regPA_SU_PERFCOUNTER1_SELECT1 reg:0xd903
regPA_SU_PERFCOUNTER2_SELECT reg:0xd904
regPA_SU_PERFCOUNTER3_SELECT reg:0xd905
regPA_SC_PERFCOUNTER0_SELECT reg:0xd940
regPA_SC_PERFCOUNTER0_SELECT1 reg:0xd941
regPA_SC_PERFCOUNTER1_SELECT reg:0xd942
regPA_SC_PERFCOUNTER2_SELECT reg:0xd943
regPA_SC_PERFCOUNTER3_SELECT reg:0xd944
regPA_SC_PERFCOUNTER4_SELECT reg:0xd945
regPA_SC_PERFCOUNTER5_SELECT reg:0xd946
regPA_SC_PERFCOUNTER6_SELECT reg:0xd947
regPA_SC_PERFCOUNTER7_SELECT reg:0xd948
regSPI_PERFCOUNTER0_SELECT reg:0xd980
regSPI_PERFCOUNTER1_SELECT reg:0xd981
regSPI_PERFCOUNTER2_SELECT reg:0xd982
regSPI_PERFCOUNTER3_SELECT reg:0xd983
regSPI_PERFCOUNTER0_SELECT1 reg:0xd984
regSPI_PERFCOUNTER1_SELECT1 reg:0xd985
regSPI_PERFCOUNTER2_SELECT1 reg:0xd986
regSPI_PERFCOUNTER3_SELECT1 reg:0xd987
regSPI_PERFCOUNTER4_SELECT reg:0xd988
regSPI_PERFCOUNTER5_SELECT reg:0xd989
regSPI_PERFCOUNTER_BINS reg:0xd98a
regSQ_PERFCOUNTER0_SELECT reg:0xd9c0
regSQ_PERFCOUNTER1_SELECT reg:0xd9c1
regSQ_PERFCOUNTER2_SELECT reg:0xd9c2
regSQ_PERFCOUNTER3_SELECT reg:0xd9c3
regSQ_PERFCOUNTER4_SELECT reg:0xd9c4
regSQ_PERFCOUNTER5_SELECT reg:0xd9c5
regSQ_PERFCOUNTER6_SELECT reg:0xd9c6
regSQ_PERFCOUNTER7_SELECT reg:0xd9c7
regSQ_PERFCOUNTER8_SELECT reg:0xd9c8
regSQ_PERFCOUNTER9_SELECT reg:0xd9c9
regSQ_PERFCOUNTER10_SELECT reg:0xd9ca
regSQ_PERFCOUNTER11_SELECT reg:0xd9cb
regSQ_PERFCOUNTER12_SELECT reg:0xd9cc
regSQ_PERFCOUNTER13_SELECT reg:0xd9cd
regSQ_PERFCOUNTER14_SELECT reg:0xd9ce
regSQ_PERFCOUNTER15_SELECT reg:0xd9cf
regSQ_PERFCOUNTER_CTRL reg:0xd9e0
regSQ_PERFCOUNTER_MASK reg:0xd9e1
regSQ_PERFCOUNTER_CTRL2 reg:0xd9e2
regSX_PERFCOUNTER0_SELECT reg:0xda40
regSX_PERFCOUNTER1_SELECT reg:0xda41
regSX_PERFCOUNTER2_SELECT reg:0xda42
regSX_PERFCOUNTER3_SELECT reg:0xda43
regSX_PERFCOUNTER0_SELECT1 reg:0xda44
regSX_PERFCOUNTER1_SELECT1 reg:0xda45
regGDS_PERFCOUNTER0_SELECT reg:0xda80
regGDS_PERFCOUNTER1_SELECT reg:0xda81
regGDS_PERFCOUNTER2_SELECT reg:0xda82
regGDS_PERFCOUNTER3_SELECT reg:0xda83
regGDS_PERFCOUNTER0_SELECT1 reg:0xda84
regTA_PERFCOUNTER0_SELECT reg:0xdac0
regTA_PERFCOUNTER0_SELECT1 reg:0xdac1
regTA_PERFCOUNTER1_SELECT reg:0xdac2
regTD_PERFCOUNTER0_SELECT reg:0xdb00
regTD_PERFCOUNTER0_SELECT1 reg:0xdb01
regTD_PERFCOUNTER1_SELECT reg:0xdb02
regTCP_PERFCOUNTER0_SELECT reg:0xdb40
regTCP_PERFCOUNTER0_SELECT1 reg:0xdb41
regTCP_PERFCOUNTER1_SELECT reg:0xdb42
regTCP_PERFCOUNTER1_SELECT1 reg:0xdb43
regTCP_PERFCOUNTER2_SELECT reg:0xdb44
regTCP_PERFCOUNTER3_SELECT reg:0xdb45
regTCC_PERFCOUNTER0_SELECT reg:0xdb80
regTCC_PERFCOUNTER0_SELECT1 reg:0xdb81
regTCC_PERFCOUNTER1_SELECT reg:0xdb82
regTCC_PERFCOUNTER1_SELECT1 reg:0xdb83
regTCC_PERFCOUNTER2_SELECT reg:0xdb84
regTCC_PERFCOUNTER3_SELECT reg:0xdb85
regTCA_PERFCOUNTER0_SELECT reg:0xdb90
regTCA_PERFCOUNTER0_SELECT1 reg:0xdb91
regTCA_PERFCOUNTER1_SELECT reg:0xdb92
regTCA_PERFCOUNTER1_SELECT1 reg:0xdb93
regTCA_PERFCOUNTER2_SELECT reg:0xdb94
regTCA_PERFCOUNTER3_SELECT reg:0xdb95
regCB_PERFCOUNTER_FILTER reg:0xdc00
regCB_PERFCOUNTER0_SELECT reg:0xdc01
regCB_PERFCOUNTER0_SELECT1 reg:0xdc02
regCB_PERFCOUNTER1_SELECT reg:0xdc03
regCB_PERFCOUNTER2_SELECT reg:0xdc04
regCB_PERFCOUNTER3_SELECT reg:0xdc05
regDB_PERFCOUNTER0_SELECT reg:0xdc40
regDB_PERFCOUNTER0_SELECT1 reg:0xdc41
regDB_PERFCOUNTER1_SELECT reg:0xdc42
regDB_PERFCOUNTER1_SELECT1 reg:0xdc43
regDB_PERFCOUNTER2_SELECT reg:0xdc44
regDB_PERFCOUNTER3_SELECT reg:0xdc46
regRLC_SPM_PERFMON_CNTL reg:0xdc80
regRLC_SPM_PERFMON_RING_BASE_LO reg:0xdc81
regRLC_SPM_PERFMON_RING_BASE_HI reg:0xdc82
regRLC_SPM_PERFMON_RING_SIZE reg:0xdc83
regRLC_SPM_PERFMON_SEGMENT_SIZE reg:0xdc84
regRLC_SPM_SE_MUXSEL_ADDR reg:0xdc85
regRLC_SPM_SE_MUXSEL_DATA reg:0xdc86
regRLC_SPM_CPG_PERFMON_SAMPLE_DELAY reg:0xdc87
regRLC_SPM_CPC_PERFMON_SAMPLE_DELAY reg:0xdc88
regRLC_SPM_CPF_PERFMON_SAMPLE_DELAY reg:0xdc89
regRLC_SPM_CB_PERFMON_SAMPLE_DELAY reg:0xdc8a
regRLC_SPM_DB_PERFMON_SAMPLE_DELAY reg:0xdc8b
regRLC_SPM_PA_PERFMON_SAMPLE_DELAY reg:0xdc8c
regRLC_SPM_GDS_PERFMON_SAMPLE_DELAY reg:0xdc8d
regRLC_SPM_IA_PERFMON_SAMPLE_DELAY reg:0xdc8e
regRLC_SPM_SC_PERFMON_SAMPLE_DELAY reg:0xdc90
regRLC_SPM_TCC_PERFMON_SAMPLE_DELAY reg:0xdc91
regRLC_SPM_TCA_PERFMON_SAMPLE_DELAY reg:0xdc92
regRLC_SPM_TCP_PERFMON_SAMPLE_DELAY reg:0xdc93
regRLC_SPM_TA_PERFMON_SAMPLE_DELAY reg:0xdc94
regRLC_SPM_TD_PERFMON_SAMPLE_DELAY reg:0xdc95
regRLC_SPM_VGT_PERFMON_SAMPLE_DELAY reg:0xdc96
regRLC_SPM_SPI_PERFMON_SAMPLE_DELAY reg:0xdc97
regRLC_SPM_SQG_PERFMON_SAMPLE_DELAY reg:0xdc98
regRLC_SPM_SX_PERFMON_SAMPLE_DELAY reg:0xdc9a
regRLC_SPM_GLOBAL_MUXSEL_ADDR reg:0xdc9b
regRLC_SPM_GLOBAL_MUXSEL_DATA reg:0xdc9c
regRLC_SPM_RING_RDPTR reg:0xdc9d
regRLC_SPM_SEGMENT_THRESHOLD reg:0xdc9e
regRLC_SPM_RMI_PERFMON_SAMPLE_DELAY reg:0xdca3
regRLC_SPM_PERFMON_SAMPLE_DELAY_MAX reg:0xdca4
regRLC_PERFMON_CNTL reg:0xdcc0
regRLC_PERFCOUNTER0_SELECT reg:0xdcc1
regRLC_PERFCOUNTER1_SELECT reg:0xdcc2
regRLC_GPU_IOV_PERF_CNT_CNTL reg:0xdcc3
regRLC_GPU_IOV_PERF_CNT_WR_ADDR reg:0xdcc4
regRLC_GPU_IOV_PERF_CNT_WR_DATA reg:0xdcc5
regRLC_GPU_IOV_PERF_CNT_RD_ADDR reg:0xdcc6
regRLC_GPU_IOV_PERF_CNT_RD_DATA reg:0xdcc7
regRMI_PERFCOUNTER0_SELECT reg:0xdd00
regRMI_PERFCOUNTER0_SELECT1 reg:0xdd01
regRMI_PERFCOUNTER1_SELECT reg:0xdd02
regRMI_PERFCOUNTER2_SELECT reg:0xdd03
regRMI_PERFCOUNTER2_SELECT1 reg:0xdd04
regRMI_PERFCOUNTER3_SELECT reg:0xdd05
regRMI_PERF_COUNTER_CNTL reg:0xdd06
regATC_L2_PERFCOUNTER0_CFG reg:0xdd40
regATC_L2_PERFCOUNTER1_CFG reg:0xdd41
regATC_L2_PERFCOUNTER_RSLT_CNTL reg:0xdd42
regMC_VM_L2_PERFCOUNTER0_CFG reg:0xdd46
regMC_VM_L2_PERFCOUNTER1_CFG reg:0xdd47
regMC_VM_L2_PERFCOUNTER2_CFG reg:0xdd48
regMC_VM_L2_PERFCOUNTER3_CFG reg:0xdd49
regMC_VM_L2_PERFCOUNTER4_CFG reg:0xdd4a
regMC_VM_L2_PERFCOUNTER5_CFG reg:0xdd4b
regMC_VM_L2_PERFCOUNTER6_CFG reg:0xdd4c
regMC_VM_L2_PERFCOUNTER7_CFG reg:0xdd4d
regMC_VM_L2_PERFCOUNTER_RSLT_CNTL reg:0xdd56
regL2TLB_PERFCOUNTER0_CFG reg:0xdd5e
regL2TLB_PERFCOUNTER1_CFG reg:0xdd5f
regL2TLB_PERFCOUNTER2_CFG reg:0xdd60
regL2TLB_PERFCOUNTER3_CFG reg:0xdd61
regL2TLB_PERFCOUNTER_RSLT_CNTL reg:0xdd62
regGDFLL_EDC_HYSTERESIS_CNTL reg:0xe81b
regGDFLL_EDC_HYSTERESIS_STAT reg:0xe81c
regRLC_CNTL reg:0xec00
regRLC_CGCG_CGLS_CTRL_2 reg:0xec03
regRLC_STAT reg:0xec04
regRLC_SAFE_MODE reg:0xec05
regRLC_MEM_SLP_CNTL reg:0xec06
regSMU_RLC_RESPONSE reg:0xec07
regRLC_RLCV_SAFE_MODE reg:0xec08
regRLC_SMU_SAFE_MODE reg:0xec09
regRLC_RLCV_COMMAND reg:0xec0a
regRLC_REFCLOCK_TIMESTAMP_LSB reg:0xec0c
regRLC_REFCLOCK_TIMESTAMP_MSB reg:0xec0d
regRLC_GPM_TIMER_INT_0 reg:0xec0e
regRLC_GPM_TIMER_INT_1 reg:0xec0f
regRLC_GPM_TIMER_INT_2 reg:0xec10
regRLC_GPM_TIMER_CTRL reg:0xec11
regRLC_LB_CNTR_MAX reg:0xec12
regRLC_GPM_TIMER_STAT reg:0xec13
regRLC_GPM_TIMER_INT_3 reg:0xec15
regRLC_SERDES_WR_NONCU_MASTER_MASK_1 reg:0xec16
regRLC_SERDES_NONCU_MASTER_BUSY_1 reg:0xec17
regRLC_INT_STAT reg:0xec18
regRLC_LB_CNTL reg:0xec19
regRLC_MGCG_CTRL reg:0xec1a
regRLC_LB_CNTR_INIT reg:0xec1b
regRLC_LOAD_BALANCE_CNTR reg:0xec1c
regRLC_JUMP_TABLE_RESTORE reg:0xec1e
regRLC_PG_DELAY_2 reg:0xec1f
regRLC_GPU_CLOCK_COUNT_LSB reg:0xec24
regRLC_GPU_CLOCK_COUNT_MSB reg:0xec25
regRLC_CAPTURE_GPU_CLOCK_COUNT reg:0xec26
regRLC_UCODE_CNTL reg:0xec27
regRLC_GPM_THREAD_RESET reg:0xec28
regRLC_GPM_CP_DMA_COMPLETE_T0 reg:0xec29
regRLC_GPM_CP_DMA_COMPLETE_T1 reg:0xec2a
regRLC_FIREWALL_VIOLATION reg:0xec2b
regRLC_CLK_COUNT_GFXCLK_LSB reg:0xec30
regRLC_CLK_COUNT_GFXCLK_MSB reg:0xec31
regRLC_CLK_COUNT_REFCLK_LSB reg:0xec32
regRLC_CLK_COUNT_REFCLK_MSB reg:0xec33
regRLC_CLK_COUNT_CTRL reg:0xec34
regRLC_CLK_COUNT_STAT reg:0xec35
regRLC_GPM_STAT reg:0xec40
regRLC_GPU_CLOCK_32_RES_SEL reg:0xec41
regRLC_GPU_CLOCK_32 reg:0xec42
regRLC_PG_CNTL reg:0xec43
regRLC_GPM_THREAD_PRIORITY reg:0xec44
regRLC_GPM_THREAD_ENABLE reg:0xec45
regRLC_CGTT_MGCG_OVERRIDE reg:0xec48
regRLC_CGCG_CGLS_CTRL reg:0xec49
regRLC_CGCG_RAMP_CTRL reg:0xec4a
regRLC_DYN_PG_STATUS reg:0xec4b
regRLC_DYN_PG_REQUEST reg:0xec4c
regRLC_PG_DELAY reg:0xec4d
regRLC_CU_STATUS reg:0xec4e
regRLC_LB_INIT_CU_MASK reg:0xec4f
regRLC_LB_ALWAYS_ACTIVE_CU_MASK reg:0xec50
regRLC_LB_PARAMS reg:0xec51
regRLC_THREAD1_DELAY reg:0xec52
regRLC_PG_ALWAYS_ON_CU_MASK reg:0xec53
regRLC_MAX_PG_CU reg:0xec54
regRLC_AUTO_PG_CTRL reg:0xec55
regRLC_SMU_GRBM_REG_SAVE_CTRL reg:0xec56
regRLC_SERDES_RD_PENDING reg:0xec58
regRLC_SERDES_RD_MASTER_INDEX reg:0xec59
regRLC_SERDES_RD_DATA_0 reg:0xec5a
regRLC_SERDES_RD_DATA_1 reg:0xec5b
regRLC_SERDES_RD_DATA_2 reg:0xec5c
regRLC_SERDES_WR_CU_MASTER_MASK reg:0xec5d
regRLC_SERDES_WR_NONCU_MASTER_MASK reg:0xec5e
regRLC_SERDES_WR_CTRL reg:0xec5f
regRLC_SERDES_WR_DATA reg:0xec60
regRLC_SERDES_CU_MASTER_BUSY reg:0xec61
regRLC_SERDES_NONCU_MASTER_BUSY reg:0xec62
regRLC_GPM_GENERAL_0 reg:0xec63
regRLC_GPM_GENERAL_1 reg:0xec64
regRLC_GPM_GENERAL_2 reg:0xec65
regRLC_GPM_GENERAL_3 reg:0xec66
regRLC_GPM_GENERAL_4 reg:0xec67
regRLC_GPM_GENERAL_5 reg:0xec68
regRLC_GPM_GENERAL_6 reg:0xec69
regRLC_GPM_GENERAL_7 reg:0xec6a
regRLC_GPM_SCRATCH_ADDR reg:0xec6c
regRLC_GPM_SCRATCH_DATA reg:0xec6d
regRLC_STATIC_PG_STATUS reg:0xec6e
regRLC_SPM_MC_CNTL reg:0xec71
regRLC_SPM_INT_CNTL reg:0xec72
regRLC_SPM_INT_STATUS reg:0xec73
regRLC_SMU_MESSAGE reg:0xec76
regRLC_GPM_LOG_SIZE reg:0xec77
regRLC_PG_DELAY_3 reg:0xec78
regRLC_GPR_REG1 reg:0xec79
regRLC_GPR_REG2 reg:0xec7a
regRLC_GPM_LOG_CONT reg:0xec7b
regRLC_GPM_INT_DISABLE_TH0 reg:0xec7c
regRLC_GPM_INT_FORCE_TH0 reg:0xec7e
regRLC_GPM_INT_FORCE_TH1 reg:0xec7f
regRLC_SRM_CNTL reg:0xec80
regRLC_SRM_ARAM_ADDR reg:0xec83
regRLC_SRM_ARAM_DATA reg:0xec84
regRLC_SRM_DRAM_ADDR reg:0xec85
regRLC_SRM_DRAM_DATA reg:0xec86
regRLC_SRM_GPM_COMMAND reg:0xec87
regRLC_SRM_GPM_COMMAND_STATUS reg:0xec88
regRLC_SRM_RLCV_COMMAND reg:0xec89
regRLC_SRM_RLCV_COMMAND_STATUS reg:0xec8a
regRLC_SRM_INDEX_CNTL_ADDR_0 reg:0xec8b
regRLC_SRM_INDEX_CNTL_ADDR_1 reg:0xec8c
regRLC_SRM_INDEX_CNTL_ADDR_2 reg:0xec8d
regRLC_SRM_INDEX_CNTL_ADDR_3 reg:0xec8e
regRLC_SRM_INDEX_CNTL_ADDR_4 reg:0xec8f
regRLC_SRM_INDEX_CNTL_ADDR_5 reg:0xec90
regRLC_SRM_INDEX_CNTL_ADDR_6 reg:0xec91
regRLC_SRM_INDEX_CNTL_ADDR_7 reg:0xec92
regRLC_SRM_INDEX_CNTL_DATA_0 reg:0xec93
regRLC_SRM_INDEX_CNTL_DATA_1 reg:0xec94
regRLC_SRM_INDEX_CNTL_DATA_2 reg:0xec95
regRLC_SRM_INDEX_CNTL_DATA_3 reg:0xec96
regRLC_SRM_INDEX_CNTL_DATA_4 reg:0xec97
regRLC_SRM_INDEX_CNTL_DATA_5 reg:0xec98
regRLC_SRM_INDEX_CNTL_DATA_6 reg:0xec99
regRLC_SRM_INDEX_CNTL_DATA_7 reg:0xec9a
regRLC_SRM_STAT reg:0xec9b
regRLC_SRM_GPM_ABORT reg:0xec9c
regRLC_CSIB_ADDR_LO reg:0xeca2
regRLC_CSIB_ADDR_HI reg:0xeca3
regRLC_CSIB_LENGTH reg:0xeca4
regRLC_SMU_COMMAND reg:0xeca9
regRLC_CP_SCHEDULERS reg:0xecaa
regRLC_SMU_ARGUMENT_1 reg:0xecab
regRLC_SMU_ARGUMENT_2 reg:0xecac
regRLC_GPM_GENERAL_8 reg:0xecad
regRLC_GPM_GENERAL_9 reg:0xecae
regRLC_GPM_GENERAL_10 reg:0xecaf
regRLC_GPM_GENERAL_11 reg:0xecb0
regRLC_GPM_GENERAL_12 reg:0xecb1
regRLC_GPM_UTCL1_CNTL_0 reg:0xecb2
regRLC_GPM_UTCL1_CNTL_1 reg:0xecb3
regRLC_GPM_UTCL1_CNTL_2 reg:0xecb4
regRLC_SPM_UTCL1_CNTL reg:0xecb5
regRLC_UTCL1_STATUS_2 reg:0xecb6
regRLC_LB_THR_CONFIG_2 reg:0xecb8
regRLC_LB_THR_CONFIG_3 reg:0xecb9
regRLC_LB_THR_CONFIG_4 reg:0xecba
regRLC_SPM_UTCL1_ERROR_1 reg:0xecbc
regRLC_SPM_UTCL1_ERROR_2 reg:0xecbd
regRLC_GPM_UTCL1_TH0_ERROR_1 reg:0xecbe
regRLC_LB_THR_CONFIG_1 reg:0xecbf
regRLC_GPM_UTCL1_TH0_ERROR_2 reg:0xecc0
regRLC_GPM_UTCL1_TH1_ERROR_1 reg:0xecc1
regRLC_GPM_UTCL1_TH1_ERROR_2 reg:0xecc2
regRLC_GPM_UTCL1_TH2_ERROR_1 reg:0xecc3
regRLC_GPM_UTCL1_TH2_ERROR_2 reg:0xecc4
regRLC_SEMAPHORE_0 reg:0xecc7
regRLC_SEMAPHORE_1 reg:0xecc8
regRLC_CP_EOF_INT reg:0xecca
regRLC_CP_EOF_INT_CNT reg:0xeccb
regRLC_SPARE_INT reg:0xeccc
regRLC_PREWALKER_UTCL1_CNTL reg:0xeccd
regRLC_PREWALKER_UTCL1_TRIG reg:0xecce
regRLC_PREWALKER_UTCL1_ADDR_LSB reg:0xeccf
regRLC_PREWALKER_UTCL1_ADDR_MSB reg:0xecd0
regRLC_PREWALKER_UTCL1_SIZE_LSB reg:0xecd1
regRLC_PREWALKER_UTCL1_SIZE_MSB reg:0xecd2
regRLC_DSM_TRIG reg:0xecd3
regRLC_UTCL1_STATUS reg:0xecd4
regRLC_R2I_CNTL_0 reg:0xecd5
regRLC_R2I_CNTL_1 reg:0xecd6
regRLC_R2I_CNTL_2 reg:0xecd7
regRLC_R2I_CNTL_3 reg:0xecd8
regRLC_UTCL2_CNTL reg:0xecd9
regRLC_LBPW_CU_STAT reg:0xecda
regRLC_DS_CNTL reg:0xecdb
regRLC_GPM_INT_STAT_TH0 reg:0xecdc
regRLC_GPM_GENERAL_13 reg:0xecdd
regRLC_GPM_GENERAL_14 reg:0xecde
regRLC_GPM_GENERAL_15 reg:0xecdf
regRLC_SPARE_INT_1 reg:0xece0
regRLC_RLCV_SPARE_INT_1 reg:0xece1
regRLC_SEMAPHORE_2 reg:0xece3
regRLC_SEMAPHORE_3 reg:0xece4
regRLC_SMU_ARGUMENT_3 reg:0xece5
regRLC_SMU_ARGUMENT_4 reg:0xece6
regRLC_GPU_CLOCK_COUNT_LSB_1 reg:0xece8
regRLC_GPU_CLOCK_COUNT_MSB_1 reg:0xece9
regRLC_CAPTURE_GPU_CLOCK_COUNT_1 reg:0xecea
regRLC_GPU_CLOCK_COUNT_LSB_2 reg:0xeceb
regRLC_GPU_CLOCK_COUNT_MSB_2 reg:0xecec
regRLC_CAPTURE_GPU_CLOCK_COUNT_2 reg:0xecef
regRLC_CPG_STAT_INVAL reg:0xed09
regRLC_UE_ERR_STATUS_LOW reg:0xed40
regRLC_UE_ERR_STATUS_HIGH reg:0xed41
regRLC_DSM_CNTL reg:0xed42
regRLC_DSM_CNTLA reg:0xed43
regRLC_DSM_CNTL2 reg:0xed44
regRLC_DSM_CNTL2A reg:0xed45
regRLC_CE_ERR_STATUS_LOW reg:0xed49
regRLC_CE_ERR_STATUS_HIGH reg:0xed4a
regRLC_RLCV_SPARE_INT reg:0xef30
regRLC_SMU_CLK_REQ reg:0xef97
regCGTS_SM_CTRL_REG reg:0xf000
regCGTS_RD_CTRL_REG reg:0xf001
regCGTS_RD_REG reg:0xf002
regCGTS_TCC_DISABLE reg:0xf003
regCGTS_USER_TCC_DISABLE reg:0xf004
regCGTS_CU0_SP0_CTRL_REG reg:0xf008
regCGTS_CU0_LDS_SQ_CTRL_REG reg:0xf009
regCGTS_CU0_TA_SQC_CTRL_REG reg:0xf00a
regCGTS_CU0_SP1_CTRL_REG reg:0xf00b
regCGTS_CU0_TD_TCP_CTRL_REG reg:0xf00c
regCGTS_CU1_SP0_CTRL_REG reg:0xf00d
regCGTS_CU1_LDS_SQ_CTRL_REG reg:0xf00e
regCGTS_CU1_TA_SQC_CTRL_REG reg:0xf00f
regCGTS_CU1_SP1_CTRL_REG reg:0xf010
regCGTS_CU1_TD_TCP_CTRL_REG reg:0xf011
regCGTS_CU2_SP0_CTRL_REG reg:0xf012
regCGTS_CU2_LDS_SQ_CTRL_REG reg:0xf013
regCGTS_CU2_TA_SQC_CTRL_REG reg:0xf014
regCGTS_CU2_SP1_CTRL_REG reg:0xf015
regCGTS_CU2_TD_TCP_CTRL_REG reg:0xf016
regCGTS_CU3_SP0_CTRL_REG reg:0xf017
regCGTS_CU3_LDS_SQ_CTRL_REG reg:0xf018
regCGTS_CU3_TA_SQC_CTRL_REG reg:0xf019
regCGTS_CU3_SP1_CTRL_REG reg:0xf01a
regCGTS_CU3_TD_TCP_CTRL_REG reg:0xf01b
regCGTS_CU4_SP0_CTRL_REG reg:0xf01c
regCGTS_CU4_LDS_SQ_CTRL_REG reg:0xf01d
regCGTS_CU4_TA_SQC_CTRL_REG reg:0xf01e
regCGTS_CU4_SP1_CTRL_REG reg:0xf01f
regCGTS_CU4_TD_TCP_CTRL_REG reg:0xf020
regCGTS_CU5_SP0_CTRL_REG reg:0xf021
regCGTS_CU5_LDS_SQ_CTRL_REG reg:0xf022
regCGTS_CU5_TA_SQC_CTRL_REG reg:0xf023
regCGTS_CU5_SP1_CTRL_REG reg:0xf024
regCGTS_CU5_TD_TCP_CTRL_REG reg:0xf025
regCGTS_CU6_SP0_CTRL_REG reg:0xf026
regCGTS_CU6_LDS_SQ_CTRL_REG reg:0xf027
regCGTS_CU6_TA_SQC_CTRL_REG reg:0xf028
regCGTS_CU6_SP1_CTRL_REG reg:0xf029
regCGTS_CU6_TD_TCP_CTRL_REG reg:0xf02a
regCGTS_CU7_SP0_CTRL_REG reg:0xf02b
regCGTS_CU7_LDS_SQ_CTRL_REG reg:0xf02c
regCGTS_CU7_TA_SQC_CTRL_REG reg:0xf02d
regCGTS_CU7_SP1_CTRL_REG reg:0xf02e
regCGTS_CU7_TD_TCP_CTRL_REG reg:0xf02f
regCGTS_CU8_SP0_CTRL_REG reg:0xf030
regCGTS_CU8_LDS_SQ_CTRL_REG reg:0xf031
regCGTS_CU8_TA_SQC_CTRL_REG reg:0xf032
regCGTS_CU8_SP1_CTRL_REG reg:0xf033
regCGTS_CU8_TD_TCP_CTRL_REG reg:0xf034
regCGTS_CU9_SP0_CTRL_REG reg:0xf035
regCGTS_CU9_LDS_SQ_CTRL_REG reg:0xf036
regCGTS_CU9_TA_SQC_CTRL_REG reg:0xf037
regCGTS_CU9_SP1_CTRL_REG reg:0xf038
regCGTS_CU9_TD_TCP_CTRL_REG reg:0xf039
regCGTS_CU10_SP0_CTRL_REG reg:0xf03a
regCGTS_CU10_LDS_SQ_CTRL_REG reg:0xf03b
regCGTS_CU10_TA_SQC_CTRL_REG reg:0xf03c
regCGTS_CU10_SP1_CTRL_REG reg:0xf03d
regCGTS_CU10_TD_TCP_CTRL_REG reg:0xf03e
regCGTS_CU11_SP0_CTRL_REG reg:0xf03f
regCGTS_CU11_LDS_SQ_CTRL_REG reg:0xf040
regCGTS_CU11_TA_SQC_CTRL_REG reg:0xf041
regCGTS_CU11_SP1_CTRL_REG reg:0xf042
regCGTS_CU11_TD_TCP_CTRL_REG reg:0xf043
regCGTS_CU12_SP0_CTRL_REG reg:0xf044
regCGTS_CU12_LDS_SQ_CTRL_REG reg:0xf045
regCGTS_CU12_TA_SQC_CTRL_REG reg:0xf046
regCGTS_CU12_SP1_CTRL_REG reg:0xf047
regCGTS_CU12_TD_TCP_CTRL_REG reg:0xf048
regCGTS_CU13_SP0_CTRL_REG reg:0xf049
regCGTS_CU13_LDS_SQ_CTRL_REG reg:0xf04a
regCGTS_CU13_TA_SQC_CTRL_REG reg:0xf04b
regCGTS_CU13_SP1_CTRL_REG reg:0xf04c
regCGTS_CU13_TD_TCP_CTRL_REG reg:0xf04d
regCGTS_CU14_SP0_CTRL_REG reg:0xf04e
regCGTS_CU14_LDS_SQ_CTRL_REG reg:0xf04f
regCGTS_CU14_TA_SQC_CTRL_REG reg:0xf050
regCGTS_CU14_SP1_CTRL_REG reg:0xf051
regCGTS_CU14_TD_TCP_CTRL_REG reg:0xf052
regCGTS_CU15_SP0_CTRL_REG reg:0xf053
regCGTS_CU15_LDS_SQ_CTRL_REG reg:0xf054
regCGTS_CU15_TA_SQC_CTRL_REG reg:0xf055
regCGTS_CU15_SP1_CTRL_REG reg:0xf056
regCGTS_CU15_TD_TCP_CTRL_REG reg:0xf057
regCGTS_CU0_TCPI_CTRL_REG reg:0xf058
regCGTS_CU1_TCPI_CTRL_REG reg:0xf059
regCGTS_CU2_TCPI_CTRL_REG reg:0xf05a
regCGTS_CU3_TCPI_CTRL_REG reg:0xf05b
regCGTS_CU4_TCPI_CTRL_REG reg:0xf05c
regCGTS_CU5_TCPI_CTRL_REG reg:0xf05d
regCGTS_CU6_TCPI_CTRL_REG reg:0xf05e
regCGTS_CU7_TCPI_CTRL_REG reg:0xf05f
regCGTS_CU8_TCPI_CTRL_REG reg:0xf060
regCGTS_CU9_TCPI_CTRL_REG reg:0xf061
regCGTS_CU10_TCPI_CTRL_REG reg:0xf062
regCGTS_CU11_TCPI_CTRL_REG reg:0xf063
regCGTS_CU12_TCPI_CTRL_REG reg:0xf064
regCGTS_CU13_TCPI_CTRL_REG reg:0xf065
regCGTS_CU14_TCPI_CTRL_REG reg:0xf066
regCGTS_CU15_TCPI_CTRL_REG reg:0xf067
regCGTT_SPI_PS_CLK_CTRL reg:0xf07d
regCGTT_SPIS_CLK_CTRL reg:0xf07e
regCGTX_SPI_DEBUG_CLK_CTRL reg:0xf07f
regCGTT_SPI_CLK_CTRL reg:0xf080
regCGTT_PC_CLK_CTRL reg:0xf081
regCGTT_BCI_CLK_CTRL reg:0xf082
regCGTT_VGT_CLK_CTRL reg:0xf084
regCGTT_IA_CLK_CTRL reg:0xf085
regCGTT_WD_CLK_CTRL reg:0xf086
regCGTT_PA_CLK_CTRL reg:0xf088
regCGTT_SC_CLK_CTRL0 reg:0xf089
regCGTT_SC_CLK_CTRL1 reg:0xf08a
regCGTT_SC_CLK_CTRL2 reg:0xf08b
regCGTT_SQ_CLK_CTRL reg:0xf08c
regCGTT_SQG_CLK_CTRL reg:0xf08d
regSQ_ALU_CLK_CTRL reg:0xf08e
regSQ_TEX_CLK_CTRL reg:0xf08f
regSQ_LDS_CLK_CTRL reg:0xf090
regSQ_POWER_THROTTLE reg:0xf091
regSQ_POWER_THROTTLE2 reg:0xf092
regTD_CGTT_CTRL reg:0xf09c
regTA_CGTT_CTRL reg:0xf09d
regCGTT_TCPI_CLK_CTRL reg:0xf09e
regTCX_CGTT_SCLK_CTRL reg:0xf0a3
regDB_CGTT_CLK_CTRL_0 reg:0xf0a4
regCB_CGTT_SCLK_CTRL reg:0xf0a8
regTCC_CGTT_SCLK_CTRL reg:0xf0ac
regTCC_CGTT_SCLK_CTRL2 reg:0xf0ad
regTCC_CGTT_SCLK_CTRL3 reg:0xf0ae
regTCA_CGTT_SCLK_CTRL reg:0xf0af
regCGTT_CP_CLK_CTRL reg:0xf0b0
regCGTT_CPC_CLK_CTRL reg:0xf0b2
regCGTT_RLC_CLK_CTRL reg:0xf0b5
regRLC_GFX_RM_CNTL reg:0xf0b6
regRMI_CGTT_SCLK_CTRL reg:0xf0c0
regCGTT_TCPF_CLK_CTRL reg:0xf0c1
regCP_HYP_PFP_UCODE_ADDR reg:0xf814
regCP_PFP_UCODE_ADDR reg:0xf814
regCP_HYP_PFP_UCODE_DATA reg:0xf815
regCP_PFP_UCODE_DATA reg:0xf815
regCP_HYP_ME_UCODE_ADDR reg:0xf816
regCP_ME_RAM_RADDR reg:0xf816
regCP_ME_RAM_WADDR reg:0xf816
regCP_HYP_ME_UCODE_DATA reg:0xf817
regCP_ME_RAM_DATA reg:0xf817
regCP_CE_UCODE_ADDR reg:0xf818
regCP_HYP_CE_UCODE_ADDR reg:0xf818
regCP_CE_UCODE_DATA reg:0xf819
regCP_HYP_CE_UCODE_DATA reg:0xf819
regCP_HYP_MEC1_UCODE_ADDR reg:0xf81a
regCP_MEC_ME1_UCODE_ADDR reg:0xf81a
regCP_HYP_MEC1_UCODE_DATA reg:0xf81b
regCP_MEC_ME1_UCODE_DATA reg:0xf81b
regCP_HYP_MEC2_UCODE_ADDR reg:0xf81c
regCP_MEC_ME2_UCODE_ADDR reg:0xf81c
regCP_HYP_MEC2_UCODE_DATA reg:0xf81d
regCP_MEC_ME2_UCODE_DATA reg:0xf81d
regCP_HYP_PFP_UCODE_CHKSUM reg:0xf81e
regCP_HYP_CE_UCODE_CHKSUM reg:0xf81f
regCP_HYP_ME_UCODE_CHKSUM reg:0xf820
regCP_HYP_MEC_ME1_UCODE_CHKSUM reg:0xf821
regCP_HYP_MEC_ME2_UCODE_CHKSUM reg:0xf822
regCP_HYP_XCP_CTL reg:0xf828
regRLC_GPM_UCODE_ADDR reg:0xf83c
regRLC_GPM_UCODE_DATA reg:0xf83d
regGRBM_GFX_INDEX_SR_SELECT reg:0xfa00
regGRBM_GFX_INDEX_SR_DATA reg:0xfa01
regGRBM_GFX_CNTL_SR_SELECT reg:0xfa02
regGRBM_GFX_CNTL_SR_DATA reg:0xfa03
regGRBM_MCM_ADDR reg:0xfa07
regRLC_GPU_IOV_VF_ENABLE reg:0xfb00
regRLC_GPU_IOV_CFG_REG6 reg:0xfb06
regRLC_GPU_IOV_CFG_REG8 reg:0xfb20
regRLC_RLCV_TIMER_INT_0 reg:0xfb25
regRLC_RLCV_TIMER_CTRL reg:0xfb26
regRLC_RLCV_TIMER_STAT reg:0xfb27
regRLC_GPU_IOV_VF_DOORBELL_STATUS reg:0xfb2a
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET reg:0xfb2b
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR reg:0xfb2c
regRLC_GPU_IOV_VF_MASK reg:0xfb2d
regRLC_HYP_SEMAPHORE_0 reg:0xfb2e
regRLC_HYP_SEMAPHORE_1 reg:0xfb2f
regRLC_CLK_CNTL reg:0xfb31
regRLC_GPU_IOV_SCH_BLOCK reg:0xfb34
regRLC_GPU_IOV_CFG_REG1 reg:0xfb35
regRLC_GPU_IOV_CFG_REG2 reg:0xfb36
regRLC_GPU_IOV_VM_BUSY_STATUS reg:0xfb37
regRLC_GPU_IOV_SCH_0 reg:0xfb38
regRLC_GPU_IOV_ACTIVE_FCN_ID reg:0xfb39
regRLC_GPU_IOV_SCH_3 reg:0xfb3a
regRLC_GPU_IOV_SCH_1 reg:0xfb3b
regRLC_GPU_IOV_SCH_2 reg:0xfb3c
regRLC_GPU_IOV_INT_STAT reg:0xfb3f
regRLC_RLCV_TIMER_INT_1 reg:0xfb40
regRLC_GPU_IOV_UCODE_ADDR reg:0xfb42
regRLC_GPU_IOV_UCODE_DATA reg:0xfb43
regRLC_GPU_IOV_SCRATCH_ADDR reg:0xfb44
regRLC_GPU_IOV_SCRATCH_DATA reg:0xfb45
regRLC_GPU_IOV_F32_CNTL reg:0xfb46
regRLC_GPU_IOV_F32_RESET reg:0xfb47
regRLC_GPU_IOV_SDMA0_STATUS reg:0xfb48
regRLC_GPU_IOV_SDMA1_STATUS reg:0xfb49
regRLC_GPU_IOV_SMU_RESPONSE reg:0xfb4a
regRLC_GPU_IOV_VIRT_RESET_REQ reg:0xfb4c
regRLC_GPU_IOV_RLC_RESPONSE reg:0xfb4d
regRLC_GPU_IOV_INT_DISABLE reg:0xfb4e
regRLC_GPU_IOV_INT_FORCE reg:0xfb4f
regRLC_GPU_IOV_SDMA0_BUSY_STATUS reg:0xfb50
regRLC_GPU_IOV_SDMA1_BUSY_STATUS reg:0xfb51
regRLC_HYP_SEMAPHORE_2 reg:0xfb52
regRLC_HYP_SEMAPHORE_3 reg:0xfb53
regRLC_GPU_IOV_SDMA2_STATUS reg:0xfb54
regRLC_GPU_IOV_SDMA3_STATUS reg:0xfb55
regRLC_GPU_IOV_SDMA4_STATUS reg:0xfb56
regRLC_GPU_IOV_SDMA5_STATUS reg:0xfb57
regRLC_GPU_IOV_SDMA6_STATUS reg:0xfb58
regRLC_GPU_IOV_SDMA7_STATUS reg:0xfb59
regRLC_GPU_IOV_SDMA2_BUSY_STATUS reg:0xfb5a
regRLC_GPU_IOV_SDMA3_BUSY_STATUS reg:0xfb5b
regRLC_GPU_IOV_SDMA4_BUSY_STATUS reg:0xfb5c
regRLC_GPU_IOV_SDMA5_BUSY_STATUS reg:0xfb5d
regRLC_GPU_IOV_SDMA6_BUSY_STATUS reg:0xfb5e
regRLC_GPU_IOV_SDMA7_BUSY_STATUS reg:0xfb5f
regMC_VM_FB_SIZE_OFFSET_VF0 reg:0xfa80
regMC_VM_FB_SIZE_OFFSET_VF1 reg:0xfa81
regMC_VM_FB_SIZE_OFFSET_VF2 reg:0xfa82
regMC_VM_FB_SIZE_OFFSET_VF3 reg:0xfa83
regMC_VM_FB_SIZE_OFFSET_VF4 reg:0xfa84
regMC_VM_FB_SIZE_OFFSET_VF5 reg:0xfa85
regMC_VM_FB_SIZE_OFFSET_VF6 reg:0xfa86
regMC_VM_FB_SIZE_OFFSET_VF7 reg:0xfa87
regMC_VM_FB_SIZE_OFFSET_VF8 reg:0xfa88
regMC_VM_FB_SIZE_OFFSET_VF9 reg:0xfa89
regMC_VM_FB_SIZE_OFFSET_VF10 reg:0xfa8a
regMC_VM_FB_SIZE_OFFSET_VF11 reg:0xfa8b
regMC_VM_FB_SIZE_OFFSET_VF12 reg:0xfa8c
regMC_VM_FB_SIZE_OFFSET_VF13 reg:0xfa8d
regMC_VM_FB_SIZE_OFFSET_VF14 reg:0xfa8e
regMC_VM_FB_SIZE_OFFSET_VF15 reg:0xfa8f
regVM_IOMMU_MMIO_CNTRL_1 reg:0xfa90
regMC_VM_MARC_BASE_LO_0 reg:0xfa91
regMC_VM_MARC_BASE_LO_1 reg:0xfa92
regMC_VM_MARC_BASE_LO_2 reg:0xfa93
regMC_VM_MARC_BASE_LO_3 reg:0xfa94
regMC_VM_MARC_BASE_HI_0 reg:0xfa95
regMC_VM_MARC_BASE_HI_1 reg:0xfa96
regMC_VM_MARC_BASE_HI_2 reg:0xfa97
regMC_VM_MARC_BASE_HI_3 reg:0xfa98
regMC_VM_MARC_RELOC_LO_0 reg:0xfa99
regMC_VM_MARC_RELOC_LO_1 reg:0xfa9a
regMC_VM_MARC_RELOC_LO_2 reg:0xfa9b
regMC_VM_MARC_RELOC_LO_3 reg:0xfa9c
regMC_VM_MARC_RELOC_HI_0 reg:0xfa9d
regMC_VM_MARC_RELOC_HI_1 reg:0xfa9e
regMC_VM_MARC_RELOC_HI_2 reg:0xfa9f
regMC_VM_MARC_RELOC_HI_3 reg:0xfaa0
regMC_VM_MARC_LEN_LO_0 reg:0xfaa1
regMC_VM_MARC_LEN_LO_1 reg:0xfaa2
regMC_VM_MARC_LEN_LO_2 reg:0xfaa3
regMC_VM_MARC_LEN_LO_3 reg:0xfaa4
regMC_VM_MARC_LEN_HI_0 reg:0xfaa5
regMC_VM_MARC_LEN_HI_1 reg:0xfaa6
regMC_VM_MARC_LEN_HI_2 reg:0xfaa7
regMC_VM_MARC_LEN_HI_3 reg:0xfaa8
regVM_IOMMU_CONTROL_REGISTER reg:0xfaa9
regVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER reg:0xfaaa
regVM_PCIE_ATS_CNTL reg:0xfaab
regVM_PCIE_ATS_CNTL_VF_0 reg:0xfaac
regVM_PCIE_ATS_CNTL_VF_1 reg:0xfaad
regVM_PCIE_ATS_CNTL_VF_2 reg:0xfaae
regVM_PCIE_ATS_CNTL_VF_3 reg:0xfaaf
regVM_PCIE_ATS_CNTL_VF_4 reg:0xfab0
regVM_PCIE_ATS_CNTL_VF_5 reg:0xfab1
regVM_PCIE_ATS_CNTL_VF_6 reg:0xfab2
regVM_PCIE_ATS_CNTL_VF_7 reg:0xfab3
regVM_PCIE_ATS_CNTL_VF_8 reg:0xfab4
regVM_PCIE_ATS_CNTL_VF_9 reg:0xfab5
regVM_PCIE_ATS_CNTL_VF_10 reg:0xfab6
regVM_PCIE_ATS_CNTL_VF_11 reg:0xfab7
regVM_PCIE_ATS_CNTL_VF_12 reg:0xfab8
regVM_PCIE_ATS_CNTL_VF_13 reg:0xfab9
regVM_PCIE_ATS_CNTL_VF_14 reg:0xfaba
regVM_PCIE_ATS_CNTL_VF_15 reg:0xfabb
regMC_SHARED_ACTIVE_FCN_ID reg:0xfabc
regMC_VM_XGMI_GPUIOV_ENABLE reg:0xfabd
regCPG_PSP_DEBUG reg:0xfc30
regCPC_PSP_DEBUG reg:0xfc31
regCP_PSP_XCP_CTL reg:0xfc34
regGRBM_SEC_CNTL reg:0xfe0b
regGRBM_IOV_ERROR_FIFO_DATA reg:0xfe12
regGRBM_DSM_BYPASS reg:0xfe13
regGRBM_CAM_INDEX reg:0xfe16
regGRBM_HYP_CAM_INDEX reg:0xfe16
regGRBM_CAM_DATA reg:0xfe17
regGRBM_HYP_CAM_DATA reg:0xfe17
regRLC_FWL_FIRST_VIOL_ADDR reg:0xff37
