$date
	Sun Nov 23 21:31:10 2025
$end
$version
	QuestaSim Version 2021.2_1
$end
$timescale
	1ns
$end

$scope module uvm_root $end
$upscope $end

$scope module top $end
$var parameter 32 ! ALGN_DATA_WIDTH $end
$var reg 1 " clk $end

$scope module dut $end
$var parameter 32 # ALGN_DATA_WIDTH $end
$var parameter 32 $ FIFO_DEPTH $end
$var parameter 32 % APB_ADDR_WIDTH $end
$var parameter 32 & APB_DATA_WIDTH $end
$var parameter 32 ' ALGN_OFFSET_WIDTH $end
$var parameter 32 ( ALGN_SIZE_WIDTH $end
$var parameter 32 ) STATUS_CNT_DROP_WIDTH $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 , paddr [15] $end
$var wire 1 - paddr [14] $end
$var wire 1 . paddr [13] $end
$var wire 1 / paddr [12] $end
$var wire 1 0 paddr [11] $end
$var wire 1 1 paddr [10] $end
$var wire 1 2 paddr [9] $end
$var wire 1 3 paddr [8] $end
$var wire 1 4 paddr [7] $end
$var wire 1 5 paddr [6] $end
$var wire 1 6 paddr [5] $end
$var wire 1 7 paddr [4] $end
$var wire 1 8 paddr [3] $end
$var wire 1 9 paddr [2] $end
$var wire 1 : paddr [1] $end
$var wire 1 ; paddr [0] $end
$var wire 1 < pwrite $end
$var wire 1 = psel $end
$var wire 1 > penable $end
$var wire 1 ? pwdata [31] $end
$var wire 1 @ pwdata [30] $end
$var wire 1 A pwdata [29] $end
$var wire 1 B pwdata [28] $end
$var wire 1 C pwdata [27] $end
$var wire 1 D pwdata [26] $end
$var wire 1 E pwdata [25] $end
$var wire 1 F pwdata [24] $end
$var wire 1 G pwdata [23] $end
$var wire 1 H pwdata [22] $end
$var wire 1 I pwdata [21] $end
$var wire 1 J pwdata [20] $end
$var wire 1 K pwdata [19] $end
$var wire 1 L pwdata [18] $end
$var wire 1 M pwdata [17] $end
$var wire 1 N pwdata [16] $end
$var wire 1 O pwdata [15] $end
$var wire 1 P pwdata [14] $end
$var wire 1 Q pwdata [13] $end
$var wire 1 R pwdata [12] $end
$var wire 1 S pwdata [11] $end
$var wire 1 T pwdata [10] $end
$var wire 1 U pwdata [9] $end
$var wire 1 V pwdata [8] $end
$var wire 1 W pwdata [7] $end
$var wire 1 X pwdata [6] $end
$var wire 1 Y pwdata [5] $end
$var wire 1 Z pwdata [4] $end
$var wire 1 [ pwdata [3] $end
$var wire 1 \ pwdata [2] $end
$var wire 1 ] pwdata [1] $end
$var wire 1 ^ pwdata [0] $end
$var wire 1 _ pready $end
$var reg 32 ` prdata [31:0] $end
$var reg 1 a pslverr $end
$var wire 1 b md_rx_valid $end
$var wire 1 c md_rx_data [31] $end
$var wire 1 d md_rx_data [30] $end
$var wire 1 e md_rx_data [29] $end
$var wire 1 f md_rx_data [28] $end
$var wire 1 g md_rx_data [27] $end
$var wire 1 h md_rx_data [26] $end
$var wire 1 i md_rx_data [25] $end
$var wire 1 j md_rx_data [24] $end
$var wire 1 k md_rx_data [23] $end
$var wire 1 l md_rx_data [22] $end
$var wire 1 m md_rx_data [21] $end
$var wire 1 n md_rx_data [20] $end
$var wire 1 o md_rx_data [19] $end
$var wire 1 p md_rx_data [18] $end
$var wire 1 q md_rx_data [17] $end
$var wire 1 r md_rx_data [16] $end
$var wire 1 s md_rx_data [15] $end
$var wire 1 t md_rx_data [14] $end
$var wire 1 u md_rx_data [13] $end
$var wire 1 v md_rx_data [12] $end
$var wire 1 w md_rx_data [11] $end
$var wire 1 x md_rx_data [10] $end
$var wire 1 y md_rx_data [9] $end
$var wire 1 z md_rx_data [8] $end
$var wire 1 { md_rx_data [7] $end
$var wire 1 | md_rx_data [6] $end
$var wire 1 } md_rx_data [5] $end
$var wire 1 ~ md_rx_data [4] $end
$var wire 1 !! md_rx_data [3] $end
$var wire 1 "! md_rx_data [2] $end
$var wire 1 #! md_rx_data [1] $end
$var wire 1 $! md_rx_data [0] $end
$var wire 1 %! md_rx_offset [1] $end
$var wire 1 &! md_rx_offset [0] $end
$var wire 1 '! md_rx_size [2] $end
$var wire 1 (! md_rx_size [1] $end
$var wire 1 )! md_rx_size [0] $end
$var reg 1 *! md_rx_ready $end
$var reg 1 +! md_rx_err $end
$var reg 1 ,! md_tx_valid $end
$var reg 32 -! md_tx_data [31:0] $end
$var reg 2 .! md_tx_offset [1:0] $end
$var reg 3 /! md_tx_size [2:0] $end
$var wire 1 0! md_tx_ready $end
$var wire 1 1! md_tx_err $end
$var reg 1 2! irq $end

$scope module core $end
$var parameter 32 3! APB_ADDR_WIDTH $end
$var parameter 32 4! ALGN_DATA_WIDTH $end
$var parameter 32 5! FIFO_DEPTH $end
$var parameter 32 6! CDC_RX_TO_REG $end
$var parameter 32 7! CDC_REG_TO_TX $end
$var parameter 32 8! STATUS_CNT_DROP_WIDTH $end
$var parameter 32 9! APB_DATA_WIDTH $end
$var parameter 32 :! ALGN_OFFSET_WIDTH $end
$var parameter 32 ;! ALGN_SIZE_WIDTH $end
$var parameter 32 <! FIFO_WIDTH $end
$var parameter 32 =! FIFO_LVL_WIDTH $end
$var wire 1 * pclk $end
$var wire 1 + preset_n $end
$var wire 1 , paddr [15] $end
$var wire 1 - paddr [14] $end
$var wire 1 . paddr [13] $end
$var wire 1 / paddr [12] $end
$var wire 1 0 paddr [11] $end
$var wire 1 1 paddr [10] $end
$var wire 1 2 paddr [9] $end
$var wire 1 3 paddr [8] $end
$var wire 1 4 paddr [7] $end
$var wire 1 5 paddr [6] $end
$var wire 1 6 paddr [5] $end
$var wire 1 7 paddr [4] $end
$var wire 1 8 paddr [3] $end
$var wire 1 9 paddr [2] $end
$var wire 1 : paddr [1] $end
$var wire 1 ; paddr [0] $end
$var wire 1 < pwrite $end
$var wire 1 = psel $end
$var wire 1 > penable $end
$var wire 1 ? pwdata [31] $end
$var wire 1 @ pwdata [30] $end
$var wire 1 A pwdata [29] $end
$var wire 1 B pwdata [28] $end
$var wire 1 C pwdata [27] $end
$var wire 1 D pwdata [26] $end
$var wire 1 E pwdata [25] $end
$var wire 1 F pwdata [24] $end
$var wire 1 G pwdata [23] $end
$var wire 1 H pwdata [22] $end
$var wire 1 I pwdata [21] $end
$var wire 1 J pwdata [20] $end
$var wire 1 K pwdata [19] $end
$var wire 1 L pwdata [18] $end
$var wire 1 M pwdata [17] $end
$var wire 1 N pwdata [16] $end
$var wire 1 O pwdata [15] $end
$var wire 1 P pwdata [14] $end
$var wire 1 Q pwdata [13] $end
$var wire 1 R pwdata [12] $end
$var wire 1 S pwdata [11] $end
$var wire 1 T pwdata [10] $end
$var wire 1 U pwdata [9] $end
$var wire 1 V pwdata [8] $end
$var wire 1 W pwdata [7] $end
$var wire 1 X pwdata [6] $end
$var wire 1 Y pwdata [5] $end
$var wire 1 Z pwdata [4] $end
$var wire 1 [ pwdata [3] $end
$var wire 1 \ pwdata [2] $end
$var wire 1 ] pwdata [1] $end
$var wire 1 ^ pwdata [0] $end
$var wire 1 _ pready $end
$var reg 32 >! prdata [31:0] $end
$var reg 1 ?! pslverr $end
$var wire 1 * md_rx_clk $end
$var wire 1 b md_rx_valid $end
$var wire 1 c md_rx_data [31] $end
$var wire 1 d md_rx_data [30] $end
$var wire 1 e md_rx_data [29] $end
$var wire 1 f md_rx_data [28] $end
$var wire 1 g md_rx_data [27] $end
$var wire 1 h md_rx_data [26] $end
$var wire 1 i md_rx_data [25] $end
$var wire 1 j md_rx_data [24] $end
$var wire 1 k md_rx_data [23] $end
$var wire 1 l md_rx_data [22] $end
$var wire 1 m md_rx_data [21] $end
$var wire 1 n md_rx_data [20] $end
$var wire 1 o md_rx_data [19] $end
$var wire 1 p md_rx_data [18] $end
$var wire 1 q md_rx_data [17] $end
$var wire 1 r md_rx_data [16] $end
$var wire 1 s md_rx_data [15] $end
$var wire 1 t md_rx_data [14] $end
$var wire 1 u md_rx_data [13] $end
$var wire 1 v md_rx_data [12] $end
$var wire 1 w md_rx_data [11] $end
$var wire 1 x md_rx_data [10] $end
$var wire 1 y md_rx_data [9] $end
$var wire 1 z md_rx_data [8] $end
$var wire 1 { md_rx_data [7] $end
$var wire 1 | md_rx_data [6] $end
$var wire 1 } md_rx_data [5] $end
$var wire 1 ~ md_rx_data [4] $end
$var wire 1 !! md_rx_data [3] $end
$var wire 1 "! md_rx_data [2] $end
$var wire 1 #! md_rx_data [1] $end
$var wire 1 $! md_rx_data [0] $end
$var wire 1 %! md_rx_offset [1] $end
$var wire 1 &! md_rx_offset [0] $end
$var wire 1 '! md_rx_size [2] $end
$var wire 1 (! md_rx_size [1] $end
$var wire 1 )! md_rx_size [0] $end
$var reg 1 @! md_rx_ready $end
$var reg 1 A! md_rx_err $end
$var wire 1 * md_tx_clk $end
$var reg 1 B! md_tx_valid $end
$var reg 32 C! md_tx_data [31:0] $end
$var reg 2 D! md_tx_offset [1:0] $end
$var reg 3 E! md_tx_size [2:0] $end
$var wire 1 0! md_tx_ready $end
$var wire 1 1! md_tx_err $end
$var wire 1 F! irq $end
$var wire 1 G! rx_ctrl_2_regs_status_cnt_drop [7] $end
$var wire 1 H! rx_ctrl_2_regs_status_cnt_drop [6] $end
$var wire 1 I! rx_ctrl_2_regs_status_cnt_drop [5] $end
$var wire 1 J! rx_ctrl_2_regs_status_cnt_drop [4] $end
$var wire 1 K! rx_ctrl_2_regs_status_cnt_drop [3] $end
$var wire 1 L! rx_ctrl_2_regs_status_cnt_drop [2] $end
$var wire 1 M! rx_ctrl_2_regs_status_cnt_drop [1] $end
$var wire 1 N! rx_ctrl_2_regs_status_cnt_drop [0] $end
$var wire 1 O! regs_2_rx_ctrl_ctrl_clr $end
$var wire 1 P! rx_ctrl_2_rx_fifo_push_valid $end
$var wire 1 Q! rx_ctrl_2_rx_fifo_push_data [36] $end
$var wire 1 R! rx_ctrl_2_rx_fifo_push_data [35] $end
$var wire 1 S! rx_ctrl_2_rx_fifo_push_data [34] $end
$var wire 1 T! rx_ctrl_2_rx_fifo_push_data [33] $end
$var wire 1 U! rx_ctrl_2_rx_fifo_push_data [32] $end
$var wire 1 V! rx_ctrl_2_rx_fifo_push_data [31] $end
$var wire 1 W! rx_ctrl_2_rx_fifo_push_data [30] $end
$var wire 1 X! rx_ctrl_2_rx_fifo_push_data [29] $end
$var wire 1 Y! rx_ctrl_2_rx_fifo_push_data [28] $end
$var wire 1 Z! rx_ctrl_2_rx_fifo_push_data [27] $end
$var wire 1 [! rx_ctrl_2_rx_fifo_push_data [26] $end
$var wire 1 \! rx_ctrl_2_rx_fifo_push_data [25] $end
$var wire 1 ]! rx_ctrl_2_rx_fifo_push_data [24] $end
$var wire 1 ^! rx_ctrl_2_rx_fifo_push_data [23] $end
$var wire 1 _! rx_ctrl_2_rx_fifo_push_data [22] $end
$var wire 1 `! rx_ctrl_2_rx_fifo_push_data [21] $end
$var wire 1 a! rx_ctrl_2_rx_fifo_push_data [20] $end
$var wire 1 b! rx_ctrl_2_rx_fifo_push_data [19] $end
$var wire 1 c! rx_ctrl_2_rx_fifo_push_data [18] $end
$var wire 1 d! rx_ctrl_2_rx_fifo_push_data [17] $end
$var wire 1 e! rx_ctrl_2_rx_fifo_push_data [16] $end
$var wire 1 f! rx_ctrl_2_rx_fifo_push_data [15] $end
$var wire 1 g! rx_ctrl_2_rx_fifo_push_data [14] $end
$var wire 1 h! rx_ctrl_2_rx_fifo_push_data [13] $end
$var wire 1 i! rx_ctrl_2_rx_fifo_push_data [12] $end
$var wire 1 j! rx_ctrl_2_rx_fifo_push_data [11] $end
$var wire 1 k! rx_ctrl_2_rx_fifo_push_data [10] $end
$var wire 1 l! rx_ctrl_2_rx_fifo_push_data [9] $end
$var wire 1 m! rx_ctrl_2_rx_fifo_push_data [8] $end
$var wire 1 n! rx_ctrl_2_rx_fifo_push_data [7] $end
$var wire 1 o! rx_ctrl_2_rx_fifo_push_data [6] $end
$var wire 1 p! rx_ctrl_2_rx_fifo_push_data [5] $end
$var wire 1 q! rx_ctrl_2_rx_fifo_push_data [4] $end
$var wire 1 r! rx_ctrl_2_rx_fifo_push_data [3] $end
$var wire 1 s! rx_ctrl_2_rx_fifo_push_data [2] $end
$var wire 1 t! rx_ctrl_2_rx_fifo_push_data [1] $end
$var wire 1 u! rx_ctrl_2_rx_fifo_push_data [0] $end
$var wire 1 v! rx_fifo_2_rx_ctrl_push_ready $end
$var wire 1 w! rx_fifo_2_rx_ctrl_push_full $end
$var wire 1 x! rx_fifo_2_regs_fifo_full $end
$var wire 1 y! rx_fifo_2_regs_fifo_empty $end
$var wire 1 z! rx_fifo_2_regs_fifo_lvl [3] $end
$var wire 1 {! rx_fifo_2_regs_fifo_lvl [2] $end
$var wire 1 |! rx_fifo_2_regs_fifo_lvl [1] $end
$var wire 1 }! rx_fifo_2_regs_fifo_lvl [0] $end
$var wire 1 ~! tx_fifo_2_regs_fifo_lvl [3] $end
$var wire 1 !" tx_fifo_2_regs_fifo_lvl [2] $end
$var wire 1 "" tx_fifo_2_regs_fifo_lvl [1] $end
$var wire 1 #" tx_fifo_2_regs_fifo_lvl [0] $end
$var wire 1 $" tx_fifo_2_regs_fifo_empty $end
$var wire 1 %" tx_fifo_2_regs_fifo_full $end
$var wire 1 &" tx_fifo_2_tx_ctrl_pop_valid $end
$var wire 1 '" tx_fifo_2_tx_ctrl_pop_data [36] $end
$var wire 1 (" tx_fifo_2_tx_ctrl_pop_data [35] $end
$var wire 1 )" tx_fifo_2_tx_ctrl_pop_data [34] $end
$var wire 1 *" tx_fifo_2_tx_ctrl_pop_data [33] $end
$var wire 1 +" tx_fifo_2_tx_ctrl_pop_data [32] $end
$var wire 1 ," tx_fifo_2_tx_ctrl_pop_data [31] $end
$var wire 1 -" tx_fifo_2_tx_ctrl_pop_data [30] $end
$var wire 1 ." tx_fifo_2_tx_ctrl_pop_data [29] $end
$var wire 1 /" tx_fifo_2_tx_ctrl_pop_data [28] $end
$var wire 1 0" tx_fifo_2_tx_ctrl_pop_data [27] $end
$var wire 1 1" tx_fifo_2_tx_ctrl_pop_data [26] $end
$var wire 1 2" tx_fifo_2_tx_ctrl_pop_data [25] $end
$var wire 1 3" tx_fifo_2_tx_ctrl_pop_data [24] $end
$var wire 1 4" tx_fifo_2_tx_ctrl_pop_data [23] $end
$var wire 1 5" tx_fifo_2_tx_ctrl_pop_data [22] $end
$var wire 1 6" tx_fifo_2_tx_ctrl_pop_data [21] $end
$var wire 1 7" tx_fifo_2_tx_ctrl_pop_data [20] $end
$var wire 1 8" tx_fifo_2_tx_ctrl_pop_data [19] $end
$var wire 1 9" tx_fifo_2_tx_ctrl_pop_data [18] $end
$var wire 1 :" tx_fifo_2_tx_ctrl_pop_data [17] $end
$var wire 1 ;" tx_fifo_2_tx_ctrl_pop_data [16] $end
$var wire 1 <" tx_fifo_2_tx_ctrl_pop_data [15] $end
$var wire 1 =" tx_fifo_2_tx_ctrl_pop_data [14] $end
$var wire 1 >" tx_fifo_2_tx_ctrl_pop_data [13] $end
$var wire 1 ?" tx_fifo_2_tx_ctrl_pop_data [12] $end
$var wire 1 @" tx_fifo_2_tx_ctrl_pop_data [11] $end
$var wire 1 A" tx_fifo_2_tx_ctrl_pop_data [10] $end
$var wire 1 B" tx_fifo_2_tx_ctrl_pop_data [9] $end
$var wire 1 C" tx_fifo_2_tx_ctrl_pop_data [8] $end
$var wire 1 D" tx_fifo_2_tx_ctrl_pop_data [7] $end
$var wire 1 E" tx_fifo_2_tx_ctrl_pop_data [6] $end
$var wire 1 F" tx_fifo_2_tx_ctrl_pop_data [5] $end
$var wire 1 G" tx_fifo_2_tx_ctrl_pop_data [4] $end
$var wire 1 H" tx_fifo_2_tx_ctrl_pop_data [3] $end
$var wire 1 I" tx_fifo_2_tx_ctrl_pop_data [2] $end
$var wire 1 J" tx_fifo_2_tx_ctrl_pop_data [1] $end
$var wire 1 K" tx_fifo_2_tx_ctrl_pop_data [0] $end
$var wire 1 L" tx_fifo_2_tx_ctrl_pop_ready $end
$var wire 1 M" rx_fifo_2_ctrl_pop_valid $end
$var wire 1 N" rx_fifo_2_ctrl_pop_data [36] $end
$var wire 1 O" rx_fifo_2_ctrl_pop_data [35] $end
$var wire 1 P" rx_fifo_2_ctrl_pop_data [34] $end
$var wire 1 Q" rx_fifo_2_ctrl_pop_data [33] $end
$var wire 1 R" rx_fifo_2_ctrl_pop_data [32] $end
$var wire 1 S" rx_fifo_2_ctrl_pop_data [31] $end
$var wire 1 T" rx_fifo_2_ctrl_pop_data [30] $end
$var wire 1 U" rx_fifo_2_ctrl_pop_data [29] $end
$var wire 1 V" rx_fifo_2_ctrl_pop_data [28] $end
$var wire 1 W" rx_fifo_2_ctrl_pop_data [27] $end
$var wire 1 X" rx_fifo_2_ctrl_pop_data [26] $end
$var wire 1 Y" rx_fifo_2_ctrl_pop_data [25] $end
$var wire 1 Z" rx_fifo_2_ctrl_pop_data [24] $end
$var wire 1 [" rx_fifo_2_ctrl_pop_data [23] $end
$var wire 1 \" rx_fifo_2_ctrl_pop_data [22] $end
$var wire 1 ]" rx_fifo_2_ctrl_pop_data [21] $end
$var wire 1 ^" rx_fifo_2_ctrl_pop_data [20] $end
$var wire 1 _" rx_fifo_2_ctrl_pop_data [19] $end
$var wire 1 `" rx_fifo_2_ctrl_pop_data [18] $end
$var wire 1 a" rx_fifo_2_ctrl_pop_data [17] $end
$var wire 1 b" rx_fifo_2_ctrl_pop_data [16] $end
$var wire 1 c" rx_fifo_2_ctrl_pop_data [15] $end
$var wire 1 d" rx_fifo_2_ctrl_pop_data [14] $end
$var wire 1 e" rx_fifo_2_ctrl_pop_data [13] $end
$var wire 1 f" rx_fifo_2_ctrl_pop_data [12] $end
$var wire 1 g" rx_fifo_2_ctrl_pop_data [11] $end
$var wire 1 h" rx_fifo_2_ctrl_pop_data [10] $end
$var wire 1 i" rx_fifo_2_ctrl_pop_data [9] $end
$var wire 1 j" rx_fifo_2_ctrl_pop_data [8] $end
$var wire 1 k" rx_fifo_2_ctrl_pop_data [7] $end
$var wire 1 l" rx_fifo_2_ctrl_pop_data [6] $end
$var wire 1 m" rx_fifo_2_ctrl_pop_data [5] $end
$var wire 1 n" rx_fifo_2_ctrl_pop_data [4] $end
$var wire 1 o" rx_fifo_2_ctrl_pop_data [3] $end
$var wire 1 p" rx_fifo_2_ctrl_pop_data [2] $end
$var wire 1 q" rx_fifo_2_ctrl_pop_data [1] $end
$var wire 1 r" rx_fifo_2_ctrl_pop_data [0] $end
$var wire 1 s" rx_fifo_2_ctrl_pop_ready $end
$var wire 1 t" ctrl_2_tx_fifo_push_valid $end
$var wire 1 u" ctrl_2_tx_fifo_push_data [36] $end
$var wire 1 v" ctrl_2_tx_fifo_push_data [35] $end
$var wire 1 w" ctrl_2_tx_fifo_push_data [34] $end
$var wire 1 x" ctrl_2_tx_fifo_push_data [33] $end
$var wire 1 y" ctrl_2_tx_fifo_push_data [32] $end
$var wire 1 z" ctrl_2_tx_fifo_push_data [31] $end
$var wire 1 {" ctrl_2_tx_fifo_push_data [30] $end
$var wire 1 |" ctrl_2_tx_fifo_push_data [29] $end
$var wire 1 }" ctrl_2_tx_fifo_push_data [28] $end
$var wire 1 ~" ctrl_2_tx_fifo_push_data [27] $end
$var wire 1 !# ctrl_2_tx_fifo_push_data [26] $end
$var wire 1 "# ctrl_2_tx_fifo_push_data [25] $end
$var wire 1 ## ctrl_2_tx_fifo_push_data [24] $end
$var wire 1 $# ctrl_2_tx_fifo_push_data [23] $end
$var wire 1 %# ctrl_2_tx_fifo_push_data [22] $end
$var wire 1 &# ctrl_2_tx_fifo_push_data [21] $end
$var wire 1 '# ctrl_2_tx_fifo_push_data [20] $end
$var wire 1 (# ctrl_2_tx_fifo_push_data [19] $end
$var wire 1 )# ctrl_2_tx_fifo_push_data [18] $end
$var wire 1 *# ctrl_2_tx_fifo_push_data [17] $end
$var wire 1 +# ctrl_2_tx_fifo_push_data [16] $end
$var wire 1 ,# ctrl_2_tx_fifo_push_data [15] $end
$var wire 1 -# ctrl_2_tx_fifo_push_data [14] $end
$var wire 1 .# ctrl_2_tx_fifo_push_data [13] $end
$var wire 1 /# ctrl_2_tx_fifo_push_data [12] $end
$var wire 1 0# ctrl_2_tx_fifo_push_data [11] $end
$var wire 1 1# ctrl_2_tx_fifo_push_data [10] $end
$var wire 1 2# ctrl_2_tx_fifo_push_data [9] $end
$var wire 1 3# ctrl_2_tx_fifo_push_data [8] $end
$var wire 1 4# ctrl_2_tx_fifo_push_data [7] $end
$var wire 1 5# ctrl_2_tx_fifo_push_data [6] $end
$var wire 1 6# ctrl_2_tx_fifo_push_data [5] $end
$var wire 1 7# ctrl_2_tx_fifo_push_data [4] $end
$var wire 1 8# ctrl_2_tx_fifo_push_data [3] $end
$var wire 1 9# ctrl_2_tx_fifo_push_data [2] $end
$var wire 1 :# ctrl_2_tx_fifo_push_data [1] $end
$var wire 1 ;# ctrl_2_tx_fifo_push_data [0] $end
$var wire 1 <# ctrl_2_tx_fifo_push_ready $end
$var wire 1 =# regs_2_ctrl_ctrl_offset [1] $end
$var wire 1 ># regs_2_ctrl_ctrl_offset [0] $end
$var wire 1 ?# regs_2_ctrl_ctrl_size [2] $end
$var wire 1 @# regs_2_ctrl_ctrl_size [1] $end
$var wire 1 A# regs_2_ctrl_ctrl_size [0] $end

$scope module rx_ctrl $end
$var parameter 32 B# ALGN_DATA_WIDTH $end
$var parameter 32 C# STATUS_CNT_DROP_WIDTH $end
$var parameter 32 D# ALGN_OFFSET_WIDTH $end
$var parameter 32 E# ALGN_SIZE_WIDTH $end
$var parameter 32 F# FIFO_DATA_WIDTH $end
$var parameter 32 G# DATA_MSB $end
$var parameter 32 H# DATA_LSB $end
$var parameter 32 I# OFFSET_MSB $end
$var parameter 32 J# OFFSET_LSB $end
$var parameter 32 K# SIZE_MSB $end
$var parameter 32 L# SIZE_LSB $end
$var wire 1 + preset_n $end
$var wire 1 * pclk $end
$var wire 1 O! clr_cnt_dop $end
$var wire 1 G! status_cnt_drop [7] $end
$var wire 1 H! status_cnt_drop [6] $end
$var wire 1 I! status_cnt_drop [5] $end
$var wire 1 J! status_cnt_drop [4] $end
$var wire 1 K! status_cnt_drop [3] $end
$var wire 1 L! status_cnt_drop [2] $end
$var wire 1 M! status_cnt_drop [1] $end
$var wire 1 N! status_cnt_drop [0] $end
$var wire 1 * md_rx_clk $end
$var wire 1 b md_rx_valid $end
$var wire 1 c md_rx_data [31] $end
$var wire 1 d md_rx_data [30] $end
$var wire 1 e md_rx_data [29] $end
$var wire 1 f md_rx_data [28] $end
$var wire 1 g md_rx_data [27] $end
$var wire 1 h md_rx_data [26] $end
$var wire 1 i md_rx_data [25] $end
$var wire 1 j md_rx_data [24] $end
$var wire 1 k md_rx_data [23] $end
$var wire 1 l md_rx_data [22] $end
$var wire 1 m md_rx_data [21] $end
$var wire 1 n md_rx_data [20] $end
$var wire 1 o md_rx_data [19] $end
$var wire 1 p md_rx_data [18] $end
$var wire 1 q md_rx_data [17] $end
$var wire 1 r md_rx_data [16] $end
$var wire 1 s md_rx_data [15] $end
$var wire 1 t md_rx_data [14] $end
$var wire 1 u md_rx_data [13] $end
$var wire 1 v md_rx_data [12] $end
$var wire 1 w md_rx_data [11] $end
$var wire 1 x md_rx_data [10] $end
$var wire 1 y md_rx_data [9] $end
$var wire 1 z md_rx_data [8] $end
$var wire 1 { md_rx_data [7] $end
$var wire 1 | md_rx_data [6] $end
$var wire 1 } md_rx_data [5] $end
$var wire 1 ~ md_rx_data [4] $end
$var wire 1 !! md_rx_data [3] $end
$var wire 1 "! md_rx_data [2] $end
$var wire 1 #! md_rx_data [1] $end
$var wire 1 $! md_rx_data [0] $end
$var wire 1 %! md_rx_offset [1] $end
$var wire 1 &! md_rx_offset [0] $end
$var wire 1 '! md_rx_size [2] $end
$var wire 1 (! md_rx_size [1] $end
$var wire 1 )! md_rx_size [0] $end
$var wire 1 M# md_rx_ready $end
$var reg 1 N# md_rx_err $end
$var wire 1 P! push_valid $end
$var wire 1 Q! push_data [36] $end
$var wire 1 R! push_data [35] $end
$var wire 1 S! push_data [34] $end
$var wire 1 T! push_data [33] $end
$var wire 1 U! push_data [32] $end
$var wire 1 V! push_data [31] $end
$var wire 1 W! push_data [30] $end
$var wire 1 X! push_data [29] $end
$var wire 1 Y! push_data [28] $end
$var wire 1 Z! push_data [27] $end
$var wire 1 [! push_data [26] $end
$var wire 1 \! push_data [25] $end
$var wire 1 ]! push_data [24] $end
$var wire 1 ^! push_data [23] $end
$var wire 1 _! push_data [22] $end
$var wire 1 `! push_data [21] $end
$var wire 1 a! push_data [20] $end
$var wire 1 b! push_data [19] $end
$var wire 1 c! push_data [18] $end
$var wire 1 d! push_data [17] $end
$var wire 1 e! push_data [16] $end
$var wire 1 f! push_data [15] $end
$var wire 1 g! push_data [14] $end
$var wire 1 h! push_data [13] $end
$var wire 1 i! push_data [12] $end
$var wire 1 j! push_data [11] $end
$var wire 1 k! push_data [10] $end
$var wire 1 l! push_data [9] $end
$var wire 1 m! push_data [8] $end
$var wire 1 n! push_data [7] $end
$var wire 1 o! push_data [6] $end
$var wire 1 p! push_data [5] $end
$var wire 1 q! push_data [4] $end
$var wire 1 r! push_data [3] $end
$var wire 1 s! push_data [2] $end
$var wire 1 t! push_data [1] $end
$var wire 1 u! push_data [0] $end
$var wire 1 v! push_ready $end
$var wire 1 w! rx_fifo_full $end
$var reg 8 O# md_rx_clk_status_cnt_drop [7:0] $end

$scope module synch_status_cnt_drop $end
$var parameter 32 P# DATA_WIDTH $end
$var wire 1 * clk $end
$var wire 1 Q# i [7] $end
$var wire 1 R# i [6] $end
$var wire 1 S# i [5] $end
$var wire 1 T# i [4] $end
$var wire 1 U# i [3] $end
$var wire 1 V# i [2] $end
$var wire 1 W# i [1] $end
$var wire 1 X# i [0] $end
$var reg 8 Y# o [7:0] $end
$upscope $end
$upscope $end

$scope module rx_fifo $end
$var parameter 32 Z# DATA_WIDTH $end
$var parameter 32 [# FIFO_DEPTH $end
$var parameter 32 \# CDC $end
$var parameter 32 ]# CNT_WIDTH $end
$var wire 1 + reset_n $end
$var wire 1 * push_clk $end
$var wire 1 P! push_valid $end
$var wire 1 Q! push_data [36] $end
$var wire 1 R! push_data [35] $end
$var wire 1 S! push_data [34] $end
$var wire 1 T! push_data [33] $end
$var wire 1 U! push_data [32] $end
$var wire 1 V! push_data [31] $end
$var wire 1 W! push_data [30] $end
$var wire 1 X! push_data [29] $end
$var wire 1 Y! push_data [28] $end
$var wire 1 Z! push_data [27] $end
$var wire 1 [! push_data [26] $end
$var wire 1 \! push_data [25] $end
$var wire 1 ]! push_data [24] $end
$var wire 1 ^! push_data [23] $end
$var wire 1 _! push_data [22] $end
$var wire 1 `! push_data [21] $end
$var wire 1 a! push_data [20] $end
$var wire 1 b! push_data [19] $end
$var wire 1 c! push_data [18] $end
$var wire 1 d! push_data [17] $end
$var wire 1 e! push_data [16] $end
$var wire 1 f! push_data [15] $end
$var wire 1 g! push_data [14] $end
$var wire 1 h! push_data [13] $end
$var wire 1 i! push_data [12] $end
$var wire 1 j! push_data [11] $end
$var wire 1 k! push_data [10] $end
$var wire 1 l! push_data [9] $end
$var wire 1 m! push_data [8] $end
$var wire 1 n! push_data [7] $end
$var wire 1 o! push_data [6] $end
$var wire 1 p! push_data [5] $end
$var wire 1 q! push_data [4] $end
$var wire 1 r! push_data [3] $end
$var wire 1 s! push_data [2] $end
$var wire 1 t! push_data [1] $end
$var wire 1 u! push_data [0] $end
$var wire 1 v! push_ready $end
$var wire 1 w! push_full $end
$var wire 1 ^# push_empty $end
$var reg 4 _# push_fifo_lvl [3:0] $end
$var wire 1 * pop_clk $end
$var wire 1 M" pop_valid $end
$var wire 1 N" pop_data [36] $end
$var wire 1 O" pop_data [35] $end
$var wire 1 P" pop_data [34] $end
$var wire 1 Q" pop_data [33] $end
$var wire 1 R" pop_data [32] $end
$var wire 1 S" pop_data [31] $end
$var wire 1 T" pop_data [30] $end
$var wire 1 U" pop_data [29] $end
$var wire 1 V" pop_data [28] $end
$var wire 1 W" pop_data [27] $end
$var wire 1 X" pop_data [26] $end
$var wire 1 Y" pop_data [25] $end
$var wire 1 Z" pop_data [24] $end
$var wire 1 [" pop_data [23] $end
$var wire 1 \" pop_data [22] $end
$var wire 1 ]" pop_data [21] $end
$var wire 1 ^" pop_data [20] $end
$var wire 1 _" pop_data [19] $end
$var wire 1 `" pop_data [18] $end
$var wire 1 a" pop_data [17] $end
$var wire 1 b" pop_data [16] $end
$var wire 1 c" pop_data [15] $end
$var wire 1 d" pop_data [14] $end
$var wire 1 e" pop_data [13] $end
$var wire 1 f" pop_data [12] $end
$var wire 1 g" pop_data [11] $end
$var wire 1 h" pop_data [10] $end
$var wire 1 i" pop_data [9] $end
$var wire 1 j" pop_data [8] $end
$var wire 1 k" pop_data [7] $end
$var wire 1 l" pop_data [6] $end
$var wire 1 m" pop_data [5] $end
$var wire 1 n" pop_data [4] $end
$var wire 1 o" pop_data [3] $end
$var wire 1 p" pop_data [2] $end
$var wire 1 q" pop_data [1] $end
$var wire 1 r" pop_data [0] $end
$var wire 1 s" pop_ready $end
$var wire 1 x! pop_full $end
$var wire 1 y! pop_empty $end
$var reg 4 `# pop_fifo_lvl [3:0] $end
$var wire 1 a# rd_ptr_push [2] $end
$var wire 1 b# rd_ptr_push [1] $end
$var wire 1 c# rd_ptr_push [0] $end
$var reg 3 d# rd_ptr_pop [2:0] $end
$var reg 3 e# next_wr_ptr_push [2:0] $end
$var reg 3 f# next_rd_ptr_pop [2:0] $end
$var reg 3 g# wr_ptr_push [2:0] $end
$var wire 1 h# wr_ptr_pop [2] $end
$var wire 1 i# wr_ptr_pop [1] $end
$var wire 1 j# wr_ptr_pop [0] $end
$var reg 4 k# push_fifo_lvl_dly [3:0] $end
$var reg 4 l# pop_fifo_lvl_dly [3:0] $end

$scope begin genblk1 $end
$upscope $end
$upscope $end

$scope module tx_fifo $end
$var parameter 32 m# DATA_WIDTH $end
$var parameter 32 n# FIFO_DEPTH $end
$var parameter 32 o# CDC $end
$var parameter 32 p# CNT_WIDTH $end
$var wire 1 + reset_n $end
$var wire 1 * push_clk $end
$var wire 1 t" push_valid $end
$var wire 1 u" push_data [36] $end
$var wire 1 v" push_data [35] $end
$var wire 1 w" push_data [34] $end
$var wire 1 x" push_data [33] $end
$var wire 1 y" push_data [32] $end
$var wire 1 z" push_data [31] $end
$var wire 1 {" push_data [30] $end
$var wire 1 |" push_data [29] $end
$var wire 1 }" push_data [28] $end
$var wire 1 ~" push_data [27] $end
$var wire 1 !# push_data [26] $end
$var wire 1 "# push_data [25] $end
$var wire 1 ## push_data [24] $end
$var wire 1 $# push_data [23] $end
$var wire 1 %# push_data [22] $end
$var wire 1 &# push_data [21] $end
$var wire 1 '# push_data [20] $end
$var wire 1 (# push_data [19] $end
$var wire 1 )# push_data [18] $end
$var wire 1 *# push_data [17] $end
$var wire 1 +# push_data [16] $end
$var wire 1 ,# push_data [15] $end
$var wire 1 -# push_data [14] $end
$var wire 1 .# push_data [13] $end
$var wire 1 /# push_data [12] $end
$var wire 1 0# push_data [11] $end
$var wire 1 1# push_data [10] $end
$var wire 1 2# push_data [9] $end
$var wire 1 3# push_data [8] $end
$var wire 1 4# push_data [7] $end
$var wire 1 5# push_data [6] $end
$var wire 1 6# push_data [5] $end
$var wire 1 7# push_data [4] $end
$var wire 1 8# push_data [3] $end
$var wire 1 9# push_data [2] $end
$var wire 1 :# push_data [1] $end
$var wire 1 ;# push_data [0] $end
$var wire 1 <# push_ready $end
$var wire 1 %" push_full $end
$var wire 1 $" push_empty $end
$var reg 4 q# push_fifo_lvl [3:0] $end
$var wire 1 * pop_clk $end
$var wire 1 &" pop_valid $end
$var wire 1 '" pop_data [36] $end
$var wire 1 (" pop_data [35] $end
$var wire 1 )" pop_data [34] $end
$var wire 1 *" pop_data [33] $end
$var wire 1 +" pop_data [32] $end
$var wire 1 ," pop_data [31] $end
$var wire 1 -" pop_data [30] $end
$var wire 1 ." pop_data [29] $end
$var wire 1 /" pop_data [28] $end
$var wire 1 0" pop_data [27] $end
$var wire 1 1" pop_data [26] $end
$var wire 1 2" pop_data [25] $end
$var wire 1 3" pop_data [24] $end
$var wire 1 4" pop_data [23] $end
$var wire 1 5" pop_data [22] $end
$var wire 1 6" pop_data [21] $end
$var wire 1 7" pop_data [20] $end
$var wire 1 8" pop_data [19] $end
$var wire 1 9" pop_data [18] $end
$var wire 1 :" pop_data [17] $end
$var wire 1 ;" pop_data [16] $end
$var wire 1 <" pop_data [15] $end
$var wire 1 =" pop_data [14] $end
$var wire 1 >" pop_data [13] $end
$var wire 1 ?" pop_data [12] $end
$var wire 1 @" pop_data [11] $end
$var wire 1 A" pop_data [10] $end
$var wire 1 B" pop_data [9] $end
$var wire 1 C" pop_data [8] $end
$var wire 1 D" pop_data [7] $end
$var wire 1 E" pop_data [6] $end
$var wire 1 F" pop_data [5] $end
$var wire 1 G" pop_data [4] $end
$var wire 1 H" pop_data [3] $end
$var wire 1 I" pop_data [2] $end
$var wire 1 J" pop_data [1] $end
$var wire 1 K" pop_data [0] $end
$var wire 1 L" pop_ready $end
$var wire 1 r# pop_full $end
$var wire 1 s# pop_empty $end
$var reg 4 t# pop_fifo_lvl [3:0] $end
$var wire 1 u# rd_ptr_push [2] $end
$var wire 1 v# rd_ptr_push [1] $end
$var wire 1 w# rd_ptr_push [0] $end
$var reg 3 x# rd_ptr_pop [2:0] $end
$var reg 3 y# next_wr_ptr_push [2:0] $end
$var reg 3 z# next_rd_ptr_pop [2:0] $end
$var reg 3 {# wr_ptr_push [2:0] $end
$var wire 1 |# wr_ptr_pop [2] $end
$var wire 1 }# wr_ptr_pop [1] $end
$var wire 1 ~# wr_ptr_pop [0] $end
$var reg 4 !$ push_fifo_lvl_dly [3:0] $end
$var reg 4 "$ pop_fifo_lvl_dly [3:0] $end

$scope begin genblk1 $end
$upscope $end
$upscope $end

$scope module tx_ctrl $end
$var parameter 32 #$ ALGN_DATA_WIDTH $end
$var parameter 32 $$ ALGN_OFFSET_WIDTH $end
$var parameter 32 %$ ALGN_SIZE_WIDTH $end
$var parameter 32 &$ FIFO_DATA_WIDTH $end
$var parameter 32 '$ DATA_MSB $end
$var parameter 32 ($ DATA_LSB $end
$var parameter 32 )$ OFFSET_MSB $end
$var parameter 32 *$ OFFSET_LSB $end
$var parameter 32 +$ SIZE_MSB $end
$var parameter 32 ,$ SIZE_LSB $end
$var wire 1 &" pop_valid $end
$var wire 1 '" pop_data [36] $end
$var wire 1 (" pop_data [35] $end
$var wire 1 )" pop_data [34] $end
$var wire 1 *" pop_data [33] $end
$var wire 1 +" pop_data [32] $end
$var wire 1 ," pop_data [31] $end
$var wire 1 -" pop_data [30] $end
$var wire 1 ." pop_data [29] $end
$var wire 1 /" pop_data [28] $end
$var wire 1 0" pop_data [27] $end
$var wire 1 1" pop_data [26] $end
$var wire 1 2" pop_data [25] $end
$var wire 1 3" pop_data [24] $end
$var wire 1 4" pop_data [23] $end
$var wire 1 5" pop_data [22] $end
$var wire 1 6" pop_data [21] $end
$var wire 1 7" pop_data [20] $end
$var wire 1 8" pop_data [19] $end
$var wire 1 9" pop_data [18] $end
$var wire 1 :" pop_data [17] $end
$var wire 1 ;" pop_data [16] $end
$var wire 1 <" pop_data [15] $end
$var wire 1 =" pop_data [14] $end
$var wire 1 >" pop_data [13] $end
$var wire 1 ?" pop_data [12] $end
$var wire 1 @" pop_data [11] $end
$var wire 1 A" pop_data [10] $end
$var wire 1 B" pop_data [9] $end
$var wire 1 C" pop_data [8] $end
$var wire 1 D" pop_data [7] $end
$var wire 1 E" pop_data [6] $end
$var wire 1 F" pop_data [5] $end
$var wire 1 G" pop_data [4] $end
$var wire 1 H" pop_data [3] $end
$var wire 1 I" pop_data [2] $end
$var wire 1 J" pop_data [1] $end
$var wire 1 K" pop_data [0] $end
$var wire 1 L" pop_ready $end
$var wire 1 -$ md_tx_valid $end
$var wire 1 .$ md_tx_data [31] $end
$var wire 1 /$ md_tx_data [30] $end
$var wire 1 0$ md_tx_data [29] $end
$var wire 1 1$ md_tx_data [28] $end
$var wire 1 2$ md_tx_data [27] $end
$var wire 1 3$ md_tx_data [26] $end
$var wire 1 4$ md_tx_data [25] $end
$var wire 1 5$ md_tx_data [24] $end
$var wire 1 6$ md_tx_data [23] $end
$var wire 1 7$ md_tx_data [22] $end
$var wire 1 8$ md_tx_data [21] $end
$var wire 1 9$ md_tx_data [20] $end
$var wire 1 :$ md_tx_data [19] $end
$var wire 1 ;$ md_tx_data [18] $end
$var wire 1 <$ md_tx_data [17] $end
$var wire 1 =$ md_tx_data [16] $end
$var wire 1 >$ md_tx_data [15] $end
$var wire 1 ?$ md_tx_data [14] $end
$var wire 1 @$ md_tx_data [13] $end
$var wire 1 A$ md_tx_data [12] $end
$var wire 1 B$ md_tx_data [11] $end
$var wire 1 C$ md_tx_data [10] $end
$var wire 1 D$ md_tx_data [9] $end
$var wire 1 E$ md_tx_data [8] $end
$var wire 1 F$ md_tx_data [7] $end
$var wire 1 G$ md_tx_data [6] $end
$var wire 1 H$ md_tx_data [5] $end
$var wire 1 I$ md_tx_data [4] $end
$var wire 1 J$ md_tx_data [3] $end
$var wire 1 K$ md_tx_data [2] $end
$var wire 1 L$ md_tx_data [1] $end
$var wire 1 M$ md_tx_data [0] $end
$var wire 1 N$ md_tx_offset [1] $end
$var wire 1 O$ md_tx_offset [0] $end
$var wire 1 P$ md_tx_size [2] $end
$var wire 1 Q$ md_tx_size [1] $end
$var wire 1 R$ md_tx_size [0] $end
$var wire 1 0! md_tx_ready $end
$upscope $end

$scope module ctrl $end
$var parameter 32 S$ ALGN_DATA_WIDTH $end
$var parameter 32 T$ ALGN_OFFSET_WIDTH $end
$var parameter 32 U$ ALGN_SIZE_WIDTH $end
$var parameter 32 V$ FIFO_WIDTH $end
$var parameter 32 W$ DATA_MSB $end
$var parameter 32 X$ DATA_LSB $end
$var parameter 32 Y$ OFFSET_MSB $end
$var parameter 32 Z$ OFFSET_LSB $end
$var parameter 32 [$ SIZE_MSB $end
$var parameter 32 \$ SIZE_LSB $end
$var wire 1 + reset_n $end
$var wire 1 * clk $end
$var wire 1 M" pop_valid $end
$var wire 1 N" pop_data [36] $end
$var wire 1 O" pop_data [35] $end
$var wire 1 P" pop_data [34] $end
$var wire 1 Q" pop_data [33] $end
$var wire 1 R" pop_data [32] $end
$var wire 1 S" pop_data [31] $end
$var wire 1 T" pop_data [30] $end
$var wire 1 U" pop_data [29] $end
$var wire 1 V" pop_data [28] $end
$var wire 1 W" pop_data [27] $end
$var wire 1 X" pop_data [26] $end
$var wire 1 Y" pop_data [25] $end
$var wire 1 Z" pop_data [24] $end
$var wire 1 [" pop_data [23] $end
$var wire 1 \" pop_data [22] $end
$var wire 1 ]" pop_data [21] $end
$var wire 1 ^" pop_data [20] $end
$var wire 1 _" pop_data [19] $end
$var wire 1 `" pop_data [18] $end
$var wire 1 a" pop_data [17] $end
$var wire 1 b" pop_data [16] $end
$var wire 1 c" pop_data [15] $end
$var wire 1 d" pop_data [14] $end
$var wire 1 e" pop_data [13] $end
$var wire 1 f" pop_data [12] $end
$var wire 1 g" pop_data [11] $end
$var wire 1 h" pop_data [10] $end
$var wire 1 i" pop_data [9] $end
$var wire 1 j" pop_data [8] $end
$var wire 1 k" pop_data [7] $end
$var wire 1 l" pop_data [6] $end
$var wire 1 m" pop_data [5] $end
$var wire 1 n" pop_data [4] $end
$var wire 1 o" pop_data [3] $end
$var wire 1 p" pop_data [2] $end
$var wire 1 q" pop_data [1] $end
$var wire 1 r" pop_data [0] $end
$var reg 1 ]$ pop_ready $end
$var reg 1 ^$ push_valid $end
$var reg 37 _$ push_data [36:0] $end
$var wire 1 <# push_ready $end
$var wire 1 =# ctrl_offset [1] $end
$var wire 1 ># ctrl_offset [0] $end
$var wire 1 ?# ctrl_size [2] $end
$var wire 1 @# ctrl_size [1] $end
$var wire 1 A# ctrl_size [0] $end
$var reg 2 `$ unaligned_offset [1:0] $end
$var reg 3 a$ unaligned_size [2:0] $end
$var reg 32 b$ unaligned_data [31:0] $end
$var reg 3 c$ unaligned_bytes_processed [2:0] $end
$var reg 3 d$ aligned_bytes_processed [2:0] $end
$upscope $end

$scope module regs $end
$var parameter 32 e$ APB_ADDR_WIDTH $end
$var parameter 32 f$ ALGN_DATA_WIDTH $end
$var parameter 32 g$ STATUS_CNT_DROP_WIDTH $end
$var parameter 32 h$ STATUS_RX_LVL_WIDTH $end
$var parameter 32 i$ STATUS_TX_LVL_WIDTH $end
$var parameter 32 j$ APB_DATA_WIDTH $end
$var parameter 32 k$ ALGN_OFFSET_WIDTH $end
$var parameter 32 l$ ALGN_SIZE_WIDTH $end
$var parameter 32 m$ ADDR_CTRL $end
$var parameter 32 n$ ADDR_STATUS $end
$var parameter 32 o$ ADDR_IRQEN $end
$var parameter 32 p$ ADDR_IRQ $end
$var parameter 32 q$ LSB_CTRL_SIZE $end
$var parameter 32 r$ LSB_CTRL_OFFSET $end
$var parameter 32 s$ LSB_CTRL_CLR $end
$var parameter 32 t$ LSB_STATUS_CNT_DROP $end
$var parameter 32 u$ LSB_STATUS_RX_LVL $end
$var parameter 32 v$ LSB_STATUS_TX_LVL $end
$var parameter 32 w$ LSB_IRQEN_RX_FIFO_EMPTY $end
$var parameter 32 x$ LSB_IRQEN_RX_FIFO_FULL $end
$var parameter 32 y$ LSB_IRQEN_TX_FIFO_EMPTY $end
$var parameter 32 z$ LSB_IRQEN_TX_FIFO_FULL $end
$var parameter 32 {$ LSB_IRQEN_MAX_DROP $end
$var parameter 32 |$ LSB_IRQ_RX_FIFO_EMPTY $end
$var parameter 32 }$ LSB_IRQ_RX_FIFO_FULL $end
$var parameter 32 ~$ LSB_IRQ_TX_FIFO_EMPTY $end
$var parameter 32 !% LSB_IRQ_TX_FIFO_FULL $end
$var parameter 32 "% LSB_IRQ_MAX_DROP $end
$var wire 1 * pclk $end
$var wire 1 + presetn $end
$var wire 1 , paddr [15] $end
$var wire 1 - paddr [14] $end
$var wire 1 . paddr [13] $end
$var wire 1 / paddr [12] $end
$var wire 1 0 paddr [11] $end
$var wire 1 1 paddr [10] $end
$var wire 1 2 paddr [9] $end
$var wire 1 3 paddr [8] $end
$var wire 1 4 paddr [7] $end
$var wire 1 5 paddr [6] $end
$var wire 1 6 paddr [5] $end
$var wire 1 7 paddr [4] $end
$var wire 1 8 paddr [3] $end
$var wire 1 9 paddr [2] $end
$var wire 1 : paddr [1] $end
$var wire 1 ; paddr [0] $end
$var wire 1 < pwrite $end
$var wire 1 = psel $end
$var wire 1 > penable $end
$var wire 1 ? pwdata [31] $end
$var wire 1 @ pwdata [30] $end
$var wire 1 A pwdata [29] $end
$var wire 1 B pwdata [28] $end
$var wire 1 C pwdata [27] $end
$var wire 1 D pwdata [26] $end
$var wire 1 E pwdata [25] $end
$var wire 1 F pwdata [24] $end
$var wire 1 G pwdata [23] $end
$var wire 1 H pwdata [22] $end
$var wire 1 I pwdata [21] $end
$var wire 1 J pwdata [20] $end
$var wire 1 K pwdata [19] $end
$var wire 1 L pwdata [18] $end
$var wire 1 M pwdata [17] $end
$var wire 1 N pwdata [16] $end
$var wire 1 O pwdata [15] $end
$var wire 1 P pwdata [14] $end
$var wire 1 Q pwdata [13] $end
$var wire 1 R pwdata [12] $end
$var wire 1 S pwdata [11] $end
$var wire 1 T pwdata [10] $end
$var wire 1 U pwdata [9] $end
$var wire 1 V pwdata [8] $end
$var wire 1 W pwdata [7] $end
$var wire 1 X pwdata [6] $end
$var wire 1 Y pwdata [5] $end
$var wire 1 Z pwdata [4] $end
$var wire 1 [ pwdata [3] $end
$var wire 1 \ pwdata [2] $end
$var wire 1 ] pwdata [1] $end
$var wire 1 ^ pwdata [0] $end
$var reg 1 #% pready $end
$var reg 32 $% prdata [31:0] $end
$var reg 1 %% pslverr $end
$var reg 2 &% ctrl_offset [1:0] $end
$var reg 3 '% ctrl_size [2:0] $end
$var reg 1 (% ctrl_clr $end
$var wire 1 G! status_cnt_drop [7] $end
$var wire 1 H! status_cnt_drop [6] $end
$var wire 1 I! status_cnt_drop [5] $end
$var wire 1 J! status_cnt_drop [4] $end
$var wire 1 K! status_cnt_drop [3] $end
$var wire 1 L! status_cnt_drop [2] $end
$var wire 1 M! status_cnt_drop [1] $end
$var wire 1 N! status_cnt_drop [0] $end
$var wire 1 z! status_rx_lvl [3] $end
$var wire 1 {! status_rx_lvl [2] $end
$var wire 1 |! status_rx_lvl [1] $end
$var wire 1 }! status_rx_lvl [0] $end
$var wire 1 ~! status_tx_lvl [3] $end
$var wire 1 !" status_tx_lvl [2] $end
$var wire 1 "" status_tx_lvl [1] $end
$var wire 1 #" status_tx_lvl [0] $end
$var wire 1 y! rx_fifo_empty $end
$var wire 1 x! rx_fifo_full $end
$var wire 1 $" tx_fifo_empty $end
$var wire 1 %" tx_fifo_full $end
$var wire 1 )% max_drop $end
$var wire 1 F! irq $end
$var wire 1 *% addr_aligned [15] $end
$var wire 1 +% addr_aligned [14] $end
$var wire 1 ,% addr_aligned [13] $end
$var wire 1 -% addr_aligned [12] $end
$var wire 1 .% addr_aligned [11] $end
$var wire 1 /% addr_aligned [10] $end
$var wire 1 0% addr_aligned [9] $end
$var wire 1 1% addr_aligned [8] $end
$var wire 1 2% addr_aligned [7] $end
$var wire 1 3% addr_aligned [6] $end
$var wire 1 4% addr_aligned [5] $end
$var wire 1 5% addr_aligned [4] $end
$var wire 1 6% addr_aligned [3] $end
$var wire 1 7% addr_aligned [2] $end
$var wire 1 8% addr_aligned [1] $end
$var wire 1 9% addr_aligned [0] $end
$var reg 1 :% wr_ctrl_is_illegal $end
$var wire 1 ;% ctrl_size_wr_val [2] $end
$var wire 1 <% ctrl_size_wr_val [1] $end
$var wire 1 =% ctrl_size_wr_val [0] $end
$var wire 1 >% ctrl_offset_wr_val [1] $end
$var wire 1 ?% ctrl_offset_wr_val [0] $end
$var reg 32 @% ctrl_rd_val [31:0] $end
$var reg 1 A% irqen_rx_fifo_empty $end
$var reg 1 B% irqen_rx_fifo_full $end
$var reg 1 C% irqen_tx_fifo_empty $end
$var reg 1 D% irqen_tx_fifo_full $end
$var reg 1 E% irqen_max_drop $end
$var reg 1 F% irq_rx_fifo_empty $end
$var reg 1 G% irq_rx_fifo_full $end
$var reg 1 H% irq_tx_fifo_empty $end
$var reg 1 I% irq_tx_fifo_full $end
$var reg 1 J% irq_max_drop $end
$var reg 32 K% status_rd_val [31:0] $end
$var reg 32 L% irqen_rd_val [31:0] $end
$var reg 32 M% irq_rd_val [31:0] $end
$var wire 1 N% edge_rx_fifo_empty $end
$var wire 1 O% edge_rx_fifo_full $end
$var wire 1 P% edge_tx_fifo_empty $end
$var wire 1 Q% edge_tx_fifo_full $end
$var wire 1 R% edge_max_drop $end

$scope module edge_detect_rx_fifo_empty $end
$var parameter 1 S% EDGE $end
$var parameter 1 T% RESET_VAL $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 y! data $end
$var reg 1 U% detected $end
$var reg 1 V% dly1_data $end
$upscope $end

$scope module edge_detect_rx_fifo_full $end
$var parameter 1 W% EDGE $end
$var parameter 1 X% RESET_VAL $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 x! data $end
$var reg 1 Y% detected $end
$var reg 1 Z% dly1_data $end
$upscope $end

$scope module edge_detect_tx_fifo_empty $end
$var parameter 1 [% EDGE $end
$var parameter 1 \% RESET_VAL $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 $" data $end
$var reg 1 ]% detected $end
$var reg 1 ^% dly1_data $end
$upscope $end

$scope module edge_detect_tx_fifo_full $end
$var parameter 1 _% EDGE $end
$var parameter 1 `% RESET_VAL $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 %" data $end
$var reg 1 a% detected $end
$var reg 1 b% dly1_data $end
$upscope $end

$scope module edge_detect_max_drop $end
$var parameter 1 c% EDGE $end
$var parameter 1 d% RESET_VAL $end
$var wire 1 * clk $end
$var wire 1 + reset_n $end
$var wire 1 )% data $end
$var reg 1 e% detected $end
$var reg 1 f% dly1_data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope begin uvm_pkg $end
$var parameter 32 g% UVM_HDL_MAX_WIDTH $end
$var parameter 32 h% UVM_STREAMBITS $end
$var parameter 32 i% UVM_RADIX $end
$var parameter 32 j% UVM_MACRO_NUMFLAGS $end
$var parameter 32 k% UVM_DEFAULT $end
$var parameter 32 l% UVM_ALL_ON $end
$var parameter 32 m% UVM_FLAGS_ON $end
$var parameter 32 n% UVM_FLAGS_OFF $end
$var parameter 32 o% UVM_COPY $end
$var parameter 32 p% UVM_NOCOPY $end
$var parameter 32 q% UVM_COMPARE $end
$var parameter 32 r% UVM_NOCOMPARE $end
$var parameter 32 s% UVM_PRINT $end
$var parameter 32 t% UVM_NOPRINT $end
$var parameter 32 u% UVM_RECORD $end
$var parameter 32 v% UVM_NORECORD $end
$var parameter 32 w% UVM_PACK $end
$var parameter 32 x% UVM_NOPACK $end
$var parameter 32 y% UVM_PHYSICAL $end
$var parameter 32 z% UVM_ABSTRACT $end
$var parameter 32 {% UVM_READONLY $end
$var parameter 32 |% UVM_NODEFPRINT $end
$var parameter 32 }% UVM_MACRO_EXTRAS $end
$var parameter 32 ~% UVM_FLAGS $end
$var parameter 32 !& UVM_UNPACK $end
$var parameter 32 "& UVM_CHECK_FIELDS $end
$var parameter 32 #& UVM_END_DATA_EXTRA $end
$var parameter 32 $& UVM_START_FUNCS $end
$var parameter 32 %& UVM_SET $end
$var parameter 32 && UVM_SETINT $end
$var parameter 32 '& UVM_SETOBJ $end
$var parameter 32 (& UVM_SETSTR $end
$var parameter 32 )& UVM_END_FUNCS $end
$var parameter 32 *& UVM_STR_CRC_POLYNOMIAL $end
$var parameter 32 +& UVM_STDOUT $end
$var parameter 32 ,& UVM_LINE_WIDTH $end
$var parameter 32 -& UVM_NUM_LINES $end
$var parameter 32 .& UVM_SMALL_STRING $end
$var parameter 32 /& UVM_LARGE_STRING $end
$var reg 1 0& uvm_start_uvm_declarations $end
$var integer 32 1& uvm_global_random_seed $end
$var integer 32 2& UVM_UNBOUNDED_CONNECTIONS $end

$scope function uvm_hdl_check_path $end
$var integer 32 3& uvm_hdl_check_path $end
$upscope $end

$scope function uvm_hdl_deposit $end
$var integer 32 4& uvm_hdl_deposit $end
$var reg 1024 5& value [1023:0] $end
$upscope $end

$scope function uvm_hdl_force $end
$var integer 32 6& uvm_hdl_force $end
$var reg 1024 7& value [1023:0] $end
$upscope $end

$scope task uvm_hdl_force_time $end
$var reg 1024 8& value [1023:0] $end
$var time 64 9& force_time $end
$upscope $end

$scope function uvm_hdl_release_and_read $end
$var integer 32 :& uvm_hdl_release_and_read $end
$var reg 1024 ;& value [1023:0] $end
$upscope $end

$scope function uvm_hdl_release $end
$var integer 32 <& uvm_hdl_release $end
$upscope $end

$scope function uvm_hdl_read $end
$var integer 32 =& uvm_hdl_read $end
$var reg 1024 >& value [1023:0] $end
$upscope $end

$scope function uvm_dpi_get_next_arg_c $end
$upscope $end

$scope function uvm_dpi_get_tool_name_c $end
$upscope $end

$scope function uvm_dpi_get_tool_version_c $end
$upscope $end

$scope function uvm_dpi_get_next_arg $end
$upscope $end

$scope function uvm_dpi_get_tool_name $end
$upscope $end

$scope function uvm_dpi_get_tool_version $end
$upscope $end

$scope function uvm_dpi_regcomp $end
$upscope $end

$scope function uvm_dpi_regexec $end
$var integer 32 ?& uvm_dpi_regexec $end
$upscope $end

$scope function uvm_dpi_regfree $end
$upscope $end

$scope function uvm_re_match $end
$var integer 32 @& uvm_re_match $end
$upscope $end

$scope function uvm_dump_re_cache $end
$upscope $end

$scope function uvm_glob_to_re $end
$upscope $end

$scope function uvm_revision_string $end
$upscope $end

$scope function uvm_radix_to_string $end
$var integer 32 A& radix $end
$upscope $end

$scope function uvm_instance_scope $end
$var reg 8 B& c [7:0] $end
$var integer 32 C& pos $end
$upscope $end

$scope function uvm_oneway_hash $end
$var integer 32 D& uvm_oneway_hash $end
$var integer 32 E& seed $end
$var reg 1 F& msb $end
$var reg 8 G& current_byte [7:0] $end
$var reg 32 H& crc1 [31:0] $end
$upscope $end

$scope function uvm_create_random_seed $end
$var integer 32 I& uvm_create_random_seed $end
$upscope $end

$scope function uvm_object_value_str $end
$upscope $end

$scope function uvm_leaf_scope $end
$var reg 8 J& scope_separator [7:0] $end
$var reg 8 K& bracket_match [7:0] $end
$var integer 32 L& pos $end
$var integer 32 M& bmatches $end
$upscope $end

$scope function uvm_vector_to_string $end
$var reg 4096 N& value [4095:0] $end
$var integer 32 O& size $end
$var integer 32 P& radix $end
$upscope $end

$scope function uvm_get_array_index_int $end
$var integer 32 Q& uvm_get_array_index_int $end
$var reg 1 R& is_wildcard $end
$var integer 32 S& i $end
$upscope $end

$scope function uvm_get_array_index_string $end
$var reg 1 T& is_wildcard $end
$var integer 32 U& i $end
$upscope $end

$scope function uvm_is_array $end
$var reg 1 V& uvm_is_array $end
$upscope $end

$scope function uvm_has_wildcard $end
$upscope $end

$scope task run_test $end
$upscope $end

$scope function global_stop_request $end
$upscope $end

$scope function set_global_timeout $end
$var time 64 W& timeout $end
$var reg 1 X& overridable $end
$upscope $end

$scope function set_global_stop_timeout $end
$var time 64 Y& timeout $end
$upscope $end

$scope function uvm_report_enabled $end
$var reg 1 Z& uvm_report_enabled $end
$var integer 32 [& verbosity $end
$var reg 2 \& severity [1:0] $end
$upscope $end

$scope function uvm_report $end
$var reg 2 ]& severity [1:0] $end
$var integer 32 ^& verbosity $end
$var integer 32 _& line $end
$upscope $end

$scope function uvm_report_info $end
$var integer 32 `& verbosity $end
$var integer 32 a& line $end
$upscope $end

$scope function uvm_report_warning $end
$var integer 32 b& verbosity $end
$var integer 32 c& line $end
$upscope $end

$scope function uvm_report_error $end
$var integer 32 d& verbosity $end
$var integer 32 e& line $end
$upscope $end

$scope function uvm_report_fatal $end
$var integer 32 f& verbosity $end
$var integer 32 g& line $end
$upscope $end

$scope function uvm_string_to_severity $end
$var reg 1 h& uvm_string_to_severity $end
$var reg 2 i& sev [1:0] $end
$upscope $end

$scope function uvm_string_to_action $end
$upscope $end

$scope function set_config_int $end
$var reg 4096 j& value [4095:0] $end
$upscope $end

$scope function set_config_object $end
$var reg 1 k& clone $end
$upscope $end

$scope function set_config_string $end
$upscope $end

$scope function uvm_is_match $end
$var reg 1 l& uvm_is_match $end
$upscope $end

$scope function uvm_string_to_bits $end
$var reg 115200 m& uvm_string_to_bits [115199:0] $end
$upscope $end

$scope function uvm_bits_to_string $end
$var reg 115200 n& str [115199:0] $end
$upscope $end

$scope task uvm_wait_for_nba_region $end
$var integer 32 o& nba $end
$var integer 32 p& next_nba $end
$upscope $end

$scope function uvm_split_string $end
$upscope $end

$scope function uvm_hdl_concat2string $end
$upscope $end
$upscope $end

$scope begin cfs_algn_reg_pkg $end
$upscope $end

$scope begin uvm_ext_pkg $end
$upscope $end

$scope begin cfs_md_pkg $end
$upscope $end

$scope begin cfs_apb_pkg $end
$upscope $end

$scope begin cfs_algn_pkg $end
$upscope $end

$scope begin cfs_algn_test_pkg $end
$upscope $end

$scope begin questa_uvm_pkg $end
$upscope $end

$scope begin std $end
