18:05:12 DEBUG : Logs will be stored at 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/IDE.log'.
18:05:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\temp_xsdb_launch_script.tcl
18:05:17 INFO  : Platform repository initialization has completed.
18:05:17 INFO  : Registering command handlers for Vitis TCF services
18:05:20 INFO  : XSCT server has started successfully.
18:05:20 INFO  : Successfully done setting XSCT server connection channel  
18:05:20 INFO  : plnx-install-location is set to ''
18:05:20 INFO  : Successfully done setting workspace for the tool. 
18:05:20 INFO  : Successfully done query RDI_DATADIR 
18:06:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:06:07 INFO  : Result from executing command 'getPlatforms': 
18:06:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:06:08 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:06:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:07:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:07:20 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:07:20 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:33 INFO  : 'jtag frequency' command is executed.
18:07:33 INFO  : Context for 'APU' is selected.
18:07:33 INFO  : System reset is completed.
18:07:36 INFO  : 'after 3000' command is executed.
18:07:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:07:39 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:07:39 INFO  : Context for 'APU' is selected.
18:07:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:07:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:39 INFO  : Context for 'APU' is selected.
18:07:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:07:39 INFO  : 'ps7_init' command is executed.
18:07:39 INFO  : 'ps7_post_config' command is executed.
18:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:40 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:40 INFO  : 'con' command is executed.
18:07:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:07:40 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:08:37 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:08:48 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:08:56 INFO  : Disconnected from the channel tcfchan#2.
18:08:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:08:57 INFO  : 'jtag frequency' command is executed.
18:08:57 INFO  : Context for 'APU' is selected.
18:08:58 INFO  : System reset is completed.
18:09:01 INFO  : 'after 3000' command is executed.
18:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:09:03 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:09:03 INFO  : Context for 'APU' is selected.
18:09:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:03 INFO  : Context for 'APU' is selected.
18:09:03 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:09:03 INFO  : 'ps7_init' command is executed.
18:09:03 INFO  : 'ps7_post_config' command is executed.
18:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:04 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:09:04 INFO  : 'con' command is executed.
18:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:09:04 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:25:39 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:22 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:27:54 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:28:08 INFO  : Disconnected from the channel tcfchan#3.
18:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:28:09 INFO  : 'jtag frequency' command is executed.
18:28:09 INFO  : Context for 'APU' is selected.
18:28:09 INFO  : System reset is completed.
18:28:12 INFO  : 'after 3000' command is executed.
18:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:28:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:28:14 INFO  : Context for 'APU' is selected.
18:28:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:14 INFO  : Context for 'APU' is selected.
18:28:14 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:28:15 INFO  : 'ps7_init' command is executed.
18:28:15 INFO  : 'ps7_post_config' command is executed.
18:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:15 INFO  : 'con' command is executed.
18:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:28:15 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:42:52 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:44:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:44:32 INFO  : Disconnected from the channel tcfchan#4.
18:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:44:33 INFO  : 'jtag frequency' command is executed.
18:44:33 INFO  : Context for 'APU' is selected.
18:44:33 INFO  : System reset is completed.
18:44:36 INFO  : 'after 3000' command is executed.
18:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:44:39 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:44:39 INFO  : Context for 'APU' is selected.
18:44:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:44:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:44:39 INFO  : Context for 'APU' is selected.
18:44:39 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:44:39 INFO  : 'ps7_init' command is executed.
18:44:39 INFO  : 'ps7_post_config' command is executed.
18:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:39 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:44:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:44:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:39 INFO  : 'con' command is executed.
18:44:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:44:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:46:48 INFO  : Disconnected from the channel tcfchan#5.
18:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:46:49 INFO  : 'jtag frequency' command is executed.
18:46:49 INFO  : Context for 'APU' is selected.
18:46:49 INFO  : System reset is completed.
18:46:52 INFO  : 'after 3000' command is executed.
18:46:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:46:55 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:55 INFO  : Context for 'APU' is selected.
18:46:55 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:46:55 INFO  : 'ps7_init' command is executed.
18:46:55 INFO  : 'ps7_post_config' command is executed.
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:56 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:56 INFO  : 'con' command is executed.
18:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:46:56 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:50:30 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:50:54 INFO  : Disconnected from the channel tcfchan#6.
18:50:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:51:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:51:09 INFO  : 'jtag frequency' command is executed.
18:51:09 INFO  : Context for 'APU' is selected.
18:51:09 INFO  : System reset is completed.
18:51:12 INFO  : 'after 3000' command is executed.
18:51:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:51:14 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:51:14 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:51:14 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:14 INFO  : Context for 'APU' is selected.
18:51:14 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:51:15 INFO  : 'ps7_init' command is executed.
18:51:15 INFO  : 'ps7_post_config' command is executed.
18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:15 INFO  : 'con' command is executed.
18:51:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:51:15 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:53:59 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:54:29 INFO  : Disconnected from the channel tcfchan#7.
18:54:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:54:40 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:44 INFO  : 'jtag frequency' command is executed.
18:54:44 INFO  : Context for 'APU' is selected.
18:54:44 INFO  : System reset is completed.
18:54:48 INFO  : 'after 3000' command is executed.
18:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:54:50 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:50 INFO  : Context for 'APU' is selected.
18:54:50 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:54:50 INFO  : 'ps7_init' command is executed.
18:54:50 INFO  : 'ps7_post_config' command is executed.
18:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:51 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:51 INFO  : 'con' command is executed.
18:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:54:51 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
18:56:34 INFO  : Disconnected from the channel tcfchan#8.
18:56:38 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
18:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:57 INFO  : 'jtag frequency' command is executed.
18:56:57 INFO  : Context for 'APU' is selected.
18:56:57 INFO  : System reset is completed.
18:57:00 INFO  : 'after 3000' command is executed.
18:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:57:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
18:57:02 INFO  : Context for 'APU' is selected.
18:57:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:02 INFO  : Context for 'APU' is selected.
18:57:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
18:57:03 INFO  : 'ps7_init' command is executed.
18:57:03 INFO  : 'ps7_post_config' command is executed.
18:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:03 INFO  : 'con' command is executed.
18:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:57:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:01:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:01:25 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:01:31 INFO  : Disconnected from the channel tcfchan#9.
19:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:32 INFO  : 'jtag frequency' command is executed.
19:01:32 INFO  : Context for 'APU' is selected.
19:01:32 INFO  : System reset is completed.
19:01:35 INFO  : 'after 3000' command is executed.
19:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:01:38 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:01:38 INFO  : Context for 'APU' is selected.
19:01:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:38 INFO  : Context for 'APU' is selected.
19:01:38 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:01:38 INFO  : 'ps7_init' command is executed.
19:01:38 INFO  : 'ps7_post_config' command is executed.
19:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:38 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:39 INFO  : 'con' command is executed.
19:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:39 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:01:58 INFO  : Disconnected from the channel tcfchan#10.
19:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:02 INFO  : 'jtag frequency' command is executed.
19:02:02 INFO  : Context for 'APU' is selected.
19:02:02 INFO  : System reset is completed.
19:02:05 INFO  : 'after 3000' command is executed.
19:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:02:07 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:02:07 INFO  : 'ps7_init' command is executed.
19:02:07 INFO  : 'ps7_post_config' command is executed.
19:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : 'con' command is executed.
19:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:02:08 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:02:33 INFO  : Disconnected from the channel tcfchan#11.
19:05:00 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:05:16 INFO  : 'jtag frequency' command is executed.
19:05:16 INFO  : Context for 'APU' is selected.
19:05:16 INFO  : System reset is completed.
19:05:20 INFO  : 'after 3000' command is executed.
19:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:05:22 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:05:22 INFO  : Context for 'APU' is selected.
19:05:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:22 INFO  : Context for 'APU' is selected.
19:05:22 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:05:22 INFO  : 'ps7_init' command is executed.
19:05:22 INFO  : 'ps7_post_config' command is executed.
19:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:23 INFO  : 'con' command is executed.
19:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:05:23 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:06:02 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:06:17 INFO  : Disconnected from the channel tcfchan#12.
19:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:20 INFO  : 'jtag frequency' command is executed.
19:06:20 INFO  : Context for 'APU' is selected.
19:06:20 INFO  : System reset is completed.
19:06:23 INFO  : 'after 3000' command is executed.
19:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:06:25 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:06:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:25 INFO  : Context for 'APU' is selected.
19:06:25 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:06:25 INFO  : 'ps7_init' command is executed.
19:06:25 INFO  : 'ps7_post_config' command is executed.
19:06:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:26 INFO  : 'con' command is executed.
19:06:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:06:26 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:07:49 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:07:53 INFO  : Disconnected from the channel tcfchan#13.
19:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:56 INFO  : 'jtag frequency' command is executed.
19:07:56 INFO  : Context for 'APU' is selected.
19:07:56 INFO  : System reset is completed.
19:07:59 INFO  : 'after 3000' command is executed.
19:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:08:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:08:02 INFO  : Context for 'APU' is selected.
19:08:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:08:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:02 INFO  : Context for 'APU' is selected.
19:08:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:08:02 INFO  : 'ps7_init' command is executed.
19:08:02 INFO  : 'ps7_post_config' command is executed.
19:08:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:03 INFO  : 'con' command is executed.
19:08:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:08:46 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:08:52 INFO  : Disconnected from the channel tcfchan#14.
19:08:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:55 INFO  : 'jtag frequency' command is executed.
19:08:55 INFO  : Context for 'APU' is selected.
19:08:55 INFO  : System reset is completed.
19:08:58 INFO  : 'after 3000' command is executed.
19:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:09:01 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:09:01 INFO  : Context for 'APU' is selected.
19:09:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:01 INFO  : Context for 'APU' is selected.
19:09:01 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:09:01 INFO  : 'ps7_init' command is executed.
19:09:01 INFO  : 'ps7_post_config' command is executed.
19:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:02 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:02 INFO  : 'con' command is executed.
19:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:02 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:10:55 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:11:10 INFO  : Disconnected from the channel tcfchan#15.
19:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:12 INFO  : 'jtag frequency' command is executed.
19:11:12 INFO  : Context for 'APU' is selected.
19:11:12 INFO  : System reset is completed.
19:11:15 INFO  : 'after 3000' command is executed.
19:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:11:18 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:11:18 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:11:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:18 INFO  : Context for 'APU' is selected.
19:11:18 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:11:18 INFO  : 'ps7_init' command is executed.
19:11:18 INFO  : 'ps7_post_config' command is executed.
19:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:18 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:19 INFO  : 'con' command is executed.
19:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:11:19 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:43:16 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:45:50 INFO  : Disconnected from the channel tcfchan#16.
19:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:46:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:46:04 INFO  : 'jtag frequency' command is executed.
19:46:04 INFO  : Context for 'APU' is selected.
19:46:04 INFO  : System reset is completed.
19:46:07 INFO  : 'after 3000' command is executed.
19:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:46:10 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:46:10 INFO  : Context for 'APU' is selected.
19:46:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:46:10 INFO  : Context for 'APU' is selected.
19:46:10 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:46:10 INFO  : 'ps7_init' command is executed.
19:46:10 INFO  : 'ps7_post_config' command is executed.
19:46:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:11 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:46:11 INFO  : 'con' command is executed.
19:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:46:11 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:47:29 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:47:35 INFO  : Disconnected from the channel tcfchan#17.
19:47:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:36 INFO  : 'jtag frequency' command is executed.
19:47:36 INFO  : Context for 'APU' is selected.
19:47:36 INFO  : System reset is completed.
19:47:39 INFO  : 'after 3000' command is executed.
19:47:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:47:41 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:47:41 INFO  : Context for 'APU' is selected.
19:47:41 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:47:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:41 INFO  : Context for 'APU' is selected.
19:47:41 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:47:42 INFO  : 'ps7_init' command is executed.
19:47:42 INFO  : 'ps7_post_config' command is executed.
19:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:42 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:42 INFO  : 'con' command is executed.
19:47:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:42 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:47:52 INFO  : Disconnected from the channel tcfchan#18.
19:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:57 INFO  : 'jtag frequency' command is executed.
19:47:57 INFO  : Context for 'APU' is selected.
19:47:57 INFO  : System reset is completed.
19:48:00 INFO  : 'after 3000' command is executed.
19:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:02 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:02 INFO  : Context for 'APU' is selected.
19:48:02 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:48:02 INFO  : 'ps7_init' command is executed.
19:48:02 INFO  : 'ps7_post_config' command is executed.
19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:03 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:03 INFO  : 'con' command is executed.
19:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:03 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
19:49:15 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
19:49:21 INFO  : Disconnected from the channel tcfchan#19.
19:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:30 INFO  : 'jtag frequency' command is executed.
19:49:30 INFO  : Context for 'APU' is selected.
19:49:30 INFO  : System reset is completed.
19:49:33 INFO  : 'after 3000' command is executed.
19:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:49:36 INFO  : Device configured successfully with "C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit"
19:49:36 INFO  : Context for 'APU' is selected.
19:49:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:49:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:36 INFO  : Context for 'APU' is selected.
19:49:36 INFO  : Sourcing of 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl' is done.
19:49:36 INFO  : 'ps7_init' command is executed.
19:49:36 INFO  : 'ps7_post_config' command is executed.
19:49:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:37 INFO  : The application 'C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/boghe/EOS_opdracht3eai/vraag1/udp/vitis/vraag1_app/Debug/vraag1_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:37 INFO  : 'con' command is executed.
19:49:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:37 INFO  : Launch script is exported to file 'C:\Users\boghe\EOS_opdracht3eai\vraag1\udp\vitis\vraag1_app_system\_ide\scripts\debugger_vraag1_app-default.tcl'
20:11:33 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:11:43 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:11:51 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:12:01 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:14:52 INFO  : Checking for BSP changes to sync application flags for project 'vraag1_app'...
20:15:03 INFO  : Disconnected from the channel tcfchan#20.
