--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml BancoRegistro.twx BancoRegistro.ncd -o BancoRegistro.twr
BancoRegistro.pcf

Design file:              BancoRegistro.ncd
Physical constraint file: BancoRegistro.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RegWrite    |    1.978(R)|    1.443(R)|clk_BUFGP         |   0.000|
addrW<0>    |    2.171(R)|    1.237(R)|clk_BUFGP         |   0.000|
addrW<1>    |    1.980(R)|    1.250(R)|clk_BUFGP         |   0.000|
datW<0>     |    0.359(R)|    1.791(R)|clk_BUFGP         |   0.000|
datW<1>     |    0.025(R)|    1.653(R)|clk_BUFGP         |   0.000|
datW<2>     |    0.420(R)|    1.562(R)|clk_BUFGP         |   0.000|
datW<3>     |    0.190(R)|    1.601(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
datOutRa<0> |    9.963(R)|clk_BUFGP         |   0.000|
datOutRa<1> |    9.723(R)|clk_BUFGP         |   0.000|
datOutRa<2> |    9.392(R)|clk_BUFGP         |   0.000|
datOutRa<3> |    9.451(R)|clk_BUFGP         |   0.000|
datOutRb<0> |    8.826(R)|clk_BUFGP         |   0.000|
datOutRb<1> |    9.061(R)|clk_BUFGP         |   0.000|
datOutRb<2> |    9.371(R)|clk_BUFGP         |   0.000|
datOutRb<3> |    9.445(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addrRa<0>      |datOutRa<0>    |    8.349|
addrRa<0>      |datOutRa<1>    |    7.846|
addrRa<0>      |datOutRa<2>    |    6.637|
addrRa<0>      |datOutRa<3>    |    6.696|
addrRa<1>      |datOutRa<0>    |    8.291|
addrRa<1>      |datOutRa<1>    |    8.059|
addrRa<1>      |datOutRa<2>    |    6.602|
addrRa<1>      |datOutRa<3>    |    6.661|
addrRb<0>      |datOutRb<0>    |    6.661|
addrRb<0>      |datOutRb<1>    |    7.990|
addrRb<0>      |datOutRb<2>    |    8.746|
addrRb<0>      |datOutRb<3>    |    8.820|
addrRb<1>      |datOutRb<0>    |    7.181|
addrRb<1>      |datOutRb<1>    |    7.901|
addrRb<1>      |datOutRb<2>    |    8.660|
addrRb<1>      |datOutRb<3>    |    8.734|
---------------+---------------+---------+


Analysis completed Mon May 11 22:32:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



