-- generated by newgenasym Thu Apr 16 15:53:19 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \74abt162245adgg\ is
    port (    
	\1a0\:     INOUT  STD_LOGIC;    
	\1a1\:     INOUT  STD_LOGIC;    
	\1a2\:     INOUT  STD_LOGIC;    
	\1a3\:     INOUT  STD_LOGIC;    
	\1a4\:     INOUT  STD_LOGIC;    
	\1a5\:     INOUT  STD_LOGIC;    
	\1a6\:     INOUT  STD_LOGIC;    
	\1a7\:     INOUT  STD_LOGIC;    
	\1b0\:     INOUT  STD_LOGIC;    
	\1b1\:     INOUT  STD_LOGIC;    
	\1b2\:     INOUT  STD_LOGIC;    
	\1b3\:     INOUT  STD_LOGIC;    
	\1b4\:     INOUT  STD_LOGIC;    
	\1b5\:     INOUT  STD_LOGIC;    
	\1b6\:     INOUT  STD_LOGIC;    
	\1b7\:     INOUT  STD_LOGIC;    
	\1dir\:    IN     STD_LOGIC;    
	\1oe#\:    IN     STD_LOGIC;    
	\2a0\:     INOUT  STD_LOGIC;    
	\2a1\:     INOUT  STD_LOGIC;    
	\2a2\:     INOUT  STD_LOGIC;    
	\2a3\:     INOUT  STD_LOGIC;    
	\2a4\:     INOUT  STD_LOGIC;    
	\2a5\:     INOUT  STD_LOGIC;    
	\2a6\:     INOUT  STD_LOGIC;    
	\2a7\:     INOUT  STD_LOGIC;    
	\2b0\:     INOUT  STD_LOGIC;    
	\2b1\:     INOUT  STD_LOGIC;    
	\2b2\:     INOUT  STD_LOGIC;    
	\2b3\:     INOUT  STD_LOGIC;    
	\2b4\:     INOUT  STD_LOGIC;    
	\2b5\:     INOUT  STD_LOGIC;    
	\2b6\:     INOUT  STD_LOGIC;    
	\2b7\:     INOUT  STD_LOGIC;    
	\2dir\:    IN     STD_LOGIC;    
	\2oe#\:    IN     STD_LOGIC;    
	GND_1:     IN     STD_LOGIC;    
	GND_2:     IN     STD_LOGIC;    
	GND_3:     IN     STD_LOGIC;    
	GND_4:     IN     STD_LOGIC;    
	GND_5:     IN     STD_LOGIC;    
	GND_6:     IN     STD_LOGIC;    
	GND_7:     IN     STD_LOGIC;    
	GND_8:     IN     STD_LOGIC;    
	VCC_1:     IN     STD_LOGIC;    
	VCC_2:     IN     STD_LOGIC;    
	VCC_3:     IN     STD_LOGIC;    
	VCC_4:     IN     STD_LOGIC);
end \74abt162245adgg\;
