// Seed: 292439577
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    output uwire id_11,
    output wire id_12,
    input tri0 id_13,
    output wire id_14,
    input wor id_15
);
  assign id_12 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output wire id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output uwire id_7,
    input wor id_8,
    output logic id_9,
    input wand id_10,
    output supply1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    input wand id_18,
    output tri1 id_19,
    output wire id_20,
    input tri1 id_21,
    output tri0 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_13,
      id_19,
      id_16,
      id_18,
      id_20,
      id_22,
      id_15,
      id_18,
      id_17,
      id_22,
      id_8,
      id_22,
      id_18
  );
  initial begin : LABEL_0
    $unsigned(9);
    ;
    #1 id_9 = id_21 <= -1;
  end
endmodule
