## NAME:JAYAPRADAN

## REG NO:24900886

## EXPERIMENT 2 NAME:BOOLEAN_FUNCTION_MINIMIZATION
**AIM:**

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

Hardware – PCs, Cyclone II , USB flasher

**PRODECURE**

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


**PROGRAM:**

/* Program to implement the given logic function and to verify its operations in quartus using Verilog programming. 

![ex 2 1](https://github.com/user-attachments/assets/7400f757-d3df-4a88-b082-fe3a09d17b67)




## RTL REALIZATION OUTPUT:

![ex 2 2](https://github.com/user-attachments/assets/b2402fb3-2507-415d-9c76-f94e883524e5)


![WhatsApp Image 2024-11-21 at 11 24 38_5086f4d2](https://github.com/user-attachments/assets/384d1762-af76-416a-ba14-bbed36dbae9d)

![WhatsApp Image 2024-11-21 at 11 24 39_305b2e7d](https://github.com/user-attachments/assets/40e9fb87-0bce-4e0a-9dc4-fe6090bf1f9c)

**RTL**
**TIMING DIAGRAM**

![WhatsApp Image 2024-11-28 at 11 12 01_d1d62430](https://github.com/user-attachments/assets/75d04160-94a3-46df-989e-c42b21f8e281)

**RESULT:**

 Thus the given logic functions are implemented using and their operations are verified using
 Verilog programming successfully

