#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  5 18:16:16 2020
# Process ID: 11188
# Current directory: D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.runs/design_1_WaveformGen_ctrl_0_0_synth_1
# Command line: vivado.exe -log design_1_WaveformGen_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_WaveformGen_ctrl_0_0.tcl
# Log file: D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.runs/design_1_WaveformGen_ctrl_0_0_synth_1/design_1_WaveformGen_ctrl_0_0.vds
# Journal file: D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.runs/design_1_WaveformGen_ctrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_WaveformGen_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Red_Pitaya/Acq_Card/ip_repo/oscilloscope_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Red_Pitaya/Acq_Card/ip_repo/oscilloscope_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Red_Pitaya/Acq_Card/ip_repo/oscilloscope_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Synology/SynologyDrive/RedPitaya/IP/Data_throughput_DDR_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Synology/SynologyDrive/RedPitaya/DataMover_throughput/ip_repo/DataReader_through_RAM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_WaveformGen_ctrl_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_WaveformGen_ctrl_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 712.992 ; gain = 176.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_WaveformGen_ctrl_0_0' [d:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_WaveformGen_ctrl_0_0/synth/design_1_WaveformGen_ctrl_0_0.vhd:69]
INFO: [Synth 8-3491] module 'WaveformGen_ctrl' declared at 'D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/new/WaveformGen_ctrl.vhd:34' bound to instance 'U0' of component 'WaveformGen_ctrl' [d:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_WaveformGen_ctrl_0_0/synth/design_1_WaveformGen_ctrl_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'WaveformGen_ctrl' [D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/new/WaveformGen_ctrl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'WaveformGen_ctrl' (1#1) [D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/new/WaveformGen_ctrl.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_WaveformGen_ctrl_0_0' (2#1) [d:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_WaveformGen_ctrl_0_0/synth/design_1_WaveformGen_ctrl_0_0.vhd:69]
WARNING: [Synth 8-3331] design WaveformGen_ctrl has unconnected port s_axis_mm2s_cmd_tready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 780.848 ; gain = 244.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 780.848 ; gain = 244.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 780.848 ; gain = 244.125
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 835.324 ; gain = 1.023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.324 ; gain = 298.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.324 ; gain = 298.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.324 ; gain = 298.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.324 ; gain = 298.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WaveformGen_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[71] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[70] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[69] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[68] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[67] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[66] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[65] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[64] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[63] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[62] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[61] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[60] driven by constant 1
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[59] driven by constant 1
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[58] driven by constant 1
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[57] driven by constant 1
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[56] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[55] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[54] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[53] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[52] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[51] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[50] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[49] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[48] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[47] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[46] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[45] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[44] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[43] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[42] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[41] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[40] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[39] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[38] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[37] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[36] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[35] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[34] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[33] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[32] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_WaveformGen_ctrl_0_0 has port s_axis_mm2s_cmd_tdata[23] driven by constant 1
WARNING: [Synth 8-3331] design design_1_WaveformGen_ctrl_0_0 has unconnected port s_axis_mm2s_cmd_tready
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 835.324 ; gain = 298.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 871.535 ; gain = 334.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 871.535 ; gain = 334.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 881.066 ; gain = 344.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |FDCE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |     6|
|2     |  U0     |WaveformGen_ctrl |     6|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 895.785 ; gain = 304.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 895.785 ; gain = 359.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 915.660 ; gain = 618.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.runs/design_1_WaveformGen_ctrl_0_0_synth_1/design_1_WaveformGen_ctrl_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Red_Pitaya/RedPitaya_WaveformGen/project_1/project_1.runs/design_1_WaveformGen_ctrl_0_0_synth_1/design_1_WaveformGen_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_WaveformGen_ctrl_0_0_utilization_synth.rpt -pb design_1_WaveformGen_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  5 18:17:19 2020...
