

================================================================
== Vitis HLS Report for 'divide_Pipeline_ADJUST'
================================================================
* Date:           Thu Dec 19 08:55:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.336 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       67|  42.500 ns|  0.570 us|    5|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ADJUST  |        3|       65|         4|          2|          1|  1 ~ 32|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 7 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n"   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i6 %i_6" [./bignum.h:177]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%icmp_ln177 = icmp_eq  i6 %i, i6 32" [./bignum.h:177]   --->   Operation 12 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%add_ln177 = add i6 %i, i6 1" [./bignum.h:177]   --->   Operation 13 'add' 'add_ln177' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %.split10, void %..loopexit_crit_edge.exitStub" [./bignum.h:177]   --->   Operation 14 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i6 %i" [./bignum.h:177]   --->   Operation 15 'zext' 'zext_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%icmp_ln179 = icmp_ult  i6 %i, i6 %n_read" [./bignum.h:179]   --->   Operation 16 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln177)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %icmp_ln179, void %.split10..loopexit_crit_edge.exitStub, void %_ZNK6BignumILi32ELi64EE5blockEi.exit156" [./bignum.h:179]   --->   Operation 17 'br' 'br_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln177" [./bignum.h:67]   --->   Operation 18 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 19 'load' 'w_digits_data_V_load' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 %zext_ln177" [./bignum.h:67]   --->   Operation 20 'getelementptr' 'v_addr' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 21 'load' 'v_load' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln177 = store i6 %add_ln177, i6 %i_6" [./bignum.h:177]   --->   Operation 22 'store' 'store_ln177' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_V = phi i1 0, void %newFuncRoot, i1 %k_V_17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit156"   --->   Operation 23 'phi' 'k_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%select_ln177 = select i1 %k_V, i65 36893488147419103231, i65 0" [./bignum.h:177]   --->   Operation 25 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [./bignum.h:149]   --->   Operation 26 'specpipeline' 'specpipeline_ln149' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [./bignum.h:149]   --->   Operation 27 'specloopname' 'specloopname_ln149' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 28 'load' 'w_digits_data_V_load' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 29 'load' 'v_load' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %k_V_17_out, i1 %k_V"   --->   Operation 38 'write' 'write_ln223' <Predicate = (!icmp_ln177 & !icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln177 & !icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %k_V_17_out, i1 %k_V"   --->   Operation 40 'write' 'write_ln223' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (!icmp_ln179) | (icmp_ln177)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.33>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i64 %w_digits_data_V_load" [./bignum.h:0]   --->   Operation 30 'zext' 'zext_ln0' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i64 %v_load"   --->   Operation 31 'zext' 'zext_ln229' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i65 %select_ln177, i65 %zext_ln0"   --->   Operation 32 'add' 'add_ln229' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (5.33ns) (root node of TernaryAdder)   --->   "%k_V_16 = sub i65 %add_ln229, i65 %zext_ln229"   --->   Operation 33 'sub' 'k_V_16' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 5.33> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.66> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i65 %k_V_16"   --->   Operation 34 'trunc' 'trunc_ln223' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%k_V_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_16, i32 64"   --->   Operation 35 'bitselect' 'k_V_17' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223, i5 %w_digits_data_V_addr" [./bignum.h:60]   --->   Operation 36 'store' 'store_ln60' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln177 & icmp_ln179)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 4ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ./bignum.h:177) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln177', ./bignum.h:177) [14]  (1.83 ns)
	'store' operation ('store_ln177', ./bignum.h:177) of variable 'add_ln177', ./bignum.h:177 on local variable 'i' [35]  (1.59 ns)
	blocking operation 0.591 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_digits_data_V_load', ./bignum.h:67) on array 'w_digits_data_V' [25]  (3.25 ns)

 <State 3>: 5.34ns
The critical path consists of the following:
	'add' operation ('add_ln229') [30]  (0 ns)
	'sub' operation ('k.V') [31]  (5.34 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'trunc_ln223' on array 'w_digits_data_V' [33]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
