#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Aug 17 14:04:18 2022
# Process ID: 18728
# Current directory: C:/Users/212581463/work/labs_2021_2/lab7b/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6588 C:\Users\212581463\work\labs_2021_2\lab7b\vivado\radio_periph_lab.xpr
# Log file: C:/Users/212581463/work/labs_2021_2/lab7b/vivado/vivado.log
# Journal file: C:/Users/212581463/work/labs_2021_2/lab7b/vivado\vivado.jou
# Running On: GBL6BRV2E, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 68466 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
delete_bd_objs [get_bd_intf_nets dds_compiler_0_M_AXIS_DATA]
set_property location {4 997 597} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/S_AXIS] [get_bd_intf_pins full_radio_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1069 232} [get_bd_cells axis_data_fifo_0]
set_property location {4 1106 477} [get_bd_cells axis_broadcaster_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M01_AXIS] [get_bd_cells axis_data_fifo_0]
create_peripheral ge.com user alex_fifo 1.0 -dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core ge.com:user:alex_fifo:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ge.com:user:alex_fifo:1.0]
write_peripheral [ipx::find_open_core ge.com:user:alex_fifo:1.0]
set_property  ip_repo_paths  {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo/alex_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_alex_fifo_v1_0 -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/component.xml
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {1024}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_runs axis_data_fifo_0_synth_1 -jobs 6
wait_on_run axis_data_fifo_0_synth_1
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_alex_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project radio_periph_lab
current_project edit_alex_fifo_v1_0
current_project radio_periph_lab
ipx::edit_ip_in_project -upgrade true -name full_radio_v1_0_project -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/full_radio_v1_0_project c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/full_radio/component.xml
update_compile_order -fileset sources_1
current_project edit_alex_fifo_v1_0
create_peripheral ge.com user simple_fifo 1.0 -dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo
add_peripheral_interface S00_AXIS_LITE -interface_mode slave -axi_type lite [ipx::find_open_core ge.com:user:simple_fifo:1.0]
add_peripheral_interface S00_AXIS_STREAM -interface_mode slave -axi_type stream [ipx::find_open_core ge.com:user:simple_fifo:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core ge.com:user:simple_fifo:1.0]
write_peripheral [ipx::find_open_core ge.com:user:simple_fifo:1.0]
current_project radio_periph_lab
set_property  ip_repo_paths  {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo/simple_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/alex_fifo_1.0 C:/Users/212581463/work/labs_2021_2/lab7b/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_simple_fifo_v1_0 -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/../ip_repo c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml
update_compile_order -fileset sources_1
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name axis_data_fifo_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {1024} CONFIG.HAS_TLAST {0} CONFIG.HAS_WR_DATA_COUNT {0} CONFIG.HAS_RD_DATA_COUNT {1}] [get_ips axis_data_fifo_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci]
launch_runs axis_data_fifo_0_synth_1 -jobs 6
wait_on_run axis_data_fifo_0_synth_1
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/axis_data_fifo_0/axis_data_fifo_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/ip_repo/edit_simple_fifo_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
current_project radio_periph_lab
report_ip_status -name ip_status 
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_system_ila_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axis_broadcaster_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_full_radio_0_0_synth_1 design_1_axis_broadcaster_0_0_synth_1 -jobs 6
wait_on_run design_1_full_radio_0_0_synth_1
wait_on_run design_1_axis_broadcaster_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
delete_bd_objs [get_bd_cells microblaze_0]
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets full_radio_0_m_axis] [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
current_project edit_simple_fifo_v1_0
current_project full_radio_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\full_radio\jhu.edu_user_full_radio_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
upgrade_ip -vlnv jhu.edu:user:full_radio:1.0 [get_ips  design_1_full_radio_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_full_radio_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_full_radio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_full_radio_0_0_synth_1 -jobs 6
wait_on_run design_1_full_radio_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project edit_simple_fifo_v1_0
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property type synthesis [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
set_property type simulation [ipx::get_file_groups xilinx_vhdlbehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project edit_alex_fifo_v1_0
close_project
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
startgroup
current_project radio_periph_lab
create_bd_cell -type ip -vlnv ge.com:user:simple_fifo:1.0 simple_fifo_0
endgroup
set_property location {3 791 682} [get_bd_cells simple_fifo_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins simple_fifo_0/S00_AXIS_LITE]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_tdata] [get_bd_pins full_radio_0/m_axis_tdata]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_tvalid] [get_bd_pins full_radio_0/m_axis_tvalid]
undo
delete_bd_objs [get_bd_intf_nets axis_broadcaster_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins simple_fifo_0/S00_AXIS_STREAM]
delete_bd_objs [get_bd_nets full_radio_0_m_axis_tdata]
delete_bd_objs [get_bd_intf_nets full_radio_0_m_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0
endgroup
set_property location {3.5 1042 471} [get_bd_cells axis_broadcaster_0]
connect_bd_intf_net [get_bd_intf_pins full_radio_0/m_axis] [get_bd_intf_pins axis_broadcaster_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M00_AXIS] [get_bd_intf_pins lowlevel_dac_intfc_0/data_in]
connect_bd_intf_net [get_bd_intf_pins system_ila_0/SLOT_0_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_broadcaster_0/M01_AXIS] [get_bd_intf_pins simple_fifo_0/S00_AXIS_STREAM]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aclk] [get_bd_pins simple_fifo_0/s00_axis_lite_aclk]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_lite_aresetn] [get_bd_pins simple_fifo_0/s00_axis_stream_aresetn]
connect_bd_net [get_bd_pins simple_fifo_0/s00_axis_stream_aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (125 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M02_ACLK]
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_project edit_simple_fifo_v1_0
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
upgrade_ip -vlnv ge.com:user:simple_fifo:1.0 [get_ips  design_1_simple_fifo_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_simple_fifo_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
wait_on_run design_1_simple_fifo_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
assign_bd_address
validate_bd_design
startgroup
set_property -dict [list CONFIG.channels {2}] [get_bd_cells lowlevel_dac_intfc_0]
endgroup
validate_bd_design
startgroup
endgroup
report_ip_status -name ip_status 
save_bd_design
current_project edit_simple_fifo_v1_0
current_project radio_periph_lab
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_lowlevel_dac_intfc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 design_1_lowlevel_dac_intfc_0_0_synth_1 -jobs 6
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_lowlevel_dac_intfc_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.S_TUSER_WIDTH.VALUE_SRC USER CONFIG.M_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC USER CONFIG.HAS_TSTRB.VALUE_SRC USER CONFIG.TDEST_WIDTH.VALUE_SRC USER CONFIG.M_TUSER_WIDTH.VALUE_SRC USER CONFIG.TID_WIDTH.VALUE_SRC USER CONFIG.HAS_TREADY.VALUE_SRC USER CONFIG.HAS_TKEEP.VALUE_SRC USER] [get_bd_cells axis_broadcaster_0]
endgroup
startgroup
endgroup
startgroup
endgroup
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
startgroup
endgroup
set_property offset 0x43C10000 [get_bd_addr_segs {processing_system7_0/Data/SEG_simple_fifo_0_S00_AXIS_LITE_reg}]
open_bd_design {C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name simple_fifo_v1_0_project -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/component.xml
current_project edit_simple_fifo_v1_0
current_project simple_fifo_v1_0_project
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src
set_property -dict [list CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_DATA_DEPTH {8192} CONFIG.C_NUM_OF_PROBES {4} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
generate_target all [get_files  c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 6
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files c:/Users/212581463/work/labs_2021_2/lab7b/ip_repo/simple_fifo_1.0/src/ila_0/ila_0.xci] -directory c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.tmp/simple_fifo_v1_0_project/simple_fifo_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
current_project edit_simple_fifo_v1_0
current_project simple_fifo_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\212581463\work\labs_2021_2\lab7b\ip_repo\simple_fifo_1.0\ge.com_user_simple_fifo_1.0.zip} [ipx::current_core]
current_project edit_simple_fifo_v1_0
close_project
current_project radio_periph_lab
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project simple_fifo_v1_0_project
current_project radio_periph_lab
upgrade_ip -vlnv ge.com:user:simple_fifo:1.0 [get_ips  design_1_simple_fifo_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_simple_fifo_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
wait_on_run design_1_simple_fifo_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_simple_fifo_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_simple_fifo_0_0_synth_1 -jobs 6
wait_on_run design_1_simple_fifo_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files -ipstatic_source_dir C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/modelsim} {questa=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/questa} {riviera=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/riviera} {activehdl=C:/Users/212581463/work/labs_2021_2/lab7b/vivado/radio_periph_lab.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
current_project simple_fifo_v1_0_project
current_project radio_periph_lab
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
close_project
