{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677442894070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677442894074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 12:21:33 2023 " "Processing started: Sun Feb 26 12:21:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677442894074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442894074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442894074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677442894577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677442894577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDCOUNT-a " "Found design unit 1: BCDCOUNT-a" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677442900320 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDCOUNT " "Found entity 1: BCDCOUNT" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677442900320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_diag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_diag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_diag " "Found entity 1: block_diag" {  } { { "block_diag.bdf" "" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/block_diag.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677442900323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block_diag " "Elaborating entity \"block_diag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677442900350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCOUNT BCDCOUNT:inst " "Elaborating entity \"BCDCOUNT\" for hierarchy \"BCDCOUNT:inst\"" {  } { { "block_diag.bdf" "inst" { Schematic "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/block_diag.bdf" { { 368 520 800 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677442900352 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(64) " "VHDL Process Statement warning at alarm_clock.vhd(64): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(72) " "VHDL Process Statement warning at alarm_clock.vhd(72): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY4 alarm_clock.vhd(80) " "VHDL Process Statement warning at alarm_clock.vhd(80): signal \"KEY4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_ON alarm_clock.vhd(91) " "VHDL Process Statement warning at alarm_clock.vhd(91): signal \"CLK_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(93) " "VHDL Process Statement warning at alarm_clock.vhd(93): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(94) " "VHDL Process Statement warning at alarm_clock.vhd(94): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900353 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(95) " "VHDL Process Statement warning at alarm_clock.vhd(95): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(99) " "VHDL Process Statement warning at alarm_clock.vhd(99): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(100) " "VHDL Process Statement warning at alarm_clock.vhd(100): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(102) " "VHDL Process Statement warning at alarm_clock.vhd(102): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(103) " "VHDL Process Statement warning at alarm_clock.vhd(103): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET alarm_clock.vhd(106) " "VHDL Process Statement warning at alarm_clock.vhd(106): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(107) " "VHDL Process Statement warning at alarm_clock.vhd(107): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(108) " "VHDL Process Statement warning at alarm_clock.vhd(108): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_LSD alarm_clock.vhd(110) " "VHDL Process Statement warning at alarm_clock.vhd(110): signal \"SET_LSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET_MSD alarm_clock.vhd(111) " "VHDL Process Statement warning at alarm_clock.vhd(111): signal \"SET_MSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900354 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmMinLSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmMinLSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmMinMSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmMinMSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmHourLSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmHourLSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlarmHourMSD alarm_clock.vhd(78) " "VHDL Process Statement warning at alarm_clock.vhd(78): inferring latch(es) for signal or variable \"AlarmHourMSD\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_TOGGLE alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"ALARM_TOGGLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_HighDigit alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"H_HighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H_LowDigit alarm_clock.vhd(164) " "VHDL Process Statement warning at alarm_clock.vhd(164): signal \"H_LowDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_HighDigit alarm_clock.vhd(165) " "VHDL Process Statement warning at alarm_clock.vhd(165): signal \"M_HighDigit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_READ alarm_clock.vhd(166) " "VHDL Process Statement warning at alarm_clock.vhd(166): signal \"AM_PM_READ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alarm_AM_PM_Flag alarm_clock.vhd(166) " "VHDL Process Statement warning at alarm_clock.vhd(166): signal \"Alarm_AM_PM_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677442900355 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900357 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourMSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourMSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmHourLSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmHourLSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinMSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinMSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[0\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[0\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[1\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[1\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[2\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[2\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlarmMinLSD\[3\] alarm_clock.vhd(78) " "Inferred latch for \"AlarmMinLSD\[3\]\" at alarm_clock.vhd(78)" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900358 "|block_diag|BCDCOUNT:inst"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[3\] BCDCOUNT:inst\|M_HighDigit\[3\]~_emulated BCDCOUNT:inst\|M_HighDigit\[3\]~1 " "Register \"BCDCOUNT:inst\|M_HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[3\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[3\] BCDCOUNT:inst\|H_HighDigit\[3\]~_emulated BCDCOUNT:inst\|H_HighDigit\[3\]~1 " "Register \"BCDCOUNT:inst\|H_HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[3\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_HighDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[0\] BCDCOUNT:inst\|H_HighDigit\[0\]~_emulated BCDCOUNT:inst\|H_HighDigit\[0\]~5 " "Register \"BCDCOUNT:inst\|H_HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[0\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[1\] BCDCOUNT:inst\|H_HighDigit\[1\]~_emulated BCDCOUNT:inst\|H_HighDigit\[1\]~9 " "Register \"BCDCOUNT:inst\|H_HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[1\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_HighDigit\[2\] BCDCOUNT:inst\|H_HighDigit\[2\]~_emulated BCDCOUNT:inst\|H_HighDigit\[2\]~13 " "Register \"BCDCOUNT:inst\|H_HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|H_HighDigit\[2\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[0\] BCDCOUNT:inst\|M_HighDigit\[0\]~_emulated BCDCOUNT:inst\|M_HighDigit\[0\]~5 " "Register \"BCDCOUNT:inst\|M_HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[0\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[1\] BCDCOUNT:inst\|M_HighDigit\[1\]~_emulated BCDCOUNT:inst\|M_HighDigit\[1\]~9 " "Register \"BCDCOUNT:inst\|M_HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[1\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_HighDigit\[2\] BCDCOUNT:inst\|M_HighDigit\[2\]~_emulated BCDCOUNT:inst\|M_HighDigit\[2\]~13 " "Register \"BCDCOUNT:inst\|M_HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|M_HighDigit\[2\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[0\] BCDCOUNT:inst\|H_LowDigit\[0\]~_emulated BCDCOUNT:inst\|H_LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|H_LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[1\] BCDCOUNT:inst\|H_LowDigit\[1\]~_emulated BCDCOUNT:inst\|H_LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|H_LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[2\] BCDCOUNT:inst\|H_LowDigit\[2\]~_emulated BCDCOUNT:inst\|H_LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|H_LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|H_LowDigit\[3\] BCDCOUNT:inst\|H_LowDigit\[3\]~_emulated BCDCOUNT:inst\|H_LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|H_LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|H_LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|H_LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|H_LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[0\] BCDCOUNT:inst\|M_LowDigit\[0\]~_emulated BCDCOUNT:inst\|M_LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|M_LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[1\] BCDCOUNT:inst\|M_LowDigit\[1\]~_emulated BCDCOUNT:inst\|M_LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|M_LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[2\] BCDCOUNT:inst\|M_LowDigit\[2\]~_emulated BCDCOUNT:inst\|M_LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|M_LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|M_LowDigit\[3\] BCDCOUNT:inst\|M_LowDigit\[3\]~_emulated BCDCOUNT:inst\|M_LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|M_LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|M_LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|M_LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|M_LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[0\] BCDCOUNT:inst\|LowDigit\[0\]~_emulated BCDCOUNT:inst\|LowDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|LowDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|LowDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[1\] BCDCOUNT:inst\|LowDigit\[1\]~_emulated BCDCOUNT:inst\|LowDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|LowDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|LowDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[2\] BCDCOUNT:inst\|LowDigit\[2\]~_emulated BCDCOUNT:inst\|LowDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|LowDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|LowDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|LowDigit\[3\] BCDCOUNT:inst\|LowDigit\[3\]~_emulated BCDCOUNT:inst\|LowDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|LowDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|LowDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|LowDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|LowDigit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[0\] BCDCOUNT:inst\|HighDigit\[0\]~_emulated BCDCOUNT:inst\|HighDigit\[0\]~1 " "Register \"BCDCOUNT:inst\|HighDigit\[0\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[0\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[0\]~1\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|HighDigit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[1\] BCDCOUNT:inst\|HighDigit\[1\]~_emulated BCDCOUNT:inst\|HighDigit\[1\]~5 " "Register \"BCDCOUNT:inst\|HighDigit\[1\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[1\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[1\]~5\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|HighDigit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[2\] BCDCOUNT:inst\|HighDigit\[2\]~_emulated BCDCOUNT:inst\|HighDigit\[2\]~9 " "Register \"BCDCOUNT:inst\|HighDigit\[2\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[2\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[2\]~9\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|HighDigit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCDCOUNT:inst\|HighDigit\[3\] BCDCOUNT:inst\|HighDigit\[3\]~_emulated BCDCOUNT:inst\|HighDigit\[3\]~13 " "Register \"BCDCOUNT:inst\|HighDigit\[3\]\" is converted into an equivalent circuit using register \"BCDCOUNT:inst\|HighDigit\[3\]~_emulated\" and latch \"BCDCOUNT:inst\|HighDigit\[3\]~13\"" {  } { { "alarm_clock.vhd" "" { Text "C:/Users/mack-/OneDrive/Documents/UBC/ENPH Year 3/Spring/CPEN 312/Lab 3/Clock/alarm_clock.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677442900657 "|block_diag|BCDCOUNT:inst|HighDigit[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677442900657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677442900732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677442900925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677442900925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677442900956 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677442900956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677442900956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677442900956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677442900967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 12:21:40 2023 " "Processing ended: Sun Feb 26 12:21:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677442900967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677442900967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677442900967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677442900967 ""}
