{"name":"marlin-spade-macro","vers":"0.1.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.12.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.12.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a9a5a9d4df15e393a55f7d5331040765d106f2b85ba61e140b6f4a7e98608308","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-spade-macro","vers":"0.2.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"cac2e15b1baf3b690b90b563082a65c62884ecb01081d372ca04379cf2b9f7df","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-spade-macro","vers":"0.2.1","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a411c84d5058a0f8d278c095a297f2cd492a23e9acde27bcae71bab0198fff40","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-spade-macro","vers":"0.3.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"80eea4b1b0966a6e0907b62ecf2ff111b3435437dce7416f01662a21b773ec7f","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.3.1","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"ed4bbb46b848eac96c3959bac69e147ce17cf0d0f98a4469239fe58c55eb8e9f","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.3.2","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"20ee5e2e73c98663055811010500914832a770be68b2831165adca2d8725cdbe","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.3.3","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"112bf8bb78b33c651f1b8e68d5b91df88be91a3621487a411d281733879cac4a","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.3.4","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"df47f4233c2296cf0684b79cd9a3c2ec4f49e7c4dbd6d7e883fcacd34a12468b","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.4.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1b784d1759a516d306246f673ccb3a363352a4ba5798d2cbdad5c0466d27a56e","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.5.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b3e5afdb22071b2d80d05f27dcdc5bcc9f8868a3091851d952db21f508ae4edd","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.6.0","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"c71e9b65b72a0d8225ed606465cb5a20486e22424e3102d8f868bbbac5b03dd5","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-spade-macro","vers":"0.6.1","deps":[{"name":"camino","req":"^1.1.9","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"marlin-verilator","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"marlin-verilog-macro-builder","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-ast","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"spade-parser","req":"^0.13.0","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"c307805661aa90e11c32386c27c23fd6c914e800bd973d4a283736a2ec23ef6e","features":{},"yanked":false,"rust_version":"1.85"}
