// Seed: 37067227
module module_0 (
    input wire id_0,
    input supply0 id_1
);
  wire id_3;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input supply1 id_2,
    output wire id_3,
    output supply0 id_4,
    input uwire id_5
);
  assign id_3 = (id_5);
  wire id_7;
  assign #(-1 + 1'd0) id_0 = id_1;
  final id_0 <= 1;
  supply1 id_8, id_9, id_10;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_8 = 1 - 1;
endmodule
