# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# ** Error: (vish-42) Unsupported ModelSim library format for "C:/Users/artur/Documents/GitHub/TestDrive/Files/simulation/modelsim/rtl_work". (Format: 4)
# do TestDrive_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Error: (vdel-42) Unsupported ModelSim library format for "C:/Users/artur/Documents/GitHub/TestDrive/Files/simulation/modelsim/rtl_work". (Format: 4)
# 
# ** Warning: (vdel-57) Library 'C:/Users/artur/Documents/GitHub/TestDrive/Files/simulation/modelsim/rtl_work' is missing or is not a valid ModelSim library.
# 
# ** Error: C:/altera/13.1/modelsim_ase/win32aloem/vdel failed.
# Error in macro ./TestDrive_run_msim_rtl_vhdl.do line 4
# C:/altera/13.1/modelsim_ase/win32aloem/vdel failed.
#     while executing
# "vdel -lib rtl_work -all"
#     invoked from within
# "if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }"
# ** Error: (vish-42) Unsupported ModelSim library format for "C:/Users/artur/Documents/GitHub/TestDrive/Files/simulation/modelsim/rtl_work". (Format: 4)
vcom -reportprogress 300 -work work C:/Users/artur/Documents/GitHub/TestDrive/Files/Counters/FSM_Clock.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FSM_Clock
# -- Compiling architecture bhv of FSM_Clock
# ** Error: (vish-42) Unsupported ModelSim library format for "C:/Users/artur/Documents/GitHub/TestDrive/Files/simulation/modelsim/rtl_work". (Format: 4)
vsim work.fsm_clock
# vsim work.fsm_clock 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fsm_clock(bhv)
add wave  \
sim:/fsm_clock/clock_50 \
sim:/fsm_clock/CLK1 \
sim:/fsm_clock/CLK2 \
sim:/fsm_clock/CLK3 \
sim:/fsm_clock/CLK4 \
sim:/fsm_clock/CLK5 \
sim:/fsm_clock/cont1 \
sim:/fsm_clock/cont2 \
sim:/fsm_clock/cont3 \
sim:/fsm_clock/cont4 \
sim:/fsm_clock/cont5
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: unknown  Hostname: LABSDG-M01  ProcessID: 4109
# 
#           Attempting to use alternate WLF file "./wlft7zrhtq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7zrhtq
# 
force -freeze sim:/fsm_clock/clock_50 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
run
run
run
