Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CP0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CP0.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CP0"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : CP0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Status.v" into library work
Parsing module <Status>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Epc.v" into library work
Parsing module <Epc>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Count.v" into library work
Parsing module <Count>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Compare.v" into library work
Parsing module <Compare>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\Cause.v" into library work
Parsing module <Cause>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\MUL_ALU.vf" into library work
Parsing module <MUL_ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CP0>.

Elaborating module <Count>.

Elaborating module <Compare>.
WARNING:HDLCompiler:1127 - "F:\MyProgramme\0arch\PCPU\CP0.v" Line 60: Assignment to timer_int ignored, since the identifier is never used

Elaborating module <Status>.

Elaborating module <Cause>.

Elaborating module <Epc>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CP0>.
    Related source file is "F:\MyProgramme\0arch\PCPU\CP0.v".
INFO:Xst:3210 - "F:\MyProgramme\0arch\PCPU\CP0.v" line 52: Output port <timer_int> of the instance <COMPARE> is unconnected or connected to loadless signal.
    Found 32-bit 8-to-1 multiplexer for signal <_n0047> created at line 28.
    Summary:
	inferred   2 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <Count>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Count.v".
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_1_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Count> synthesized.

Synthesizing Unit <Compare>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Compare.v".
    Found 1-bit register for signal <int_>.
    Found 32-bit register for signal <compare>.
    Found 32-bit comparator equal for signal <count[31]_compare[31]_equal_2_o> created at line 44
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Compare> synthesized.

Synthesizing Unit <Status>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Status.v".
WARNING:Xst:647 - Input <mtcd<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mtcd<21:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mtcd<31:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <IM>.
    Found 1-bit register for signal <ERL>.
    Found 1-bit register for signal <EXL>.
    Found 1-bit register for signal <IE>.
    Found 1-bit register for signal <BEV>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Status> synthesized.

Synthesizing Unit <Cause>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Cause.v".
WARNING:Xst:647 - Input <mtcd<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mtcd<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mtcd<22:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mtcd<30:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IV>.
    Found 5-bit register for signal <HIP>.
    Found 2-bit register for signal <SIP>.
    Found 5-bit register for signal <ExcCode>.
    Found 1-bit register for signal <BD>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Cause> synthesized.

Synthesizing Unit <Epc>.
    Related source file is "F:\MyProgramme\0arch\PCPU\Epc.v".
    Found 32-bit register for signal <epc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Epc> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 7
 2-bit register                                        : 1
 32-bit register                                       : 3
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Count> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 91
 Flip-Flops                                            : 91
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CP0> ...

Optimizing unit <Compare> ...

Optimizing unit <Status> ...

Optimizing unit <Cause> ...

Optimizing unit <Epc> ...
WARNING:Xst:2677 - Node <COMPARE/int_> of sequential type is unconnected in block <CP0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CP0, actual ratio is 0.
FlipFlop STATUS/BEV has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IM_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/ERL has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/EXL has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop STATUS/IE has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/BD has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/IV has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/HIP_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/HIP_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/HIP_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/HIP_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/HIP_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/SIP_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/SIP_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/ExcCode_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/ExcCode_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/ExcCode_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/ExcCode_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop CAUSE/ExcCode_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop EPC/epc_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 180
 Flip-Flops                                            : 180

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CP0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 217
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT3                        : 69
#      LUT5                        : 14
#      LUT6                        : 36
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 180
#      FD                          : 32
#      FDR                         : 88
#      FDRE                        : 8
#      FDSE                        : 52
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 211
#      IBUF                        : 83
#      OBUF                        : 128

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             117  out of  407600     0%  
 Number of Slice LUTs:                  152  out of  203800     0%  
    Number used as Logic:               152  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    154
   Number with an unused Flip Flop:      37  out of    154    24%  
   Number with an unused LUT:             2  out of    154     1%  
   Number of fully used LUT-FF pairs:   115  out of    154    74%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         212
 Number of bonded IOBs:                 212  out of    400    53%  
    IOB Flip Flops/Latches:              63

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 180   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.539ns (Maximum Frequency: 649.667MHz)
   Minimum input arrival time before clock: 1.457ns
   Maximum output required time after clock: 2.045ns
   Maximum combinational path delay: 2.050ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.539ns (frequency: 649.667MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               1.539ns (Levels of Logic = 33)
  Source:            COUNT/count_0 (FF)
  Destination:       COUNT/count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: COUNT/count_0 to COUNT/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.236   0.344  COUNT/count_0 (COUNT/count_0)
     INV:I->O              1   0.054   0.000  COUNT/Mcount_count_lut<0>_INV_0 (COUNT/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.238   0.000  COUNT/Mcount_count_cy<0> (COUNT/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<1> (COUNT/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<2> (COUNT/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<3> (COUNT/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<4> (COUNT/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<5> (COUNT/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<6> (COUNT/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<7> (COUNT/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<8> (COUNT/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<9> (COUNT/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<10> (COUNT/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<11> (COUNT/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<12> (COUNT/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  COUNT/Mcount_count_cy<13> (COUNT/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<14> (COUNT/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<15> (COUNT/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<16> (COUNT/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<17> (COUNT/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<18> (COUNT/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<19> (COUNT/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<20> (COUNT/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<21> (COUNT/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<22> (COUNT/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<23> (COUNT/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<24> (COUNT/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<25> (COUNT/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<26> (COUNT/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<27> (COUNT/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<28> (COUNT/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.014   0.000  COUNT/Mcount_count_cy<29> (COUNT/Mcount_count_cy<29>)
     MUXCY:CI->O           0   0.014   0.000  COUNT/Mcount_count_cy<30> (COUNT/Mcount_count_cy<30>)
     XORCY:CI->O           1   0.262   0.000  COUNT/Mcount_count_xor<31> (Result<31>)
     FD:D                     -0.000          COUNT/count_31
    ----------------------------------------
    Total                      1.539ns (1.195ns logic, 0.344ns route)
                                       (77.6% logic, 22.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1202 / 356
-------------------------------------------------------------------------
Offset:              1.457ns (Levels of Logic = 3)
  Source:            r_reg<2> (PAD)
  Destination:       EPC/epc_31 (FF)
  Destination Clock: clk rising

  Data Path: r_reg<2> to EPC/epc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.000   0.746  r_reg_2_IBUF (r_reg_2_IBUF)
     LUT6:I0->O           32   0.043   0.625  epc_we1 (epc_we)
     LUT3:I0->O            2   0.043   0.000  EPC/Mmux_D[31]_mtcd[31]_mux_1_OUT110 (EPC/D[31]_mtcd[31]_mux_1_OUT<0>)
     FDR:D                    -0.000          EPC/epc_0
    ----------------------------------------
    Total                      1.457ns (0.086ns logic, 1.371ns route)
                                       (5.9% logic, 94.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 180 / 90
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 4)
  Source:            COMPARE/compare_14 (FF)
  Destination:       data_out<14> (PAD)
  Source Clock:      clk rising

  Data Path: COMPARE/compare_14 to data_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             1   0.236   0.495  COMPARE/compare_14 (COMPARE/compare_14)
     LUT5:I2->O            1   0.043   0.350  Mmux_data_out61 (Mmux_data_out6)
     LUT6:I5->O            1   0.043   0.495  Mmux_data_out62 (Mmux_data_out61)
     LUT3:I0->O            1   0.043   0.339  Mmux_data_out63 (data_out_14_OBUF)
     OBUF:I->O                 0.000          data_out_14_OBUF (data_out<14>)
    ----------------------------------------
    Total                      2.045ns (0.365ns logic, 1.680ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 193 / 32
-------------------------------------------------------------------------
Delay:               2.050ns (Levels of Logic = 5)
  Source:            r_reg<2> (PAD)
  Destination:       data_out<14> (PAD)

  Data Path: r_reg<2> to data_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            50   0.000   0.736  r_reg_2_IBUF (r_reg_2_IBUF)
     LUT5:I0->O            1   0.043   0.350  Mmux_data_out210 (Mmux_data_out2)
     LUT6:I5->O            1   0.043   0.495  Mmux_data_out211 (Mmux_data_out21)
     LUT3:I0->O            1   0.043   0.339  Mmux_data_out212 (data_out_10_OBUF)
     OBUF:I->O                 0.000          data_out_10_OBUF (data_out<10>)
    ----------------------------------------
    Total                      2.050ns (0.129ns logic, 1.921ns route)
                                       (6.3% logic, 93.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.539|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.95 secs
 
--> 

Total memory usage is 443512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

