LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY bit_manipulator IS
	PORT(
		X: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
		LOOKUP_TABLE: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		SGN: OUT STD_LOGIC
		);
END bit_manipulator;

ARCHITECTURE arch_bit_manipulator OF bit_manipulator IS
begin
	a: process(X)
	begin
		if X(8) = '0' then
			LOOKUP_TABLE <= X(7 DOWNTO 0);
		else
			LOOKUP_TABLE <= X(7 DOWNTO 0) xor "11111111";
		end if;
	end process a;
	SGN <= X(9);
END ARCHITECTURE;