{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684677920578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684677920578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 17:35:20 2023 " "Processing started: Sun May 21 17:35:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684677920578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684677920578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684677920578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684677922519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(72) " "Verilog HDL warning at SRAMController.v(72): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922684 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(82) " "Verilog HDL warning at SRAMController.v(82): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922685 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(100) " "Verilog HDL warning at SRAMController.v(100): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(106) " "Verilog HDL warning at SRAMController.v(106): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(112) " "Verilog HDL warning at SRAMController.v(112): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922687 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(119) " "Verilog HDL warning at SRAMController.v(119): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(126) " "Verilog HDL warning at SRAMController.v(126): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(133) " "Verilog HDL warning at SRAMController.v(133): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_high READ_HIGH SRAMController.v(49) " "Verilog HDL Declaration information at SRAMController.v(49): object \"read_high\" differs only in case from object \"READ_HIGH\" in the same scope" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684677922690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ready READY SRAMController.v(37) " "Verilog HDL Declaration information at SRAMController.v(37): object \"Ready\" differs only in case from object \"READY\" in the same scope" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684677922690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.v" "" { Text "C:/University/CA Lab/ARM-main/SRAMController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922705 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(24) " "Verilog HDL warning at SRAM.v(24): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/University/CA Lab/ARM-main/SRAM.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1684677922710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/University/CA Lab/ARM-main/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "val2gen.v 1 1 " "Found 1 design units, including 1 entities, in source file val2gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "Val2Gen.v" "" { Text "C:/University/CA Lab/ARM-main/Val2Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "C:/University/CA Lab/ARM-main/TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusregister.v 1 1 " "Found 1 design units, including 1 entities, in source file statusregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusRegister " "Found entity 1: StatusRegister" {  } { { "StatusRegister.v" "" { Text "C:/University/CA Lab/ARM-main/StatusRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/University/CA Lab/ARM-main/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetectionUnit.v" "" { Text "C:/University/CA Lab/ARM-main/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.v" "" { Text "C:/University/CA Lab/ARM-main/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera.v 1 1 " "Found 1 design units, including 1 entities, in source file altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera " "Found entity 1: Altera" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/University/CA Lab/ARM-main/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/University/CA Lab/ARM-main/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "Mux_2_1.v" "" { Text "C:/University/CA Lab/ARM-main/Mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "MEM_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Reg " "Found entity 1: MEM_Reg" {  } { { "MEM_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/MEM_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instru_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instru_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instru_mem " "Found entity 1: Instru_mem" {  } { { "Instru_mem.v" "" { Text "C:/University/CA Lab/ARM-main/Instru_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "IF_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Reg " "Found entity 1: IF_Reg" {  } { { "IF_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/IF_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "ID_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Reg " "Found entity 1: ID_Reg" {  } { { "ID_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/ID_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "EXE_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Reg " "Found entity 1: EXE_Reg" {  } { { "EXE_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/EXE_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/University/CA Lab/ARM-main/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/University/CA Lab/ARM-main/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3-1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3-1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_1 " "Found entity 1: Mux_3_1" {  } { { "Mux_3-1.v" "" { Text "C:/University/CA Lab/ARM-main/Mux_3-1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677922892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677922892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera " "Elaborating entity \"Altera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684677923619 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Altera.V(187) " "Output port \"HEX0\" at Altera.V(187) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Altera.V(188) " "Output port \"HEX1\" at Altera.V(188) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Altera.V(189) " "Output port \"HEX2\" at Altera.V(189) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Altera.V(190) " "Output port \"HEX3\" at Altera.V(190) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Altera.V(191) " "Output port \"HEX4\" at Altera.V(191) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Altera.V(192) " "Output port \"HEX5\" at Altera.V(192) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Altera.V(193) " "Output port \"HEX6\" at Altera.V(193) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Altera.V(194) " "Output port \"HEX7\" at Altera.V(194) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Altera.V(196) " "Output port \"LEDG\" at Altera.V(196) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Altera.V(197) " "Output port \"LEDR\" at Altera.V(197) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Altera.V(206) " "Output port \"DRAM_ADDR\" at Altera.V(206) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923633 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR Altera.V(219) " "Output port \"FL_ADDR\" at Altera.V(219) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR Altera.V(234) " "Output port \"OTG_ADDR\" at Altera.V(234) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Altera.V(276) " "Output port \"VGA_R\" at Altera.V(276) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Altera.V(277) " "Output port \"VGA_G\" at Altera.V(277) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Altera.V(278) " "Output port \"VGA_B\" at Altera.V(278) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Altera.V(207) " "Output port \"DRAM_LDQM\" at Altera.V(207) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Altera.V(208) " "Output port \"DRAM_UDQM\" at Altera.V(208) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Altera.V(209) " "Output port \"DRAM_WE_N\" at Altera.V(209) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Altera.V(210) " "Output port \"DRAM_CAS_N\" at Altera.V(210) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Altera.V(211) " "Output port \"DRAM_RAS_N\" at Altera.V(211) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Altera.V(212) " "Output port \"DRAM_CS_N\" at Altera.V(212) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 Altera.V(213) " "Output port \"DRAM_BA_0\" at Altera.V(213) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 Altera.V(214) " "Output port \"DRAM_BA_1\" at Altera.V(214) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Altera.V(215) " "Output port \"DRAM_CLK\" at Altera.V(215) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923634 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Altera.V(216) " "Output port \"DRAM_CKE\" at Altera.V(216) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N Altera.V(220) " "Output port \"FL_WE_N\" at Altera.V(220) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N Altera.V(221) " "Output port \"FL_RST_N\" at Altera.V(221) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N Altera.V(222) " "Output port \"FL_OE_N\" at Altera.V(222) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N Altera.V(223) " "Output port \"FL_CE_N\" at Altera.V(223) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N Altera.V(235) " "Output port \"OTG_CS_N\" at Altera.V(235) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N Altera.V(236) " "Output port \"OTG_RD_N\" at Altera.V(236) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N Altera.V(237) " "Output port \"OTG_WR_N\" at Altera.V(237) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N Altera.V(238) " "Output port \"OTG_RST_N\" at Altera.V(238) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED Altera.V(239) " "Output port \"OTG_FSPEED\" at Altera.V(239) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED Altera.V(240) " "Output port \"OTG_LSPEED\" at Altera.V(240) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N Altera.V(245) " "Output port \"OTG_DACK0_N\" at Altera.V(245) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N Altera.V(246) " "Output port \"OTG_DACK1_N\" at Altera.V(246) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON Altera.V(249) " "Output port \"LCD_ON\" at Altera.V(249) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON Altera.V(250) " "Output port \"LCD_BLON\" at Altera.V(250) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW Altera.V(251) " "Output port \"LCD_RW\" at Altera.V(251) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923635 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN Altera.V(252) " "Output port \"LCD_EN\" at Altera.V(252) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS Altera.V(253) " "Output port \"LCD_RS\" at Altera.V(253) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO Altera.V(269) " "Output port \"TDO\" at Altera.V(269) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Altera.V(261) " "Output port \"I2C_SCLK\" at Altera.V(261) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Altera.V(271) " "Output port \"VGA_CLK\" at Altera.V(271) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Altera.V(272) " "Output port \"VGA_HS\" at Altera.V(272) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Altera.V(273) " "Output port \"VGA_VS\" at Altera.V(273) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK Altera.V(274) " "Output port \"VGA_BLANK\" at Altera.V(274) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC Altera.V(275) " "Output port \"VGA_SYNC\" at Altera.V(275) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD Altera.V(281) " "Output port \"ENET_CMD\" at Altera.V(281) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N Altera.V(282) " "Output port \"ENET_CS_N\" at Altera.V(282) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N Altera.V(283) " "Output port \"ENET_WR_N\" at Altera.V(283) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N Altera.V(284) " "Output port \"ENET_RD_N\" at Altera.V(284) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N Altera.V(285) " "Output port \"ENET_RST_N\" at Altera.V(285) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK Altera.V(287) " "Output port \"ENET_CLK\" at Altera.V(287) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Altera.V(292) " "Output port \"AUD_DACDAT\" at Altera.V(292) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Altera.V(294) " "Output port \"AUD_XCK\" at Altera.V(294) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923636 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET Altera.V(299) " "Output port \"TD_RESET\" at Altera.V(299) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684677923637 "|Altera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM ARM:AR " "Elaborating entity \"ARM\" for hierarchy \"ARM:AR\"" {  } { { "Altera.V" "AR" { Text "C:/University/CA Lab/ARM-main/Altera.V" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage ARM:AR\|IF_Stage:if_st " "Elaborating entity \"IF_Stage\" for hierarchy \"ARM:AR\|IF_Stage:if_st\"" {  } { { "ARM.v" "if_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ARM:AR\|IF_Stage:if_st\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|PC:pc_inst\"" {  } { { "IF_Stage.v" "pc_inst" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ARM:AR\|IF_Stage:if_st\|Adder:adder_pc_4 " "Elaborating entity \"Adder\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Adder:adder_pc_4\"" {  } { { "IF_Stage.v" "adder_pc_4" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|IF_Stage:if_st\|Mux_2_1:mux_2_1_inst " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Mux_2_1:mux_2_1_inst\"" {  } { { "IF_Stage.v" "mux_2_1_inst" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instru_mem ARM:AR\|IF_Stage:if_st\|Instru_mem:inst_mem " "Elaborating entity \"Instru_mem\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Instru_mem:inst_mem\"" {  } { { "IF_Stage.v" "inst_mem" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923675 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Instru_mem.v(10) " "Verilog HDL Case Statement warning at Instru_mem.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Instru_mem.v" "" { Text "C:/University/CA Lab/ARM-main/Instru_mem.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1684677923677 "|Altera|ARM:AR|IF_Stage:if_st|Instru_mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Reg ARM:AR\|IF_Reg:if_re " "Elaborating entity \"IF_Reg\" for hierarchy \"ARM:AR\|IF_Reg:if_re\"" {  } { { "ARM.v" "if_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection ARM:AR\|HazardDetection:HDU " "Elaborating entity \"HazardDetection\" for hierarchy \"ARM:AR\|HazardDetection:HDU\"" {  } { { "ARM.v" "HDU" { Text "C:/University/CA Lab/ARM-main/ARM.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923690 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forward_EN HazardDetectionUnit.v(17) " "Verilog HDL Always Construct warning at HazardDetectionUnit.v(17): variable \"Forward_EN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetectionUnit.v" "" { Text "C:/University/CA Lab/ARM-main/HazardDetectionUnit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684677923691 "|Altera|ARM:AR|HazardDetection:HDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ARM:AR\|ID_Stage:id_st " "Elaborating entity \"ID_Stage\" for hierarchy \"ARM:AR\|ID_Stage:id_st\"" {  } { { "ARM.v" "id_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARM:AR\|ID_Stage:id_st\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|ControlUnit:CU\"" {  } { { "ID_Stage.v" "CU" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923701 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(53) " "Verilog HDL Case Statement warning at ControlUnit.v(53): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684677923702 "|Altera|ARM:AR|ID_Stage:id_st|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(44) " "Verilog HDL Case Statement warning at ControlUnit.v(44): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684677923702 "|Altera|ARM:AR|ID_Stage:id_st|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ARM:AR\|ID_Stage:id_st\|Condition_Check:CC " "Elaborating entity \"Condition_Check\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Condition_Check:CC\"" {  } { { "ID_Stage.v" "CC" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_CU_out " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_CU_out\"" {  } { { "ID_Stage.v" "Mux_CU_out" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_src2 " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_src2\"" {  } { { "ID_Stage.v" "Mux_src2" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARM:AR\|ID_Stage:id_st\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|RegisterFile:RF\"" {  } { { "ID_Stage.v" "RF" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Reg ARM:AR\|ID_Reg:id_re " "Elaborating entity \"ID_Reg\" for hierarchy \"ARM:AR\|ID_Reg:id_re\"" {  } { { "ARM.v" "id_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage ARM:AR\|EXE_Stage:exe_st " "Elaborating entity \"EXE_Stage\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\"" {  } { { "ARM.v" "exe_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_1 ARM:AR\|EXE_Stage:exe_st\|Mux_3_1:MX1 " "Elaborating entity \"Mux_3_1\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|Mux_3_1:MX1\"" {  } { { "EXE_Stage.v" "MX1" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Gen ARM:AR\|EXE_Stage:exe_st\|Val2Gen:V2G " "Elaborating entity \"Val2Gen\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|Val2Gen:V2G\"" {  } { { "EXE_Stage.v" "V2G" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM:AR\|EXE_Stage:exe_st\|ALU:OALU " "Elaborating entity \"ALU\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|ALU:OALU\"" {  } { { "EXE_Stage.v" "OALU" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923785 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(56) " "Verilog HDL Case Statement warning at ALU.v(56): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1684677923789 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(63) " "Verilog HDL Case Statement warning at ALU.v(63): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1684677923789 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(64) " "Verilog HDL Case Statement warning at ALU.v(64): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1684677923789 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(71) " "Verilog HDL Case Statement warning at ALU.v(71): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1684677923789 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684677923789 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Reg ARM:AR\|EXE_Reg:exe_re " "Elaborating entity \"EXE_Reg\" for hierarchy \"ARM:AR\|EXE_Reg:exe_re\"" {  } { { "ARM.v" "exe_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusRegister ARM:AR\|StatusRegister:SR " "Elaborating entity \"StatusRegister\" for hierarchy \"ARM:AR\|StatusRegister:SR\"" {  } { { "ARM.v" "SR" { Text "C:/University/CA Lab/ARM-main/ARM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ARM:AR\|ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ARM:AR\|ForwardingUnit:FU\"" {  } { { "ARM.v" "FU" { Text "C:/University/CA Lab/ARM-main/ARM.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage ARM:AR\|MEM_Stage:mem_st " "Elaborating entity \"MEM_Stage\" for hierarchy \"ARM:AR\|MEM_Stage:mem_st\"" {  } { { "ARM.v" "mem_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|MEM_Stage:mem_st\|Mux_2_1:MUXWB " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|MEM_Stage:mem_st\|Mux_2_1:MUXWB\"" {  } { { "MEM_Stage.v" "MUXWB" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController ARM:AR\|MEM_Stage:mem_st\|SRAMController:SC " "Elaborating entity \"SRAMController\" for hierarchy \"ARM:AR\|MEM_Stage:mem_st\|SRAMController:SC\"" {  } { { "MEM_Stage.v" "SC" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Reg ARM:AR\|MEM_Reg:mem_re " "Elaborating entity \"MEM_Reg\" for hierarchy \"ARM:AR\|MEM_Reg:mem_re\"" {  } { { "ARM.v" "mem_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage ARM:AR\|WB_Stage:wb_st " "Elaborating entity \"WB_Stage\" for hierarchy \"ARM:AR\|WB_Stage:wb_st\"" {  } { { "ARM.v" "wb_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684677923983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uv14 " "Found entity 1: altsyncram_uv14" {  } { { "db/altsyncram_uv14.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/altsyncram_uv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677927657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677927657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kq1 " "Found entity 1: altsyncram_6kq1" {  } { { "db/altsyncram_6kq1.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/altsyncram_6kq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677927810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677927810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677928091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677928091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677928242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677928242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cntr_odi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677928440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677928440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677928538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677928538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677932096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677932096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677932194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677932194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677932347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677932347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/University/CA Lab/ARM-main/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684677932447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684677932447 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684677932775 ""}
