{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572532886512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572532886514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 10:41:26 2019 " "Processing started: Thu Oct 31 10:41:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572532886514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572532886514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CombinedASU1 -c CombinedASU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572532886514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1572532886882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU1 " "Found entity 1: CombinedASU1" {  } { { "CombinedASU1.bdf" "" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572532887214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASU-Behavior " "Found design unit 1: ASU-Behavior" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASU " "Found entity 1: ASU" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572532887712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C.vhd 2 1 " "Found 2 design units, including 1 entities, in source file C.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behavior " "Found design unit 1: C-Behavior" {  } { { "C.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/C.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887741 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "C.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/C.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572532887741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CombinedASU2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CombinedASU2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CombinedASU2 " "Found entity 1: CombinedASU2" {  } { { "CombinedASU2.bdf" "" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572532887759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887786 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572532887786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572532887786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CombinedASU1 " "Elaborating entity \"CombinedASU1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572532887919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASU ASU:inst " "Elaborating entity \"ASU\" for hierarchy \"ASU:inst\"" {  } { { "CombinedASU1.bdf" "inst" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 200 368 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532887926 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(19) " "VHDL Process Statement warning at ASU.vhd(19): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887928 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(19) " "VHDL Process Statement warning at ASU.vhd(19): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887928 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(20) " "VHDL Process Statement warning at ASU.vhd(20): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887928 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(21) " "VHDL Process Statement warning at ASU.vhd(21): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887928 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(22) " "VHDL Process Statement warning at ASU.vhd(22): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887928 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(27) " "VHDL Process Statement warning at ASU.vhd(27): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(28) " "VHDL Process Statement warning at ASU.vhd(28): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(29) " "VHDL Process Statement warning at ASU.vhd(29): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y ASU.vhd(30) " "VHDL Process Statement warning at ASU.vhd(30): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X ASU.vhd(32) " "VHDL Process Statement warning at ASU.vhd(32): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp ASU.vhd(32) " "VHDL Process Statement warning at ASU.vhd(32): signal \"comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(33) " "VHDL Process Statement warning at ASU.vhd(33): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum ASU.vhd(34) " "VHDL Process Statement warning at ASU.vhd(34): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ASU.vhd(16) " "VHDL Process Statement warning at ASU.vhd(16): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGN ASU.vhd(16) " "VHDL Process Statement warning at ASU.vhd(16): inferring latch(es) for signal or variable \"SIGN\", which holds its previous value in one or more paths through the process" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572532887929 "|ASU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp ASU.vhd(16) " "VHDL Process Statement warning at ASU.vhd(16): inferring latch(es) for signal or variable \"comp\", which holds its previous value in one or more paths through the process" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[0\] ASU.vhd(16) " "Inferred latch for \"comp\[0\]\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[1\] ASU.vhd(16) " "Inferred latch for \"comp\[1\]\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[2\] ASU.vhd(16) " "Inferred latch for \"comp\[2\]\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[3\] ASU.vhd(16) " "Inferred latch for \"comp\[3\]\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN ASU.vhd(16) " "Inferred latch for \"SIGN\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ASU.vhd(16) " "Inferred latch for \"Cout\" at ASU.vhd(16)" {  } { { "ASU.vhd" "" { Text "/home/student2/a325pate/COE328Lab3/ASU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1572532887930 "|ASU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532887933 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[1\] inst2 " "Port \"led2\[1\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[2\] inst2 " "Port \"led2\[2\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[3\] inst2 " "Port \"led2\[3\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[4\] inst2 " "Port \"led2\[4\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[5\] inst2 " "Port \"led2\[5\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[6\] inst2 " "Port \"led2\[6\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "led2\[7\] inst2 " "Port \"led2\[7\]\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "neg1 inst2 " "Port \"neg1\" does not exist in macrofunction \"inst2\"" {  } { { "CombinedASU1.bdf" "inst2" { Schematic "/home/student2/a325pate/COE328Lab3/CombinedASU1.bdf" { { 120 504 672 200 "inst2" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572532888047 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572532888349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 31 10:41:28 2019 " "Processing ended: Thu Oct 31 10:41:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572532888349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572532888349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572532888349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572532888349 ""}
