

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Apr 13 14:25:33 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Version 2.40
    17                           ; Generated 04/07/2022 GMT
    18                           ; 
    19                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     
    52                           	psect	idataCOMRAM
    53   007FAB                     __pidataCOMRAM:
    54                           	callstack 0
    55                           
    56                           ;initializer for _a
    57   007FAB  0A                 	db	10
    58   000000                     _LATD	set	3980
    59   000000                     _TRISD	set	3989
    60   000000                     _RC0	set	31760
    61                           
    62                           ; #config settings
    63                           
    64                           	psect	cinit
    65   007FAC                     __pcinit:
    66                           	callstack 0
    67   007FAC                     start_initialization:
    68                           	callstack 0
    69   007FAC                     __initialization:
    70                           	callstack 0
    71                           
    72                           ; Initialize objects allocated to COMRAM (1 bytes)
    73                           ; load TBLPTR registers with __pidataCOMRAM
    74   007FAC  0EAB               	movlw	low __pidataCOMRAM
    75   007FAE  6EF6               	movwf	tblptrl,c
    76   007FB0  0E7F               	movlw	high __pidataCOMRAM
    77   007FB2  6EF7               	movwf	tblptrh,c
    78   007FB4  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
    79   007FB6  6EF8               	movwf	tblptru,c
    80   007FB8  0009               	tblrd		*+	;fetch initializer
    81   007FBA  CFF5 F01D          	movff	tablat,__pdataCOMRAM
    82                           
    83                           ; Clear objects allocated to COMRAM (26 bytes)
    84   007FBE  EE00  F001         	lfsr	0,__pbssCOMRAM
    85   007FC2  0E1A               	movlw	26
    86   007FC4                     clear_0:
    87   007FC4  6AEE               	clrf	postinc0,c
    88   007FC6  06E8               	decf	wreg,f,c
    89   007FC8  E1FD               	bnz	clear_0
    90   007FCA                     end_of_initialization:
    91                           	callstack 0
    92   007FCA                     __end_of__initialization:
    93                           	callstack 0
    94   007FCA  0100               	movlb	0
    95   007FCC  EFE8  F03F         	goto	_main	;jump to C main() function
    96                           
    97                           	psect	bssCOMRAM
    98   000001                     __pbssCOMRAM:
    99                           	callstack 0
   100   000001                     _g:
   101                           	callstack 0
   102   000001                     	ds	12
   103   00000D                     _c:
   104                           	callstack 0
   105   00000D                     	ds	4
   106   000011                     _f:
   107                           	callstack 0
   108   000011                     	ds	3
   109   000014                     _d:
   110                           	callstack 0
   111   000014                     	ds	3
   112   000017                     _h:
   113                           	callstack 0
   114   000017                     	ds	2
   115   000019                     _b:
   116                           	callstack 0
   117   000019                     	ds	2
   118                           
   119                           	psect	dataCOMRAM
   120   00001D                     __pdataCOMRAM:
   121                           	callstack 0
   122   00001D                     _a:
   123                           	callstack 0
   124   00001D                     	ds	1
   125                           
   126                           	psect	cstackCOMRAM
   127   00001B                     __pcstackCOMRAM:
   128                           	callstack 0
   129   00001B                     ??_main:
   130                           
   131                           ; 1 bytes @ 0x0
   132   00001B                     	ds	2
   133                           
   134 ;;
   135 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   136 ;;
   137 ;; *************** function _main *****************
   138 ;; Defined at:
   139 ;;		line 16 in file "Lab1G1_C.c"
   140 ;; Parameters:    Size  Location     Type
   141 ;;		None
   142 ;; Auto vars:     Size  Location     Type
   143 ;;		None
   144 ;; Return value:  Size  Location     Type
   145 ;;                  1    wreg      void 
   146 ;; Registers used:
   147 ;;		wreg, status,2
   148 ;; Tracked objects:
   149 ;;		On entry : 0/0
   150 ;;		On exit  : 0/0
   151 ;;		Unchanged: 0/0
   152 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   153 ;;      Params:         0       0       0       0       0       0       0       0       0
   154 ;;      Locals:         0       0       0       0       0       0       0       0       0
   155 ;;      Temps:          2       0       0       0       0       0       0       0       0
   156 ;;      Totals:         2       0       0       0       0       0       0       0       0
   157 ;;Total ram usage:        2 bytes
   158 ;; This function calls:
   159 ;;		Nothing
   160 ;; This function is called by:
   161 ;;		Startup code after reset
   162 ;; This function uses a non-reentrant model
   163 ;;
   164                           
   165                           	psect	text0
   166   007FD0                     __ptext0:
   167                           	callstack 0
   168   007FD0                     _main:
   169                           	callstack 31
   170                           
   171                           ;Lab1G1_C.c: 17: TRISD=0;
   172                           
   173                           ;incstack = 0
   174   007FD0  0E00               	movlw	0
   175   007FD2  6E95               	movwf	149,c	;volatile
   176   007FD4                     l27:
   177                           
   178                           ;Lab1G1_C.c: 20: LATD=0b00000001;
   179   007FD4  0E01               	movlw	1
   180   007FD6  6E8C               	movwf	140,c	;volatile
   181   007FD8                     l28:
   182   007FD8  B082               	btfsc	3970,0,c	;volatile
   183   007FDA  D7FE               	goto	l28
   184                           
   185                           ;Lab1G1_C.c: 22: _delay((unsigned long)((3000)*(1000000/4000.0)));
   186   007FDC  0E04               	movlw	4
   187   007FDE  6E1C               	movwf	(??_main+1)^0,c
   188   007FE0  0ECF               	movlw	207
   189   007FE2  6E1B               	movwf	??_main^0,c
   190   007FE4  0E02               	movlw	2
   191   007FE6                     u27:
   192   007FE6  2EE8               	decfsz	wreg,f,c
   193   007FE8  D7FE               	bra	u27
   194   007FEA  2E1B               	decfsz	??_main^0,f,c
   195   007FEC  D7FC               	bra	u27
   196   007FEE  2E1C               	decfsz	(??_main+1)^0,f,c
   197   007FF0  D7FA               	bra	u27
   198                           
   199                           ;Lab1G1_C.c: 23: LATD=0b00000010;
   200   007FF2  0E02               	movlw	2
   201   007FF4  6E8C               	movwf	140,c	;volatile
   202                           
   203                           ;Lab1G1_C.c: 24: LATD=0b00000100;
   204   007FF6  0E04               	movlw	4
   205   007FF8  6E8C               	movwf	140,c	;volatile
   206                           
   207                           ;Lab1G1_C.c: 25: LATD=0b00000110;
   208   007FFA  0E06               	movlw	6
   209   007FFC  6E8C               	movwf	140,c	;volatile
   210   007FFE  D7EA               	goto	l27
   211   008000                     __end_of_main:
   212                           	callstack 0
   213   000000                     
   214                           	psect	rparam
   215   000000                     
   216                           	psect	idloc
   217                           
   218                           ;Config register IDLOC0 @ 0x200000
   219                           ;	unspecified, using default values
   220   200000                     	org	2097152
   221   200000  FF                 	db	255
   222                           
   223                           ;Config register IDLOC1 @ 0x200001
   224                           ;	unspecified, using default values
   225   200001                     	org	2097153
   226   200001  FF                 	db	255
   227                           
   228                           ;Config register IDLOC2 @ 0x200002
   229                           ;	unspecified, using default values
   230   200002                     	org	2097154
   231   200002  FF                 	db	255
   232                           
   233                           ;Config register IDLOC3 @ 0x200003
   234                           ;	unspecified, using default values
   235   200003                     	org	2097155
   236   200003  FF                 	db	255
   237                           
   238                           ;Config register IDLOC4 @ 0x200004
   239                           ;	unspecified, using default values
   240   200004                     	org	2097156
   241   200004  FF                 	db	255
   242                           
   243                           ;Config register IDLOC5 @ 0x200005
   244                           ;	unspecified, using default values
   245   200005                     	org	2097157
   246   200005  FF                 	db	255
   247                           
   248                           ;Config register IDLOC6 @ 0x200006
   249                           ;	unspecified, using default values
   250   200006                     	org	2097158
   251   200006  FF                 	db	255
   252                           
   253                           ;Config register IDLOC7 @ 0x200007
   254                           ;	unspecified, using default values
   255   200007                     	org	2097159
   256   200007  FF                 	db	255
   257                           
   258                           	psect	config
   259                           
   260                           ;Config register CONFIG1L @ 0x300000
   261                           ;	unspecified, using default values
   262                           ;	PLL Prescaler Selection bits
   263                           ;	PLLDIV = 0x0, unprogrammed default
   264                           ;	System Clock Postscaler Selection bits
   265                           ;	CPUDIV = 0x0, unprogrammed default
   266                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   267                           ;	USBDIV = 0x0, unprogrammed default
   268   300000                     	org	3145728
   269   300000  00                 	db	0
   270                           
   271                           ;Config register CONFIG1H @ 0x300001
   272                           ;	Oscillator Selection bits
   273                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   274                           ;	Fail-Safe Clock Monitor Enable bit
   275                           ;	FCMEN = 0x0, unprogrammed default
   276                           ;	Internal/External Oscillator Switchover bit
   277                           ;	IESO = 0x0, unprogrammed default
   278   300001                     	org	3145729
   279   300001  09                 	db	9
   280                           
   281                           ;Config register CONFIG2L @ 0x300002
   282                           ;	unspecified, using default values
   283                           ;	Power-up Timer Enable bit
   284                           ;	PWRT = 0x1, unprogrammed default
   285                           ;	Brown-out Reset Enable bits
   286                           ;	BOR = 0x3, unprogrammed default
   287                           ;	Brown-out Reset Voltage bits
   288                           ;	BORV = 0x3, unprogrammed default
   289                           ;	USB Voltage Regulator Enable bit
   290                           ;	VREGEN = 0x0, unprogrammed default
   291   300002                     	org	3145730
   292   300002  1F                 	db	31
   293                           
   294                           ;Config register CONFIG2H @ 0x300003
   295                           ;	Watchdog Timer Enable bit
   296                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   297                           ;	Watchdog Timer Postscale Select bits
   298                           ;	WDTPS = 0xF, unprogrammed default
   299   300003                     	org	3145731
   300   300003  1E                 	db	30
   301                           
   302                           ; Padding undefined space
   303   300004                     	org	3145732
   304   300004  FF                 	db	255
   305                           
   306                           ;Config register CONFIG3H @ 0x300005
   307                           ;	unspecified, using default values
   308                           ;	CCP2 MUX bit
   309                           ;	CCP2MX = 0x1, unprogrammed default
   310                           ;	PORTB A/D Enable bit
   311                           ;	PBADEN = 0x1, unprogrammed default
   312                           ;	Low-Power Timer 1 Oscillator Enable bit
   313                           ;	LPT1OSC = 0x0, unprogrammed default
   314                           ;	MCLR Pin Enable bit
   315                           ;	MCLRE = 0x1, unprogrammed default
   316   300005                     	org	3145733
   317   300005  83                 	db	131
   318                           
   319                           ;Config register CONFIG4L @ 0x300006
   320                           ;	unspecified, using default values
   321                           ;	Stack Full/Underflow Reset Enable bit
   322                           ;	STVREN = 0x1, unprogrammed default
   323                           ;	Single-Supply ICSP Enable bit
   324                           ;	LVP = 0x1, unprogrammed default
   325                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   326                           ;	ICPRT = 0x0, unprogrammed default
   327                           ;	Extended Instruction Set Enable bit
   328                           ;	XINST = 0x0, unprogrammed default
   329                           ;	Background Debugger Enable bit
   330                           ;	DEBUG = 0x1, unprogrammed default
   331   300006                     	org	3145734
   332   300006  85                 	db	133
   333                           
   334                           ; Padding undefined space
   335   300007                     	org	3145735
   336   300007  FF                 	db	255
   337                           
   338                           ;Config register CONFIG5L @ 0x300008
   339                           ;	unspecified, using default values
   340                           ;	Code Protection bit
   341                           ;	CP0 = 0x1, unprogrammed default
   342                           ;	Code Protection bit
   343                           ;	CP1 = 0x1, unprogrammed default
   344                           ;	Code Protection bit
   345                           ;	CP2 = 0x1, unprogrammed default
   346                           ;	Code Protection bit
   347                           ;	CP3 = 0x1, unprogrammed default
   348   300008                     	org	3145736
   349   300008  0F                 	db	15
   350                           
   351                           ;Config register CONFIG5H @ 0x300009
   352                           ;	unspecified, using default values
   353                           ;	Boot Block Code Protection bit
   354                           ;	CPB = 0x1, unprogrammed default
   355                           ;	Data EEPROM Code Protection bit
   356                           ;	CPD = 0x1, unprogrammed default
   357   300009                     	org	3145737
   358   300009  C0                 	db	192
   359                           
   360                           ;Config register CONFIG6L @ 0x30000A
   361                           ;	unspecified, using default values
   362                           ;	Write Protection bit
   363                           ;	WRT0 = 0x1, unprogrammed default
   364                           ;	Write Protection bit
   365                           ;	WRT1 = 0x1, unprogrammed default
   366                           ;	Write Protection bit
   367                           ;	WRT2 = 0x1, unprogrammed default
   368                           ;	Write Protection bit
   369                           ;	WRT3 = 0x1, unprogrammed default
   370   30000A                     	org	3145738
   371   30000A  0F                 	db	15
   372                           
   373                           ;Config register CONFIG6H @ 0x30000B
   374                           ;	unspecified, using default values
   375                           ;	Configuration Register Write Protection bit
   376                           ;	WRTC = 0x1, unprogrammed default
   377                           ;	Boot Block Write Protection bit
   378                           ;	WRTB = 0x1, unprogrammed default
   379                           ;	Data EEPROM Write Protection bit
   380                           ;	WRTD = 0x1, unprogrammed default
   381   30000B                     	org	3145739
   382   30000B  E0                 	db	224
   383                           
   384                           ;Config register CONFIG7L @ 0x30000C
   385                           ;	unspecified, using default values
   386                           ;	Table Read Protection bit
   387                           ;	EBTR0 = 0x1, unprogrammed default
   388                           ;	Table Read Protection bit
   389                           ;	EBTR1 = 0x1, unprogrammed default
   390                           ;	Table Read Protection bit
   391                           ;	EBTR2 = 0x1, unprogrammed default
   392                           ;	Table Read Protection bit
   393                           ;	EBTR3 = 0x1, unprogrammed default
   394   30000C                     	org	3145740
   395   30000C  0F                 	db	15
   396                           
   397                           ;Config register CONFIG7H @ 0x30000D
   398                           ;	unspecified, using default values
   399                           ;	Boot Block Table Read Protection bit
   400                           ;	EBTRB = 0x1, unprogrammed default
   401   30000D                     	org	3145741
   402   30000D  40                 	db	64
   403                           tosu	equ	0xFFF
   404                           tosh	equ	0xFFE
   405                           tosl	equ	0xFFD
   406                           stkptr	equ	0xFFC
   407                           pclatu	equ	0xFFB
   408                           pclath	equ	0xFFA
   409                           pcl	equ	0xFF9
   410                           tblptru	equ	0xFF8
   411                           tblptrh	equ	0xFF7
   412                           tblptrl	equ	0xFF6
   413                           tablat	equ	0xFF5
   414                           prodh	equ	0xFF4
   415                           prodl	equ	0xFF3
   416                           indf0	equ	0xFEF
   417                           postinc0	equ	0xFEE
   418                           postdec0	equ	0xFED
   419                           preinc0	equ	0xFEC
   420                           plusw0	equ	0xFEB
   421                           fsr0h	equ	0xFEA
   422                           fsr0l	equ	0xFE9
   423                           wreg	equ	0xFE8
   424                           indf1	equ	0xFE7
   425                           postinc1	equ	0xFE6
   426                           postdec1	equ	0xFE5
   427                           preinc1	equ	0xFE4
   428                           plusw1	equ	0xFE3
   429                           fsr1h	equ	0xFE2
   430                           fsr1l	equ	0xFE1
   431                           bsr	equ	0xFE0
   432                           indf2	equ	0xFDF
   433                           postinc2	equ	0xFDE
   434                           postdec2	equ	0xFDD
   435                           preinc2	equ	0xFDC
   436                           plusw2	equ	0xFDB
   437                           fsr2h	equ	0xFDA
   438                           fsr2l	equ	0xFD9
   439                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        1
    BSS         26
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2      29
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    h	PTR long  size(2) Largest target is 0
		 -> NULL(NULL[0]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      25        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBIGSFRh          6A      0       0      20        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      2      1D       1       30.5%
BITBIGSFRlll        22      0       0      23        0.0%
BITBIGSFRllh         9      0       0      22        0.0%
BITBIGSFRlh          8      0       0      21        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      1D      24        0.0%
DATA                 0      0      1D       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Apr 13 14:25:33 2023

                      _a 001D                        _b 0019                        _c 000D  
                      _d 0014                        _f 0011                        _g 0001  
                      _h 0017                       l27 7FD4                       l28 7FD8  
                     u27 7FE6                      _RC0 007C10                      wreg 000FE8  
                   _LATD 000F8C                     _main 7FD0                     start 0000  
           ___param_bank 000000                    ?_main 001B                    _TRISD 000F95  
                  tablat 000FF5          __initialization 7FAC             __end_of_main 8000  
                 ??_main 001B            __activetblptr 000000                   clear_0 7FC4  
                 isa$std 000001             __pdataCOMRAM 001D                   tblptrh 000FF7  
                 tblptrl 000FF6                   tblptru 000FF8               __accesstop 0060  
__end_of__initialization 7FCA            ___rparam_used 000001           __pcstackCOMRAM 001B  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FAC  
                __ramtop 0800                  __ptext0 7FD0     end_of_initialization 7FCA  
                postinc0 000FEE            __pidataCOMRAM 7FAB      start_initialization 7FAC  
            __pbssCOMRAM 0001                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
