/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL9310
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL9310_REG_DEFINITION_H__
#define __RTL9310_REG_DEFINITION_H__

/*
 * Feature: Chip Information
 */
#define RTL9310_CHIP_INFO_DMY_ADDR                                                                             (0x0)
  #define RTL9310_CHIP_INFO_DMY_DUMMY_OFFSET                                                                   (0)
  #define RTL9310_CHIP_INFO_DMY_DUMMY_MASK                                                                     (0xFFFFFFFF << RTL9310_CHIP_INFO_DMY_DUMMY_OFFSET)

#define RTL9310_MODEL_NAME_INFO_ADDR                                                                           (0x4)
  #define RTL9310_MODEL_NAME_INFO_RTL_ID_OFFSET                                                                (16)
  #define RTL9310_MODEL_NAME_INFO_RTL_ID_MASK                                                                  (0xFFFF << RTL9310_MODEL_NAME_INFO_RTL_ID_OFFSET)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET                                                        (11)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_1ST_MASK                                                          (0x1F << RTL9310_MODEL_NAME_INFO_MODEL_CHAR_1ST_OFFSET)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET                                                        (6)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_2ND_MASK                                                          (0x1F << RTL9310_MODEL_NAME_INFO_MODEL_CHAR_2ND_OFFSET)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET                                                        (4)
  #define RTL9310_MODEL_NAME_INFO_MODEL_CHAR_3RD_MASK                                                          (0x3 << RTL9310_MODEL_NAME_INFO_MODEL_CHAR_3RD_OFFSET)
  #define RTL9310_MODEL_NAME_INFO_RTL_VID_OFFSET                                                               (0)
  #define RTL9310_MODEL_NAME_INFO_RTL_VID_MASK                                                                 (0xF << RTL9310_MODEL_NAME_INFO_RTL_VID_OFFSET)

#define RTL9310_CHIP_INFO_ADDR                                                                                 (0x8)
  #define RTL9310_CHIP_INFO_RL_VID_OFFSET                                                                      (28)
  #define RTL9310_CHIP_INFO_RL_VID_MASK                                                                        (0xF << RTL9310_CHIP_INFO_RL_VID_OFFSET)
  #define RTL9310_CHIP_INFO_MCID_OFFSET                                                                        (24)
  #define RTL9310_CHIP_INFO_MCID_MASK                                                                          (0xF << RTL9310_CHIP_INFO_MCID_OFFSET)
  #define RTL9310_CHIP_INFO_BOID_OFFSET                                                                        (20)
  #define RTL9310_CHIP_INFO_BOID_MASK                                                                          (0xF << RTL9310_CHIP_INFO_BOID_OFFSET)
  #define RTL9310_CHIP_INFO_CHIP_INFO_EN_OFFSET                                                                (16)
  #define RTL9310_CHIP_INFO_CHIP_INFO_EN_MASK                                                                  (0xF << RTL9310_CHIP_INFO_CHIP_INFO_EN_OFFSET)
  #define RTL9310_CHIP_INFO_RL_ID_OFFSET                                                                       (0)
  #define RTL9310_CHIP_INFO_RL_ID_MASK                                                                         (0xFFFF << RTL9310_CHIP_INFO_RL_ID_OFFSET)

#define RTL9310_CFG_DMY_CHIP_INFO_0_ADDR                                                                       (0xC)
  #define RTL9310_CFG_DMY_CHIP_INFO_0_CFG_DMY_0_OFFSET                                                         (0)
  #define RTL9310_CFG_DMY_CHIP_INFO_0_CFG_DMY_0_MASK                                                           (0xFFFFFFFF << RTL9310_CFG_DMY_CHIP_INFO_0_CFG_DMY_0_OFFSET)

#define RTL9310_CFG_DMY_CHIP_INFO_1_ADDR                                                                       (0x10)
  #define RTL9310_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_OFFSET                                                         (0)
  #define RTL9310_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_MASK                                                           (0xFFFFFFFF << RTL9310_CFG_DMY_CHIP_INFO_1_CFG_DMY_1_OFFSET)

/*
 * Feature: Reset
 */
#define RTL9310_RST_GLB_CTRL_ADDR                                                                              (0x400)
  #define RTL9310_RST_GLB_CTRL_BYP_NIC_ACK_TIMEOUT_OFFSET                                                      (19)
  #define RTL9310_RST_GLB_CTRL_BYP_NIC_ACK_TIMEOUT_MASK                                                        (0x1 << RTL9310_RST_GLB_CTRL_BYP_NIC_ACK_TIMEOUT_OFFSET)
  #define RTL9310_RST_GLB_CTRL_REG_POR_PULL_CTRL_OFFSET                                                        (17)
  #define RTL9310_RST_GLB_CTRL_REG_POR_PULL_CTRL_MASK                                                          (0x3 << RTL9310_RST_GLB_CTRL_REG_POR_PULL_CTRL_OFFSET)
  #define RTL9310_RST_GLB_CTRL_REG_POR_LVDTCT_OFFSET                                                           (16)
  #define RTL9310_RST_GLB_CTRL_REG_POR_LVDTCT_MASK                                                             (0x1 << RTL9310_RST_GLB_CTRL_REG_POR_LVDTCT_OFFSET)
  #define RTL9310_RST_GLB_CTRL_RST_PULSE_WIDTH_OFFSET                                                          (8)
  #define RTL9310_RST_GLB_CTRL_RST_PULSE_WIDTH_MASK                                                            (0xFF << RTL9310_RST_GLB_CTRL_RST_PULSE_WIDTH_OFFSET)
  #define RTL9310_RST_GLB_CTRL_MDX_GLB_RST_OFFSET                                                              (7)
  #define RTL9310_RST_GLB_CTRL_MDX_GLB_RST_MASK                                                                (0x1 << RTL9310_RST_GLB_CTRL_MDX_GLB_RST_OFFSET)
  #define RTL9310_RST_GLB_CTRL_CHIP_RST_EN_OFFSET                                                              (6)
  #define RTL9310_RST_GLB_CTRL_CHIP_RST_EN_MASK                                                                (0x1 << RTL9310_RST_GLB_CTRL_CHIP_RST_EN_OFFSET)
  #define RTL9310_RST_GLB_CTRL_WDOG_RST_EN_OFFSET                                                              (5)
  #define RTL9310_RST_GLB_CTRL_WDOG_RST_EN_MASK                                                                (0x1 << RTL9310_RST_GLB_CTRL_WDOG_RST_EN_OFFSET)
  #define RTL9310_RST_GLB_CTRL_CPU_MEM_RST_OFFSET                                                              (4)
  #define RTL9310_RST_GLB_CTRL_CPU_MEM_RST_MASK                                                                (0x1 << RTL9310_RST_GLB_CTRL_CPU_MEM_RST_OFFSET)
  #define RTL9310_RST_GLB_CTRL_SW_SERDES_RST_OFFSET                                                            (3)
  #define RTL9310_RST_GLB_CTRL_SW_SERDES_RST_MASK                                                              (0x1 << RTL9310_RST_GLB_CTRL_SW_SERDES_RST_OFFSET)
  #define RTL9310_RST_GLB_CTRL_SW_NIC_RST_OFFSET                                                               (2)
  #define RTL9310_RST_GLB_CTRL_SW_NIC_RST_MASK                                                                 (0x1 << RTL9310_RST_GLB_CTRL_SW_NIC_RST_OFFSET)
  #define RTL9310_RST_GLB_CTRL_SW_Q_RST_OFFSET                                                                 (1)
  #define RTL9310_RST_GLB_CTRL_SW_Q_RST_MASK                                                                   (0x1 << RTL9310_RST_GLB_CTRL_SW_Q_RST_OFFSET)
  #define RTL9310_RST_GLB_CTRL_SW_CHIP_RST_OFFSET                                                              (0)
  #define RTL9310_RST_GLB_CTRL_SW_CHIP_RST_MASK                                                                (0x1 << RTL9310_RST_GLB_CTRL_SW_CHIP_RST_OFFSET)

#define RTL9310_CHIP_RST_STS_ADDR                                                                              (0x404)
  #define RTL9310_CHIP_RST_STS_CHIP_RST_STS_OFFSET                                                             (0)
  #define RTL9310_CHIP_RST_STS_CHIP_RST_STS_MASK                                                               (0xFFFFFFFF << RTL9310_CHIP_RST_STS_CHIP_RST_STS_OFFSET)

#define RTL9310_WDOG_RST_STS_ADDR                                                                              (0x408)
  #define RTL9310_WDOG_RST_STS_WDOG_RST_STS_OFFSET                                                             (0)
  #define RTL9310_WDOG_RST_STS_WDOG_RST_STS_MASK                                                               (0xFFFFFFFF << RTL9310_WDOG_RST_STS_WDOG_RST_STS_OFFSET)

#define RTL9310_BONDING_STS_ADDR                                                                               (0x40C)
  #define RTL9310_BONDING_STS_PLL_FREQ_PARA_3_2_OFFSET                                                         (11)
  #define RTL9310_BONDING_STS_PLL_FREQ_PARA_3_2_MASK                                                           (0x3 << RTL9310_BONDING_STS_PLL_FREQ_PARA_3_2_OFFSET)
  #define RTL9310_BONDING_STS_PLL_FREQ_PARA_1_0_OFFSET                                                         (9)
  #define RTL9310_BONDING_STS_PLL_FREQ_PARA_1_0_MASK                                                           (0x3 << RTL9310_BONDING_STS_PLL_FREQ_PARA_1_0_OFFSET)
  #define RTL9310_BONDING_STS_V10TH_SEL_STS_OFFSET                                                             (7)
  #define RTL9310_BONDING_STS_V10TH_SEL_STS_MASK                                                               (0x3 << RTL9310_BONDING_STS_V10TH_SEL_STS_OFFSET)
  #define RTL9310_BONDING_STS_V33TH_SEL_STS_OFFSET                                                             (5)
  #define RTL9310_BONDING_STS_V33TH_SEL_STS_MASK                                                               (0x3 << RTL9310_BONDING_STS_V33TH_SEL_STS_OFFSET)
  #define RTL9310_BONDING_STS_RST_FORCE_VAL_STS_OFFSET                                                         (4)
  #define RTL9310_BONDING_STS_RST_FORCE_VAL_STS_MASK                                                           (0x1 << RTL9310_BONDING_STS_RST_FORCE_VAL_STS_OFFSET)
  #define RTL9310_BONDING_STS_RST_FORCE_EN_STS_OFFSET                                                          (3)
  #define RTL9310_BONDING_STS_RST_FORCE_EN_STS_MASK                                                            (0x1 << RTL9310_BONDING_STS_RST_FORCE_EN_STS_OFFSET)
  #define RTL9310_BONDING_STS_PWR_1V_STS_OFFSET                                                                (2)
  #define RTL9310_BONDING_STS_PWR_1V_STS_MASK                                                                  (0x1 << RTL9310_BONDING_STS_PWR_1V_STS_OFFSET)
  #define RTL9310_BONDING_STS_PWR_3V_STS_OFFSET                                                                (1)
  #define RTL9310_BONDING_STS_PWR_3V_STS_MASK                                                                  (0x1 << RTL9310_BONDING_STS_PWR_3V_STS_OFFSET)
  #define RTL9310_BONDING_STS_MAC_RST_DUR_STS_OFFSET                                                           (0)
  #define RTL9310_BONDING_STS_MAC_RST_DUR_STS_MASK                                                             (0x1 << RTL9310_BONDING_STS_MAC_RST_DUR_STS_OFFSET)

/*
 * Feature: PLL & Bias
 */
#define RTL9310_BG_POR_TOP_ADDR                                                                                (0xA00)
  #define RTL9310_BG_POR_TOP_REG_ENVBGUP_L_OFFSET                                                              (8)
  #define RTL9310_BG_POR_TOP_REG_ENVBGUP_L_MASK                                                                (0x1 << RTL9310_BG_POR_TOP_REG_ENVBGUP_L_OFFSET)
  #define RTL9310_BG_POR_TOP_REG_RBG2_L_OFFSET                                                                 (6)
  #define RTL9310_BG_POR_TOP_REG_RBG2_L_MASK                                                                   (0x3 << RTL9310_BG_POR_TOP_REG_RBG2_L_OFFSET)
  #define RTL9310_BG_POR_TOP_REG_RBGLOOP2_L_OFFSET                                                             (3)
  #define RTL9310_BG_POR_TOP_REG_RBGLOOP2_L_MASK                                                               (0x7 << RTL9310_BG_POR_TOP_REG_RBGLOOP2_L_OFFSET)
  #define RTL9310_BG_POR_TOP_REG_RBG_L_OFFSET                                                                  (0)
  #define RTL9310_BG_POR_TOP_REG_RBG_L_MASK                                                                    (0x7 << RTL9310_BG_POR_TOP_REG_RBG_L_OFFSET)

#define RTL9310_XTAL_TOP_ADDR                                                                                  (0xA04)
  #define RTL9310_XTAL_TOP_SEL_OSC_CLK_TEST_EN_OFFSET                                                          (8)
  #define RTL9310_XTAL_TOP_SEL_OSC_CLK_TEST_EN_MASK                                                            (0x1 << RTL9310_XTAL_TOP_SEL_OSC_CLK_TEST_EN_OFFSET)
  #define RTL9310_XTAL_TOP_SEL_125M_TEST_EN_OFFSET                                                             (7)
  #define RTL9310_XTAL_TOP_SEL_125M_TEST_EN_MASK                                                               (0x1 << RTL9310_XTAL_TOP_SEL_125M_TEST_EN_OFFSET)
  #define RTL9310_XTAL_TOP_CKREFBUF_EN_OFFSET                                                                  (6)
  #define RTL9310_XTAL_TOP_CKREFBUF_EN_MASK                                                                    (0x1 << RTL9310_XTAL_TOP_CKREFBUF_EN_OFFSET)
  #define RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS1_OFFSET                                                          (3)
  #define RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS1_MASK                                                            (0x7 << RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS1_OFFSET)
  #define RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS0_OFFSET                                                          (0)
  #define RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS0_MASK                                                            (0x7 << RTL9310_XTAL_TOP_CKREFBUF_CML_I_SDS0_OFFSET)

#define RTL9310_PLL_GLB_COM_ADDR                                                                               (0xA08)
  #define RTL9310_PLL_GLB_COM_CMU_TEST_EN_FREF_OFFSET                                                          (5)
  #define RTL9310_PLL_GLB_COM_CMU_TEST_EN_FREF_MASK                                                            (0x1 << RTL9310_PLL_GLB_COM_CMU_TEST_EN_FREF_OFFSET)
  #define RTL9310_PLL_GLB_COM_CMU_CLK_TEST_EN_OFFSET                                                           (4)
  #define RTL9310_PLL_GLB_COM_CMU_CLK_TEST_EN_MASK                                                             (0x1 << RTL9310_PLL_GLB_COM_CMU_CLK_TEST_EN_OFFSET)
  #define RTL9310_PLL_GLB_COM_SEL_IBLPF_XTALPLL_OFFSET                                                         (3)
  #define RTL9310_PLL_GLB_COM_SEL_IBLPF_XTALPLL_MASK                                                           (0x1 << RTL9310_PLL_GLB_COM_SEL_IBLPF_XTALPLL_OFFSET)
  #define RTL9310_PLL_GLB_COM_PLL_BG_POW_OFFSET                                                                (2)
  #define RTL9310_PLL_GLB_COM_PLL_BG_POW_MASK                                                                  (0x1 << RTL9310_PLL_GLB_COM_PLL_BG_POW_OFFSET)
  #define RTL9310_PLL_GLB_COM_PLL_REG_BG_OFFSET                                                                (0)
  #define RTL9310_PLL_GLB_COM_PLL_REG_BG_MASK                                                                  (0x3 << RTL9310_PLL_GLB_COM_PLL_REG_BG_OFFSET)

#define RTL9310_PLL_TOP_ADDR                                                                                   (0xA0C)
  #define RTL9310_PLL_TOP_REG_CK25M_FREF_EN_OFFSET                                                             (9)
  #define RTL9310_PLL_TOP_REG_CK25M_FREF_EN_MASK                                                               (0x1 << RTL9310_PLL_TOP_REG_CK25M_FREF_EN_OFFSET)
  #define RTL9310_PLL_TOP_REG_CKREFBUF_CML_EN_OFFSET                                                           (8)
  #define RTL9310_PLL_TOP_REG_CKREFBUF_CML_EN_MASK                                                             (0x1 << RTL9310_PLL_TOP_REG_CKREFBUF_CML_EN_OFFSET)
  #define RTL9310_PLL_TOP_REG_CKREFBUF_CML_I_OFFSET                                                            (5)
  #define RTL9310_PLL_TOP_REG_CKREFBUF_CML_I_MASK                                                              (0x7 << RTL9310_PLL_TOP_REG_CKREFBUF_CML_I_OFFSET)
  #define RTL9310_PLL_TOP_REG_CKREF_TERM_R_SEL_OFFSET                                                          (3)
  #define RTL9310_PLL_TOP_REG_CKREF_TERM_R_SEL_MASK                                                            (0x3 << RTL9310_PLL_TOP_REG_CKREF_TERM_R_SEL_OFFSET)
  #define RTL9310_PLL_TOP_REG_DEBUG_SEL_PLL_OFFSET                                                             (2)
  #define RTL9310_PLL_TOP_REG_DEBUG_SEL_PLL_MASK                                                               (0x1 << RTL9310_PLL_TOP_REG_DEBUG_SEL_PLL_OFFSET)
  #define RTL9310_PLL_TOP_REG_PLL_TOP_OFFSET                                                                   (0)
  #define RTL9310_PLL_TOP_REG_PLL_TOP_MASK                                                                     (0x3 << RTL9310_PLL_TOP_REG_PLL_TOP_OFFSET)

#define RTL9310_PLL_GLB_SIG_ADDR                                                                               (0xA10)
  #define RTL9310_PLL_GLB_SIG_LXB_CLK_RDY_OFFSET                                                               (3)
  #define RTL9310_PLL_GLB_SIG_LXB_CLK_RDY_MASK                                                                 (0x1 << RTL9310_PLL_GLB_SIG_LXB_CLK_RDY_OFFSET)
  #define RTL9310_PLL_GLB_SIG_CPU_CLK_RDY_OFFSET                                                               (2)
  #define RTL9310_PLL_GLB_SIG_CPU_CLK_RDY_MASK                                                                 (0x1 << RTL9310_PLL_GLB_SIG_CPU_CLK_RDY_OFFSET)
  #define RTL9310_PLL_GLB_SIG_PCIE_CLK_RDY_OFFSET                                                              (1)
  #define RTL9310_PLL_GLB_SIG_PCIE_CLK_RDY_MASK                                                                (0x1 << RTL9310_PLL_GLB_SIG_PCIE_CLK_RDY_OFFSET)
  #define RTL9310_PLL_GLB_SIG_SW_CLK_RDY_OFFSET                                                                (0)
  #define RTL9310_PLL_GLB_SIG_SW_CLK_RDY_MASK                                                                  (0x1 << RTL9310_PLL_GLB_SIG_SW_CLK_RDY_OFFSET)

#define RTL9310_PLL_GLB_CTRL_ADDR                                                                              (0xA14)
  #define RTL9310_PLL_GLB_CTRL_SW_CLKSEL_OFFSET                                                                (14)
  #define RTL9310_PLL_GLB_CTRL_SW_CLKSEL_MASK                                                                  (0x1 << RTL9310_PLL_GLB_CTRL_SW_CLKSEL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_REF_OFFSET                                                       (13)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_REF_MASK                                                         (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_REF_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_OFFSET                                                           (12)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_MASK                                                             (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_DDR_PLL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_SPI_NOR_CLKSEL_OFFSET                                                           (11)
  #define RTL9310_PLL_GLB_CTRL_SPI_NOR_CLKSEL_MASK                                                             (0x1 << RTL9310_PLL_GLB_CTRL_SPI_NOR_CLKSEL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_LXB_CLKSEL_OFFSET                                                               (10)
  #define RTL9310_PLL_GLB_CTRL_LXB_CLKSEL_MASK                                                                 (0x1 << RTL9310_PLL_GLB_CTRL_LXB_CLKSEL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_EN_PLL_MON_OFFSET                                                               (9)
  #define RTL9310_PLL_GLB_CTRL_EN_PLL_MON_MASK                                                                 (0x1 << RTL9310_PLL_GLB_CTRL_EN_PLL_MON_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_SEL_PLL_MON_OFFSET                                                              (6)
  #define RTL9310_PLL_GLB_CTRL_SEL_PLL_MON_MASK                                                                (0x7 << RTL9310_PLL_GLB_CTRL_SEL_PLL_MON_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET                                                            (4)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_SW_PLL_MASK                                                              (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_SW_PLL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_PCIE_PLL_OFFSET                                                          (3)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_PCIE_PLL_MASK                                                            (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_PCIE_PLL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_SPI_NOR_PLL_OFFSET                                                       (1)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_SPI_NOR_PLL_MASK                                                         (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_SPI_NOR_PLL_OFFSET)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET                                                           (0)
  #define RTL9310_PLL_GLB_CTRL_BYPASS_LXB_PLL_MASK                                                             (0x1 << RTL9310_PLL_GLB_CTRL_BYPASS_LXB_PLL_OFFSET)

#define RTL9310_PLL_CPU_CTRL0_ADDR                                                                             (0xA18)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_EN_OFFSET                                                              (31)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_EN_MASK                                                                (0x1 << RTL9310_PLL_CPU_CTRL0_CPU_CMU_EN_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET                                                        (18)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_MASK                                                          (0x1FFF << RTL9310_PLL_CPU_CTRL0_CPU_CMU_FCODE_IN_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET                                                        (10)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_MASK                                                          (0xFF << RTL9310_PLL_CPU_CTRL0_CPU_CMU_NCODE_IN_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_BYPASS_OFFSET                                                          (9)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_BYPASS_MASK                                                            (0x1 << RTL9310_PLL_CPU_CTRL0_CPU_CMU_BYPASS_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN1_CPU_OFFSET                                                           (7)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN1_CPU_MASK                                                             (0x3 << RTL9310_PLL_CPU_CTRL0_CMU_DIVN1_CPU_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN2_CPU_OFFSET                                                           (5)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN2_CPU_MASK                                                             (0x3 << RTL9310_PLL_CPU_CTRL0_CMU_DIVN2_CPU_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN3_CPU_OFFSET                                                           (3)
  #define RTL9310_PLL_CPU_CTRL0_CMU_DIVN3_CPU_MASK                                                             (0x3 << RTL9310_PLL_CPU_CTRL0_CMU_DIVN3_CPU_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET                                                      (1)
  #define RTL9310_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL9310_PLL_CPU_CTRL0_CPU_CMU_SEL_PREDIV_OFFSET)
  #define RTL9310_PLL_CPU_CTRL0_CMU_CPUCLK_EN_OFFSET                                                           (0)
  #define RTL9310_PLL_CPU_CTRL0_CMU_CPUCLK_EN_MASK                                                             (0x1 << RTL9310_PLL_CPU_CTRL0_CMU_CPUCLK_EN_OFFSET)

#define RTL9310_PLL_CPU_CTRL1_ADDR                                                                             (0xA1C)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET                                                 (4)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_MASK                                                   (0x3 << RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET                                                        (1)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_MASK                                                          (0x7 << RTL9310_PLL_CPU_CTRL1_CPU_CMU_TIME0_CK_OFFSET)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_EN_WD_OFFSET                                                           (0)
  #define RTL9310_PLL_CPU_CTRL1_CPU_CMU_EN_WD_MASK                                                             (0x1 << RTL9310_PLL_CPU_CTRL1_CPU_CMU_EN_WD_OFFSET)

#define RTL9310_PLL_CPU_CTRL2_ADDR                                                                             (0xA20)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_EN_SSC_OFFSET                                                          (26)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_EN_SSC_MASK                                                            (0x1 << RTL9310_PLL_CPU_CTRL2_CPU_CMU_EN_SSC_OFFSET)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_STEP_IN_OFFSET                                                         (13)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL9310_PLL_CPU_CTRL2_CPU_CMU_STEP_IN_OFFSET)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_TBASE_IN_OFFSET                                                        (1)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL9310_PLL_CPU_CTRL2_CPU_CMU_TBASE_IN_OFFSET)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_SSC_ORDER_OFFSET                                                       (0)
  #define RTL9310_PLL_CPU_CTRL2_CPU_CMU_SSC_ORDER_MASK                                                         (0x1 << RTL9310_PLL_CPU_CTRL2_CPU_CMU_SSC_ORDER_OFFSET)

#define RTL9310_PLL_CPU_MISC_CTRL_ADDR                                                                         (0xA24)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_TEST_EN_OFFSET                                                     (23)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_TEST_EN_MASK                                                       (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_TEST_EN_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_25MOUT_EN_OFFSET                                                       (22)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_25MOUT_EN_MASK                                                         (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_25MOUT_EN_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET                                                      (20)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_MASK                                                        (0x3 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CLKRDY_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET                                                   (19)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_CP_NEW_EN_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET                                                    (18)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_BIG_KVCO_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET                                                (17)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET                                                    (15)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_MASK                                                      (0x3 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_PI_I_SEL_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_MODESEL_OFFSET                                                 (14)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_MODESEL_MASK                                                   (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_MODESEL_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET                                                     (12)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_MASK                                                       (0x3 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LDO_SEL_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET                                                      (9)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_MASK                                                        (0x7 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_RS_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET                                                      (8)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_MASK                                                        (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_LPF_CP_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET                                                    (3)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_MASK                                                      (0x1F << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_SEL_CP_I_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_MASK                                                        (0x1 << RTL9310_PLL_CPU_MISC_CTRL_CPU_CMU_VC_DLY_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_REG_CMU_DLY_CPU_OFFSET                                                     (1)
  #define RTL9310_PLL_CPU_MISC_CTRL_REG_CMU_DLY_CPU_MASK                                                       (0x1 << RTL9310_PLL_CPU_MISC_CTRL_REG_CMU_DLY_CPU_OFFSET)
  #define RTL9310_PLL_CPU_MISC_CTRL_REG_FLD_DSEL_CPU_OFFSET                                                    (0)
  #define RTL9310_PLL_CPU_MISC_CTRL_REG_FLD_DSEL_CPU_MASK                                                      (0x1 << RTL9310_PLL_CPU_MISC_CTRL_REG_FLD_DSEL_CPU_OFFSET)

#define RTL9310_PLL_SW_CTRL0_ADDR                                                                              (0xA28)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_EN_OFFSET                                                                (31)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_EN_MASK                                                                  (0x1 << RTL9310_PLL_SW_CTRL0_SW_CMU_EN_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET                                                          (18)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_FCODE_IN_MASK                                                            (0x1FFF << RTL9310_PLL_SW_CTRL0_SW_CMU_FCODE_IN_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET                                                          (10)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_NCODE_IN_MASK                                                            (0xFF << RTL9310_PLL_SW_CTRL0_SW_CMU_NCODE_IN_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_BYPASS_OFFSET                                                            (9)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_BYPASS_MASK                                                              (0x1 << RTL9310_PLL_SW_CTRL0_SW_CMU_BYPASS_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_CMU_DIVNSEL_SW_OFFSET                                                           (7)
  #define RTL9310_PLL_SW_CTRL0_CMU_DIVNSEL_SW_MASK                                                             (0x1 << RTL9310_PLL_SW_CTRL0_CMU_DIVNSEL_SW_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_CMU_DIV2_SW_OFFSET                                                              (3)
  #define RTL9310_PLL_SW_CTRL0_CMU_DIV2_SW_MASK                                                                (0xF << RTL9310_PLL_SW_CTRL0_CMU_DIV2_SW_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET                                                        (1)
  #define RTL9310_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_MASK                                                          (0x3 << RTL9310_PLL_SW_CTRL0_SW_CMU_SEL_PREDIV_OFFSET)
  #define RTL9310_PLL_SW_CTRL0_CMU_SWCLK_EN_OFFSET                                                             (0)
  #define RTL9310_PLL_SW_CTRL0_CMU_SWCLK_EN_MASK                                                               (0x1 << RTL9310_PLL_SW_CTRL0_CMU_SWCLK_EN_OFFSET)

#define RTL9310_PLL_SW_CTRL1_ADDR                                                                              (0xA2C)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_TIME2_RST_WIDTH_OFFSET                                                   (4)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_TIME2_RST_WIDTH_MASK                                                     (0x3 << RTL9310_PLL_SW_CTRL1_SW_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_TIME0_CK_OFFSET                                                          (1)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_TIME0_CK_MASK                                                            (0x7 << RTL9310_PLL_SW_CTRL1_SW_CMU_TIME0_CK_OFFSET)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_EN_WD_OFFSET                                                             (0)
  #define RTL9310_PLL_SW_CTRL1_SW_CMU_EN_WD_MASK                                                               (0x1 << RTL9310_PLL_SW_CTRL1_SW_CMU_EN_WD_OFFSET)

#define RTL9310_PLL_SW_CTRL2_ADDR                                                                              (0xA30)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_EN_SSC_OFFSET                                                            (26)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_EN_SSC_MASK                                                              (0x1 << RTL9310_PLL_SW_CTRL2_SW_CMU_EN_SSC_OFFSET)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_STEP_IN_OFFSET                                                           (13)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_STEP_IN_MASK                                                             (0x1FFF << RTL9310_PLL_SW_CTRL2_SW_CMU_STEP_IN_OFFSET)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_TBASE_IN_OFFSET                                                          (1)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_TBASE_IN_MASK                                                            (0xFFF << RTL9310_PLL_SW_CTRL2_SW_CMU_TBASE_IN_OFFSET)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_SSC_ORDER_OFFSET                                                         (0)
  #define RTL9310_PLL_SW_CTRL2_SW_CMU_SSC_ORDER_MASK                                                           (0x1 << RTL9310_PLL_SW_CTRL2_SW_CMU_SSC_ORDER_OFFSET)

#define RTL9310_PLL_SW_MISC_CTRL_ADDR                                                                          (0xA34)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_TEST_EN_OFFSET                                                       (23)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_TEST_EN_MASK                                                         (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_TEST_EN_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_25MOUT_EN_OFFSET                                                         (22)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_25MOUT_EN_MASK                                                           (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_25MOUT_EN_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET                                                        (20)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_MASK                                                          (0x3 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CLKRDY_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET                                                     (19)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_MASK                                                       (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_CP_NEW_EN_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET                                                      (18)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_MASK                                                        (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_BIG_KVCO_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET                                                  (17)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_MASK                                                    (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET                                                      (15)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_MASK                                                        (0x3 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_PI_I_SEL_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_MODESEL_OFFSET                                                   (14)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_MODESEL_MASK                                                     (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_MODESEL_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET                                                       (12)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_MASK                                                         (0x3 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LDO_SEL_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET                                                        (9)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_MASK                                                          (0x7 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_RS_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET                                                        (8)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_MASK                                                          (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_LPF_CP_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET                                                      (3)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_MASK                                                        (0x1F << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_SEL_CP_I_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET                                                        (2)
  #define RTL9310_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_MASK                                                          (0x1 << RTL9310_PLL_SW_MISC_CTRL_SW_CMU_VC_DLY_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_REG_CMU_DLY_SW_OFFSET                                                       (1)
  #define RTL9310_PLL_SW_MISC_CTRL_REG_CMU_DLY_SW_MASK                                                         (0x1 << RTL9310_PLL_SW_MISC_CTRL_REG_CMU_DLY_SW_OFFSET)
  #define RTL9310_PLL_SW_MISC_CTRL_REG_FLD_DSEL_SW_OFFSET                                                      (0)
  #define RTL9310_PLL_SW_MISC_CTRL_REG_FLD_DSEL_SW_MASK                                                        (0x1 << RTL9310_PLL_SW_MISC_CTRL_REG_FLD_DSEL_SW_OFFSET)

#define RTL9310_PLL_LXB_CTRL0_ADDR                                                                             (0xA38)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_EN_OFFSET                                                              (31)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_EN_MASK                                                                (0x1 << RTL9310_PLL_LXB_CTRL0_LXB_CMU_EN_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_FCODE_IN_OFFSET                                                        (18)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_FCODE_IN_MASK                                                          (0x1FFF << RTL9310_PLL_LXB_CTRL0_LXB_CMU_FCODE_IN_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_NCODE_IN_OFFSET                                                        (10)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_NCODE_IN_MASK                                                          (0xFF << RTL9310_PLL_LXB_CTRL0_LXB_CMU_NCODE_IN_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_BYPASS_OFFSET                                                          (9)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_BYPASS_MASK                                                            (0x1 << RTL9310_PLL_LXB_CTRL0_LXB_CMU_BYPASS_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_CMU_DIV1_IF_OFFSET                                                             (7)
  #define RTL9310_PLL_LXB_CTRL0_CMU_DIV1_IF_MASK                                                               (0x3 << RTL9310_PLL_LXB_CTRL0_CMU_DIV1_IF_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_CMU_DIV2_SPI_OFFSET                                                            (3)
  #define RTL9310_PLL_LXB_CTRL0_CMU_DIV2_SPI_MASK                                                              (0xF << RTL9310_PLL_LXB_CTRL0_CMU_DIV2_SPI_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_SEL_PREDIV_OFFSET                                                      (1)
  #define RTL9310_PLL_LXB_CTRL0_LXB_CMU_SEL_PREDIV_MASK                                                        (0x3 << RTL9310_PLL_LXB_CTRL0_LXB_CMU_SEL_PREDIV_OFFSET)
  #define RTL9310_PLL_LXB_CTRL0_CMU_IFCLK_EN_OFFSET                                                            (0)
  #define RTL9310_PLL_LXB_CTRL0_CMU_IFCLK_EN_MASK                                                              (0x1 << RTL9310_PLL_LXB_CTRL0_CMU_IFCLK_EN_OFFSET)

#define RTL9310_PLL_LXB_CTRL1_ADDR                                                                             (0xA3C)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV1_SPI_OFFSET                                                            (16)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV1_SPI_MASK                                                              (0x3 << RTL9310_PLL_LXB_CTRL1_CMU_DIV1_SPI_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV2_IF_OFFSET                                                             (12)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV2_IF_MASK                                                               (0xF << RTL9310_PLL_LXB_CTRL1_CMU_DIV2_IF_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV1_LXB_OFFSET                                                            (10)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV1_LXB_MASK                                                              (0x3 << RTL9310_PLL_LXB_CTRL1_CMU_DIV1_LXB_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV2_LXB_OFFSET                                                            (6)
  #define RTL9310_PLL_LXB_CTRL1_CMU_DIV2_LXB_MASK                                                              (0xF << RTL9310_PLL_LXB_CTRL1_CMU_DIV2_LXB_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME2_RST_WIDTH_OFFSET                                                 (4)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME2_RST_WIDTH_MASK                                                   (0x3 << RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME0_CK_OFFSET                                                        (1)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME0_CK_MASK                                                          (0x7 << RTL9310_PLL_LXB_CTRL1_LXB_CMU_TIME0_CK_OFFSET)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_EN_WD_OFFSET                                                           (0)
  #define RTL9310_PLL_LXB_CTRL1_LXB_CMU_EN_WD_MASK                                                             (0x1 << RTL9310_PLL_LXB_CTRL1_LXB_CMU_EN_WD_OFFSET)

#define RTL9310_PLL_LXB_CTRL2_ADDR                                                                             (0xA40)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_EN_SSC_OFFSET                                                          (26)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_EN_SSC_MASK                                                            (0x1 << RTL9310_PLL_LXB_CTRL2_LXB_CMU_EN_SSC_OFFSET)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_STEP_IN_OFFSET                                                         (13)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_STEP_IN_MASK                                                           (0x1FFF << RTL9310_PLL_LXB_CTRL2_LXB_CMU_STEP_IN_OFFSET)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_TBASE_IN_OFFSET                                                        (1)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_TBASE_IN_MASK                                                          (0xFFF << RTL9310_PLL_LXB_CTRL2_LXB_CMU_TBASE_IN_OFFSET)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_SSC_ORDER_OFFSET                                                       (0)
  #define RTL9310_PLL_LXB_CTRL2_LXB_CMU_SSC_ORDER_MASK                                                         (0x1 << RTL9310_PLL_LXB_CTRL2_LXB_CMU_SSC_ORDER_OFFSET)

#define RTL9310_PLL_LXB_MISC_CTRL_ADDR                                                                         (0xA44)
  #define RTL9310_PLL_LXB_MISC_CTRL_CMU_LXBCLK_EN_OFFSET                                                       (25)
  #define RTL9310_PLL_LXB_MISC_CTRL_CMU_LXBCLK_EN_MASK                                                         (0x1 << RTL9310_PLL_LXB_MISC_CTRL_CMU_LXBCLK_EN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_CMU_SPICLK_EN_OFFSET                                                       (24)
  #define RTL9310_PLL_LXB_MISC_CTRL_CMU_SPICLK_EN_MASK                                                         (0x1 << RTL9310_PLL_LXB_MISC_CTRL_CMU_SPICLK_EN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_TEST_EN_OFFSET                                                     (23)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_TEST_EN_MASK                                                       (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_TEST_EN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_25MOUT_EN_OFFSET                                                       (22)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_25MOUT_EN_MASK                                                         (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_25MOUT_EN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CLKRDY_OFFSET                                                      (20)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CLKRDY_MASK                                                        (0x3 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CLKRDY_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CP_NEW_EN_OFFSET                                                   (19)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CP_NEW_EN_MASK                                                     (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_CP_NEW_EN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_BIG_KVCO_OFFSET                                                    (18)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_BIG_KVCO_MASK                                                      (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_BIG_KVCO_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_EN_CENTER_IN_OFFSET                                                (17)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_EN_CENTER_IN_MASK                                                  (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_PI_I_SEL_OFFSET                                                    (15)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_PI_I_SEL_MASK                                                      (0x3 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_PI_I_SEL_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_MODESEL_OFFSET                                                 (14)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_MODESEL_MASK                                                   (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_MODESEL_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_SEL_OFFSET                                                     (12)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_SEL_MASK                                                       (0x3 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LDO_SEL_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_RS_OFFSET                                                      (9)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_RS_MASK                                                        (0x7 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_RS_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_CP_OFFSET                                                      (8)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_CP_MASK                                                        (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_LPF_CP_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_SEL_CP_I_OFFSET                                                    (3)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_SEL_CP_I_MASK                                                      (0x1F << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_SEL_CP_I_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_VC_DLY_OFFSET                                                      (2)
  #define RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_VC_DLY_MASK                                                        (0x1 << RTL9310_PLL_LXB_MISC_CTRL_LXB_CMU_VC_DLY_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_REG_CMU_DLY_LXB_OFFSET                                                     (1)
  #define RTL9310_PLL_LXB_MISC_CTRL_REG_CMU_DLY_LXB_MASK                                                       (0x1 << RTL9310_PLL_LXB_MISC_CTRL_REG_CMU_DLY_LXB_OFFSET)
  #define RTL9310_PLL_LXB_MISC_CTRL_REG_FLD_DSEL_LXB_OFFSET                                                    (0)
  #define RTL9310_PLL_LXB_MISC_CTRL_REG_FLD_DSEL_LXB_MASK                                                      (0x1 << RTL9310_PLL_LXB_MISC_CTRL_REG_FLD_DSEL_LXB_OFFSET)

#define RTL9310_PLL_PCIE_CTRL0_ADDR                                                                            (0xA48)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_EN_OFFSET                                                            (31)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_EN_MASK                                                              (0x1 << RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_EN_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_FCODE_IN_OFFSET                                                      (18)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_FCODE_IN_MASK                                                        (0x1FFF << RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_FCODE_IN_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_NCODE_IN_OFFSET                                                      (10)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_NCODE_IN_MASK                                                        (0xFF << RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_NCODE_IN_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_BYPASS_OFFSET                                                        (9)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_BYPASS_MASK                                                          (0x1 << RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_BYPASS_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN1_PCIE_OFFSET                                                         (7)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN1_PCIE_MASK                                                           (0x3 << RTL9310_PLL_PCIE_CTRL0_CMU_DIVN1_PCIE_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN2_PCIE_OFFSET                                                         (5)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN2_PCIE_MASK                                                           (0x3 << RTL9310_PLL_PCIE_CTRL0_CMU_DIVN2_PCIE_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN3_PCIE_OFFSET                                                         (3)
  #define RTL9310_PLL_PCIE_CTRL0_CMU_DIVN3_PCIE_MASK                                                           (0x3 << RTL9310_PLL_PCIE_CTRL0_CMU_DIVN3_PCIE_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_SEL_PREDIV_OFFSET                                                    (1)
  #define RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_SEL_PREDIV_MASK                                                      (0x3 << RTL9310_PLL_PCIE_CTRL0_PCIE_CMU_SEL_PREDIV_OFFSET)

#define RTL9310_PLL_PCIE_CTRL1_ADDR                                                                            (0xA4C)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME2_RST_WIDTH_OFFSET                                               (4)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME2_RST_WIDTH_MASK                                                 (0x3 << RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME2_RST_WIDTH_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME0_CK_OFFSET                                                      (1)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME0_CK_MASK                                                        (0x7 << RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_TIME0_CK_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_EN_WD_OFFSET                                                         (0)
  #define RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_EN_WD_MASK                                                           (0x1 << RTL9310_PLL_PCIE_CTRL1_PCIE_CMU_EN_WD_OFFSET)

#define RTL9310_PLL_PCIE_CTRL2_ADDR                                                                            (0xA50)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_EN_SSC_OFFSET                                                        (26)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_EN_SSC_MASK                                                          (0x1 << RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_EN_SSC_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_STEP_IN_OFFSET                                                       (13)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_STEP_IN_MASK                                                         (0x1FFF << RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_STEP_IN_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_TBASE_IN_OFFSET                                                      (1)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_TBASE_IN_MASK                                                        (0xFFF << RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_TBASE_IN_OFFSET)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_SSC_ORDER_OFFSET                                                     (0)
  #define RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_SSC_ORDER_MASK                                                       (0x1 << RTL9310_PLL_PCIE_CTRL2_PCIE_CMU_SSC_ORDER_OFFSET)

#define RTL9310_PLL_PCIE_MISC_CTRL_ADDR                                                                        (0xA54)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_TEST_EN_OFFSET                                                   (23)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_TEST_EN_MASK                                                     (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_TEST_EN_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_25MOUT_EN_OFFSET                                                     (22)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_25MOUT_EN_MASK                                                       (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_25MOUT_EN_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CLKRDY_OFFSET                                                    (20)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CLKRDY_MASK                                                      (0x3 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CLKRDY_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CP_NEW_EN_OFFSET                                                 (19)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CP_NEW_EN_MASK                                                   (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_CP_NEW_EN_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_BIG_KVCO_OFFSET                                                  (18)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_BIG_KVCO_MASK                                                    (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_BIG_KVCO_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_EN_CENTER_IN_OFFSET                                              (17)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_EN_CENTER_IN_MASK                                                (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_EN_CENTER_IN_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_PI_I_SEL_OFFSET                                                  (15)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_PI_I_SEL_MASK                                                    (0x3 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_PI_I_SEL_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_MODESEL_OFFSET                                               (14)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_MODESEL_MASK                                                 (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_MODESEL_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_SEL_OFFSET                                                   (12)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_SEL_MASK                                                     (0x3 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LDO_SEL_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_RS_OFFSET                                                    (9)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_RS_MASK                                                      (0x7 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_RS_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_CP_OFFSET                                                    (8)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_CP_MASK                                                      (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_LPF_CP_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_SEL_CP_I_OFFSET                                                  (3)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_SEL_CP_I_MASK                                                    (0x1F << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_SEL_CP_I_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_VC_DLY_OFFSET                                                    (2)
  #define RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_VC_DLY_MASK                                                      (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_PCIE_CMU_VC_DLY_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_REG_CMU_DLY_PCIE_OFFSET                                                   (1)
  #define RTL9310_PLL_PCIE_MISC_CTRL_REG_CMU_DLY_PCIE_MASK                                                     (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_REG_CMU_DLY_PCIE_OFFSET)
  #define RTL9310_PLL_PCIE_MISC_CTRL_REG_FLD_DSEL_PCIE_OFFSET                                                  (0)
  #define RTL9310_PLL_PCIE_MISC_CTRL_REG_FLD_DSEL_PCIE_MASK                                                    (0x1 << RTL9310_PLL_PCIE_MISC_CTRL_REG_FLD_DSEL_PCIE_OFFSET)

/*
 * Feature: BIST & BISR
 */
#define RTL9310_MBIST_PG00_RX_MAC01_ADDR                                                                       (0x5400)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG00_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG00_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG00_RX_MAC05_ADDR                                                                       (0x5404)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG00_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG00_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG00_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG00_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG00_RX_MAC_DMY_ADDR                                                                     (0x5408)
  #define RTL9310_MBIST_PG00_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG00_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG00_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG00_TX_MAC01_ADDR                                                                       (0x540C)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG00_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG00_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG00_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG00_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG00_TX_MAC_DMY_ADDR                                                                     (0x5410)
  #define RTL9310_MBIST_PG00_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG00_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG00_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG01_RX_MAC01_ADDR                                                                       (0x5414)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG01_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG01_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG01_RX_MAC05_ADDR                                                                       (0x5418)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG01_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG01_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG01_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG01_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG01_RX_MAC_DMY_ADDR                                                                     (0x541C)
  #define RTL9310_MBIST_PG01_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG01_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG01_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG01_TX_MAC01_ADDR                                                                       (0x5420)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG01_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG01_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG01_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG01_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG01_TX_MAC_DMY_ADDR                                                                     (0x5424)
  #define RTL9310_MBIST_PG01_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG01_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG01_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG02_RX_MAC01_ADDR                                                                       (0x5428)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG02_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG02_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG02_RX_MAC05_ADDR                                                                       (0x542C)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG02_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG02_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG02_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG02_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG02_RX_MAC_DMY_ADDR                                                                     (0x5430)
  #define RTL9310_MBIST_PG02_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG02_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG02_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG02_TX_MAC01_ADDR                                                                       (0x5434)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG02_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG02_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG02_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG02_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG02_TX_MAC_DMY_ADDR                                                                     (0x5438)
  #define RTL9310_MBIST_PG02_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG02_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG02_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG03_RX_MAC01_ADDR                                                                       (0x543C)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG03_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG03_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG03_RX_MAC05_ADDR                                                                       (0x5440)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG03_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG03_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG03_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG03_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG03_RX_MAC_DMY_ADDR                                                                     (0x5444)
  #define RTL9310_MBIST_PG03_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG03_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG03_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG03_TX_MAC01_ADDR                                                                       (0x5448)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG03_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG03_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG03_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG03_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG03_TX_MAC_DMY_ADDR                                                                     (0x544C)
  #define RTL9310_MBIST_PG03_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG03_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG03_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG04_RX_MAC01_ADDR                                                                       (0x5450)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG04_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG04_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG04_RX_MAC05_ADDR                                                                       (0x5454)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG04_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG04_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG04_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG04_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG04_RX_MAC_DMY_ADDR                                                                     (0x5458)
  #define RTL9310_MBIST_PG04_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG04_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG04_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG04_TX_MAC01_ADDR                                                                       (0x545C)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG04_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG04_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG04_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG04_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG04_TX_MAC_DMY_ADDR                                                                     (0x5460)
  #define RTL9310_MBIST_PG04_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG04_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG04_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG05_RX_MAC01_ADDR                                                                       (0x5464)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG05_RX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG05_RX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG05_RX_MAC05_ADDR                                                                       (0x5468)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG05_RX_MAC05_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG05_RX_MAC05_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG05_RX_MAC05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG05_RX_MAC05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG05_RX_MAC_DMY_ADDR                                                                     (0x546C)
  #define RTL9310_MBIST_PG05_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG05_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG05_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG05_TX_MAC01_ADDR                                                                       (0x5470)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG05_TX_MAC01_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG05_TX_MAC01_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG05_TX_MAC01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG05_TX_MAC01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG05_TX_MAC_DMY_ADDR                                                                     (0x5474)
  #define RTL9310_MBIST_PG05_TX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG05_TX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG05_TX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG06_RX_MAC08_ADDR                                                                       (0x5478)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG06_RX_MAC08_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG06_RX_MAC08_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG06_RX_MAC04_ADDR                                                                       (0x547C)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG06_RX_MAC04_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG06_RX_MAC04_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG06_RX_MAC04_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG06_RX_MAC04_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC04_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG06_RX_MAC06_ADDR                                                                       (0x5480)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG06_RX_MAC06_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG06_RX_MAC06_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG06_RX_MAC06_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG06_RX_MAC06_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG06_RX_MAC06_DMY0_ADDR                                                                  (0x5484)
  #define RTL9310_MBIST_PG06_RX_MAC06_DMY0_DUMMY_OFFSET                                                        (0)
  #define RTL9310_MBIST_PG06_RX_MAC06_DMY0_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9310_MBIST_PG06_RX_MAC06_DMY0_DUMMY_OFFSET)

#define RTL9310_MBIST_PG06_RX_MAC06_DMY1_ADDR                                                                  (0x5488)
  #define RTL9310_MBIST_PG06_RX_MAC06_DMY1_DUMMY_OFFSET                                                        (0)
  #define RTL9310_MBIST_PG06_RX_MAC06_DMY1_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9310_MBIST_PG06_RX_MAC06_DMY1_DUMMY_OFFSET)

#define RTL9310_MBIST_PG06_TX_MAC08_ADDR                                                                       (0x548C)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG06_TX_MAC08_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG06_TX_MAC08_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG06_TX_MAC02_ADDR                                                                       (0x5490)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG06_TX_MAC02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG06_TX_MAC02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG06_TX_MAC02_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG06_TX_MAC02_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG06_TX_MAC02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG06_TX_MAC02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG07_RX_MAC08_ADDR                                                                       (0x5494)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG07_RX_MAC08_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG07_RX_MAC08_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG07_RX_MAC04_ADDR                                                                       (0x5498)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG07_RX_MAC04_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG07_RX_MAC04_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG07_RX_MAC04_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG07_RX_MAC04_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC04_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG07_RX_MAC06_ADDR                                                                       (0x549C)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG07_RX_MAC06_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG07_RX_MAC06_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG07_RX_MAC06_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG07_RX_MAC06_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG07_RX_MAC06_DMY0_ADDR                                                                  (0x54A0)
  #define RTL9310_MBIST_PG07_RX_MAC06_DMY0_DUMMY_OFFSET                                                        (0)
  #define RTL9310_MBIST_PG07_RX_MAC06_DMY0_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9310_MBIST_PG07_RX_MAC06_DMY0_DUMMY_OFFSET)

#define RTL9310_MBIST_PG07_RX_MAC06_DMY1_ADDR                                                                  (0x54A4)
  #define RTL9310_MBIST_PG07_RX_MAC06_DMY1_DUMMY_OFFSET                                                        (0)
  #define RTL9310_MBIST_PG07_RX_MAC06_DMY1_DUMMY_MASK                                                          (0xFFFFFFFF << RTL9310_MBIST_PG07_RX_MAC06_DMY1_DUMMY_OFFSET)

#define RTL9310_MBIST_PG07_TX_MAC08_ADDR                                                                       (0x54A8)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG07_TX_MAC08_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG07_TX_MAC08_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG07_TX_MAC02_ADDR                                                                       (0x54AC)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG07_TX_MAC02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG07_TX_MAC02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG07_TX_MAC02_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG07_TX_MAC02_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG07_TX_MAC02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG07_TX_MAC02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG08_RX_MAC10_ADDR                                                                       (0x54B0)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG08_RX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG08_RX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG08_RX_MAC07_ADDR                                                                       (0x54B4)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG08_RX_MAC07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG08_RX_MAC07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG08_RX_MAC07_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG08_RX_MAC07_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG08_RX_MAC11_ADDR                                                                       (0x54B8)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG08_RX_MAC11_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG08_RX_MAC11_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG08_RX_MAC11_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG08_RX_MAC11_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG08_RX_MAC11_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG08_RX_MAC11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG08_RX_MAC_DMY_ADDR                                                                     (0x54BC)
  #define RTL9310_MBIST_PG08_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG08_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG08_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG08_TX_MAC10_ADDR                                                                       (0x54C0)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG08_TX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG08_TX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG08_TX_MAC12_ADDR                                                                       (0x54C4)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG08_TX_MAC12_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG08_TX_MAC12_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG08_TX_MAC12_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG08_TX_MAC12_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG09_RX_MAC10_ADDR                                                                       (0x54C8)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG09_RX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG09_RX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG09_RX_MAC07_ADDR                                                                       (0x54CC)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG09_RX_MAC07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG09_RX_MAC07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG09_RX_MAC07_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG09_RX_MAC07_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG09_RX_MAC11_ADDR                                                                       (0x54D0)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG09_RX_MAC11_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG09_RX_MAC11_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG09_RX_MAC11_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG09_RX_MAC11_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG09_RX_MAC11_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG09_RX_MAC11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG09_RX_MAC_DMY_ADDR                                                                     (0x54D4)
  #define RTL9310_MBIST_PG09_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG09_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG09_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG09_TX_MAC10_ADDR                                                                       (0x54D8)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG09_TX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG09_TX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG09_TX_MAC12_ADDR                                                                       (0x54DC)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG09_TX_MAC12_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG09_TX_MAC12_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG09_TX_MAC12_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG09_TX_MAC12_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG10_RX_MAC10_ADDR                                                                       (0x54E0)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG10_RX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG10_RX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG10_RX_MAC07_ADDR                                                                       (0x54E4)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG10_RX_MAC07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG10_RX_MAC07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG10_RX_MAC07_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG10_RX_MAC07_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG10_RX_MAC11_ADDR                                                                       (0x54E8)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG10_RX_MAC11_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG10_RX_MAC11_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG10_RX_MAC11_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG10_RX_MAC11_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG10_RX_MAC11_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG10_RX_MAC11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG10_RX_MAC_DMY_ADDR                                                                     (0x54EC)
  #define RTL9310_MBIST_PG10_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG10_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG10_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG10_TX_MAC10_ADDR                                                                       (0x54F0)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG10_TX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG10_TX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG10_TX_MAC12_ADDR                                                                       (0x54F4)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG10_TX_MAC12_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG10_TX_MAC12_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG10_TX_MAC12_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG10_TX_MAC12_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG11_RX_MAC10_ADDR                                                                       (0x54F8)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG11_RX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG11_RX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG11_RX_MAC07_ADDR                                                                       (0x54FC)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG11_RX_MAC07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG11_RX_MAC07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG11_RX_MAC07_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG11_RX_MAC07_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG11_RX_MAC11_ADDR                                                                       (0x5500)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG11_RX_MAC11_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG11_RX_MAC11_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG11_RX_MAC11_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG11_RX_MAC11_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG11_RX_MAC11_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG11_RX_MAC11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG11_RX_MAC_DMY_ADDR                                                                     (0x5504)
  #define RTL9310_MBIST_PG11_RX_MAC_DMY_DUMMY_OFFSET                                                           (0)
  #define RTL9310_MBIST_PG11_RX_MAC_DMY_DUMMY_MASK                                                             (0xFFFFFFFF << RTL9310_MBIST_PG11_RX_MAC_DMY_DUMMY_OFFSET)

#define RTL9310_MBIST_PG11_TX_MAC10_ADDR                                                                       (0x5508)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG11_TX_MAC10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG11_TX_MAC10_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_9_OFFSET                                                        (21)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_9_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_8_OFFSET                                                        (20)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_8_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_7_OFFSET                                                        (19)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_7_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_9_OFFSET                                                       (9)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_9_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_8_OFFSET                                                       (8)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_8_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_7_OFFSET                                                       (7)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_7_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG11_TX_MAC12_ADDR                                                                       (0x550C)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG11_TX_MAC12_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG11_TX_MAC12_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG11_TX_MAC12_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG11_TX_MAC12_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_RX_MAC03_ADDR                                                                       (0x5510)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_RX_MAC03_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_RX_MAC03_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_RX_MAC03_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_RX_MAC03_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC03_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_RX_MAC09_ADDR                                                                       (0x5514)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_RX_MAC09_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_RX_MAC09_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_6_OFFSET                                                        (18)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_6_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_5_OFFSET                                                        (17)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_5_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_4_OFFSET                                                        (16)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_4_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC09_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_6_OFFSET                                                       (6)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_6_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_5_OFFSET                                                       (5)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_5_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_4_OFFSET                                                       (4)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_4_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC09_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_RX_MAC07_ADDR                                                                       (0x5518)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_RX_MAC07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_RX_MAC07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_RX_MAC07_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_RX_MAC07_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_RX_MAC07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_RX_MAC07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_RX_MAC_DMY0_ADDR                                                                    (0x551C)
  #define RTL9310_MBIST_PG12_RX_MAC_DMY0_DUMMY_OFFSET                                                          (0)
  #define RTL9310_MBIST_PG12_RX_MAC_DMY0_DUMMY_MASK                                                            (0xFFFFFFFF << RTL9310_MBIST_PG12_RX_MAC_DMY0_DUMMY_OFFSET)

#define RTL9310_MBIST_PG12_RX_MAC_DMY1_ADDR                                                                    (0x5520)
  #define RTL9310_MBIST_PG12_RX_MAC_DMY1_DUMMY_OFFSET                                                          (0)
  #define RTL9310_MBIST_PG12_RX_MAC_DMY1_DUMMY_MASK                                                            (0xFFFFFFFF << RTL9310_MBIST_PG12_RX_MAC_DMY1_DUMMY_OFFSET)

#define RTL9310_MBIST_PG12_TX_MAC02_ADDR                                                                       (0x5524)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_TX_MAC02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_TX_MAC02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_TX_MAC02_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_TX_MAC02_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_3_OFFSET                                                        (15)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_3_MASK                                                          (0x1 << RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_2_OFFSET                                                        (14)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_2_MASK                                                          (0x1 << RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_1_OFFSET                                                        (13)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_1_MASK                                                          (0x1 << RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_TX_MAC02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_3_OFFSET                                                       (3)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_3_MASK                                                         (0x1 << RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_2_OFFSET                                                       (2)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_2_MASK                                                         (0x1 << RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_1_OFFSET                                                       (1)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_1_MASK                                                         (0x1 << RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_TX_MAC02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_PG_MAC13_ADDR                                                                       (0x5528)
  #define RTL9310_MBIST_PG12_PG_MAC13_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_PG_MAC13_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_PG_MAC13_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC13_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_PG_MAC13_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_PG_MAC13_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC13_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_PG_MAC13_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_PG_MAC13_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC13_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_PG_MAC13_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_PG_MAC13_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC13_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_PG_MAC13_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_PG_MAC13_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PG12_PG_MAC14_ADDR                                                                       (0x552C)
  #define RTL9310_MBIST_PG12_PG_MAC14_BIST_DONE_OFFSET                                                         (29)
  #define RTL9310_MBIST_PG12_PG_MAC14_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_PG12_PG_MAC14_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC14_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_PG12_PG_MAC14_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_PG12_PG_MAC14_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC14_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_PG12_PG_MAC14_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_PG12_PG_MAC14_PAUSE_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC14_DRF_FAIL_0_OFFSET                                                        (12)
  #define RTL9310_MBIST_PG12_PG_MAC14_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBIST_PG12_PG_MAC14_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PG12_PG_MAC14_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBIST_PG12_PG_MAC14_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBIST_PG12_PG_MAC14_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_MAC_RESET_00_ADDR                                                                        (0x5530)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_TX_MAC01_RST_B_OFFSET                                                (28)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG05_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC05_RST_B_OFFSET                                                (26)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC01_RST_B_OFFSET                                                (25)
  #define RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG05_RX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_TX_MAC01_RST_B_OFFSET                                                (23)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG04_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC05_RST_B_OFFSET                                                (21)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC01_RST_B_OFFSET                                                (20)
  #define RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG04_RX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_TX_MAC01_RST_B_OFFSET                                                (18)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG03_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC05_RST_B_OFFSET                                                (16)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC01_RST_B_OFFSET                                                (15)
  #define RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG03_RX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_TX_MAC01_RST_B_OFFSET                                                (13)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG02_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC05_RST_B_OFFSET                                                (11)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC01_RST_B_OFFSET                                                (10)
  #define RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG02_RX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_TX_MAC01_RST_B_OFFSET                                                (8)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG01_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC05_RST_B_OFFSET                                                (6)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC01_RST_B_OFFSET                                                (5)
  #define RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG01_RX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_TX_MAC01_RST_B_OFFSET                                                (3)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_TX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG00_TX_MAC01_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC05_RST_B_OFFSET                                                (1)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC05_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC05_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC01_RST_B_OFFSET                                                (0)
  #define RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC01_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_00_PG00_RX_MAC01_RST_B_OFFSET)

#define RTL9310_MBIST_MAC_RESET_01_ADDR                                                                        (0x5534)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_MAC14_RST_B_OFFSET                                                   (21)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_MAC14_RST_B_MASK                                                     (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_MAC14_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_MAC13_RST_B_OFFSET                                                   (20)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_MAC13_RST_B_MASK                                                     (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_MAC13_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_TX_MAC02_RST_B_OFFSET                                                (19)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_TX_MAC02_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_TX_MAC02_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC07_RST_B_OFFSET                                                (16)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC07_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC07_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC09_RST_B_OFFSET                                                (15)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC09_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC09_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC03_RST_B_OFFSET                                                (14)
  #define RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC03_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG12_RX_MAC03_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC02_RST_B_OFFSET                                                (13)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC02_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC02_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC08_RST_B_OFFSET                                                (12)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC08_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG07_TX_MAC08_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC06_RST_B_OFFSET                                                (9)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC06_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC06_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC04_RST_B_OFFSET                                                (8)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC04_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC04_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC08_RST_B_OFFSET                                                (7)
  #define RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC08_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG07_RX_MAC08_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC02_RST_B_OFFSET                                                (6)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC02_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC02_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC08_RST_B_OFFSET                                                (5)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC08_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG06_TX_MAC08_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC06_RST_B_OFFSET                                                (2)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC06_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC06_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC04_RST_B_OFFSET                                                (1)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC04_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC04_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC08_RST_B_OFFSET                                                (0)
  #define RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC08_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_01_PG06_RX_MAC08_RST_B_OFFSET)

#define RTL9310_MBIST_MAC_RESET_02_ADDR                                                                        (0x5538)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC12_RST_B_OFFSET                                                (23)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC12_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC12_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC10_RST_B_OFFSET                                                (22)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG11_TX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC11_RST_B_OFFSET                                                (20)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC11_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC11_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC07_RST_B_OFFSET                                                (19)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC07_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC07_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC10_RST_B_OFFSET                                                (18)
  #define RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG11_RX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC12_RST_B_OFFSET                                                (17)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC12_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC12_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC10_RST_B_OFFSET                                                (16)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG10_TX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC11_RST_B_OFFSET                                                (14)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC11_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC11_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC07_RST_B_OFFSET                                                (13)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC07_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC07_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC10_RST_B_OFFSET                                                (12)
  #define RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG10_RX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC12_RST_B_OFFSET                                                (11)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC12_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC12_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC10_RST_B_OFFSET                                                (10)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG09_TX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC11_RST_B_OFFSET                                                (8)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC11_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC11_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC07_RST_B_OFFSET                                                (7)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC07_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC07_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC10_RST_B_OFFSET                                                (6)
  #define RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG09_RX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC12_RST_B_OFFSET                                                (5)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC12_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC12_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC10_RST_B_OFFSET                                                (4)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG08_TX_MAC10_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC11_RST_B_OFFSET                                                (2)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC11_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC11_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC07_RST_B_OFFSET                                                (1)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC07_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC07_RST_B_OFFSET)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC10_RST_B_OFFSET                                                (0)
  #define RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC10_RST_B_MASK                                                  (0x1 << RTL9310_MBIST_MAC_RESET_02_PG08_RX_MAC10_RST_B_OFFSET)

#define RTL9310_MBIST_MAC_RESUME_00_ADDR                                                                       (0x553C)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_TX_MAC01_RESUME_OFFSET                                              (28)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG05_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC05_RESUME_OFFSET                                              (26)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC01_RESUME_OFFSET                                              (25)
  #define RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG05_RX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_TX_MAC01_RESUME_OFFSET                                              (23)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG04_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC05_RESUME_OFFSET                                              (21)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC01_RESUME_OFFSET                                              (20)
  #define RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG04_RX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_TX_MAC01_RESUME_OFFSET                                              (18)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG03_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC05_RESUME_OFFSET                                              (16)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC01_RESUME_OFFSET                                              (15)
  #define RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG03_RX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_TX_MAC01_RESUME_OFFSET                                              (13)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG02_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC05_RESUME_OFFSET                                              (11)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC01_RESUME_OFFSET                                              (10)
  #define RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG02_RX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_TX_MAC01_RESUME_OFFSET                                              (8)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG01_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC05_RESUME_OFFSET                                              (6)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC01_RESUME_OFFSET                                              (5)
  #define RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG01_RX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_TX_MAC01_RESUME_OFFSET                                              (3)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_TX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG00_TX_MAC01_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC05_RESUME_OFFSET                                              (1)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC05_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC05_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC01_RESUME_OFFSET                                              (0)
  #define RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC01_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_00_PG00_RX_MAC01_RESUME_OFFSET)

#define RTL9310_MBIST_MAC_RESUME_01_ADDR                                                                       (0x5540)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_MAC14_RESUME_OFFSET                                                 (21)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_MAC14_RESUME_MASK                                                   (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_MAC14_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_MAC13_RESUME_OFFSET                                                 (20)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_MAC13_RESUME_MASK                                                   (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_MAC13_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_TX_MAC02_RESUME_OFFSET                                              (19)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_TX_MAC02_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_TX_MAC02_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC07_RESUME_OFFSET                                              (16)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC07_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC07_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC09_RESUME_OFFSET                                              (15)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC09_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC09_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC03_RESUME_OFFSET                                              (14)
  #define RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC03_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG12_RX_MAC03_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC02_RESUME_OFFSET                                              (13)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC02_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC02_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC08_RESUME_OFFSET                                              (12)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC08_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG07_TX_MAC08_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC06_RESUME_OFFSET                                              (9)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC06_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC06_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC04_RESUME_OFFSET                                              (8)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC04_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC04_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC08_RESUME_OFFSET                                              (7)
  #define RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC08_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG07_RX_MAC08_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC02_RESUME_OFFSET                                              (6)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC02_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC02_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC08_RESUME_OFFSET                                              (5)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC08_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG06_TX_MAC08_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC06_RESUME_OFFSET                                              (2)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC06_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC06_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC04_RESUME_OFFSET                                              (1)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC04_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC04_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC08_RESUME_OFFSET                                              (0)
  #define RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC08_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_01_PG06_RX_MAC08_RESUME_OFFSET)

#define RTL9310_MBIST_MAC_RESUME_02_ADDR                                                                       (0x5544)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC12_RESUME_OFFSET                                              (23)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC12_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC12_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC10_RESUME_OFFSET                                              (22)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG11_TX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC11_RESUME_OFFSET                                              (20)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC11_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC11_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC07_RESUME_OFFSET                                              (19)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC07_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC07_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC10_RESUME_OFFSET                                              (18)
  #define RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG11_RX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC12_RESUME_OFFSET                                              (17)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC12_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC12_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC10_RESUME_OFFSET                                              (16)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG10_TX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC11_RESUME_OFFSET                                              (14)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC11_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC11_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC07_RESUME_OFFSET                                              (13)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC07_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC07_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC10_RESUME_OFFSET                                              (12)
  #define RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG10_RX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC12_RESUME_OFFSET                                              (11)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC12_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC12_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC10_RESUME_OFFSET                                              (10)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG09_TX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC11_RESUME_OFFSET                                              (8)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC11_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC11_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC07_RESUME_OFFSET                                              (7)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC07_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC07_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC10_RESUME_OFFSET                                              (6)
  #define RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG09_RX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC12_RESUME_OFFSET                                              (5)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC12_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC12_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC10_RESUME_OFFSET                                              (4)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG08_TX_MAC10_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC11_RESUME_OFFSET                                              (2)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC11_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC11_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC07_RESUME_OFFSET                                              (1)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC07_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC07_RESUME_OFFSET)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC10_RESUME_OFFSET                                              (0)
  #define RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC10_RESUME_MASK                                                (0x1 << RTL9310_MBIST_MAC_RESUME_02_PG08_RX_MAC10_RESUME_OFFSET)

#define RTL9310_MBIST_ALE_START_0_ADDR                                                                         (0x8300)
  #define RTL9310_MBIST_ALE_START_0_MALE32_START_OFFSET                                                        (31)
  #define RTL9310_MBIST_ALE_START_0_MALE32_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE32_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE31_START_OFFSET                                                        (30)
  #define RTL9310_MBIST_ALE_START_0_MALE31_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE31_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE30_START_OFFSET                                                        (29)
  #define RTL9310_MBIST_ALE_START_0_MALE30_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE30_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE29_START_OFFSET                                                        (28)
  #define RTL9310_MBIST_ALE_START_0_MALE29_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE29_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE28_START_OFFSET                                                        (27)
  #define RTL9310_MBIST_ALE_START_0_MALE28_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE28_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE27_START_OFFSET                                                        (26)
  #define RTL9310_MBIST_ALE_START_0_MALE27_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE27_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE26_START_OFFSET                                                        (25)
  #define RTL9310_MBIST_ALE_START_0_MALE26_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE26_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE25_START_OFFSET                                                        (24)
  #define RTL9310_MBIST_ALE_START_0_MALE25_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE25_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE24_START_OFFSET                                                        (23)
  #define RTL9310_MBIST_ALE_START_0_MALE24_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE24_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE23_START_OFFSET                                                        (22)
  #define RTL9310_MBIST_ALE_START_0_MALE23_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE23_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE22_START_OFFSET                                                        (21)
  #define RTL9310_MBIST_ALE_START_0_MALE22_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE22_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE21_START_OFFSET                                                        (20)
  #define RTL9310_MBIST_ALE_START_0_MALE21_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE21_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE20_START_OFFSET                                                        (19)
  #define RTL9310_MBIST_ALE_START_0_MALE20_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE20_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE19_START_OFFSET                                                        (18)
  #define RTL9310_MBIST_ALE_START_0_MALE19_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE19_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE18_START_OFFSET                                                        (17)
  #define RTL9310_MBIST_ALE_START_0_MALE18_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE18_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE17_START_OFFSET                                                        (16)
  #define RTL9310_MBIST_ALE_START_0_MALE17_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE17_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE16_START_OFFSET                                                        (15)
  #define RTL9310_MBIST_ALE_START_0_MALE16_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE16_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE15_START_OFFSET                                                        (14)
  #define RTL9310_MBIST_ALE_START_0_MALE15_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE15_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE14_START_OFFSET                                                        (13)
  #define RTL9310_MBIST_ALE_START_0_MALE14_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE14_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE13_START_OFFSET                                                        (12)
  #define RTL9310_MBIST_ALE_START_0_MALE13_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE13_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE12_START_OFFSET                                                        (11)
  #define RTL9310_MBIST_ALE_START_0_MALE12_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE12_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE11_START_OFFSET                                                        (10)
  #define RTL9310_MBIST_ALE_START_0_MALE11_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE11_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE10_START_OFFSET                                                        (9)
  #define RTL9310_MBIST_ALE_START_0_MALE10_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_0_MALE10_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE9_START_OFFSET                                                         (8)
  #define RTL9310_MBIST_ALE_START_0_MALE9_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE9_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE8_START_OFFSET                                                         (7)
  #define RTL9310_MBIST_ALE_START_0_MALE8_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE8_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE7_START_OFFSET                                                         (6)
  #define RTL9310_MBIST_ALE_START_0_MALE7_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE7_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE6_START_OFFSET                                                         (5)
  #define RTL9310_MBIST_ALE_START_0_MALE6_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE6_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE5_START_OFFSET                                                         (4)
  #define RTL9310_MBIST_ALE_START_0_MALE5_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE5_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE4_START_OFFSET                                                         (3)
  #define RTL9310_MBIST_ALE_START_0_MALE4_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE4_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE3_START_OFFSET                                                         (2)
  #define RTL9310_MBIST_ALE_START_0_MALE3_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE3_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE2_START_OFFSET                                                         (1)
  #define RTL9310_MBIST_ALE_START_0_MALE2_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE2_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_0_MALE1_START_OFFSET                                                         (0)
  #define RTL9310_MBIST_ALE_START_0_MALE1_START_MASK                                                           (0x1 << RTL9310_MBIST_ALE_START_0_MALE1_START_OFFSET)

#define RTL9310_MBIST_ALE_START_1_ADDR                                                                         (0x8304)
  #define RTL9310_MBIST_ALE_START_1_MALE39_START_OFFSET                                                        (6)
  #define RTL9310_MBIST_ALE_START_1_MALE39_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE39_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE38_START_OFFSET                                                        (5)
  #define RTL9310_MBIST_ALE_START_1_MALE38_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE38_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE37_START_OFFSET                                                        (4)
  #define RTL9310_MBIST_ALE_START_1_MALE37_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE37_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE36_START_OFFSET                                                        (3)
  #define RTL9310_MBIST_ALE_START_1_MALE36_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE36_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE35_START_OFFSET                                                        (2)
  #define RTL9310_MBIST_ALE_START_1_MALE35_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE35_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE34_START_OFFSET                                                        (1)
  #define RTL9310_MBIST_ALE_START_1_MALE34_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE34_START_OFFSET)
  #define RTL9310_MBIST_ALE_START_1_MALE33_START_OFFSET                                                        (0)
  #define RTL9310_MBIST_ALE_START_1_MALE33_START_MASK                                                          (0x1 << RTL9310_MBIST_ALE_START_1_MALE33_START_OFFSET)

#define RTL9310_MBIST_ALE_RESUME_0_ADDR                                                                        (0x8308)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE32_RESUME_OFFSET                                                      (31)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE32_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE32_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE31_RESUME_OFFSET                                                      (30)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE31_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE31_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE30_RESUME_OFFSET                                                      (29)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE30_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE30_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE29_RESUME_OFFSET                                                      (28)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE29_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE29_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE28_RESUME_OFFSET                                                      (27)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE28_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE28_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE27_RESUME_OFFSET                                                      (26)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE27_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE27_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE26_RESUME_OFFSET                                                      (25)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE26_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE26_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE25_RESUME_OFFSET                                                      (24)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE25_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE25_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE24_RESUME_OFFSET                                                      (23)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE24_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE24_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE23_RESUME_OFFSET                                                      (22)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE23_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE23_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE22_RESUME_OFFSET                                                      (21)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE22_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE22_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE21_RESUME_OFFSET                                                      (20)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE21_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE21_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE20_RESUME_OFFSET                                                      (19)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE20_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE20_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE19_RESUME_OFFSET                                                      (18)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE19_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE19_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE18_RESUME_OFFSET                                                      (17)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE18_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE18_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE17_RESUME_OFFSET                                                      (16)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE17_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE17_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE16_RESUME_OFFSET                                                      (15)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE16_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE16_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE15_RESUME_OFFSET                                                      (14)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE15_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE15_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE14_RESUME_OFFSET                                                      (13)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE14_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE14_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE13_RESUME_OFFSET                                                      (12)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE13_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE13_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE12_RESUME_OFFSET                                                      (11)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE12_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE12_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE11_RESUME_OFFSET                                                      (10)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE11_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE11_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE10_RESUME_OFFSET                                                      (9)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE10_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE10_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE9_RESUME_OFFSET                                                       (8)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE9_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE9_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE8_RESUME_OFFSET                                                       (7)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE8_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE8_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE7_RESUME_OFFSET                                                       (6)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE7_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE7_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE6_RESUME_OFFSET                                                       (5)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE6_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE6_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE5_RESUME_OFFSET                                                       (4)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE5_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE5_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE4_RESUME_OFFSET                                                       (3)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE4_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE4_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE3_RESUME_OFFSET                                                       (2)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE3_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE3_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE2_RESUME_OFFSET                                                       (1)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE2_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE2_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE1_RESUME_OFFSET                                                       (0)
  #define RTL9310_MBIST_ALE_RESUME_0_MALE1_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_ALE_RESUME_0_MALE1_RESUME_OFFSET)

#define RTL9310_MBIST_ALE_RESUME_1_ADDR                                                                        (0x830C)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE39_RESUME_OFFSET                                                      (6)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE39_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE39_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE38_RESUME_OFFSET                                                      (5)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE38_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE38_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE37_RESUME_OFFSET                                                      (4)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE37_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE37_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE36_RESUME_OFFSET                                                      (3)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE36_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE36_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE35_RESUME_OFFSET                                                      (2)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE35_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE35_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE34_RESUME_OFFSET                                                      (1)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE34_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE34_RESUME_OFFSET)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE33_RESUME_OFFSET                                                      (0)
  #define RTL9310_MBIST_ALE_RESUME_1_MALE33_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_ALE_RESUME_1_MALE33_RESUME_OFFSET)

#define RTL9310_MBIST_ALE_GLB_ADDR                                                                             (0x8310)
  #define RTL9310_MBIST_ALE_GLB_BCAM_FAIL_OFFSET                                                               (29)
  #define RTL9310_MBIST_ALE_GLB_BCAM_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BCAM_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DONE_OFFSET                                                               (28)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BCAM_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_PAUSE_OFFSET                                                          (26)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ALE_GLB_BCAM_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_FAIL_OFFSET                                                           (25)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_DONE_OFFSET                                                           (24)
  #define RTL9310_MBIST_ALE_GLB_BCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_TCAM_FAIL_OFFSET                                                               (21)
  #define RTL9310_MBIST_ALE_GLB_TCAM_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_TCAM_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DONE_OFFSET                                                               (20)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_TCAM_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_PAUSE_OFFSET                                                          (18)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ALE_GLB_TCAM_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_FAIL_OFFSET                                                           (17)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_TCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_DONE_OFFSET                                                           (16)
  #define RTL9310_MBIST_ALE_GLB_TCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_TCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_REPAIRE_OFFSET                                                            (14)
  #define RTL9310_MBIST_ALE_GLB_BISR_REPAIRE_MASK                                                              (0x1 << RTL9310_MBIST_ALE_GLB_BISR_REPAIRE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_FAIL_OFFSET                                                               (13)
  #define RTL9310_MBIST_ALE_GLB_BISR_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BISR_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_DONE_OFFSET                                                               (12)
  #define RTL9310_MBIST_ALE_GLB_BISR_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BISR_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_PAUSE_OFFSET                                                          (10)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ALE_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_FAIL_OFFSET                                                           (9)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_MBIST_ALE_GLB_BISR_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ALE_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ALE_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_ALE_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ALE_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_ALE01_ADDR                                                                               (0x8314)
  #define RTL9310_MBIST_ALE01_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE01_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE01_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE01_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE01_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE01_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_8_OFFSET                                                                (20)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_8_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_7_OFFSET                                                                (19)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_6_OFFSET                                                                (18)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_5_OFFSET                                                                (17)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE01_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_8_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE01_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE02_ADDR                                                                               (0x8318)
  #define RTL9310_MBIST_ALE02_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE02_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE02_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE02_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE02_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE02_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_7_OFFSET                                                                (19)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_6_OFFSET                                                                (18)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_5_OFFSET                                                                (17)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE02_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE03_ADDR                                                                               (0x831C)
  #define RTL9310_MBIST_ALE03_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE03_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE03_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE03_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE03_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE03_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE03_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE03_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_7_OFFSET                                                                (19)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_6_OFFSET                                                                (18)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_5_OFFSET                                                                (17)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE03_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE03_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE03_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE04_ADDR                                                                               (0x8320)
  #define RTL9310_MBIST_ALE04_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE04_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE04_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE04_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE04_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE04_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE04_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE04_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE04_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE04_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE04_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE04_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE04_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE04_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE04_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE04_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE05_ADDR                                                                               (0x8324)
  #define RTL9310_MBIST_ALE05_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE05_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE05_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE05_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE05_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE05_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE05_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE05_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE05_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE05_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE05_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE05_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE06_ADDR                                                                               (0x8328)
  #define RTL9310_MBIST_ALE06_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE06_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE06_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE06_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE06_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE06_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE06_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE06_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE06_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE06_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE06_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE06_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE06_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE06_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE06_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE06_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE06_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE07_ADDR                                                                               (0x832C)
  #define RTL9310_MBIST_ALE07_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE07_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE07_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE07_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE07_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE07_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE07_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE07_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE07_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE07_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE07_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE07_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE07_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE07_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE07_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE08_ADDR                                                                               (0x8330)
  #define RTL9310_MBIST_ALE08_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE08_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE08_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE08_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE08_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE08_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE08_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE08_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_5_OFFSET                                                                (17)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE08_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE08_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE09_ADDR                                                                               (0x8334)
  #define RTL9310_MBIST_ALE09_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE09_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE09_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE09_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE09_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE09_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE09_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE09_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_5_OFFSET                                                                (17)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE09_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE09_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE09_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE09_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE10_ADDR                                                                               (0x8338)
  #define RTL9310_MBIST_ALE10_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE10_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE10_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE10_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE10_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE10_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE10_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE10_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE10_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE10_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE10_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE10_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE10_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE10_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE10_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE10_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE011_ADDR                                                                              (0x833C)
  #define RTL9310_MBIST_ALE011_BIST_DONE_OFFSET                                                                (29)
  #define RTL9310_MBIST_ALE011_BIST_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ALE011_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE011_DRF_DONE_OFFSET                                                                 (28)
  #define RTL9310_MBIST_ALE011_DRF_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE011_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE011_PAUSE_OFFSET                                                                    (24)
  #define RTL9310_MBIST_ALE011_PAUSE_MASK                                                                      (0x1 << RTL9310_MBIST_ALE011_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE011_DRF_FAIL_0_OFFSET                                                               (12)
  #define RTL9310_MBIST_ALE011_DRF_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE011_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE011_BIST_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ALE011_BIST_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ALE011_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE012_ADDR                                                                              (0x8340)
  #define RTL9310_MBIST_ALE012_BIST_DONE_OFFSET                                                                (29)
  #define RTL9310_MBIST_ALE012_BIST_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ALE012_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_DONE_OFFSET                                                                 (28)
  #define RTL9310_MBIST_ALE012_DRF_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE012_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE012_PAUSE_OFFSET                                                                    (24)
  #define RTL9310_MBIST_ALE012_PAUSE_MASK                                                                      (0x1 << RTL9310_MBIST_ALE012_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_5_OFFSET                                                               (17)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_4_OFFSET                                                               (16)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_3_OFFSET                                                               (15)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_2_OFFSET                                                               (14)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_1_OFFSET                                                               (13)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_0_OFFSET                                                               (12)
  #define RTL9310_MBIST_ALE012_DRF_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE012_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_5_OFFSET                                                              (5)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_4_OFFSET                                                              (4)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_3_OFFSET                                                              (3)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_2_OFFSET                                                              (2)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_1_OFFSET                                                              (1)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ALE012_BIST_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ALE012_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE13_ADDR                                                                               (0x8344)
  #define RTL9310_MBIST_ALE13_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE13_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE13_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE13_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE13_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE13_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE13_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE13_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE13_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE13_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE13_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE13_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE13_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE13_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE13_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE14_ADDR                                                                               (0x8348)
  #define RTL9310_MBIST_ALE14_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE14_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE14_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE14_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE14_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE14_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE14_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE14_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE14_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE14_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE14_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE14_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE14_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE14_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE14_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE15_ADDR                                                                               (0x834C)
  #define RTL9310_MBIST_ALE15_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE15_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE15_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE15_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE15_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE15_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE15_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE15_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE15_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE15_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE15_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE15_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE15_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE15_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE15_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE15_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE15_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE15_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE15_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE15_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE15_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE16_ADDR                                                                               (0x8350)
  #define RTL9310_MBIST_ALE16_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE16_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE16_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE16_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE16_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE16_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE16_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE16_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE16_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE16_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE16_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE16_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE16_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE16_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE16_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE16_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE16_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE17_ADDR                                                                               (0x8354)
  #define RTL9310_MBIST_ALE17_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE17_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE17_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE17_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE17_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE17_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE17_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE17_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE17_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE17_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE17_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE17_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE17_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE17_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE17_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE17_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE17_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE17_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE17_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE17_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE17_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE17_DLY_ADDR                                                                           (0x8358)
  #define RTL9310_MBIST_ALE17_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE17_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE17_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE17_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE17_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE17_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE17_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE17_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE17_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE17_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE17_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE17_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE18_ADDR                                                                               (0x835C)
  #define RTL9310_MBIST_ALE18_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE18_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE18_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE18_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE18_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE18_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE18_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE18_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE18_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE18_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE18_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE18_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE18_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE18_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE18_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE18_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE18_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE18_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE18_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE18_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE18_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE18_DLY_ADDR                                                                           (0x8360)
  #define RTL9310_MBIST_ALE18_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE18_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE18_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE18_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE18_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE18_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE18_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE18_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE18_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE18_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE18_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE18_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE19_ADDR                                                                               (0x8364)
  #define RTL9310_MBIST_ALE19_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE19_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE19_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE19_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE19_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE19_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE19_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE19_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE19_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE19_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE19_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE19_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE19_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE19_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE19_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE19_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE19_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE19_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE19_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE19_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE19_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE19_DLY_ADDR                                                                           (0x8368)
  #define RTL9310_MBIST_ALE19_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE19_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE19_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE19_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE19_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE19_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE19_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE19_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE19_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE19_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE19_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE19_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE20_ADDR                                                                               (0x836C)
  #define RTL9310_MBIST_ALE20_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE20_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE20_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE20_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE20_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE20_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE20_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE20_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE20_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE20_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE20_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE20_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE20_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE20_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE20_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE20_DLY_ADDR                                                                           (0x8370)
  #define RTL9310_MBIST_ALE20_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE20_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE20_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE20_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE20_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE20_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE21_ADDR                                                                               (0x8374)
  #define RTL9310_MBIST_ALE21_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE21_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE21_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE21_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE21_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE21_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE21_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE21_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE21_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE21_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE21_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE21_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE21_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE21_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE21_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE21_DLY_ADDR                                                                           (0x8378)
  #define RTL9310_MBIST_ALE21_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE21_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE21_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE21_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE21_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE21_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE22_ADDR                                                                               (0x837C)
  #define RTL9310_MBIST_ALE22_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE22_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE22_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE22_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE22_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE22_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE22_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE22_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE22_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE22_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE22_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE22_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE22_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE22_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE22_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE22_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE22_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE22_DLY_ADDR                                                                           (0x8380)
  #define RTL9310_MBIST_ALE22_DLY_MDS_2_OFFSET                                                                 (20)
  #define RTL9310_MBIST_ALE22_DLY_MDS_2_MASK                                                                   (0x7 << RTL9310_MBIST_ALE22_DLY_MDS_2_OFFSET)
  #define RTL9310_MBIST_ALE22_DLY_RDS_2_OFFSET                                                                 (16)
  #define RTL9310_MBIST_ALE22_DLY_RDS_2_MASK                                                                   (0xF << RTL9310_MBIST_ALE22_DLY_RDS_2_OFFSET)
  #define RTL9310_MBIST_ALE22_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE22_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE22_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE22_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE22_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE22_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE22_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE22_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE22_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE22_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE22_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE22_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE23_ADDR                                                                               (0x8384)
  #define RTL9310_MBIST_ALE23_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE23_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE23_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE23_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE23_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE23_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE23_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE23_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE23_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE23_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE23_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE23_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE23_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE23_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE23_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE23_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE23_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE23_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE23_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE23_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE23_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE23_DLY_ADDR                                                                           (0x8388)
  #define RTL9310_MBIST_ALE23_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE23_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE23_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE23_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE23_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE23_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE23_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE23_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE23_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE23_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE23_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE23_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE24_ADDR                                                                               (0x838C)
  #define RTL9310_MBIST_ALE24_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE24_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE24_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE24_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE24_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE24_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE24_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE24_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE24_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE24_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE24_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE24_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE24_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE24_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE24_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE24_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE24_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE24_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE24_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE24_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE24_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE24_DLY_ADDR                                                                           (0x8390)
  #define RTL9310_MBIST_ALE24_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE24_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE24_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE24_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE24_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE24_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE24_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE24_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE24_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE24_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE24_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE24_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE25_ADDR                                                                               (0x8394)
  #define RTL9310_MBIST_ALE25_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE25_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE25_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE25_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE25_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE25_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE25_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE25_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE25_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE25_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE25_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE25_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE25_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE25_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE25_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE25_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE25_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE25_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE25_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE25_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE25_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE25_DLY_ADDR                                                                           (0x8398)
  #define RTL9310_MBIST_ALE25_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE25_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE25_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE25_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE25_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE25_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE25_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE25_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE25_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE25_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE25_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE25_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE26_ADDR                                                                               (0x839C)
  #define RTL9310_MBIST_ALE26_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE26_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE26_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE26_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE26_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE26_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE26_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE26_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE26_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE26_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE26_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE26_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE26_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE26_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE26_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE26_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE26_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE26_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE26_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE26_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE26_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE26_DLY_ADDR                                                                           (0x83A0)
  #define RTL9310_MBIST_ALE26_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE26_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE26_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE26_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE26_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE26_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE26_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE26_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE26_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE26_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE26_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE26_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE27_ADDR                                                                               (0x83A4)
  #define RTL9310_MBIST_ALE27_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE27_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE27_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE27_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE27_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE27_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE27_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE27_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE27_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE27_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE27_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE27_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE27_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE27_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE27_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE27_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE27_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE27_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE27_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE27_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE27_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE27_DLY_ADDR                                                                           (0x83A8)
  #define RTL9310_MBIST_ALE27_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE27_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE27_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE27_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE27_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE27_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE27_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE27_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE27_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE27_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE27_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE27_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE28_ADDR                                                                               (0x83AC)
  #define RTL9310_MBIST_ALE28_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE28_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE28_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE28_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE28_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE28_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE28_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE28_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE28_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE28_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE28_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE28_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE28_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE28_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE28_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE28_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE28_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE28_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE28_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE28_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE28_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE28_DLY_ADDR                                                                           (0x83B0)
  #define RTL9310_MBIST_ALE28_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE28_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE28_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE28_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE28_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE28_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE28_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE28_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE28_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE28_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE28_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE28_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE29_ADDR                                                                               (0x83B4)
  #define RTL9310_MBIST_ALE29_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE29_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE29_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE29_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE29_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE29_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE29_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE29_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE29_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE29_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE29_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE29_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE29_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE29_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE29_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE29_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE29_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE29_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE29_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE29_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE29_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE29_DLY_ADDR                                                                           (0x83B8)
  #define RTL9310_MBIST_ALE29_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE29_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE29_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE29_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE29_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE29_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE29_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE29_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE29_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE29_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE29_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE29_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE30_ADDR                                                                               (0x83BC)
  #define RTL9310_MBIST_ALE30_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE30_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE30_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE30_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE30_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE30_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE30_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE30_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE30_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE30_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE30_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE30_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE30_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE30_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE30_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE30_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE30_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE30_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE30_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE30_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE30_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE30_DLY_ADDR                                                                           (0x83C0)
  #define RTL9310_MBIST_ALE30_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE30_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE30_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE30_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE30_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE30_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE30_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE30_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE30_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE30_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE30_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE30_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE31_ADDR                                                                               (0x83C4)
  #define RTL9310_MBIST_ALE31_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE31_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE31_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE31_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE31_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE31_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE31_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE31_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE31_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE31_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE31_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE31_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE31_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE31_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE31_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE31_DLY_ADDR                                                                           (0x83C8)
  #define RTL9310_MBIST_ALE31_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE31_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE31_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE31_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE31_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE31_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE32_ADDR                                                                               (0x83CC)
  #define RTL9310_MBIST_ALE32_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE32_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE32_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE32_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE32_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE32_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE32_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE32_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE32_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE32_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE32_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE32_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE32_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE32_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE32_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE32_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE32_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE32_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE32_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE32_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE32_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE32_DLY_ADDR                                                                           (0x83D0)
  #define RTL9310_MBIST_ALE32_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ALE32_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ALE32_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ALE32_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ALE32_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ALE32_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ALE32_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ALE32_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ALE32_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ALE32_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ALE32_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ALE32_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_ALE33_ADDR                                                                               (0x83D4)
  #define RTL9310_MBIST_ALE33_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE33_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE33_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE33_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE33_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE33_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE33_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE33_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE33_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE33_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE33_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE33_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE33_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE33_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE33_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE33_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE33_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE33_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE33_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE33_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE33_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE34_ADDR                                                                               (0x83D8)
  #define RTL9310_MBIST_ALE34_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE34_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE34_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE34_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE34_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE34_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE34_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE34_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE34_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE34_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE34_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE34_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE34_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE34_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE34_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE35_ADDR                                                                               (0x83DC)
  #define RTL9310_MBIST_ALE35_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE35_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE35_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE35_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE35_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE35_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE35_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE35_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE35_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE35_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE35_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE35_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE35_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE35_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE35_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE35_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE35_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE35_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE35_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE36_ADDR                                                                               (0x83E0)
  #define RTL9310_MBIST_ALE36_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE36_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE36_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE36_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE36_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE36_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE36_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE36_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE36_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_ALE36_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_ALE36_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE36_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE36_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE36_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_ALE36_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_ALE36_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE36_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE36_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE36_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE37_ADDR                                                                               (0x83E4)
  #define RTL9310_MBIST_ALE37_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE37_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE37_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE37_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE37_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE37_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE37_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE37_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE37_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE37_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE37_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE37_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE37_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE37_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE37_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE38_ADDR                                                                               (0x83E8)
  #define RTL9310_MBIST_ALE38_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE38_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE38_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE38_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE38_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE38_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE38_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE38_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE38_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE38_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_ALE38_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_ALE38_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE38_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE38_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE38_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE38_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_ALE38_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_ALE38_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ALE38_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE38_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE38_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ALE39_ADDR                                                                               (0x83EC)
  #define RTL9310_MBIST_ALE39_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_ALE39_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_ALE39_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ALE39_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_ALE39_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_ALE39_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ALE39_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_ALE39_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_ALE39_PAUSE_OFFSET)
  #define RTL9310_MBIST_ALE39_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_ALE39_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_ALE39_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ALE39_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_ALE39_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_ALE39_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE_START_ADDR                                                                           (0x8280)
  #define RTL9310_MBISR_ALE_START_MRALE11_START_OFFSET                                                         (10)
  #define RTL9310_MBISR_ALE_START_MRALE11_START_MASK                                                           (0x1 << RTL9310_MBISR_ALE_START_MRALE11_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE10_START_OFFSET                                                         (9)
  #define RTL9310_MBISR_ALE_START_MRALE10_START_MASK                                                           (0x1 << RTL9310_MBISR_ALE_START_MRALE10_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE9_START_OFFSET                                                          (8)
  #define RTL9310_MBISR_ALE_START_MRALE9_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE9_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE8_START_OFFSET                                                          (7)
  #define RTL9310_MBISR_ALE_START_MRALE8_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE8_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE7_START_OFFSET                                                          (6)
  #define RTL9310_MBISR_ALE_START_MRALE7_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE7_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE6_START_OFFSET                                                          (5)
  #define RTL9310_MBISR_ALE_START_MRALE6_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE6_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE5_START_OFFSET                                                          (4)
  #define RTL9310_MBISR_ALE_START_MRALE5_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE5_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE4_START_OFFSET                                                          (3)
  #define RTL9310_MBISR_ALE_START_MRALE4_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE4_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE3_START_OFFSET                                                          (2)
  #define RTL9310_MBISR_ALE_START_MRALE3_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE3_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE2_START_OFFSET                                                          (1)
  #define RTL9310_MBISR_ALE_START_MRALE2_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE2_START_OFFSET)
  #define RTL9310_MBISR_ALE_START_MRALE1_START_OFFSET                                                          (0)
  #define RTL9310_MBISR_ALE_START_MRALE1_START_MASK                                                            (0x1 << RTL9310_MBISR_ALE_START_MRALE1_START_OFFSET)

#define RTL9310_MBISR_ALE_RESUME_ADDR                                                                          (0x8284)
  #define RTL9310_MBISR_ALE_RESUME_MRALE11_RESUME_OFFSET                                                       (10)
  #define RTL9310_MBISR_ALE_RESUME_MRALE11_RESUME_MASK                                                         (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE11_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE10_RESUME_OFFSET                                                       (9)
  #define RTL9310_MBISR_ALE_RESUME_MRALE10_RESUME_MASK                                                         (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE10_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE9_RESUME_OFFSET                                                        (8)
  #define RTL9310_MBISR_ALE_RESUME_MRALE9_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE9_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE8_RESUME_OFFSET                                                        (7)
  #define RTL9310_MBISR_ALE_RESUME_MRALE8_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE8_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE7_RESUME_OFFSET                                                        (6)
  #define RTL9310_MBISR_ALE_RESUME_MRALE7_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE7_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE6_RESUME_OFFSET                                                        (5)
  #define RTL9310_MBISR_ALE_RESUME_MRALE6_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE6_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE5_RESUME_OFFSET                                                        (4)
  #define RTL9310_MBISR_ALE_RESUME_MRALE5_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE5_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE4_RESUME_OFFSET                                                        (3)
  #define RTL9310_MBISR_ALE_RESUME_MRALE4_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE4_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE3_RESUME_OFFSET                                                        (2)
  #define RTL9310_MBISR_ALE_RESUME_MRALE3_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE3_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE2_RESUME_OFFSET                                                        (1)
  #define RTL9310_MBISR_ALE_RESUME_MRALE2_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE2_RESUME_OFFSET)
  #define RTL9310_MBISR_ALE_RESUME_MRALE1_RESUME_OFFSET                                                        (0)
  #define RTL9310_MBISR_ALE_RESUME_MRALE1_RESUME_MASK                                                          (0x1 << RTL9310_MBISR_ALE_RESUME_MRALE1_RESUME_OFFSET)

#define RTL9310_MBISR_ALE01_ADDR                                                                               (0x8288)
  #define RTL9310_MBISR_ALE01_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE01_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE01_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE01_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE01_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE01_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE01_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE01_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE01_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE01_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE01_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE01_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE01_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE01_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE01_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE01_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE01_OUT_ADDR                                                                           (0x828C)
  #define RTL9310_MBISR_ALE01_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE01_OUT_BISR_OUT_MASK                                                                (0x3F << RTL9310_MBISR_ALE01_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE02_ADDR                                                                               (0x8290)
  #define RTL9310_MBISR_ALE02_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE02_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE02_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE02_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE02_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE02_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE02_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE02_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE02_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE02_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE02_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE02_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE02_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE02_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE02_OUT_ADDR                                                                           (0x8294)
  #define RTL9310_MBISR_ALE02_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE02_OUT_BISR_OUT_MASK                                                                (0x7F << RTL9310_MBISR_ALE02_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE03_ADDR                                                                               (0x8298)
  #define RTL9310_MBISR_ALE03_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE03_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE03_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE03_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE03_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE03_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE03_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE03_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE03_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE03_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE03_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE03_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE03_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE03_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE03_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE03_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE03_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE03_OUT_ADDR                                                                           (0x829C)
  #define RTL9310_MBISR_ALE03_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE03_OUT_BISR_OUT_MASK                                                                (0x7F << RTL9310_MBISR_ALE03_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE04_ADDR                                                                               (0x82A0)
  #define RTL9310_MBISR_ALE04_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE04_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE04_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE04_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE04_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE04_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE04_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE04_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE04_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE04_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE04_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE04_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE04_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE04_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE04_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE04_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE04_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE04_OUT_ADDR                                                                           (0x82A4)
  #define RTL9310_MBISR_ALE04_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE04_OUT_BISR_OUT_MASK                                                                (0xFF << RTL9310_MBISR_ALE04_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE05_ADDR                                                                               (0x82A8)
  #define RTL9310_MBISR_ALE05_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE05_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE05_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE05_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE05_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE05_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE05_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE05_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE05_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE05_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE05_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE05_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE05_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE05_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE05_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE05_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE05_OUT_ADDR                                                                           (0x82AC)
  #define RTL9310_MBISR_ALE05_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE05_OUT_BISR_OUT_MASK                                                                (0xFF << RTL9310_MBISR_ALE05_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE06_ADDR                                                                               (0x82B0)
  #define RTL9310_MBISR_ALE06_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE06_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE06_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE06_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE06_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE06_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE06_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE06_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE06_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE06_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE06_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE06_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBISR_ALE06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBISR_ALE06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBISR_ALE06_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE06_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE06_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBISR_ALE06_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBISR_ALE06_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBISR_ALE06_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE06_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE06_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE06_OUT_ADDR                                                                           (0x82B4)
  #define RTL9310_MBISR_ALE06_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE06_OUT_BISR_OUT_MASK                                                                (0xFFFFFFFF << RTL9310_MBISR_ALE06_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE07_ADDR                                                                               (0x82B8)
  #define RTL9310_MBISR_ALE07_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE07_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE07_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE07_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE07_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE07_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE07_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE07_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE07_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE07_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE07_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE07_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBISR_ALE07_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBISR_ALE07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBISR_ALE07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE07_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBISR_ALE07_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBISR_ALE07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBISR_ALE07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE07_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE07_OUT_ADDR                                                                           (0x82BC)
  #define RTL9310_MBISR_ALE07_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE07_OUT_BISR_OUT_MASK                                                                (0xFFFFFFFF << RTL9310_MBISR_ALE07_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE08_ADDR                                                                               (0x82C0)
  #define RTL9310_MBISR_ALE08_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE08_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE08_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE08_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE08_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE08_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE08_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE08_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE08_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE08_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE08_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBISR_ALE08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBISR_ALE08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBISR_ALE08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBISR_ALE08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE08_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE08_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBISR_ALE08_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBISR_ALE08_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBISR_ALE08_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBISR_ALE08_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE08_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE08_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE08_OUT_0_ADDR                                                                         (0x82C4)
  #define RTL9310_MBISR_ALE08_OUT_0_BISR_OUT_OFFSET                                                            (0)
  #define RTL9310_MBISR_ALE08_OUT_0_BISR_OUT_MASK                                                              (0xFFFFFFFF << RTL9310_MBISR_ALE08_OUT_0_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE08_OUT_1_ADDR                                                                         (0x82C8)
  #define RTL9310_MBISR_ALE08_OUT_1_BISR_OUT_OFFSET                                                            (0)
  #define RTL9310_MBISR_ALE08_OUT_1_BISR_OUT_MASK                                                              (0x1FFF << RTL9310_MBISR_ALE08_OUT_1_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE09_ADDR                                                                               (0x82CC)
  #define RTL9310_MBISR_ALE09_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE09_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE09_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE09_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE09_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE09_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE09_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE09_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE09_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE09_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE09_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE09_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE09_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBISR_ALE09_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBISR_ALE09_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE09_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE09_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE09_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE09_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBISR_ALE09_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBISR_ALE09_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBISR_ALE09_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE09_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE09_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE09_OUT_ADDR                                                                           (0x82D0)
  #define RTL9310_MBISR_ALE09_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE09_OUT_BISR_OUT_MASK                                                                (0x1FFFF << RTL9310_MBISR_ALE09_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE10_ADDR                                                                               (0x82D4)
  #define RTL9310_MBISR_ALE10_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE10_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE10_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE10_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE10_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE10_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE10_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE10_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE10_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE10_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE10_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE10_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE10_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE10_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE10_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE10_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE10_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE10_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE10_OUT_ADDR                                                                           (0x82D8)
  #define RTL9310_MBISR_ALE10_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE10_OUT_BISR_OUT_MASK                                                                (0x7F << RTL9310_MBISR_ALE10_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBISR_ALE11_ADDR                                                                               (0x82DC)
  #define RTL9310_MBISR_ALE11_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBISR_ALE11_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBISR_ALE11_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ALE11_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBISR_ALE11_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBISR_ALE11_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ALE11_REPAIRED_OFFSET                                                                  (25)
  #define RTL9310_MBISR_ALE11_REPAIRED_MASK                                                                    (0x1 << RTL9310_MBISR_ALE11_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ALE11_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBISR_ALE11_PAUSE_MASK                                                                       (0x1 << RTL9310_MBISR_ALE11_PAUSE_OFFSET)
  #define RTL9310_MBISR_ALE11_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBISR_ALE11_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBISR_ALE11_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ALE11_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBISR_ALE11_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBISR_ALE11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ALE11_OUT_ADDR                                                                           (0x82E0)
  #define RTL9310_MBISR_ALE11_OUT_BISR_OUT_OFFSET                                                              (0)
  #define RTL9310_MBISR_ALE11_OUT_BISR_OUT_MASK                                                                (0xFF << RTL9310_MBISR_ALE11_OUT_BISR_OUT_OFFSET)

#define RTL9310_MBIST_ACL_START_ADDR                                                                           (0x4000)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION07_START_OFFSET                                                  (27)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION07_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION07_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION06_START_OFFSET                                                  (26)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION06_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION06_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION05_START_OFFSET                                                  (25)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION05_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION05_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION04_START_OFFSET                                                  (24)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION04_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION04_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION03_START_OFFSET                                                  (23)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION03_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION03_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION02_START_OFFSET                                                  (22)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION02_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION02_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION01_START_OFFSET                                                  (21)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION01_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION01_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION00_START_OFFSET                                                  (20)
  #define RTL9310_MBIST_ACL_START_MACL3_ACTION00_START_MASK                                                    (0x1 << RTL9310_MBIST_ACL_START_MACL3_ACTION00_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG03_START_OFFSET                                                     (19)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG03_START_MASK                                                       (0x1 << RTL9310_MBIST_ACL_START_MACL2_LOG03_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG02_START_OFFSET                                                     (18)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG02_START_MASK                                                       (0x1 << RTL9310_MBIST_ACL_START_MACL2_LOG02_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG01_START_OFFSET                                                     (17)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG01_START_MASK                                                       (0x1 << RTL9310_MBIST_ACL_START_MACL2_LOG01_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG00_START_OFFSET                                                     (16)
  #define RTL9310_MBIST_ACL_START_MACL2_LOG00_START_MASK                                                       (0x1 << RTL9310_MBIST_ACL_START_MACL2_LOG00_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM15_START_OFFSET                                                    (15)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM15_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM15_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM14_START_OFFSET                                                    (14)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM14_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM14_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM13_START_OFFSET                                                    (13)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM13_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM13_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM12_START_OFFSET                                                    (12)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM12_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM12_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM11_START_OFFSET                                                    (11)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM11_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM11_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM10_START_OFFSET                                                    (10)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM10_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM10_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM09_START_OFFSET                                                    (9)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM09_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM09_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM08_START_OFFSET                                                    (8)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM08_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM08_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM07_START_OFFSET                                                    (7)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM07_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM07_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM06_START_OFFSET                                                    (6)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM06_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM06_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM05_START_OFFSET                                                    (5)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM05_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM05_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM04_START_OFFSET                                                    (4)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM04_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM04_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM03_START_OFFSET                                                    (3)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM03_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM03_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM02_START_OFFSET                                                    (2)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM02_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM02_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM01_START_OFFSET                                                    (1)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM01_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM01_START_OFFSET)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM00_START_OFFSET                                                    (0)
  #define RTL9310_MBIST_ACL_START_MACL1_TCAM00_START_MASK                                                      (0x1 << RTL9310_MBIST_ACL_START_MACL1_TCAM00_START_OFFSET)

#define RTL9310_MBIST_ACL_RESUME_ADDR                                                                          (0x4004)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION07_RESUME_OFFSET                                                (27)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION07_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION07_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION06_RESUME_OFFSET                                                (26)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION06_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION06_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION05_RESUME_OFFSET                                                (25)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION05_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION05_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION04_RESUME_OFFSET                                                (24)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION04_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION04_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION03_RESUME_OFFSET                                                (23)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION03_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION03_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION02_RESUME_OFFSET                                                (22)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION02_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION02_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION01_RESUME_OFFSET                                                (21)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION01_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION01_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION00_RESUME_OFFSET                                                (20)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_ACTION00_RESUME_MASK                                                  (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_ACTION00_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG03_RESUME_OFFSET                                                   (19)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG03_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_LOG03_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG02_RESUME_OFFSET                                                   (18)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG02_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_LOG02_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG01_RESUME_OFFSET                                                   (17)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG01_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_LOG01_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG00_RESUME_OFFSET                                                   (16)
  #define RTL9310_MBIST_ACL_RESUME_MACL2_LOG00_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ACL_RESUME_MACL2_LOG00_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM15_RESUME_OFFSET                                                  (15)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM15_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM15_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM14_RESUME_OFFSET                                                  (14)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM14_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM14_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM13_RESUME_OFFSET                                                  (13)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM13_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM13_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM12_RESUME_OFFSET                                                  (12)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM12_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM12_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM11_RESUME_OFFSET                                                  (11)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM11_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM11_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM10_RESUME_OFFSET                                                  (10)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM10_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM10_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM09_RESUME_OFFSET                                                  (9)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM09_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM09_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM08_RESUME_OFFSET                                                  (8)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM08_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM08_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM07_RESUME_OFFSET                                                  (7)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM07_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM07_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM06_RESUME_OFFSET                                                  (6)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM06_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM06_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM05_RESUME_OFFSET                                                  (5)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM05_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM05_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM04_RESUME_OFFSET                                                  (4)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM04_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM04_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM03_RESUME_OFFSET                                                  (3)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM03_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM03_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM02_RESUME_OFFSET                                                  (2)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM02_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM02_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM01_RESUME_OFFSET                                                  (1)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM01_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM01_RESUME_OFFSET)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM00_RESUME_OFFSET                                                  (0)
  #define RTL9310_MBIST_ACL_RESUME_MACL1_TCAM00_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ACL_RESUME_MACL1_TCAM00_RESUME_OFFSET)

#define RTL9310_MBIST_ACL_GLB_ADDR                                                                             (0x4008)
  #define RTL9310_MBIST_ACL_GLB_BCAM_FAIL_OFFSET                                                               (29)
  #define RTL9310_MBIST_ACL_GLB_BCAM_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BCAM_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DONE_OFFSET                                                               (28)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BCAM_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_PAUSE_OFFSET                                                          (26)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ACL_GLB_BCAM_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_FAIL_OFFSET                                                           (25)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_DONE_OFFSET                                                           (24)
  #define RTL9310_MBIST_ACL_GLB_BCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_TCAM_FAIL_OFFSET                                                               (21)
  #define RTL9310_MBIST_ACL_GLB_TCAM_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_TCAM_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DONE_OFFSET                                                               (20)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_TCAM_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_PAUSE_OFFSET                                                          (18)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ACL_GLB_TCAM_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_FAIL_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_TCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_DONE_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACL_GLB_TCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_TCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_REPAIRE_OFFSET                                                            (14)
  #define RTL9310_MBIST_ACL_GLB_BISR_REPAIRE_MASK                                                              (0x1 << RTL9310_MBIST_ACL_GLB_BISR_REPAIRE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_FAIL_OFFSET                                                               (13)
  #define RTL9310_MBIST_ACL_GLB_BISR_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BISR_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_DONE_OFFSET                                                               (12)
  #define RTL9310_MBIST_ACL_GLB_BISR_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BISR_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_PAUSE_OFFSET                                                          (10)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ACL_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_FAIL_OFFSET                                                           (9)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_MBIST_ACL_GLB_BISR_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_ACL_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_ACL_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ACL_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_ACL_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_ACL_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ACL_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_TCM00_ACL1_ADDR                                                                          (0x400C)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM00_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM00_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM00_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM00_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM00_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM00_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL00_DLY_ADDR                                                                           (0x4010)
  #define RTL9310_MBIST_ACL00_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL00_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL00_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL00_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL00_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL00_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL00_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL00_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL00_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL00_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL00_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL00_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM01_ACL1_ADDR                                                                          (0x4014)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM01_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM01_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM01_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM01_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM01_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM01_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL01_DLY_ADDR                                                                           (0x4018)
  #define RTL9310_MBIST_ACL01_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL01_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL01_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL01_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL01_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL01_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL01_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL01_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL01_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL01_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL01_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL01_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM02_ACL1_ADDR                                                                          (0x401C)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM02_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM02_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM02_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM02_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM02_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM02_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL02_DLY_ADDR                                                                           (0x4020)
  #define RTL9310_MBIST_ACL02_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL02_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL02_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL02_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL02_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL02_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL02_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL02_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL02_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL02_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL02_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL02_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM03_ACL1_ADDR                                                                          (0x4024)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM03_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM03_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM03_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM03_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM03_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM03_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL03_DLY_ADDR                                                                           (0x4028)
  #define RTL9310_MBIST_ACL03_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL03_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL03_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL03_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL03_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL03_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL03_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL03_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL03_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL03_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL03_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL03_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM04_ACL1_ADDR                                                                          (0x402C)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM04_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM04_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM04_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM04_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM04_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM04_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL04_DLY_ADDR                                                                           (0x4030)
  #define RTL9310_MBIST_ACL04_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL04_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL04_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL04_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL04_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL04_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL04_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL04_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL04_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL04_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL04_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL04_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM05_ACL1_ADDR                                                                          (0x4034)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM05_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM05_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM05_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM05_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM05_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM05_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL05_DLY_ADDR                                                                           (0x4038)
  #define RTL9310_MBIST_ACL05_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL05_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL05_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL05_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL05_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL05_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL05_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL05_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL05_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL05_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL05_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL05_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM06_ACL1_ADDR                                                                          (0x403C)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM06_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM06_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM06_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM06_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM06_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM06_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL06_DLY_ADDR                                                                           (0x4040)
  #define RTL9310_MBIST_ACL06_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL06_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL06_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL06_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL06_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL06_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL06_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL06_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL06_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL06_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL06_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL06_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM07_ACL1_ADDR                                                                          (0x4044)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM07_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM07_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM07_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM07_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM07_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM07_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL07_DLY_ADDR                                                                           (0x4048)
  #define RTL9310_MBIST_ACL07_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL07_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL07_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL07_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL07_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL07_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL07_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL07_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL07_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL07_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL07_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL07_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM08_ACL1_ADDR                                                                          (0x404C)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM08_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM08_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM08_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM08_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM08_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM08_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL08_DLY_ADDR                                                                           (0x4050)
  #define RTL9310_MBIST_ACL08_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL08_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL08_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL08_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL08_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL08_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL08_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL08_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL08_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL08_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL08_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL08_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM09_ACL1_ADDR                                                                          (0x4054)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM09_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM09_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM09_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM09_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM09_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM09_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL09_DLY_ADDR                                                                           (0x4058)
  #define RTL9310_MBIST_ACL09_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL09_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL09_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL09_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL09_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL09_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL09_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL09_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL09_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL09_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL09_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL09_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM10_ACL1_ADDR                                                                          (0x405C)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM10_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM10_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM10_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM10_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM10_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM10_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL10_DLY_ADDR                                                                           (0x4060)
  #define RTL9310_MBIST_ACL10_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL10_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL10_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL10_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL10_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL10_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL10_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL10_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL10_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL10_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL10_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL10_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM11_ACL1_ADDR                                                                          (0x4064)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM11_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM11_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM11_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM11_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM11_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM11_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL11_DLY_ADDR                                                                           (0x4068)
  #define RTL9310_MBIST_ACL11_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL11_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL11_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL11_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL11_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL11_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL11_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL11_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL11_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL11_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL11_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL11_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM12_ACL1_ADDR                                                                          (0x406C)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM12_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM12_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM12_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM12_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM12_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM12_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL12_DLY_ADDR                                                                           (0x4070)
  #define RTL9310_MBIST_ACL12_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL12_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL12_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL12_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL12_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL12_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL12_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL12_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL12_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL12_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL12_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL12_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM13_ACL1_ADDR                                                                          (0x4074)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM13_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM13_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM13_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM13_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM13_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM13_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL13_DLY_ADDR                                                                           (0x4078)
  #define RTL9310_MBIST_ACL13_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL13_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL13_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL13_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL13_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL13_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL13_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL13_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL13_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL13_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL13_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL13_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM14_ACL1_ADDR                                                                          (0x407C)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM14_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM14_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM14_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM14_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM14_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM14_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL14_DLY_ADDR                                                                           (0x4080)
  #define RTL9310_MBIST_ACL14_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL14_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL14_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL14_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL14_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL14_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL14_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL14_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL14_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL14_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL14_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL14_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_TCM15_ACL1_ADDR                                                                          (0x4084)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_TCM15_ACL1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_TCM15_ACL1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_TCM15_ACL1_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_TCM15_ACL1_PAUSE_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_TCM15_ACL1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_TCM15_ACL1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACL15_DLY_ADDR                                                                           (0x4088)
  #define RTL9310_MBIST_ACL15_DLY_MDS_1_OFFSET                                                                 (12)
  #define RTL9310_MBIST_ACL15_DLY_MDS_1_MASK                                                                   (0x7 << RTL9310_MBIST_ACL15_DLY_MDS_1_OFFSET)
  #define RTL9310_MBIST_ACL15_DLY_RDS_1_OFFSET                                                                 (8)
  #define RTL9310_MBIST_ACL15_DLY_RDS_1_MASK                                                                   (0xF << RTL9310_MBIST_ACL15_DLY_RDS_1_OFFSET)
  #define RTL9310_MBIST_ACL15_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ACL15_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ACL15_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ACL15_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ACL15_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ACL15_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_LOG00_ACL2_ADDR                                                                          (0x408C)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_LOG00_ACL2_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_LOG00_ACL2_PAUSE_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_LOG00_ACL2_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_LOG00_ACL2_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_LOG01_ACL2_ADDR                                                                          (0x4090)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_LOG01_ACL2_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_LOG01_ACL2_PAUSE_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_LOG01_ACL2_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_LOG01_ACL2_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_LOG02_ACL2_ADDR                                                                          (0x4094)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_LOG02_ACL2_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_LOG02_ACL2_PAUSE_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_LOG02_ACL2_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_LOG02_ACL2_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_LOG03_ACL2_ADDR                                                                          (0x4098)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_LOG03_ACL2_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_LOG03_ACL2_PAUSE_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_LOG03_ACL2_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_LOG03_ACL2_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT00_ACL3_ADDR                                                                          (0x409C)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT00_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT00_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT00_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT00_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT01_ACL3_ADDR                                                                          (0x40A0)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT01_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT01_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT01_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT01_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT02_ACL3_ADDR                                                                          (0x40A4)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT02_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT02_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT02_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT02_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT03_ACL3_ADDR                                                                          (0x40A8)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT03_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT03_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT03_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT03_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT04_ACL3_ADDR                                                                          (0x40AC)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT04_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT04_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT04_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT04_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT05_ACL3_ADDR                                                                          (0x40B0)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT05_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT05_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT05_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT05_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT06_ACL3_ADDR                                                                          (0x40B4)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT06_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT06_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT06_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT06_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ACT07_ACL3_ADDR                                                                          (0x40B8)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_DONE_OFFSET                                                            (29)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_DONE_OFFSET                                                             (28)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_PAUSE_OFFSET                                                                (24)
  #define RTL9310_MBIST_ACT07_ACL3_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ACT07_ACL3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_7_OFFSET                                                           (19)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_7_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_6_OFFSET                                                           (18)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_6_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_5_OFFSET                                                           (17)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_5_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_4_OFFSET                                                           (16)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_4_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_3_OFFSET                                                           (15)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_3_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_2_OFFSET                                                           (14)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_2_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_1_OFFSET                                                           (13)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_1_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_0_OFFSET                                                           (12)
  #define RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_0_MASK                                                             (0x1 << RTL9310_MBIST_ACT07_ACL3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_7_OFFSET                                                          (7)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_7_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_6_OFFSET                                                          (6)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_6_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_5_OFFSET                                                          (5)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_5_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_4_OFFSET                                                          (4)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_4_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_3_OFFSET                                                          (3)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_3_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_2_OFFSET                                                          (2)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_2_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_1_OFFSET                                                          (1)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_1_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_0_OFFSET                                                          (0)
  #define RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_0_MASK                                                            (0x1 << RTL9310_MBIST_ACT07_ACL3_BIST_FAIL_0_OFFSET)

#define RTL9310_MEM_ALE_INIT_0_ADDR                                                                            (0x83F0)
  #define RTL9310_MEM_ALE_INIT_0_MALE32_INIT_OFFSET                                                            (31)
  #define RTL9310_MEM_ALE_INIT_0_MALE32_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE32_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE31_INIT_OFFSET                                                            (30)
  #define RTL9310_MEM_ALE_INIT_0_MALE31_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE31_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE30_INIT_OFFSET                                                            (29)
  #define RTL9310_MEM_ALE_INIT_0_MALE30_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE30_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE29_INIT_OFFSET                                                            (28)
  #define RTL9310_MEM_ALE_INIT_0_MALE29_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE29_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE28_INIT_OFFSET                                                            (27)
  #define RTL9310_MEM_ALE_INIT_0_MALE28_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE28_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE27_INIT_OFFSET                                                            (26)
  #define RTL9310_MEM_ALE_INIT_0_MALE27_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE27_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE26_INIT_OFFSET                                                            (25)
  #define RTL9310_MEM_ALE_INIT_0_MALE26_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE26_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE25_INIT_OFFSET                                                            (24)
  #define RTL9310_MEM_ALE_INIT_0_MALE25_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE25_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE24_INIT_OFFSET                                                            (23)
  #define RTL9310_MEM_ALE_INIT_0_MALE24_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE24_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE23_INIT_OFFSET                                                            (22)
  #define RTL9310_MEM_ALE_INIT_0_MALE23_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE23_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE22_INIT_OFFSET                                                            (21)
  #define RTL9310_MEM_ALE_INIT_0_MALE22_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE22_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE21_INIT_OFFSET                                                            (20)
  #define RTL9310_MEM_ALE_INIT_0_MALE21_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE21_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE20_INIT_OFFSET                                                            (19)
  #define RTL9310_MEM_ALE_INIT_0_MALE20_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE20_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE19_INIT_OFFSET                                                            (18)
  #define RTL9310_MEM_ALE_INIT_0_MALE19_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE19_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE18_INIT_OFFSET                                                            (17)
  #define RTL9310_MEM_ALE_INIT_0_MALE18_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE18_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE17_INIT_OFFSET                                                            (16)
  #define RTL9310_MEM_ALE_INIT_0_MALE17_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE17_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE16_INIT_OFFSET                                                            (15)
  #define RTL9310_MEM_ALE_INIT_0_MALE16_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE16_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE15_INIT_OFFSET                                                            (14)
  #define RTL9310_MEM_ALE_INIT_0_MALE15_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE15_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE14_INIT_OFFSET                                                            (13)
  #define RTL9310_MEM_ALE_INIT_0_MALE14_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE14_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE13_INIT_OFFSET                                                            (12)
  #define RTL9310_MEM_ALE_INIT_0_MALE13_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE13_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE12_INIT_OFFSET                                                            (11)
  #define RTL9310_MEM_ALE_INIT_0_MALE12_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE12_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE11_INIT_OFFSET                                                            (10)
  #define RTL9310_MEM_ALE_INIT_0_MALE11_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE11_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE10_INIT_OFFSET                                                            (9)
  #define RTL9310_MEM_ALE_INIT_0_MALE10_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_0_MALE10_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE9_INIT_OFFSET                                                             (8)
  #define RTL9310_MEM_ALE_INIT_0_MALE9_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE9_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE8_INIT_OFFSET                                                             (7)
  #define RTL9310_MEM_ALE_INIT_0_MALE8_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE8_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE7_INIT_OFFSET                                                             (6)
  #define RTL9310_MEM_ALE_INIT_0_MALE7_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE7_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE6_INIT_OFFSET                                                             (5)
  #define RTL9310_MEM_ALE_INIT_0_MALE6_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE6_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE5_INIT_OFFSET                                                             (4)
  #define RTL9310_MEM_ALE_INIT_0_MALE5_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE5_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE4_INIT_OFFSET                                                             (3)
  #define RTL9310_MEM_ALE_INIT_0_MALE4_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE4_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE3_INIT_OFFSET                                                             (2)
  #define RTL9310_MEM_ALE_INIT_0_MALE3_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE3_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE2_INIT_OFFSET                                                             (1)
  #define RTL9310_MEM_ALE_INIT_0_MALE2_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE2_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_0_MALE1_INIT_OFFSET                                                             (0)
  #define RTL9310_MEM_ALE_INIT_0_MALE1_INIT_MASK                                                               (0x1 << RTL9310_MEM_ALE_INIT_0_MALE1_INIT_OFFSET)

#define RTL9310_MEM_ALE_INIT_1_ADDR                                                                            (0x83F4)
  #define RTL9310_MEM_ALE_INIT_1_MALE39_INIT_OFFSET                                                            (6)
  #define RTL9310_MEM_ALE_INIT_1_MALE39_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE39_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE38_INIT_OFFSET                                                            (5)
  #define RTL9310_MEM_ALE_INIT_1_MALE38_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE38_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE37_INIT_OFFSET                                                            (4)
  #define RTL9310_MEM_ALE_INIT_1_MALE37_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE37_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE36_INIT_OFFSET                                                            (3)
  #define RTL9310_MEM_ALE_INIT_1_MALE36_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE36_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE35_INIT_OFFSET                                                            (2)
  #define RTL9310_MEM_ALE_INIT_1_MALE35_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE35_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE34_INIT_OFFSET                                                            (1)
  #define RTL9310_MEM_ALE_INIT_1_MALE34_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE34_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_1_MALE33_INIT_OFFSET                                                            (0)
  #define RTL9310_MEM_ALE_INIT_1_MALE33_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_1_MALE33_INIT_OFFSET)

#define RTL9310_MEM_ALE_INIT_2_ADDR                                                                            (0x82E4)
  #define RTL9310_MEM_ALE_INIT_2_MRALE11_INIT_OFFSET                                                           (10)
  #define RTL9310_MEM_ALE_INIT_2_MRALE11_INIT_MASK                                                             (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE11_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE10_INIT_OFFSET                                                           (9)
  #define RTL9310_MEM_ALE_INIT_2_MRALE10_INIT_MASK                                                             (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE10_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE9_INIT_OFFSET                                                            (8)
  #define RTL9310_MEM_ALE_INIT_2_MRALE9_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE9_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE8_INIT_OFFSET                                                            (7)
  #define RTL9310_MEM_ALE_INIT_2_MRALE8_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE8_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE7_INIT_OFFSET                                                            (6)
  #define RTL9310_MEM_ALE_INIT_2_MRALE7_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE7_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE6_INIT_OFFSET                                                            (5)
  #define RTL9310_MEM_ALE_INIT_2_MRALE6_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE6_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE5_INIT_OFFSET                                                            (4)
  #define RTL9310_MEM_ALE_INIT_2_MRALE5_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE5_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE4_INIT_OFFSET                                                            (3)
  #define RTL9310_MEM_ALE_INIT_2_MRALE4_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE4_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE3_INIT_OFFSET                                                            (2)
  #define RTL9310_MEM_ALE_INIT_2_MRALE3_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE3_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE2_INIT_OFFSET                                                            (1)
  #define RTL9310_MEM_ALE_INIT_2_MRALE2_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE2_INIT_OFFSET)
  #define RTL9310_MEM_ALE_INIT_2_MRALE1_INIT_OFFSET                                                            (0)
  #define RTL9310_MEM_ALE_INIT_2_MRALE1_INIT_MASK                                                              (0x1 << RTL9310_MEM_ALE_INIT_2_MRALE1_INIT_OFFSET)

#define RTL9310_GLB_MBIST_CTRL_DMY_ADDR                                                                        (0x40)
  #define RTL9310_GLB_MBIST_CTRL_DMY_DUMMY_OFFSET                                                              (0)
  #define RTL9310_GLB_MBIST_CTRL_DMY_DUMMY_MASK                                                                (0xFFFFFFFF << RTL9310_GLB_MBIST_CTRL_DMY_DUMMY_OFFSET)

#define RTL9310_GLB_MBIST_CTRL_ADDR                                                                            (0x44)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_DRF_MODE_OFFSET                                                         (10)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_DRF_MODE_MASK                                                           (0x1 << RTL9310_GLB_MBIST_CTRL_MBISR_DRF_MODE_OFFSET)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_CORNER_OFFSET                                                           (9)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_CORNER_MASK                                                             (0x1 << RTL9310_GLB_MBIST_CTRL_MBISR_CORNER_OFFSET)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_HOLD_REMAP_OFFSET                                                       (8)
  #define RTL9310_GLB_MBIST_CTRL_MBISR_HOLD_REMAP_MASK                                                         (0x1 << RTL9310_GLB_MBIST_CTRL_MBISR_HOLD_REMAP_OFFSET)
  #define RTL9310_GLB_MBIST_CTRL_MBIST_DRF_MODE_OFFSET                                                         (1)
  #define RTL9310_GLB_MBIST_CTRL_MBIST_DRF_MODE_MASK                                                           (0x1 << RTL9310_GLB_MBIST_CTRL_MBIST_DRF_MODE_OFFSET)
  #define RTL9310_GLB_MBIST_CTRL_MBIST_MODE_OFFSET                                                             (0)
  #define RTL9310_GLB_MBIST_CTRL_MBIST_MODE_MASK                                                               (0x1 << RTL9310_GLB_MBIST_CTRL_MBIST_MODE_OFFSET)

#define RTL9310_GLB_MBIST_STA_ADDR                                                                             (0x48)
  #define RTL9310_GLB_MBIST_STA_BCAM_FAIL_OFFSET                                                               (29)
  #define RTL9310_GLB_MBIST_STA_BCAM_FAIL_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BCAM_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BCAM_DONE_OFFSET                                                               (28)
  #define RTL9310_GLB_MBIST_STA_BCAM_DONE_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BCAM_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BCAM_DRF_FAIL_OFFSET                                                           (25)
  #define RTL9310_GLB_MBIST_STA_BCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BCAM_DRF_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BCAM_DRF_DONE_OFFSET                                                           (24)
  #define RTL9310_GLB_MBIST_STA_BCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BCAM_DRF_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_TCAM_FAIL_OFFSET                                                               (21)
  #define RTL9310_GLB_MBIST_STA_TCAM_FAIL_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_TCAM_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_TCAM_DONE_OFFSET                                                               (20)
  #define RTL9310_GLB_MBIST_STA_TCAM_DONE_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_TCAM_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_TCAM_DRF_FAIL_OFFSET                                                           (17)
  #define RTL9310_GLB_MBIST_STA_TCAM_DRF_FAIL_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_TCAM_DRF_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_TCAM_DRF_DONE_OFFSET                                                           (16)
  #define RTL9310_GLB_MBIST_STA_TCAM_DRF_DONE_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_TCAM_DRF_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BISR_FAIL_OFFSET                                                               (13)
  #define RTL9310_GLB_MBIST_STA_BISR_FAIL_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BISR_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BISR_DONE_OFFSET                                                               (12)
  #define RTL9310_GLB_MBIST_STA_BISR_DONE_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BISR_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BISR_DRF_FAIL_OFFSET                                                           (9)
  #define RTL9310_GLB_MBIST_STA_BISR_DRF_FAIL_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BISR_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_GLB_MBIST_STA_BISR_DRF_DONE_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BISR_DRF_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_GLB_MBIST_STA_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BIST_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_GLB_MBIST_STA_BIST_DONE_MASK                                                                 (0x1 << RTL9310_GLB_MBIST_STA_BIST_DONE_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_GLB_MBIST_STA_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_GLB_MBIST_STA_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_GLB_MBIST_STA_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_GLB_MBIST_STA_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_MIB_START_ADDR                                                                           (0x7E00)
  #define RTL9310_MBIST_MIB_START_MMIB2_START_OFFSET                                                           (2)
  #define RTL9310_MBIST_MIB_START_MMIB2_START_MASK                                                             (0x1 << RTL9310_MBIST_MIB_START_MMIB2_START_OFFSET)
  #define RTL9310_MBIST_MIB_START_MMIB1_START_OFFSET                                                           (1)
  #define RTL9310_MBIST_MIB_START_MMIB1_START_MASK                                                             (0x1 << RTL9310_MBIST_MIB_START_MMIB1_START_OFFSET)
  #define RTL9310_MBIST_MIB_START_MMIB0_START_OFFSET                                                           (0)
  #define RTL9310_MBIST_MIB_START_MMIB0_START_MASK                                                             (0x1 << RTL9310_MBIST_MIB_START_MMIB0_START_OFFSET)

#define RTL9310_MBIST_MIB_RESUME_ADDR                                                                          (0x7E04)
  #define RTL9310_MBIST_MIB_RESUME_MMIB2_RESUME_OFFSET                                                         (2)
  #define RTL9310_MBIST_MIB_RESUME_MMIB2_RESUME_MASK                                                           (0x1 << RTL9310_MBIST_MIB_RESUME_MMIB2_RESUME_OFFSET)
  #define RTL9310_MBIST_MIB_RESUME_MMIB1_RESUME_OFFSET                                                         (1)
  #define RTL9310_MBIST_MIB_RESUME_MMIB1_RESUME_MASK                                                           (0x1 << RTL9310_MBIST_MIB_RESUME_MMIB1_RESUME_OFFSET)
  #define RTL9310_MBIST_MIB_RESUME_MMIB0_RESUME_OFFSET                                                         (0)
  #define RTL9310_MBIST_MIB_RESUME_MMIB0_RESUME_MASK                                                           (0x1 << RTL9310_MBIST_MIB_RESUME_MMIB0_RESUME_OFFSET)

#define RTL9310_MBIST_MIB_GLB_ADDR                                                                             (0x7E08)
  #define RTL9310_MBIST_MIB_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_MIB_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_MIB_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_MIB_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_MIB_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_MIB_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_MIB_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_MIB_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_MIB_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_MIB_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_MIB00_ADDR                                                                               (0x7E0C)
  #define RTL9310_MBIST_MIB00_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_MIB00_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_MIB00_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_MIB00_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_MIB00_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_MIB00_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_MIB00_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_MIB00_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_MIB00_PAUSE_OFFSET)
  #define RTL9310_MBIST_MIB00_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_MIB00_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_MIB00_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_MIB00_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_MIB00_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_MIB00_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_MIB01_ADDR                                                                               (0x7E10)
  #define RTL9310_MBIST_MIB01_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_MIB01_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_MIB01_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_MIB01_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_MIB01_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_MIB01_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_MIB01_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_MIB01_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_MIB01_PAUSE_OFFSET)
  #define RTL9310_MBIST_MIB01_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_MIB01_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_MIB01_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_MIB01_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_MIB01_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_MIB01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_MIB02_ADDR                                                                               (0x7E14)
  #define RTL9310_MBIST_MIB02_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_MIB02_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_MIB02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_MIB02_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_MIB02_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_MIB02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_MIB02_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_MIB02_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_MIB02_PAUSE_OFFSET)
  #define RTL9310_MBIST_MIB02_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_MIB02_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_MIB02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_MIB02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_MIB02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_MIB02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP_START_ADDR                                                                         (0x4800)
  #define RTL9310_MBIST_ENCAP_START_MTCAM_START_OFFSET                                                         (26)
  #define RTL9310_MBIST_ENCAP_START_MTCAM_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MTCAM_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPHF4_START_OFFSET                                                         (25)
  #define RTL9310_MBIST_ENCAP_START_MPHF4_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MPHF4_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPHF3_START_OFFSET                                                         (24)
  #define RTL9310_MBIST_ENCAP_START_MPHF3_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MPHF3_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPHF2_START_OFFSET                                                         (23)
  #define RTL9310_MBIST_ENCAP_START_MPHF2_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MPHF2_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPHF1_START_OFFSET                                                         (22)
  #define RTL9310_MBIST_ENCAP_START_MPHF1_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MPHF1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPF4_START_OFFSET                                                          (21)
  #define RTL9310_MBIST_ENCAP_START_MPF4_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPF4_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPF3_START_OFFSET                                                          (20)
  #define RTL9310_MBIST_ENCAP_START_MPF3_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPF3_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPF2_START_OFFSET                                                          (19)
  #define RTL9310_MBIST_ENCAP_START_MPF2_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPF2_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPF1_START_OFFSET                                                          (18)
  #define RTL9310_MBIST_ENCAP_START_MPF1_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPF1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPT4_START_OFFSET                                                          (17)
  #define RTL9310_MBIST_ENCAP_START_MPT4_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPT4_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPT3_START_OFFSET                                                          (16)
  #define RTL9310_MBIST_ENCAP_START_MPT3_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPT3_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPT2_START_OFFSET                                                          (15)
  #define RTL9310_MBIST_ENCAP_START_MPT2_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPT2_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPT1_START_OFFSET                                                          (14)
  #define RTL9310_MBIST_ENCAP_START_MPT1_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPT1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPG4_START_OFFSET                                                          (13)
  #define RTL9310_MBIST_ENCAP_START_MPG4_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPG4_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPG3_START_OFFSET                                                          (12)
  #define RTL9310_MBIST_ENCAP_START_MPG3_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPG3_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPG2_START_OFFSET                                                          (11)
  #define RTL9310_MBIST_ENCAP_START_MPG2_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPG2_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MPG1_START_OFFSET                                                          (10)
  #define RTL9310_MBIST_ENCAP_START_MPG1_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MPG1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MUNTAG_START_OFFSET                                                        (9)
  #define RTL9310_MBIST_ENCAP_START_MUNTAG_START_MASK                                                          (0x1 << RTL9310_MBIST_ENCAP_START_MUNTAG_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MBS1_START_OFFSET                                                          (8)
  #define RTL9310_MBIST_ENCAP_START_MBS1_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MBS1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MBS0_START_OFFSET                                                          (7)
  #define RTL9310_MBIST_ENCAP_START_MBS0_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MBS0_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MTS1_START_OFFSET                                                          (6)
  #define RTL9310_MBIST_ENCAP_START_MTS1_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MTS1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MTS0_START_OFFSET                                                          (5)
  #define RTL9310_MBIST_ENCAP_START_MTS0_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MTS0_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MMPLS_START_OFFSET                                                         (4)
  #define RTL9310_MBIST_ENCAP_START_MMPLS_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MMPLS_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MEVC_START_OFFSET                                                          (3)
  #define RTL9310_MBIST_ENCAP_START_MEVC_START_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_START_MEVC_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MRMK1_START_OFFSET                                                         (2)
  #define RTL9310_MBIST_ENCAP_START_MRMK1_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MRMK1_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MRMK0_START_OFFSET                                                         (1)
  #define RTL9310_MBIST_ENCAP_START_MRMK0_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MRMK0_START_OFFSET)
  #define RTL9310_MBIST_ENCAP_START_MKELL_START_OFFSET                                                         (0)
  #define RTL9310_MBIST_ENCAP_START_MKELL_START_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_START_MKELL_START_OFFSET)

#define RTL9310_MBIST_ENCAP_RESUME_ADDR                                                                        (0x4804)
  #define RTL9310_MBIST_ENCAP_RESUME_MTCAM_DRF_RESUME_OFFSET                                                   (26)
  #define RTL9310_MBIST_ENCAP_RESUME_MTCAM_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MTCAM_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF4_DRF_RESUME_OFFSET                                                   (25)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF4_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPHF4_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF3_DRF_RESUME_OFFSET                                                   (24)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF3_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPHF3_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF2_DRF_RESUME_OFFSET                                                   (23)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF2_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPHF2_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF1_DRF_RESUME_OFFSET                                                   (22)
  #define RTL9310_MBIST_ENCAP_RESUME_MPHF1_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPHF1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF4_DRF_RESUME_OFFSET                                                    (21)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF4_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPF4_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF3_DRF_RESUME_OFFSET                                                    (20)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF3_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPF3_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF2_DRF_RESUME_OFFSET                                                    (19)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF2_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPF2_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF1_DRF_RESUME_OFFSET                                                    (18)
  #define RTL9310_MBIST_ENCAP_RESUME_MPF1_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPF1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT4_DRF_RESUME_OFFSET                                                    (17)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT4_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPT4_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT3_DRF_RESUME_OFFSET                                                    (16)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT3_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPT3_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT2_DRF_RESUME_OFFSET                                                    (15)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT2_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPT2_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT1_DRF_RESUME_OFFSET                                                    (14)
  #define RTL9310_MBIST_ENCAP_RESUME_MPT1_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPT1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG4_DRF_RESUME_OFFSET                                                    (13)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG4_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPG4_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG3_DRF_RESUME_OFFSET                                                    (12)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG3_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPG3_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG2_DRF_RESUME_OFFSET                                                    (11)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG2_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPG2_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG1_DRF_RESUME_OFFSET                                                    (10)
  #define RTL9310_MBIST_ENCAP_RESUME_MPG1_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MPG1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MUNTAG_DRF_RESUME_OFFSET                                                  (9)
  #define RTL9310_MBIST_ENCAP_RESUME_MUNTAG_DRF_RESUME_MASK                                                    (0x1 << RTL9310_MBIST_ENCAP_RESUME_MUNTAG_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MBS1_DRF_RESUME_OFFSET                                                    (8)
  #define RTL9310_MBIST_ENCAP_RESUME_MBS1_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MBS1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MBS0_DRF_RESUME_OFFSET                                                    (7)
  #define RTL9310_MBIST_ENCAP_RESUME_MBS0_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MBS0_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MTS1_DRF_RESUME_OFFSET                                                    (6)
  #define RTL9310_MBIST_ENCAP_RESUME_MTS1_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MTS1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MTS0_DRF_RESUME_OFFSET                                                    (5)
  #define RTL9310_MBIST_ENCAP_RESUME_MTS0_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MTS0_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MMPLS_DRF_RESUME_OFFSET                                                   (4)
  #define RTL9310_MBIST_ENCAP_RESUME_MMPLS_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MMPLS_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MEVC_DRF_RESUME_OFFSET                                                    (3)
  #define RTL9310_MBIST_ENCAP_RESUME_MEVC_DRF_RESUME_MASK                                                      (0x1 << RTL9310_MBIST_ENCAP_RESUME_MEVC_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MRMK1_DRF_RESUME_OFFSET                                                   (2)
  #define RTL9310_MBIST_ENCAP_RESUME_MRMK1_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MRMK1_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MRMK0_DRF_RESUME_OFFSET                                                   (1)
  #define RTL9310_MBIST_ENCAP_RESUME_MRMK0_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MRMK0_DRF_RESUME_OFFSET)
  #define RTL9310_MBIST_ENCAP_RESUME_MKELL_DRF_RESUME_OFFSET                                                   (0)
  #define RTL9310_MBIST_ENCAP_RESUME_MKELL_DRF_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_ENCAP_RESUME_MKELL_DRF_RESUME_OFFSET)

#define RTL9310_MBIST_ENCAP_GLB_ADDR                                                                           (0x4808)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_FAIL_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_TCAM_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DONE_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_TCAM_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_PAUSE_OFFSET                                                        (18)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_PAUSE_MASK                                                          (0x1 << RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_FAIL_OFFSET                                                         (17)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_FAIL_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_DONE_OFFSET                                                         (16)
  #define RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_DONE_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_TCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_REPAIRE_OFFSET                                                          (14)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_REPAIRE_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_REPAIRE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_FAIL_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DONE_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_PAUSE_OFFSET                                                        (10)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_PAUSE_MASK                                                          (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_FAIL_OFFSET                                                         (9)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_FAIL_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_DONE_OFFSET                                                         (8)
  #define RTL9310_MBIST_ENCAP_GLB_BISR_DRF_DONE_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_FAIL_OFFSET                                                             (5)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DONE_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_PAUSE_OFFSET                                                        (2)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_PAUSE_MASK                                                          (0x1 << RTL9310_MBIST_ENCAP_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_FAIL_OFFSET                                                         (1)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_FAIL_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_DONE_OFFSET                                                         (0)
  #define RTL9310_MBIST_ENCAP_GLB_BIST_DRF_DONE_MASK                                                           (0x1 << RTL9310_MBIST_ENCAP_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_ENCAP01_ADDR                                                                             (0x480C)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_23_OFFSET                                                            (29)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_23_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_22_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_22_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_21_OFFSET                                                            (27)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_21_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_20_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_20_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_19_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_19_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_18_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_18_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_17_OFFSET                                                            (21)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_17_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_16_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_16_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_15_OFFSET                                                            (19)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_15_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_14_OFFSET                                                            (18)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_14_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_13_OFFSET                                                            (17)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_13_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_12_OFFSET                                                            (16)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_12_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_11_OFFSET                                                            (13)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_11_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_10_OFFSET                                                            (12)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_10_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_9_OFFSET                                                             (11)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_9_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_8_OFFSET                                                             (10)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_8_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_7_OFFSET                                                             (9)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_6_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_ENCAP01_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP01_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP02_ADDR                                                                             (0x4810)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_23_OFFSET                                                             (29)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_23_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_22_OFFSET                                                             (28)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_22_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_21_OFFSET                                                             (27)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_21_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_20_OFFSET                                                             (26)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_20_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_19_OFFSET                                                             (25)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_19_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_18_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_18_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_17_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_17_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_16_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_16_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_15_OFFSET                                                             (19)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_15_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_14_OFFSET                                                             (18)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_14_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_13_OFFSET                                                             (17)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_13_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_12_OFFSET                                                             (16)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_12_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_11_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_11_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_10_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_10_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_9_OFFSET                                                              (11)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_9_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_8_OFFSET                                                              (10)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_8_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_7_OFFSET                                                              (9)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_6_OFFSET                                                              (8)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_5_OFFSET                                                              (5)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_4_OFFSET                                                              (4)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_3_OFFSET                                                              (3)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_2_OFFSET                                                              (2)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_1_OFFSET                                                              (1)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP02_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP02_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP03_ADDR                                                                             (0x4814)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_23_OFFSET                                                            (29)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_23_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_22_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_22_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_21_OFFSET                                                            (27)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_21_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_20_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_20_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_19_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_19_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_18_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_18_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_17_OFFSET                                                            (21)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_17_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_16_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_16_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_15_OFFSET                                                            (19)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_15_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_14_OFFSET                                                            (18)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_14_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_13_OFFSET                                                            (17)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_13_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_12_OFFSET                                                            (16)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_12_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_11_OFFSET                                                            (13)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_11_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_10_OFFSET                                                            (12)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_10_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_9_OFFSET                                                             (11)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_9_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_8_OFFSET                                                             (10)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_8_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_7_OFFSET                                                             (9)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_6_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_ENCAP03_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP04_ADDR                                                                             (0x4818)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_23_OFFSET                                                             (29)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_23_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_22_OFFSET                                                             (28)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_22_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_21_OFFSET                                                             (27)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_21_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_20_OFFSET                                                             (26)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_20_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_19_OFFSET                                                             (25)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_19_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_18_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_18_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_17_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_17_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_16_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_16_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_15_OFFSET                                                             (19)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_15_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_14_OFFSET                                                             (18)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_14_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_13_OFFSET                                                             (17)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_13_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_12_OFFSET                                                             (16)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_12_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_11_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_11_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_10_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_10_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_9_OFFSET                                                              (11)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_9_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_8_OFFSET                                                              (10)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_8_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_7_OFFSET                                                              (9)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_6_OFFSET                                                              (8)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_5_OFFSET                                                              (5)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_4_OFFSET                                                              (4)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_3_OFFSET                                                              (3)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_2_OFFSET                                                              (2)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_1_OFFSET                                                              (1)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP04_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP04_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP05_ADDR                                                                             (0x481C)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_23_OFFSET                                                            (29)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_23_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_22_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_22_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_21_OFFSET                                                            (27)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_21_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_20_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_20_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_19_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_19_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_18_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_18_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_17_OFFSET                                                            (21)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_17_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_16_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_16_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_15_OFFSET                                                            (19)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_15_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_14_OFFSET                                                            (18)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_14_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_13_OFFSET                                                            (17)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_13_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_12_OFFSET                                                            (16)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_12_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_11_OFFSET                                                            (13)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_11_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_10_OFFSET                                                            (12)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_10_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_9_OFFSET                                                             (11)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_9_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_8_OFFSET                                                             (10)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_8_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_7_OFFSET                                                             (9)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_6_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_ENCAP05_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP06_ADDR                                                                             (0x4820)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_23_OFFSET                                                             (29)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_23_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_22_OFFSET                                                             (28)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_22_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_21_OFFSET                                                             (27)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_21_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_20_OFFSET                                                             (26)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_20_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_19_OFFSET                                                             (25)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_19_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_18_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_18_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_17_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_17_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_16_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_16_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_15_OFFSET                                                             (19)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_15_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_14_OFFSET                                                             (18)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_14_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_13_OFFSET                                                             (17)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_13_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_12_OFFSET                                                             (16)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_12_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_11_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_11_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_10_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_10_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_9_OFFSET                                                              (11)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_9_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_8_OFFSET                                                              (10)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_8_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_7_OFFSET                                                              (9)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_6_OFFSET                                                              (8)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_5_OFFSET                                                              (5)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_4_OFFSET                                                              (4)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_3_OFFSET                                                              (3)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_2_OFFSET                                                              (2)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_1_OFFSET                                                              (1)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP06_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP06_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP07_ADDR                                                                             (0x4824)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_23_OFFSET                                                            (29)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_23_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_22_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_22_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_21_OFFSET                                                            (27)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_21_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_20_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_20_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_19_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_19_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_18_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_18_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_17_OFFSET                                                            (21)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_17_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_16_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_16_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_15_OFFSET                                                            (19)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_15_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_14_OFFSET                                                            (18)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_14_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_13_OFFSET                                                            (17)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_13_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_12_OFFSET                                                            (16)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_12_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_11_OFFSET                                                            (13)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_11_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_10_OFFSET                                                            (12)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_10_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_9_OFFSET                                                             (11)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_9_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_8_OFFSET                                                             (10)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_8_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_7_OFFSET                                                             (9)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_6_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_ENCAP07_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP07_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP08_ADDR                                                                             (0x4828)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_23_OFFSET                                                             (29)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_23_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_22_OFFSET                                                             (28)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_22_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_21_OFFSET                                                             (27)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_21_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_20_OFFSET                                                             (26)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_20_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_19_OFFSET                                                             (25)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_19_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_18_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_18_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_17_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_17_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_16_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_16_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_15_OFFSET                                                             (19)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_15_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_14_OFFSET                                                             (18)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_14_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_13_OFFSET                                                             (17)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_13_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_12_OFFSET                                                             (16)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_12_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_11_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_11_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_10_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_10_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_9_OFFSET                                                              (11)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_9_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_8_OFFSET                                                              (10)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_8_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_7_OFFSET                                                              (9)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_6_OFFSET                                                              (8)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_5_OFFSET                                                              (5)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_4_OFFSET                                                              (4)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_3_OFFSET                                                              (3)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_2_OFFSET                                                              (2)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_1_OFFSET                                                              (1)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP08_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP08_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP09_ADDR                                                                             (0x482C)
  #define RTL9310_MBIST_ENCAP09_PG4_DONE_OFFSET                                                                (31)
  #define RTL9310_MBIST_ENCAP09_PG4_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PG4_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG4_DRF_DONE_OFFSET                                                            (30)
  #define RTL9310_MBIST_ENCAP09_PG4_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PG4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG3_DONE_OFFSET                                                                (29)
  #define RTL9310_MBIST_ENCAP09_PG3_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PG3_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG3_DRF_DONE_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP09_PG3_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PG3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG2_DONE_OFFSET                                                                (27)
  #define RTL9310_MBIST_ENCAP09_PG2_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PG2_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG2_DRF_DONE_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP09_PG2_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PG2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG1_DONE_OFFSET                                                                (25)
  #define RTL9310_MBIST_ENCAP09_PG1_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PG1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PG1_DRF_DONE_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP09_PG1_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PG1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT4_DONE_OFFSET                                                                (23)
  #define RTL9310_MBIST_ENCAP09_PT4_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PT4_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT4_DRF_DONE_OFFSET                                                            (22)
  #define RTL9310_MBIST_ENCAP09_PT4_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PT4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT3_DONE_OFFSET                                                                (21)
  #define RTL9310_MBIST_ENCAP09_PT3_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PT3_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT3_DRF_DONE_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP09_PT3_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PT3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT2_DONE_OFFSET                                                                (19)
  #define RTL9310_MBIST_ENCAP09_PT2_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PT2_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT2_DRF_DONE_OFFSET                                                            (18)
  #define RTL9310_MBIST_ENCAP09_PT2_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PT2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT1_DONE_OFFSET                                                                (17)
  #define RTL9310_MBIST_ENCAP09_PT1_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PT1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PT1_DRF_DONE_OFFSET                                                            (16)
  #define RTL9310_MBIST_ENCAP09_PT1_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PT1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF4_DONE_OFFSET                                                                (15)
  #define RTL9310_MBIST_ENCAP09_PF4_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PF4_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF4_DRF_DONE_OFFSET                                                            (14)
  #define RTL9310_MBIST_ENCAP09_PF4_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PF4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF3_DONE_OFFSET                                                                (13)
  #define RTL9310_MBIST_ENCAP09_PF3_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PF3_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF3_DRF_DONE_OFFSET                                                            (12)
  #define RTL9310_MBIST_ENCAP09_PF3_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PF3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF2_DONE_OFFSET                                                                (11)
  #define RTL9310_MBIST_ENCAP09_PF2_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PF2_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF2_DRF_DONE_OFFSET                                                            (10)
  #define RTL9310_MBIST_ENCAP09_PF2_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PF2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF1_DONE_OFFSET                                                                (9)
  #define RTL9310_MBIST_ENCAP09_PF1_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP09_PF1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PF1_DRF_DONE_OFFSET                                                            (8)
  #define RTL9310_MBIST_ENCAP09_PF1_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP09_PF1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF4_DONE_OFFSET                                                               (7)
  #define RTL9310_MBIST_ENCAP09_PHF4_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP09_PHF4_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF4_DRF_DONE_OFFSET                                                           (6)
  #define RTL9310_MBIST_ENCAP09_PHF4_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP09_PHF4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF3_DONE_OFFSET                                                               (5)
  #define RTL9310_MBIST_ENCAP09_PHF3_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP09_PHF3_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF3_DRF_DONE_OFFSET                                                           (4)
  #define RTL9310_MBIST_ENCAP09_PHF3_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP09_PHF3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF2_DONE_OFFSET                                                               (3)
  #define RTL9310_MBIST_ENCAP09_PHF2_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP09_PHF2_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF2_DRF_DONE_OFFSET                                                           (2)
  #define RTL9310_MBIST_ENCAP09_PHF2_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP09_PHF2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF1_DONE_OFFSET                                                               (1)
  #define RTL9310_MBIST_ENCAP09_PHF1_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP09_PHF1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP09_PHF1_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_ENCAP09_PHF1_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP09_PHF1_DRF_DONE_OFFSET)

#define RTL9310_MBIST_ENCAP10_ADDR                                                                             (0x4830)
  #define RTL9310_MBIST_ENCAP10_PG4_PAUSE_OFFSET                                                               (27)
  #define RTL9310_MBIST_ENCAP10_PG4_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PG4_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PG3_PAUSE_OFFSET                                                               (26)
  #define RTL9310_MBIST_ENCAP10_PG3_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PG3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PG2_PAUSE_OFFSET                                                               (25)
  #define RTL9310_MBIST_ENCAP10_PG2_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PG2_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PG1_PAUSE_OFFSET                                                               (24)
  #define RTL9310_MBIST_ENCAP10_PG1_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PG1_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PT4_PAUSE_OFFSET                                                               (19)
  #define RTL9310_MBIST_ENCAP10_PT4_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PT4_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PT3_PAUSE_OFFSET                                                               (18)
  #define RTL9310_MBIST_ENCAP10_PT3_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PT3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PT2_PAUSE_OFFSET                                                               (17)
  #define RTL9310_MBIST_ENCAP10_PT2_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PT2_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PT1_PAUSE_OFFSET                                                               (16)
  #define RTL9310_MBIST_ENCAP10_PT1_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PT1_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PF4_PAUSE_OFFSET                                                               (11)
  #define RTL9310_MBIST_ENCAP10_PF4_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PF4_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PF3_PAUSE_OFFSET                                                               (10)
  #define RTL9310_MBIST_ENCAP10_PF3_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PF3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PF2_PAUSE_OFFSET                                                               (9)
  #define RTL9310_MBIST_ENCAP10_PF2_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PF2_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PF1_PAUSE_OFFSET                                                               (8)
  #define RTL9310_MBIST_ENCAP10_PF1_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP10_PF1_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PHF4_PAUSE_OFFSET                                                              (3)
  #define RTL9310_MBIST_ENCAP10_PHF4_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP10_PHF4_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PHF3_PAUSE_OFFSET                                                              (2)
  #define RTL9310_MBIST_ENCAP10_PHF3_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP10_PHF3_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PHF2_PAUSE_OFFSET                                                              (1)
  #define RTL9310_MBIST_ENCAP10_PHF2_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP10_PHF2_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP10_PHF1_PAUSE_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP10_PHF1_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP10_PHF1_PAUSE_OFFSET)

#define RTL9310_MBIST_ENCAP11_ADDR                                                                             (0x4834)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_15_OFFSET                                                            (28)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_15_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_14_OFFSET                                                            (27)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_14_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_13_OFFSET                                                            (26)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_13_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_12_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_12_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_11_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_11_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_10_OFFSET                                                            (21)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_10_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_9_OFFSET                                                             (20)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_9_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_8_OFFSET                                                             (19)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_8_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_7_OFFSET                                                             (18)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_6_OFFSET                                                             (17)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_5_OFFSET                                                             (16)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_4_OFFSET                                                             (13)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_3_OFFSET                                                             (12)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_2_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_1_OFFSET                                                             (4)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_ENCAP11_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP11_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP12_ADDR                                                                             (0x4838)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_15_OFFSET                                                             (28)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_15_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_14_OFFSET                                                             (27)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_14_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_13_OFFSET                                                             (26)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_13_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_12_OFFSET                                                             (25)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_12_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_11_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_11_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_10_OFFSET                                                             (21)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_10_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_9_OFFSET                                                              (20)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_9_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_8_OFFSET                                                              (19)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_8_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_7_OFFSET                                                              (18)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_6_OFFSET                                                              (17)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_5_OFFSET                                                              (16)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_4_OFFSET                                                              (13)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_3_OFFSET                                                              (12)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_2_OFFSET                                                              (8)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_1_OFFSET                                                              (4)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_0_OFFSET                                                              (0)
  #define RTL9310_MBIST_ENCAP12_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP12_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_ENCAP13_ADDR                                                                             (0x483C)
  #define RTL9310_MBIST_ENCAP13_KCELL_PAUSE_OFFSET                                                             (30)
  #define RTL9310_MBIST_ENCAP13_KCELL_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP13_KCELL_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_KCELL_DONE_OFFSET                                                              (29)
  #define RTL9310_MBIST_ENCAP13_KCELL_DONE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP13_KCELL_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_KCELL_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_ENCAP13_KCELL_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_ENCAP13_KCELL_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS1_PAUSE_OFFSET                                                               (26)
  #define RTL9310_MBIST_ENCAP13_TS1_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_TS1_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS1_DONE_OFFSET                                                                (25)
  #define RTL9310_MBIST_ENCAP13_TS1_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP13_TS1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS1_DRF_DONE_OFFSET                                                            (24)
  #define RTL9310_MBIST_ENCAP13_TS1_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP13_TS1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS0_PAUSE_OFFSET                                                               (22)
  #define RTL9310_MBIST_ENCAP13_TS0_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_TS0_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS0_DONE_OFFSET                                                                (21)
  #define RTL9310_MBIST_ENCAP13_TS0_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP13_TS0_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_TS0_DRF_DONE_OFFSET                                                            (20)
  #define RTL9310_MBIST_ENCAP13_TS0_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP13_TS0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK1_PAUSE_OFFSET                                                              (18)
  #define RTL9310_MBIST_ENCAP13_RMK1_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP13_RMK1_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK1_DONE_OFFSET                                                               (17)
  #define RTL9310_MBIST_ENCAP13_RMK1_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_RMK1_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK1_DRF_DONE_OFFSET                                                           (16)
  #define RTL9310_MBIST_ENCAP13_RMK1_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP13_RMK1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK0_PAUSE_OFFSET                                                              (14)
  #define RTL9310_MBIST_ENCAP13_RMK0_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP13_RMK0_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK0_DONE_OFFSET                                                               (13)
  #define RTL9310_MBIST_ENCAP13_RMK0_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_RMK0_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_RMK0_DRF_DONE_OFFSET                                                           (12)
  #define RTL9310_MBIST_ENCAP13_RMK0_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP13_RMK0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_EVC_PAUSE_OFFSET                                                               (10)
  #define RTL9310_MBIST_ENCAP13_EVC_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_EVC_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_EVC_DONE_OFFSET                                                                (9)
  #define RTL9310_MBIST_ENCAP13_EVC_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP13_EVC_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_EVC_DRF_DONE_OFFSET                                                            (8)
  #define RTL9310_MBIST_ENCAP13_EVC_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP13_EVC_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_MPLS_PAUSE_OFFSET                                                              (6)
  #define RTL9310_MBIST_ENCAP13_MPLS_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_ENCAP13_MPLS_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_MPLS_DONE_OFFSET                                                               (5)
  #define RTL9310_MBIST_ENCAP13_MPLS_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_MPLS_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_MPLS_DRF_DONE_OFFSET                                                           (4)
  #define RTL9310_MBIST_ENCAP13_MPLS_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_ENCAP13_MPLS_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_BS0_PAUSE_OFFSET                                                               (2)
  #define RTL9310_MBIST_ENCAP13_BS0_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_ENCAP13_BS0_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_BS0_DONE_OFFSET                                                                (1)
  #define RTL9310_MBIST_ENCAP13_BS0_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP13_BS0_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP13_BS0_DRF_DONE_OFFSET                                                            (0)
  #define RTL9310_MBIST_ENCAP13_BS0_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP13_BS0_DRF_DONE_OFFSET)

#define RTL9310_MBISR_ENCAP01_ADDR                                                                             (0x4840)
  #define RTL9310_MBISR_ENCAP01_BS1_BIST_DONE_OFFSET                                                           (25)
  #define RTL9310_MBISR_ENCAP01_BS1_BIST_DONE_MASK                                                             (0x1 << RTL9310_MBISR_ENCAP01_BS1_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ENCAP01_BS1_DRF_DONE_OFFSET                                                            (24)
  #define RTL9310_MBISR_ENCAP01_BS1_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBISR_ENCAP01_BS1_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ENCAP01_BS1_REPAIRED_OFFSET                                                            (17)
  #define RTL9310_MBISR_ENCAP01_BS1_REPAIRED_MASK                                                              (0x1 << RTL9310_MBISR_ENCAP01_BS1_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ENCAP01_BS1_PAUSE_OFFSET                                                               (16)
  #define RTL9310_MBISR_ENCAP01_BS1_PAUSE_MASK                                                                 (0x1 << RTL9310_MBISR_ENCAP01_BS1_PAUSE_OFFSET)
  #define RTL9310_MBISR_ENCAP01_BS1_DRF_FAIL_0_OFFSET                                                          (8)
  #define RTL9310_MBISR_ENCAP01_BS1_DRF_FAIL_0_MASK                                                            (0x1 << RTL9310_MBISR_ENCAP01_BS1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ENCAP01_BS1_BIST_FAIL_0_OFFSET                                                         (0)
  #define RTL9310_MBISR_ENCAP01_BS1_BIST_FAIL_0_MASK                                                           (0x1 << RTL9310_MBISR_ENCAP01_BS1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ENCAP02_ADDR                                                                             (0x4844)
  #define RTL9310_MBISR_ENCAP02_UNTAG_BIST_DONE_OFFSET                                                         (25)
  #define RTL9310_MBISR_ENCAP02_UNTAG_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_BIST_DONE_OFFSET)
  #define RTL9310_MBISR_ENCAP02_UNTAG_DRF_DONE_OFFSET                                                          (24)
  #define RTL9310_MBISR_ENCAP02_UNTAG_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_DRF_DONE_OFFSET)
  #define RTL9310_MBISR_ENCAP02_UNTAG_REPAIRED_OFFSET                                                          (17)
  #define RTL9310_MBISR_ENCAP02_UNTAG_REPAIRED_MASK                                                            (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_REPAIRED_OFFSET)
  #define RTL9310_MBISR_ENCAP02_UNTAG_PAUSE_OFFSET                                                             (16)
  #define RTL9310_MBISR_ENCAP02_UNTAG_PAUSE_MASK                                                               (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_PAUSE_OFFSET)
  #define RTL9310_MBISR_ENCAP02_UNTAG_DRF_FAIL_0_OFFSET                                                        (8)
  #define RTL9310_MBISR_ENCAP02_UNTAG_DRF_FAIL_0_MASK                                                          (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBISR_ENCAP02_UNTAG_BIST_FAIL_0_OFFSET                                                       (0)
  #define RTL9310_MBISR_ENCAP02_UNTAG_BIST_FAIL_0_MASK                                                         (0x1 << RTL9310_MBISR_ENCAP02_UNTAG_BIST_FAIL_0_OFFSET)

#define RTL9310_MBISR_ENCAP_OUT_ADDR                                                                           (0x4848)
  #define RTL9310_MBISR_ENCAP_OUT_BS1_BISR_OUT_OFFSET                                                          (8)
  #define RTL9310_MBISR_ENCAP_OUT_BS1_BISR_OUT_MASK                                                            (0xFF << RTL9310_MBISR_ENCAP_OUT_BS1_BISR_OUT_OFFSET)
  #define RTL9310_MBISR_ENCAP_OUT_UNTAG_BISR_OUT_OFFSET                                                        (0)
  #define RTL9310_MBISR_ENCAP_OUT_UNTAG_BISR_OUT_MASK                                                          (0x7F << RTL9310_MBISR_ENCAP_OUT_UNTAG_BISR_OUT_OFFSET)

#define RTL9310_MBIST_ENCAP_TCAM_ADDR                                                                          (0x484C)
  #define RTL9310_MBIST_ENCAP_TCAM_BIST_DONE_OFFSET                                                            (25)
  #define RTL9310_MBIST_ENCAP_TCAM_BIST_DONE_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP_TCAM_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_TCAM_DRF_DONE_OFFSET                                                             (24)
  #define RTL9310_MBIST_ENCAP_TCAM_DRF_DONE_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_TCAM_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_ENCAP_TCAM_PAUSE_OFFSET                                                                (16)
  #define RTL9310_MBIST_ENCAP_TCAM_PAUSE_MASK                                                                  (0x1 << RTL9310_MBIST_ENCAP_TCAM_PAUSE_OFFSET)
  #define RTL9310_MBIST_ENCAP_TCAM_DRF_FAIL_OFFSET                                                             (8)
  #define RTL9310_MBIST_ENCAP_TCAM_DRF_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_ENCAP_TCAM_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_ENCAP_TCAM_BIST_FAIL_OFFSET                                                            (0)
  #define RTL9310_MBIST_ENCAP_TCAM_BIST_FAIL_MASK                                                              (0x1 << RTL9310_MBIST_ENCAP_TCAM_BIST_FAIL_OFFSET)

#define RTL9310_MBIST_ENCAP_DLY_ADDR                                                                           (0x4850)
  #define RTL9310_MBIST_ENCAP_DLY_VS_OFFSET                                                                    (9)
  #define RTL9310_MBIST_ENCAP_DLY_VS_MASK                                                                      (0x1 << RTL9310_MBIST_ENCAP_DLY_VS_OFFSET)
  #define RTL9310_MBIST_ENCAP_DLY_VG_OFFSET                                                                    (8)
  #define RTL9310_MBIST_ENCAP_DLY_VG_MASK                                                                      (0x1 << RTL9310_MBIST_ENCAP_DLY_VG_OFFSET)
  #define RTL9310_MBIST_ENCAP_DLY_MDS_0_OFFSET                                                                 (4)
  #define RTL9310_MBIST_ENCAP_DLY_MDS_0_MASK                                                                   (0x7 << RTL9310_MBIST_ENCAP_DLY_MDS_0_OFFSET)
  #define RTL9310_MBIST_ENCAP_DLY_RDS_0_OFFSET                                                                 (0)
  #define RTL9310_MBIST_ENCAP_DLY_RDS_0_MASK                                                                   (0xF << RTL9310_MBIST_ENCAP_DLY_RDS_0_OFFSET)

#define RTL9310_MBIST_EGR_START_0_ADDR                                                                         (0x2000)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ26_START_OFFSET                                                       (31)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ26_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ26_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ25_START_OFFSET                                                       (30)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ25_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ25_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ24_START_OFFSET                                                       (29)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ24_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ24_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ23_START_OFFSET                                                       (28)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ23_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ23_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ22_START_OFFSET                                                       (27)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ22_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ22_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ21_START_OFFSET                                                       (26)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ21_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ21_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ20_START_OFFSET                                                       (25)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ20_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ20_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ19_START_OFFSET                                                       (24)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ19_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ19_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ18_START_OFFSET                                                       (23)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ18_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ18_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ17_START_OFFSET                                                       (22)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ17_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ17_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ16_START_OFFSET                                                       (21)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ16_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ16_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ15_START_OFFSET                                                       (20)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ15_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ15_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ14_START_OFFSET                                                       (19)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ14_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ14_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ13_START_OFFSET                                                       (18)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ13_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ13_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ12_START_OFFSET                                                       (17)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ12_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ12_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ11_START_OFFSET                                                       (16)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ11_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ11_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ10_START_OFFSET                                                       (15)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ10_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ10_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ9_START_OFFSET                                                        (14)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ9_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ9_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ8_START_OFFSET                                                        (13)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ8_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ8_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ7_START_OFFSET                                                        (12)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ7_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ7_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ6_START_OFFSET                                                        (11)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ6_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ6_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ5_START_OFFSET                                                        (10)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ5_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ5_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ4_START_OFFSET                                                        (9)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ4_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ4_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ3_START_OFFSET                                                        (8)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ3_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ3_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ2_START_OFFSET                                                        (7)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ2_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ2_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ1_START_OFFSET                                                        (6)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ1_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ1_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ0_START_OFFSET                                                        (5)
  #define RTL9310_MBIST_EGR_START_0_MOUTQ0_START_MASK                                                          (0x1 << RTL9310_MBIST_EGR_START_0_MOUTQ0_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MLINK_START_OFFSET                                                         (4)
  #define RTL9310_MBIST_EGR_START_0_MLINK_START_MASK                                                           (0x1 << RTL9310_MBIST_EGR_START_0_MLINK_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MPORT_EXA_START_OFFSET                                                     (3)
  #define RTL9310_MBIST_EGR_START_0_MPORT_EXA_START_MASK                                                       (0x1 << RTL9310_MBIST_EGR_START_0_MPORT_EXA_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MPORT_START_OFFSET                                                         (2)
  #define RTL9310_MBIST_EGR_START_0_MPORT_START_MASK                                                           (0x1 << RTL9310_MBIST_EGR_START_0_MPORT_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_0_MDRC_CC_START_OFFSET                                                       (1)
  #define RTL9310_MBIST_EGR_START_0_MDRC_CC_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_0_MDRC_CC_START_OFFSET)

#define RTL9310_MBIST_EGR_START_1_ADDR                                                                         (0x2004)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ57_START_OFFSET                                                       (30)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ57_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ57_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ56_START_OFFSET                                                       (29)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ56_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ56_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ55_START_OFFSET                                                       (28)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ55_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ55_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ54_START_OFFSET                                                       (27)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ54_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ54_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ53_START_OFFSET                                                       (26)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ53_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ53_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ52_START_OFFSET                                                       (25)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ52_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ52_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ51_START_OFFSET                                                       (24)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ51_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ51_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ50_START_OFFSET                                                       (23)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ50_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ50_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ49_START_OFFSET                                                       (22)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ49_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ49_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ48_START_OFFSET                                                       (21)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ48_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ48_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ47_START_OFFSET                                                       (20)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ47_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ47_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ46_START_OFFSET                                                       (19)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ46_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ46_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ45_START_OFFSET                                                       (18)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ45_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ45_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ44_START_OFFSET                                                       (17)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ44_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ44_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ43_START_OFFSET                                                       (16)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ43_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ43_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ42_START_OFFSET                                                       (15)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ42_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ42_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ41_START_OFFSET                                                       (14)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ41_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ41_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ40_START_OFFSET                                                       (13)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ40_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ40_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ39_START_OFFSET                                                       (12)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ39_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ39_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ38_START_OFFSET                                                       (11)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ38_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ38_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ37_START_OFFSET                                                       (10)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ37_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ37_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ36_START_OFFSET                                                       (9)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ36_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ36_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ35_START_OFFSET                                                       (8)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ35_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ35_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ34_START_OFFSET                                                       (7)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ34_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ34_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ33_START_OFFSET                                                       (6)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ33_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ33_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ32_START_OFFSET                                                       (5)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ32_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ32_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ31_START_OFFSET                                                       (4)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ31_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ31_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ30_START_OFFSET                                                       (3)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ30_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ30_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ29_START_OFFSET                                                       (2)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ29_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ29_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ28_START_OFFSET                                                       (1)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ28_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ28_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ27_START_OFFSET                                                       (0)
  #define RTL9310_MBIST_EGR_START_1_MOUTQ27_START_MASK                                                         (0x1 << RTL9310_MBIST_EGR_START_1_MOUTQ27_START_OFFSET)

#define RTL9310_MBIST_EGR_START_2_ADDR                                                                         (0x2008)
  #define RTL9310_MBIST_EGR_START_2_MBISR_HSA_START_OFFSET                                                     (13)
  #define RTL9310_MBIST_EGR_START_2_MBISR_HSA_START_MASK                                                       (0x1 << RTL9310_MBIST_EGR_START_2_MBISR_HSA_START_OFFSET)
  #define RTL9310_MBIST_EGR_START_2_MBISR_HSA_EXA_START_OFFSET                                                 (12)
  #define RTL9310_MBIST_EGR_START_2_MBISR_HSA_EXA_START_MASK                                                   (0x1 << RTL9310_MBIST_EGR_START_2_MBISR_HSA_EXA_START_OFFSET)

#define RTL9310_MBIST_EGR_RESUME_0_ADDR                                                                        (0x200C)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ26_RESUME_OFFSET                                                     (31)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ26_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ26_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ25_RESUME_OFFSET                                                     (30)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ25_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ25_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ24_RESUME_OFFSET                                                     (29)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ24_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ24_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ23_RESUME_OFFSET                                                     (28)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ23_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ23_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ22_RESUME_OFFSET                                                     (27)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ22_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ22_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ21_RESUME_OFFSET                                                     (26)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ21_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ21_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ20_RESUME_OFFSET                                                     (25)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ20_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ20_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ19_RESUME_OFFSET                                                     (24)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ19_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ19_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ18_RESUME_OFFSET                                                     (23)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ18_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ18_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ17_RESUME_OFFSET                                                     (22)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ17_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ17_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ16_RESUME_OFFSET                                                     (21)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ16_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ16_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ15_RESUME_OFFSET                                                     (20)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ15_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ15_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ14_RESUME_OFFSET                                                     (19)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ14_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ14_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ13_RESUME_OFFSET                                                     (18)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ13_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ13_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ12_RESUME_OFFSET                                                     (17)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ12_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ12_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ11_RESUME_OFFSET                                                     (16)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ11_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ11_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ10_RESUME_OFFSET                                                     (15)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ10_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ10_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ9_RESUME_OFFSET                                                      (14)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ9_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ9_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ8_RESUME_OFFSET                                                      (13)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ8_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ8_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ7_RESUME_OFFSET                                                      (12)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ7_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ7_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ6_RESUME_OFFSET                                                      (11)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ6_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ6_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ5_RESUME_OFFSET                                                      (10)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ5_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ5_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ4_RESUME_OFFSET                                                      (9)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ4_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ4_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ3_RESUME_OFFSET                                                      (8)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ3_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ3_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ2_RESUME_OFFSET                                                      (7)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ2_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ2_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ1_RESUME_OFFSET                                                      (6)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ1_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ1_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ0_RESUME_OFFSET                                                      (5)
  #define RTL9310_MBIST_EGR_RESUME_0_MOUTQ0_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_EGR_RESUME_0_MOUTQ0_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MLINK_RESUME_OFFSET                                                       (4)
  #define RTL9310_MBIST_EGR_RESUME_0_MLINK_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_EGR_RESUME_0_MLINK_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MPORT_EXA_RESUME_OFFSET                                                   (3)
  #define RTL9310_MBIST_EGR_RESUME_0_MPORT_EXA_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_EGR_RESUME_0_MPORT_EXA_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MPORT_RESUME_OFFSET                                                       (2)
  #define RTL9310_MBIST_EGR_RESUME_0_MPORT_RESUME_MASK                                                         (0x1 << RTL9310_MBIST_EGR_RESUME_0_MPORT_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_0_MDRC_CC_RESUME_OFFSET                                                     (1)
  #define RTL9310_MBIST_EGR_RESUME_0_MDRC_CC_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_0_MDRC_CC_RESUME_OFFSET)

#define RTL9310_MBIST_EGR_RESUME_1_ADDR                                                                        (0x2010)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ57_RESUME_OFFSET                                                     (30)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ57_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ57_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ56_RESUME_OFFSET                                                     (29)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ56_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ56_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ55_RESUME_OFFSET                                                     (28)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ55_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ55_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ54_RESUME_OFFSET                                                     (27)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ54_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ54_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ53_RESUME_OFFSET                                                     (26)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ53_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ53_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ52_RESUME_OFFSET                                                     (25)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ52_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ52_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ51_RESUME_OFFSET                                                     (24)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ51_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ51_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ50_RESUME_OFFSET                                                     (23)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ50_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ50_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ49_RESUME_OFFSET                                                     (22)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ49_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ49_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ48_RESUME_OFFSET                                                     (21)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ48_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ48_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ47_RESUME_OFFSET                                                     (20)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ47_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ47_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ46_RESUME_OFFSET                                                     (19)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ46_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ46_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ45_RESUME_OFFSET                                                     (18)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ45_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ45_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ44_RESUME_OFFSET                                                     (17)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ44_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ44_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ43_RESUME_OFFSET                                                     (16)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ43_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ43_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ42_RESUME_OFFSET                                                     (15)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ42_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ42_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ41_RESUME_OFFSET                                                     (14)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ41_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ41_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ40_RESUME_OFFSET                                                     (13)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ40_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ40_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ39_RESUME_OFFSET                                                     (12)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ39_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ39_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ38_RESUME_OFFSET                                                     (11)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ38_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ38_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ37_RESUME_OFFSET                                                     (10)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ37_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ37_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ36_RESUME_OFFSET                                                     (9)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ36_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ36_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ35_RESUME_OFFSET                                                     (8)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ35_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ35_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ34_RESUME_OFFSET                                                     (7)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ34_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ34_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ33_RESUME_OFFSET                                                     (6)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ33_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ33_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ32_RESUME_OFFSET                                                     (5)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ32_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ32_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ31_RESUME_OFFSET                                                     (4)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ31_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ31_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ30_RESUME_OFFSET                                                     (3)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ30_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ30_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ29_RESUME_OFFSET                                                     (2)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ29_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ29_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ28_RESUME_OFFSET                                                     (1)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ28_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ28_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ27_RESUME_OFFSET                                                     (0)
  #define RTL9310_MBIST_EGR_RESUME_1_MOUTQ27_RESUME_MASK                                                       (0x1 << RTL9310_MBIST_EGR_RESUME_1_MOUTQ27_RESUME_OFFSET)

#define RTL9310_MBIST_EGR_RESUME_2_ADDR                                                                        (0x2014)
  #define RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_RESUME_OFFSET                                                   (14)
  #define RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_RESUME_OFFSET)
  #define RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_EXA_RESUME_OFFSET                                               (13)
  #define RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_EXA_RESUME_MASK                                                 (0x1 << RTL9310_MBIST_EGR_RESUME_2_MBISR_HSA_EXA_RESUME_OFFSET)

#define RTL9310_MBIST_EGR_GLB_ADDR                                                                             (0x2018)
  #define RTL9310_MBIST_EGR_GLB_BISR_REPAIRE_OFFSET                                                            (14)
  #define RTL9310_MBIST_EGR_GLB_BISR_REPAIRE_MASK                                                              (0x1 << RTL9310_MBIST_EGR_GLB_BISR_REPAIRE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BISR_FAIL_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR_GLB_BISR_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_EGR_GLB_BISR_FAIL_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BISR_DONE_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR_GLB_BISR_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR_GLB_BISR_DONE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_PAUSE_OFFSET                                                          (10)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_EGR_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_FAIL_OFFSET                                                           (9)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_EGR_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_MBIST_EGR_GLB_BISR_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_EGR_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_EGR_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_EGR_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_EGR_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_EGR01_ADDR                                                                               (0x201C)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_29_OFFSET                                                              (31)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_29_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_28_OFFSET                                                              (30)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_28_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_27_OFFSET                                                              (29)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_27_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_26_OFFSET                                                              (28)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_26_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_25_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_25_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_24_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_24_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_23_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_23_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_22_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_22_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_21_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_21_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_20_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_20_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_19_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_19_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_18_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_18_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_17_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_17_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_16_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_16_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_15_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_15_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_14_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_14_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_13_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_13_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_12_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_12_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_11_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_11_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_10_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_10_MASK                                                                (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_9_OFFSET                                                               (11)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_9_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_8_OFFSET                                                               (10)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_8_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_7_OFFSET                                                               (9)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_6_OFFSET                                                               (8)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_EGR01_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_EGR01_BIST_FAIL_1_OFFSET)

#define RTL9310_MBIST_EGR02_ADDR                                                                               (0x2020)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_31_OFFSET                                                              (31)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_31_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_31_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_30_OFFSET                                                              (30)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_30_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_30_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_29_OFFSET                                                              (29)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_29_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_28_OFFSET                                                              (28)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_28_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_27_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_27_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_26_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_26_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_25_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_25_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_24_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_24_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_23_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_23_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_22_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_22_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_21_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_21_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_20_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_20_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_19_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_19_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_18_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_18_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_17_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_17_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_16_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_16_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_15_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_15_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_14_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_14_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_13_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_13_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_12_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_12_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_11_OFFSET                                                              (11)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_11_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_10_OFFSET                                                              (10)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_10_MASK                                                                (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_9_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_8_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_EGR02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_EGR02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR03_ADDR                                                                               (0x2024)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_31_OFFSET                                                              (31)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_31_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_31_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_30_OFFSET                                                              (30)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_30_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_30_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_29_OFFSET                                                              (29)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_29_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_28_OFFSET                                                              (28)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_28_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_27_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_27_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_26_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_26_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_25_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_25_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_24_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_24_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_23_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_23_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_22_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_22_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_21_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_21_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_20_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_20_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_19_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_19_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_18_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_18_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_17_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_17_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_16_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_16_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_15_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_15_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_14_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_14_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_13_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_13_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_12_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_12_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_11_OFFSET                                                              (11)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_11_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_10_OFFSET                                                              (10)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_10_MASK                                                                (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_9_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_8_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_EGR03_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_EGR03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR04_ADDR                                                                               (0x2028)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_27_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_27_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_26_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_26_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_25_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_25_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_24_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_24_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_23_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_23_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_22_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_22_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_21_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_21_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_20_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_20_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_19_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_19_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_18_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_18_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_17_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_17_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_16_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_16_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_15_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_15_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_14_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_14_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_13_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_13_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_12_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_12_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_11_OFFSET                                                              (11)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_11_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_10_OFFSET                                                              (10)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_10_MASK                                                                (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_9_OFFSET                                                               (9)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_9_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_8_OFFSET                                                               (8)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_8_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_7_OFFSET                                                               (7)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_7_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_6_OFFSET                                                               (6)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_6_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_5_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_5_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_EGR04_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_EGR04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR05_ADDR                                                                               (0x202C)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_23_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_23_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_22_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_22_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_21_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_21_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_20_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_20_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_19_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_19_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_18_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_18_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_17_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_17_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_16_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_16_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_15_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_15_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_14_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_14_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_13_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR05_BIST_FAIL_13_MASK                                                                (0x1 << RTL9310_MBIST_EGR05_BIST_FAIL_13_OFFSET)

#define RTL9310_MBIST_EGR06_ADDR                                                                               (0x2030)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_29_OFFSET                                                               (31)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_29_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_28_OFFSET                                                               (30)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_28_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_27_OFFSET                                                               (29)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_27_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_26_OFFSET                                                               (28)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_26_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_25_OFFSET                                                               (27)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_25_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_24_OFFSET                                                               (26)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_24_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_23_OFFSET                                                               (25)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_23_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_22_OFFSET                                                               (24)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_22_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_21_OFFSET                                                               (23)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_21_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_20_OFFSET                                                               (22)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_20_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_19_OFFSET                                                               (21)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_19_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_18_OFFSET                                                               (20)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_18_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_17_OFFSET                                                               (19)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_17_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_16_OFFSET                                                               (18)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_16_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_15_OFFSET                                                               (17)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_15_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_14_OFFSET                                                               (16)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_14_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_13_OFFSET                                                               (15)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_13_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_12_OFFSET                                                               (14)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_12_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_11_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_11_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_10_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_10_MASK                                                                 (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_9_OFFSET                                                                (11)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_9_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_8_OFFSET                                                                (10)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_8_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_7_OFFSET                                                                (9)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_6_OFFSET                                                                (8)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_5_OFFSET                                                                (5)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_4_OFFSET                                                                (4)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_3_OFFSET                                                                (3)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_2_OFFSET                                                                (2)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_1_OFFSET                                                                (1)
  #define RTL9310_MBIST_EGR06_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_EGR06_DRF_FAIL_1_OFFSET)

#define RTL9310_MBIST_EGR07_ADDR                                                                               (0x2034)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_31_OFFSET                                                               (31)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_31_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_31_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_30_OFFSET                                                               (30)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_30_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_30_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_29_OFFSET                                                               (29)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_29_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_28_OFFSET                                                               (28)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_28_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_27_OFFSET                                                               (27)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_27_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_26_OFFSET                                                               (26)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_26_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_25_OFFSET                                                               (25)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_25_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_24_OFFSET                                                               (24)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_24_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_23_OFFSET                                                               (23)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_23_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_22_OFFSET                                                               (22)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_22_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_21_OFFSET                                                               (21)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_21_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_20_OFFSET                                                               (20)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_20_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_19_OFFSET                                                               (19)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_19_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_18_OFFSET                                                               (18)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_18_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_17_OFFSET                                                               (17)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_17_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_16_OFFSET                                                               (16)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_16_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_15_OFFSET                                                               (15)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_15_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_14_OFFSET                                                               (14)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_14_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_13_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_13_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_12_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_12_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_11_OFFSET                                                               (11)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_11_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_10_OFFSET                                                               (10)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_10_MASK                                                                 (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_9_OFFSET                                                                (9)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_9_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_8_OFFSET                                                                (8)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_8_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_7_OFFSET                                                                (7)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_6_OFFSET                                                                (6)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_5_OFFSET                                                                (5)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_4_OFFSET                                                                (4)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_3_OFFSET                                                                (3)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_2_OFFSET                                                                (2)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_1_OFFSET                                                                (1)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_0_OFFSET                                                                (0)
  #define RTL9310_MBIST_EGR07_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_EGR07_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR08_ADDR                                                                               (0x2038)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_31_OFFSET                                                               (31)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_31_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_31_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_30_OFFSET                                                               (30)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_30_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_30_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_29_OFFSET                                                               (29)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_29_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_29_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_28_OFFSET                                                               (28)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_28_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_28_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_27_OFFSET                                                               (27)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_27_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_26_OFFSET                                                               (26)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_26_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_25_OFFSET                                                               (25)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_25_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_24_OFFSET                                                               (24)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_24_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_23_OFFSET                                                               (23)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_23_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_22_OFFSET                                                               (22)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_22_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_21_OFFSET                                                               (21)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_21_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_20_OFFSET                                                               (20)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_20_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_19_OFFSET                                                               (19)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_19_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_18_OFFSET                                                               (18)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_18_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_17_OFFSET                                                               (17)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_17_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_16_OFFSET                                                               (16)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_16_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_15_OFFSET                                                               (15)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_15_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_14_OFFSET                                                               (14)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_14_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_13_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_13_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_12_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_12_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_11_OFFSET                                                               (11)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_11_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_10_OFFSET                                                               (10)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_10_MASK                                                                 (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_9_OFFSET                                                                (9)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_9_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_8_OFFSET                                                                (8)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_8_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_7_OFFSET                                                                (7)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_6_OFFSET                                                                (6)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_5_OFFSET                                                                (5)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_4_OFFSET                                                                (4)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_3_OFFSET                                                                (3)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_2_OFFSET                                                                (2)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_1_OFFSET                                                                (1)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_0_OFFSET                                                                (0)
  #define RTL9310_MBIST_EGR08_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_EGR08_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR09_ADDR                                                                               (0x203C)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_27_OFFSET                                                               (27)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_27_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_27_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_26_OFFSET                                                               (26)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_26_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_26_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_25_OFFSET                                                               (25)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_25_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_25_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_24_OFFSET                                                               (24)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_24_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_24_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_23_OFFSET                                                               (23)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_23_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_22_OFFSET                                                               (22)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_22_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_21_OFFSET                                                               (21)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_21_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_20_OFFSET                                                               (20)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_20_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_19_OFFSET                                                               (19)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_19_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_18_OFFSET                                                               (18)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_18_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_17_OFFSET                                                               (17)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_17_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_16_OFFSET                                                               (16)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_16_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_15_OFFSET                                                               (15)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_15_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_14_OFFSET                                                               (14)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_14_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_13_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_13_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_13_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_12_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_12_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_12_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_11_OFFSET                                                               (11)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_11_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_11_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_10_OFFSET                                                               (10)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_10_MASK                                                                 (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_10_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_9_OFFSET                                                                (9)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_9_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_9_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_8_OFFSET                                                                (8)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_8_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_8_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_7_OFFSET                                                                (7)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_7_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_6_OFFSET                                                                (6)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_6_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_5_OFFSET                                                                (5)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_5_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_4_OFFSET                                                                (4)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_3_OFFSET                                                                (3)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_2_OFFSET                                                                (2)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_1_OFFSET                                                                (1)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_0_OFFSET                                                                (0)
  #define RTL9310_MBIST_EGR09_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_EGR09_DRF_FAIL_0_OFFSET)

#define RTL9310_MBIST_EGR10_ADDR                                                                               (0x2040)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_23_OFFSET                                                               (26)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_23_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_23_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_22_OFFSET                                                               (25)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_22_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_22_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_21_OFFSET                                                               (24)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_21_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_21_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_20_OFFSET                                                               (23)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_20_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_20_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_19_OFFSET                                                               (22)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_19_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_19_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_18_OFFSET                                                               (21)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_18_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_18_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_17_OFFSET                                                               (20)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_17_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_17_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_16_OFFSET                                                               (19)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_16_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_16_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_15_OFFSET                                                               (18)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_15_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_15_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_14_OFFSET                                                               (17)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_14_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_14_OFFSET)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_13_OFFSET                                                               (16)
  #define RTL9310_MBIST_EGR10_DRF_FAIL_13_MASK                                                                 (0x1 << RTL9310_MBIST_EGR10_DRF_FAIL_13_OFFSET)

#define RTL9310_MBIST_EGR11_ADDR                                                                               (0x2044)
  #define RTL9310_MBIST_EGR11_MOUTQ26_DONE_OFFSET                                                              (31)
  #define RTL9310_MBIST_EGR11_MOUTQ26_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ26_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ25_DONE_OFFSET                                                              (30)
  #define RTL9310_MBIST_EGR11_MOUTQ25_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ25_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ24_DONE_OFFSET                                                              (29)
  #define RTL9310_MBIST_EGR11_MOUTQ24_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ24_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ23_DONE_OFFSET                                                              (28)
  #define RTL9310_MBIST_EGR11_MOUTQ23_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ23_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ22_DONE_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR11_MOUTQ22_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ22_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ21_DONE_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR11_MOUTQ21_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ21_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ20_DONE_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR11_MOUTQ20_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ20_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ19_DONE_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR11_MOUTQ19_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ19_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ18_DONE_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR11_MOUTQ18_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ18_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ17_DONE_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR11_MOUTQ17_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ17_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ16_DONE_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR11_MOUTQ16_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ16_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ15_DONE_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR11_MOUTQ15_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ15_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ14_DONE_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR11_MOUTQ14_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ14_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ13_DONE_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR11_MOUTQ13_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ13_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ12_DONE_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR11_MOUTQ12_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ12_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ11_DONE_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR11_MOUTQ11_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ11_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ10_DONE_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR11_MOUTQ10_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MOUTQ10_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ9_DONE_OFFSET                                                               (14)
  #define RTL9310_MBIST_EGR11_MOUTQ9_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ9_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ8_DONE_OFFSET                                                               (13)
  #define RTL9310_MBIST_EGR11_MOUTQ8_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ8_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ7_DONE_OFFSET                                                               (12)
  #define RTL9310_MBIST_EGR11_MOUTQ7_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ7_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ6_DONE_OFFSET                                                               (11)
  #define RTL9310_MBIST_EGR11_MOUTQ6_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ6_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ5_DONE_OFFSET                                                               (10)
  #define RTL9310_MBIST_EGR11_MOUTQ5_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ5_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ4_DONE_OFFSET                                                               (9)
  #define RTL9310_MBIST_EGR11_MOUTQ4_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ4_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ3_DONE_OFFSET                                                               (8)
  #define RTL9310_MBIST_EGR11_MOUTQ3_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ3_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ2_DONE_OFFSET                                                               (7)
  #define RTL9310_MBIST_EGR11_MOUTQ2_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ2_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ1_DONE_OFFSET                                                               (6)
  #define RTL9310_MBIST_EGR11_MOUTQ1_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ1_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MOUTQ0_DONE_OFFSET                                                               (5)
  #define RTL9310_MBIST_EGR11_MOUTQ0_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR11_MOUTQ0_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MLINK_DONE_OFFSET                                                                (4)
  #define RTL9310_MBIST_EGR11_MLINK_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_EGR11_MLINK_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MPORT_EXA_DONE_OFFSET                                                            (3)
  #define RTL9310_MBIST_EGR11_MPORT_EXA_DONE_MASK                                                              (0x1 << RTL9310_MBIST_EGR11_MPORT_EXA_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MPORT_DONE_OFFSET                                                                (2)
  #define RTL9310_MBIST_EGR11_MPORT_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_EGR11_MPORT_DONE_OFFSET)
  #define RTL9310_MBIST_EGR11_MDRC_CC_DONE_OFFSET                                                              (1)
  #define RTL9310_MBIST_EGR11_MDRC_CC_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR11_MDRC_CC_DONE_OFFSET)

#define RTL9310_MBIST_EGR12_ADDR                                                                               (0x2048)
  #define RTL9310_MBIST_EGR12_MOUTQ57_DONE_OFFSET                                                              (30)
  #define RTL9310_MBIST_EGR12_MOUTQ57_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ57_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ56_DONE_OFFSET                                                              (29)
  #define RTL9310_MBIST_EGR12_MOUTQ56_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ56_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ55_DONE_OFFSET                                                              (28)
  #define RTL9310_MBIST_EGR12_MOUTQ55_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ55_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ54_DONE_OFFSET                                                              (27)
  #define RTL9310_MBIST_EGR12_MOUTQ54_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ54_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ53_DONE_OFFSET                                                              (26)
  #define RTL9310_MBIST_EGR12_MOUTQ53_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ53_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ52_DONE_OFFSET                                                              (25)
  #define RTL9310_MBIST_EGR12_MOUTQ52_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ52_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ51_DONE_OFFSET                                                              (24)
  #define RTL9310_MBIST_EGR12_MOUTQ51_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ51_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ50_DONE_OFFSET                                                              (23)
  #define RTL9310_MBIST_EGR12_MOUTQ50_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ50_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ49_DONE_OFFSET                                                              (22)
  #define RTL9310_MBIST_EGR12_MOUTQ49_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ49_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ48_DONE_OFFSET                                                              (21)
  #define RTL9310_MBIST_EGR12_MOUTQ48_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ48_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ47_DONE_OFFSET                                                              (20)
  #define RTL9310_MBIST_EGR12_MOUTQ47_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ47_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ46_DONE_OFFSET                                                              (19)
  #define RTL9310_MBIST_EGR12_MOUTQ46_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ46_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ45_DONE_OFFSET                                                              (18)
  #define RTL9310_MBIST_EGR12_MOUTQ45_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ45_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ44_DONE_OFFSET                                                              (17)
  #define RTL9310_MBIST_EGR12_MOUTQ44_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ44_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ43_DONE_OFFSET                                                              (16)
  #define RTL9310_MBIST_EGR12_MOUTQ43_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ43_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ42_DONE_OFFSET                                                              (15)
  #define RTL9310_MBIST_EGR12_MOUTQ42_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ42_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ41_DONE_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR12_MOUTQ41_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ41_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ40_DONE_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR12_MOUTQ40_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ40_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ39_DONE_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR12_MOUTQ39_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ39_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ38_DONE_OFFSET                                                              (11)
  #define RTL9310_MBIST_EGR12_MOUTQ38_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ38_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ37_DONE_OFFSET                                                              (10)
  #define RTL9310_MBIST_EGR12_MOUTQ37_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ37_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ36_DONE_OFFSET                                                              (9)
  #define RTL9310_MBIST_EGR12_MOUTQ36_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ36_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ35_DONE_OFFSET                                                              (8)
  #define RTL9310_MBIST_EGR12_MOUTQ35_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ35_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ34_DONE_OFFSET                                                              (7)
  #define RTL9310_MBIST_EGR12_MOUTQ34_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ34_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ33_DONE_OFFSET                                                              (6)
  #define RTL9310_MBIST_EGR12_MOUTQ33_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ33_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ32_DONE_OFFSET                                                              (5)
  #define RTL9310_MBIST_EGR12_MOUTQ32_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ32_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ31_DONE_OFFSET                                                              (4)
  #define RTL9310_MBIST_EGR12_MOUTQ31_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ31_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ30_DONE_OFFSET                                                              (3)
  #define RTL9310_MBIST_EGR12_MOUTQ30_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ30_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ29_DONE_OFFSET                                                              (2)
  #define RTL9310_MBIST_EGR12_MOUTQ29_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ29_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ28_DONE_OFFSET                                                              (1)
  #define RTL9310_MBIST_EGR12_MOUTQ28_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ28_DONE_OFFSET)
  #define RTL9310_MBIST_EGR12_MOUTQ27_DONE_OFFSET                                                              (0)
  #define RTL9310_MBIST_EGR12_MOUTQ27_DONE_MASK                                                                (0x1 << RTL9310_MBIST_EGR12_MOUTQ27_DONE_OFFSET)

#define RTL9310_MBIST_EGR13_ADDR                                                                               (0x204C)
  #define RTL9310_MBIST_EGR13_MBISR_HSA_DONE_OFFSET                                                            (14)
  #define RTL9310_MBIST_EGR13_MBISR_HSA_DONE_MASK                                                              (0x1 << RTL9310_MBIST_EGR13_MBISR_HSA_DONE_OFFSET)
  #define RTL9310_MBIST_EGR13_MBISR_HSA_EXA_DONE_OFFSET                                                        (13)
  #define RTL9310_MBIST_EGR13_MBISR_HSA_EXA_DONE_MASK                                                          (0x1 << RTL9310_MBIST_EGR13_MBISR_HSA_EXA_DONE_OFFSET)

#define RTL9310_MBIST_EGR14_ADDR                                                                               (0x2050)
  #define RTL9310_MBIST_EGR14_MOUTQ26_DRF_DONE_OFFSET                                                          (31)
  #define RTL9310_MBIST_EGR14_MOUTQ26_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ26_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ25_DRF_DONE_OFFSET                                                          (30)
  #define RTL9310_MBIST_EGR14_MOUTQ25_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ25_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ24_DRF_DONE_OFFSET                                                          (29)
  #define RTL9310_MBIST_EGR14_MOUTQ24_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ24_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ23_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_EGR14_MOUTQ23_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ23_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ22_DRF_DONE_OFFSET                                                          (27)
  #define RTL9310_MBIST_EGR14_MOUTQ22_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ22_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ21_DRF_DONE_OFFSET                                                          (26)
  #define RTL9310_MBIST_EGR14_MOUTQ21_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ21_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ20_DRF_DONE_OFFSET                                                          (25)
  #define RTL9310_MBIST_EGR14_MOUTQ20_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ20_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ19_DRF_DONE_OFFSET                                                          (24)
  #define RTL9310_MBIST_EGR14_MOUTQ19_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ19_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ18_DRF_DONE_OFFSET                                                          (23)
  #define RTL9310_MBIST_EGR14_MOUTQ18_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ18_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ17_DRF_DONE_OFFSET                                                          (22)
  #define RTL9310_MBIST_EGR14_MOUTQ17_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ17_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ16_DRF_DONE_OFFSET                                                          (21)
  #define RTL9310_MBIST_EGR14_MOUTQ16_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ16_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ15_DRF_DONE_OFFSET                                                          (20)
  #define RTL9310_MBIST_EGR14_MOUTQ15_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ15_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ14_DRF_DONE_OFFSET                                                          (19)
  #define RTL9310_MBIST_EGR14_MOUTQ14_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ14_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ13_DRF_DONE_OFFSET                                                          (18)
  #define RTL9310_MBIST_EGR14_MOUTQ13_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ13_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ12_DRF_DONE_OFFSET                                                          (17)
  #define RTL9310_MBIST_EGR14_MOUTQ12_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ12_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ11_DRF_DONE_OFFSET                                                          (16)
  #define RTL9310_MBIST_EGR14_MOUTQ11_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ11_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ10_DRF_DONE_OFFSET                                                          (15)
  #define RTL9310_MBIST_EGR14_MOUTQ10_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MOUTQ10_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ9_DRF_DONE_OFFSET                                                           (14)
  #define RTL9310_MBIST_EGR14_MOUTQ9_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ9_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ8_DRF_DONE_OFFSET                                                           (13)
  #define RTL9310_MBIST_EGR14_MOUTQ8_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ8_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ7_DRF_DONE_OFFSET                                                           (12)
  #define RTL9310_MBIST_EGR14_MOUTQ7_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ7_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ6_DRF_DONE_OFFSET                                                           (11)
  #define RTL9310_MBIST_EGR14_MOUTQ6_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ6_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ5_DRF_DONE_OFFSET                                                           (10)
  #define RTL9310_MBIST_EGR14_MOUTQ5_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ5_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ4_DRF_DONE_OFFSET                                                           (9)
  #define RTL9310_MBIST_EGR14_MOUTQ4_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ3_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_MBIST_EGR14_MOUTQ3_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ2_DRF_DONE_OFFSET                                                           (7)
  #define RTL9310_MBIST_EGR14_MOUTQ2_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ1_DRF_DONE_OFFSET                                                           (6)
  #define RTL9310_MBIST_EGR14_MOUTQ1_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MOUTQ0_DRF_DONE_OFFSET                                                           (5)
  #define RTL9310_MBIST_EGR14_MOUTQ0_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_EGR14_MOUTQ0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MLINK_DRF_DONE_OFFSET                                                            (4)
  #define RTL9310_MBIST_EGR14_MLINK_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_EGR14_MLINK_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MPORT_EXA_DRF_DONE_OFFSET                                                        (3)
  #define RTL9310_MBIST_EGR14_MPORT_EXA_DRF_DONE_MASK                                                          (0x1 << RTL9310_MBIST_EGR14_MPORT_EXA_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MPORT_DRF_DONE_OFFSET                                                            (2)
  #define RTL9310_MBIST_EGR14_MPORT_DRF_DONE_MASK                                                              (0x1 << RTL9310_MBIST_EGR14_MPORT_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR14_MDRC_CC_DRF_DONE_OFFSET                                                          (1)
  #define RTL9310_MBIST_EGR14_MDRC_CC_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR14_MDRC_CC_DRF_DONE_OFFSET)

#define RTL9310_MBIST_EGR15_ADDR                                                                               (0x2054)
  #define RTL9310_MBIST_EGR15_MOUTQ57_DRF_DONE_OFFSET                                                          (30)
  #define RTL9310_MBIST_EGR15_MOUTQ57_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ57_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ56_DRF_DONE_OFFSET                                                          (29)
  #define RTL9310_MBIST_EGR15_MOUTQ56_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ56_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ55_DRF_DONE_OFFSET                                                          (28)
  #define RTL9310_MBIST_EGR15_MOUTQ55_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ55_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ54_DRF_DONE_OFFSET                                                          (27)
  #define RTL9310_MBIST_EGR15_MOUTQ54_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ54_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ53_DRF_DONE_OFFSET                                                          (26)
  #define RTL9310_MBIST_EGR15_MOUTQ53_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ53_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ52_DRF_DONE_OFFSET                                                          (25)
  #define RTL9310_MBIST_EGR15_MOUTQ52_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ52_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ51_DRF_DONE_OFFSET                                                          (24)
  #define RTL9310_MBIST_EGR15_MOUTQ51_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ51_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ50_DRF_DONE_OFFSET                                                          (23)
  #define RTL9310_MBIST_EGR15_MOUTQ50_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ50_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ49_DRF_DONE_OFFSET                                                          (22)
  #define RTL9310_MBIST_EGR15_MOUTQ49_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ49_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ48_DRF_DONE_OFFSET                                                          (21)
  #define RTL9310_MBIST_EGR15_MOUTQ48_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ48_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ47_DRF_DONE_OFFSET                                                          (20)
  #define RTL9310_MBIST_EGR15_MOUTQ47_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ47_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ46_DRF_DONE_OFFSET                                                          (19)
  #define RTL9310_MBIST_EGR15_MOUTQ46_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ46_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ45_DRF_DONE_OFFSET                                                          (18)
  #define RTL9310_MBIST_EGR15_MOUTQ45_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ45_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ44_DRF_DONE_OFFSET                                                          (17)
  #define RTL9310_MBIST_EGR15_MOUTQ44_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ44_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ43_DRF_DONE_OFFSET                                                          (16)
  #define RTL9310_MBIST_EGR15_MOUTQ43_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ43_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ42_DRF_DONE_OFFSET                                                          (15)
  #define RTL9310_MBIST_EGR15_MOUTQ42_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ42_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ41_DRF_DONE_OFFSET                                                          (14)
  #define RTL9310_MBIST_EGR15_MOUTQ41_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ41_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ40_DRF_DONE_OFFSET                                                          (13)
  #define RTL9310_MBIST_EGR15_MOUTQ40_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ40_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ39_DRF_DONE_OFFSET                                                          (12)
  #define RTL9310_MBIST_EGR15_MOUTQ39_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ39_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ38_DRF_DONE_OFFSET                                                          (11)
  #define RTL9310_MBIST_EGR15_MOUTQ38_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ38_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ37_DRF_DONE_OFFSET                                                          (10)
  #define RTL9310_MBIST_EGR15_MOUTQ37_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ37_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ36_DRF_DONE_OFFSET                                                          (9)
  #define RTL9310_MBIST_EGR15_MOUTQ36_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ36_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ35_DRF_DONE_OFFSET                                                          (8)
  #define RTL9310_MBIST_EGR15_MOUTQ35_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ35_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ34_DRF_DONE_OFFSET                                                          (7)
  #define RTL9310_MBIST_EGR15_MOUTQ34_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ34_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ33_DRF_DONE_OFFSET                                                          (6)
  #define RTL9310_MBIST_EGR15_MOUTQ33_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ33_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ32_DRF_DONE_OFFSET                                                          (5)
  #define RTL9310_MBIST_EGR15_MOUTQ32_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ32_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ31_DRF_DONE_OFFSET                                                          (4)
  #define RTL9310_MBIST_EGR15_MOUTQ31_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ31_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ30_DRF_DONE_OFFSET                                                          (3)
  #define RTL9310_MBIST_EGR15_MOUTQ30_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ30_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ29_DRF_DONE_OFFSET                                                          (2)
  #define RTL9310_MBIST_EGR15_MOUTQ29_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ29_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ28_DRF_DONE_OFFSET                                                          (1)
  #define RTL9310_MBIST_EGR15_MOUTQ28_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ28_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR15_MOUTQ27_DRF_DONE_OFFSET                                                          (0)
  #define RTL9310_MBIST_EGR15_MOUTQ27_DRF_DONE_MASK                                                            (0x1 << RTL9310_MBIST_EGR15_MOUTQ27_DRF_DONE_OFFSET)

#define RTL9310_MBIST_EGR16_ADDR                                                                               (0x2058)
  #define RTL9310_MBIST_EGR16_MBISR_HSA_DRF_DONE_OFFSET                                                        (14)
  #define RTL9310_MBIST_EGR16_MBISR_HSA_DRF_DONE_MASK                                                          (0x1 << RTL9310_MBIST_EGR16_MBISR_HSA_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_EGR16_MBISR_HSA_EXA_DRF_DONE_OFFSET                                                    (13)
  #define RTL9310_MBIST_EGR16_MBISR_HSA_EXA_DRF_DONE_MASK                                                      (0x1 << RTL9310_MBIST_EGR16_MBISR_HSA_EXA_DRF_DONE_OFFSET)

#define RTL9310_MBIST_EGR18_ADDR                                                                               (0x205C)
  #define RTL9310_MBIST_EGR18_MOUTQ26_PAUSE_OFFSET                                                             (31)
  #define RTL9310_MBIST_EGR18_MOUTQ26_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ26_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ25_PAUSE_OFFSET                                                             (30)
  #define RTL9310_MBIST_EGR18_MOUTQ25_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ25_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ24_PAUSE_OFFSET                                                             (29)
  #define RTL9310_MBIST_EGR18_MOUTQ24_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ24_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ23_PAUSE_OFFSET                                                             (28)
  #define RTL9310_MBIST_EGR18_MOUTQ23_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ23_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ22_PAUSE_OFFSET                                                             (27)
  #define RTL9310_MBIST_EGR18_MOUTQ22_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ22_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ21_PAUSE_OFFSET                                                             (26)
  #define RTL9310_MBIST_EGR18_MOUTQ21_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ21_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ20_PAUSE_OFFSET                                                             (25)
  #define RTL9310_MBIST_EGR18_MOUTQ20_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ20_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ19_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_EGR18_MOUTQ19_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ19_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ18_PAUSE_OFFSET                                                             (23)
  #define RTL9310_MBIST_EGR18_MOUTQ18_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ18_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ17_PAUSE_OFFSET                                                             (22)
  #define RTL9310_MBIST_EGR18_MOUTQ17_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ17_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ16_PAUSE_OFFSET                                                             (21)
  #define RTL9310_MBIST_EGR18_MOUTQ16_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ16_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ15_PAUSE_OFFSET                                                             (20)
  #define RTL9310_MBIST_EGR18_MOUTQ15_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ15_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ14_PAUSE_OFFSET                                                             (19)
  #define RTL9310_MBIST_EGR18_MOUTQ14_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ14_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ13_PAUSE_OFFSET                                                             (18)
  #define RTL9310_MBIST_EGR18_MOUTQ13_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ13_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ12_PAUSE_OFFSET                                                             (17)
  #define RTL9310_MBIST_EGR18_MOUTQ12_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ12_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ11_PAUSE_OFFSET                                                             (16)
  #define RTL9310_MBIST_EGR18_MOUTQ11_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ11_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ10_PAUSE_OFFSET                                                             (15)
  #define RTL9310_MBIST_EGR18_MOUTQ10_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MOUTQ10_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ9_PAUSE_OFFSET                                                              (14)
  #define RTL9310_MBIST_EGR18_MOUTQ9_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ9_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ8_PAUSE_OFFSET                                                              (13)
  #define RTL9310_MBIST_EGR18_MOUTQ8_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ8_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ7_PAUSE_OFFSET                                                              (12)
  #define RTL9310_MBIST_EGR18_MOUTQ7_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ7_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ6_PAUSE_OFFSET                                                              (11)
  #define RTL9310_MBIST_EGR18_MOUTQ6_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ6_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ5_PAUSE_OFFSET                                                              (10)
  #define RTL9310_MBIST_EGR18_MOUTQ5_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ5_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ4_PAUSE_OFFSET                                                              (9)
  #define RTL9310_MBIST_EGR18_MOUTQ4_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ4_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ3_PAUSE_OFFSET                                                              (8)
  #define RTL9310_MBIST_EGR18_MOUTQ3_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ3_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ2_PAUSE_OFFSET                                                              (7)
  #define RTL9310_MBIST_EGR18_MOUTQ2_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ2_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ1_PAUSE_OFFSET                                                              (6)
  #define RTL9310_MBIST_EGR18_MOUTQ1_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ1_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MOUTQ0_PAUSE_OFFSET                                                              (5)
  #define RTL9310_MBIST_EGR18_MOUTQ0_PAUSE_MASK                                                                (0x1 << RTL9310_MBIST_EGR18_MOUTQ0_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MLINK_PAUSE_OFFSET                                                               (4)
  #define RTL9310_MBIST_EGR18_MLINK_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR18_MLINK_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MPORT_EXA_PAUSE_OFFSET                                                           (3)
  #define RTL9310_MBIST_EGR18_MPORT_EXA_PAUSE_MASK                                                             (0x1 << RTL9310_MBIST_EGR18_MPORT_EXA_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MPORT_PAUSE_OFFSET                                                               (2)
  #define RTL9310_MBIST_EGR18_MPORT_PAUSE_MASK                                                                 (0x1 << RTL9310_MBIST_EGR18_MPORT_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR18_MDRC_CC_PAUSE_OFFSET                                                             (1)
  #define RTL9310_MBIST_EGR18_MDRC_CC_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR18_MDRC_CC_PAUSE_OFFSET)

#define RTL9310_MBIST_EGR19_ADDR                                                                               (0x2060)
  #define RTL9310_MBIST_EGR19_MOUTQ57_PAUSE_OFFSET                                                             (30)
  #define RTL9310_MBIST_EGR19_MOUTQ57_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ57_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ56_PAUSE_OFFSET                                                             (29)
  #define RTL9310_MBIST_EGR19_MOUTQ56_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ56_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ55_PAUSE_OFFSET                                                             (28)
  #define RTL9310_MBIST_EGR19_MOUTQ55_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ55_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ54_PAUSE_OFFSET                                                             (27)
  #define RTL9310_MBIST_EGR19_MOUTQ54_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ54_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ53_PAUSE_OFFSET                                                             (26)
  #define RTL9310_MBIST_EGR19_MOUTQ53_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ53_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ52_PAUSE_OFFSET                                                             (25)
  #define RTL9310_MBIST_EGR19_MOUTQ52_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ52_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ51_PAUSE_OFFSET                                                             (24)
  #define RTL9310_MBIST_EGR19_MOUTQ51_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ51_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ50_PAUSE_OFFSET                                                             (23)
  #define RTL9310_MBIST_EGR19_MOUTQ50_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ50_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ49_PAUSE_OFFSET                                                             (22)
  #define RTL9310_MBIST_EGR19_MOUTQ49_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ49_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ48_PAUSE_OFFSET                                                             (21)
  #define RTL9310_MBIST_EGR19_MOUTQ48_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ48_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ47_PAUSE_OFFSET                                                             (20)
  #define RTL9310_MBIST_EGR19_MOUTQ47_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ47_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ46_PAUSE_OFFSET                                                             (19)
  #define RTL9310_MBIST_EGR19_MOUTQ46_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ46_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ45_PAUSE_OFFSET                                                             (18)
  #define RTL9310_MBIST_EGR19_MOUTQ45_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ45_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ44_PAUSE_OFFSET                                                             (17)
  #define RTL9310_MBIST_EGR19_MOUTQ44_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ44_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ43_PAUSE_OFFSET                                                             (16)
  #define RTL9310_MBIST_EGR19_MOUTQ43_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ43_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ42_PAUSE_OFFSET                                                             (15)
  #define RTL9310_MBIST_EGR19_MOUTQ42_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ42_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ41_PAUSE_OFFSET                                                             (14)
  #define RTL9310_MBIST_EGR19_MOUTQ41_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ41_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ40_PAUSE_OFFSET                                                             (13)
  #define RTL9310_MBIST_EGR19_MOUTQ40_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ40_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ39_PAUSE_OFFSET                                                             (12)
  #define RTL9310_MBIST_EGR19_MOUTQ39_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ39_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ38_PAUSE_OFFSET                                                             (11)
  #define RTL9310_MBIST_EGR19_MOUTQ38_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ38_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ37_PAUSE_OFFSET                                                             (10)
  #define RTL9310_MBIST_EGR19_MOUTQ37_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ37_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ36_PAUSE_OFFSET                                                             (9)
  #define RTL9310_MBIST_EGR19_MOUTQ36_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ36_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ35_PAUSE_OFFSET                                                             (8)
  #define RTL9310_MBIST_EGR19_MOUTQ35_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ35_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ34_PAUSE_OFFSET                                                             (7)
  #define RTL9310_MBIST_EGR19_MOUTQ34_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ34_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ33_PAUSE_OFFSET                                                             (6)
  #define RTL9310_MBIST_EGR19_MOUTQ33_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ33_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ32_PAUSE_OFFSET                                                             (5)
  #define RTL9310_MBIST_EGR19_MOUTQ32_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ32_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ31_PAUSE_OFFSET                                                             (4)
  #define RTL9310_MBIST_EGR19_MOUTQ31_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ31_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ30_PAUSE_OFFSET                                                             (3)
  #define RTL9310_MBIST_EGR19_MOUTQ30_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ30_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ29_PAUSE_OFFSET                                                             (2)
  #define RTL9310_MBIST_EGR19_MOUTQ29_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ29_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ28_PAUSE_OFFSET                                                             (1)
  #define RTL9310_MBIST_EGR19_MOUTQ28_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ28_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR19_MOUTQ27_PAUSE_OFFSET                                                             (0)
  #define RTL9310_MBIST_EGR19_MOUTQ27_PAUSE_MASK                                                               (0x1 << RTL9310_MBIST_EGR19_MOUTQ27_PAUSE_OFFSET)

#define RTL9310_MBIST_EGR20_ADDR                                                                               (0x2064)
  #define RTL9310_MBIST_EGR20_MBISR_HSA_PAUSE_OFFSET                                                           (14)
  #define RTL9310_MBIST_EGR20_MBISR_HSA_PAUSE_MASK                                                             (0x1 << RTL9310_MBIST_EGR20_MBISR_HSA_PAUSE_OFFSET)
  #define RTL9310_MBIST_EGR20_MBISR_HSA_EXA_PAUSE_OFFSET                                                       (13)
  #define RTL9310_MBIST_EGR20_MBISR_HSA_EXA_PAUSE_MASK                                                         (0x1 << RTL9310_MBIST_EGR20_MBISR_HSA_EXA_PAUSE_OFFSET)

#define RTL9310_MBISR_EXA_EGR_OUT_0_ADDR                                                                       (0x2068)
  #define RTL9310_MBISR_EXA_EGR_OUT_0_HSA_EXA_BISR_OUT_31_0_OFFSET                                             (0)
  #define RTL9310_MBISR_EXA_EGR_OUT_0_HSA_EXA_BISR_OUT_31_0_MASK                                               (0xFFFFFFFF << RTL9310_MBISR_EXA_EGR_OUT_0_HSA_EXA_BISR_OUT_31_0_OFFSET)

#define RTL9310_MBISR_EXA_EGR_OUT_1_ADDR                                                                       (0x206C)
  #define RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_REPAIRED_OFFSET                                                  (28)
  #define RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_REPAIRED_MASK                                                    (0x1 << RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_REPAIRED_OFFSET)
  #define RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_BISR_OUT_53_32_OFFSET                                            (0)
  #define RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_BISR_OUT_53_32_MASK                                              (0x3FFFFF << RTL9310_MBISR_EXA_EGR_OUT_1_HSA_EXA_BISR_OUT_53_32_OFFSET)

#define RTL9310_MBISR_EGR_OUT_0_ADDR                                                                           (0x2070)
  #define RTL9310_MBISR_EGR_OUT_0_HSA_BISR_OUT_31_0_OFFSET                                                     (0)
  #define RTL9310_MBISR_EGR_OUT_0_HSA_BISR_OUT_31_0_MASK                                                       (0xFFFFFFFF << RTL9310_MBISR_EGR_OUT_0_HSA_BISR_OUT_31_0_OFFSET)

#define RTL9310_MBISR_EGR_OUT_1_ADDR                                                                           (0x2074)
  #define RTL9310_MBISR_EGR_OUT_1_HSA_REPAIRED_OFFSET                                                          (28)
  #define RTL9310_MBISR_EGR_OUT_1_HSA_REPAIRED_MASK                                                            (0x1 << RTL9310_MBISR_EGR_OUT_1_HSA_REPAIRED_OFFSET)
  #define RTL9310_MBISR_EGR_OUT_1_HSA_BISR_OUT_52_32_OFFSET                                                    (0)
  #define RTL9310_MBISR_EGR_OUT_1_HSA_BISR_OUT_52_32_MASK                                                      (0x1FFFFF << RTL9310_MBISR_EGR_OUT_1_HSA_BISR_OUT_52_32_OFFSET)

#define RTL9310_MEM_EGR_CTRL_ADDR                                                                              (0x2078)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_WTSEL_OFFSET                                                           (30)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_WTSEL_MASK                                                             (0x3 << RTL9310_MEM_EGR_CTRL_LINK_MEM_WTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_RTSEL_OFFSET                                                           (28)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_RTSEL_MASK                                                             (0x3 << RTL9310_MEM_EGR_CTRL_LINK_MEM_RTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_VS_OFFSET                                                              (25)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_VS_MASK                                                                (0x1 << RTL9310_MEM_EGR_CTRL_LINK_MEM_VS_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_VG_OFFSET                                                              (24)
  #define RTL9310_MEM_EGR_CTRL_LINK_MEM_VG_MASK                                                                (0x1 << RTL9310_MEM_EGR_CTRL_LINK_MEM_VG_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_WTSEL_OFFSET                                                            (22)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_WTSEL_MASK                                                              (0x3 << RTL9310_MEM_EGR_CTRL_DRC_MEM_WTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_RTSEL_OFFSET                                                            (20)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_RTSEL_MASK                                                              (0x3 << RTL9310_MEM_EGR_CTRL_DRC_MEM_RTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_VS_OFFSET                                                               (17)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_VS_MASK                                                                 (0x1 << RTL9310_MEM_EGR_CTRL_DRC_MEM_VS_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_VG_OFFSET                                                               (16)
  #define RTL9310_MEM_EGR_CTRL_DRC_MEM_VG_MASK                                                                 (0x1 << RTL9310_MEM_EGR_CTRL_DRC_MEM_VG_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_WTSEL_OFFSET                                                             (14)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_WTSEL_MASK                                                               (0x3 << RTL9310_MEM_EGR_CTRL_CC_MEM_WTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_RTSEL_OFFSET                                                             (12)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_RTSEL_MASK                                                               (0x3 << RTL9310_MEM_EGR_CTRL_CC_MEM_RTSEL_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_VS_OFFSET                                                                (9)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_VS_MASK                                                                  (0x1 << RTL9310_MEM_EGR_CTRL_CC_MEM_VS_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_VG_OFFSET                                                                (8)
  #define RTL9310_MEM_EGR_CTRL_CC_MEM_VG_MASK                                                                  (0x1 << RTL9310_MEM_EGR_CTRL_CC_MEM_VG_OFFSET)
  #define RTL9310_MEM_EGR_CTRL_LINK_INIT_OFFSET                                                                (0)
  #define RTL9310_MEM_EGR_CTRL_LINK_INIT_MASK                                                                  (0x1 << RTL9310_MEM_EGR_CTRL_LINK_INIT_OFFSET)

#define RTL9310_MBIST_PAR_START_ADDR                                                                           (0x500)
  #define RTL9310_MBIST_PAR_START_MPAR03_START_OFFSET                                                          (3)
  #define RTL9310_MBIST_PAR_START_MPAR03_START_MASK                                                            (0x1 << RTL9310_MBIST_PAR_START_MPAR03_START_OFFSET)
  #define RTL9310_MBIST_PAR_START_MPAR02_START_OFFSET                                                          (2)
  #define RTL9310_MBIST_PAR_START_MPAR02_START_MASK                                                            (0x1 << RTL9310_MBIST_PAR_START_MPAR02_START_OFFSET)
  #define RTL9310_MBIST_PAR_START_MPAR01_1_START_OFFSET                                                        (1)
  #define RTL9310_MBIST_PAR_START_MPAR01_1_START_MASK                                                          (0x1 << RTL9310_MBIST_PAR_START_MPAR01_1_START_OFFSET)
  #define RTL9310_MBIST_PAR_START_MPAR01_0_START_OFFSET                                                        (0)
  #define RTL9310_MBIST_PAR_START_MPAR01_0_START_MASK                                                          (0x1 << RTL9310_MBIST_PAR_START_MPAR01_0_START_OFFSET)

#define RTL9310_MBIST_PAR_RESUME_ADDR                                                                          (0x504)
  #define RTL9310_MBIST_PAR_RESUME_MPAR03_RESUME_OFFSET                                                        (3)
  #define RTL9310_MBIST_PAR_RESUME_MPAR03_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_PAR_RESUME_MPAR03_RESUME_OFFSET)
  #define RTL9310_MBIST_PAR_RESUME_MPAR02_RESUME_OFFSET                                                        (2)
  #define RTL9310_MBIST_PAR_RESUME_MPAR02_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_PAR_RESUME_MPAR02_RESUME_OFFSET)
  #define RTL9310_MBIST_PAR_RESUME_MPAR01_1_RESUME_OFFSET                                                      (1)
  #define RTL9310_MBIST_PAR_RESUME_MPAR01_1_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_PAR_RESUME_MPAR01_1_RESUME_OFFSET)
  #define RTL9310_MBIST_PAR_RESUME_MPAR01_0_RESUME_OFFSET                                                      (0)
  #define RTL9310_MBIST_PAR_RESUME_MPAR01_0_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_PAR_RESUME_MPAR01_0_RESUME_OFFSET)

#define RTL9310_MBIST_PAR_GLB_ADDR                                                                             (0x508)
  #define RTL9310_MBIST_PAR_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_PAR_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_PAR_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_PAR_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_PAR_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_PAR_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_PAR_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_PAR_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_PAR_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_PAR_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBIST_PAR01_0_ADDR                                                                             (0x50C)
  #define RTL9310_MBIST_PAR01_0_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_PAR01_0_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_PAR01_0_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_PAR01_0_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_PAR01_0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PAR01_0_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_PAR01_0_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_PAR01_0_PAUSE_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_7_OFFSET                                                              (19)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_6_OFFSET                                                              (18)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_5_OFFSET                                                              (17)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_PAR01_0_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_0_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_7_OFFSET                                                             (7)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_6_OFFSET                                                             (6)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_PAR01_0_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_0_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PAR01_1_ADDR                                                                             (0x510)
  #define RTL9310_MBIST_PAR01_1_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_PAR01_1_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_PAR01_1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_PAR01_1_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_PAR01_1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PAR01_1_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_PAR01_1_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_PAR01_1_PAUSE_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_7_OFFSET                                                              (19)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_7_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_6_OFFSET                                                              (18)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_6_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_5_OFFSET                                                              (17)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_5_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_PAR01_1_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_PAR01_1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_7_OFFSET                                                             (7)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_7_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_7_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_6_OFFSET                                                             (6)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_6_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_6_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_5_OFFSET                                                             (5)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_5_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_5_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_PAR01_1_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_PAR01_1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_PAR02_ADDR                                                                               (0x514)
  #define RTL9310_MBIST_PAR02_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_PAR02_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_PAR02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PAR02_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_PAR02_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_PAR02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PAR02_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_PAR02_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_PAR02_PAUSE_OFFSET)
  #define RTL9310_MBIST_PAR02_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_PAR02_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_PAR02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PAR02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_PAR02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_PAR02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR_START_ADDR                                                                           (0x5000)
  #define RTL9310_MBIST_IGR_START_MIGR07_START_OFFSET                                                          (11)
  #define RTL9310_MBIST_IGR_START_MIGR07_START_MASK                                                            (0x1 << RTL9310_MBIST_IGR_START_MIGR07_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR06_4_START_OFFSET                                                        (10)
  #define RTL9310_MBIST_IGR_START_MIGR06_4_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR06_4_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR06_3_START_OFFSET                                                        (9)
  #define RTL9310_MBIST_IGR_START_MIGR06_3_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR06_3_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR06_2_START_OFFSET                                                        (8)
  #define RTL9310_MBIST_IGR_START_MIGR06_2_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR06_2_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR06_1_START_OFFSET                                                        (7)
  #define RTL9310_MBIST_IGR_START_MIGR06_1_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR06_1_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR06_0_START_OFFSET                                                        (6)
  #define RTL9310_MBIST_IGR_START_MIGR06_0_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR06_0_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR05_START_OFFSET                                                          (5)
  #define RTL9310_MBIST_IGR_START_MIGR05_START_MASK                                                            (0x1 << RTL9310_MBIST_IGR_START_MIGR05_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR04_START_OFFSET                                                          (4)
  #define RTL9310_MBIST_IGR_START_MIGR04_START_MASK                                                            (0x1 << RTL9310_MBIST_IGR_START_MIGR04_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR03_START_OFFSET                                                          (3)
  #define RTL9310_MBIST_IGR_START_MIGR03_START_MASK                                                            (0x1 << RTL9310_MBIST_IGR_START_MIGR03_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR02_START_OFFSET                                                          (2)
  #define RTL9310_MBIST_IGR_START_MIGR02_START_MASK                                                            (0x1 << RTL9310_MBIST_IGR_START_MIGR02_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR01_1_START_OFFSET                                                        (1)
  #define RTL9310_MBIST_IGR_START_MIGR01_1_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR01_1_START_OFFSET)
  #define RTL9310_MBIST_IGR_START_MIGR01_0_START_OFFSET                                                        (0)
  #define RTL9310_MBIST_IGR_START_MIGR01_0_START_MASK                                                          (0x1 << RTL9310_MBIST_IGR_START_MIGR01_0_START_OFFSET)

#define RTL9310_MBIST_IGR_RESUME_ADDR                                                                          (0x5004)
  #define RTL9310_MBIST_IGR_RESUME_MIGR07_RESUME_OFFSET                                                        (11)
  #define RTL9310_MBIST_IGR_RESUME_MIGR07_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR07_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_4_RESUME_OFFSET                                                      (10)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_4_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR06_4_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_3_RESUME_OFFSET                                                      (9)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_3_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR06_3_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_2_RESUME_OFFSET                                                      (8)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_2_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR06_2_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_1_RESUME_OFFSET                                                      (7)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_1_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR06_1_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_0_RESUME_OFFSET                                                      (6)
  #define RTL9310_MBIST_IGR_RESUME_MIGR06_0_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR06_0_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR05_RESUME_OFFSET                                                        (5)
  #define RTL9310_MBIST_IGR_RESUME_MIGR05_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR05_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR04_RESUME_OFFSET                                                        (4)
  #define RTL9310_MBIST_IGR_RESUME_MIGR04_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR04_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR03_RESUME_OFFSET                                                        (3)
  #define RTL9310_MBIST_IGR_RESUME_MIGR03_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR03_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR02_RESUME_OFFSET                                                        (2)
  #define RTL9310_MBIST_IGR_RESUME_MIGR02_RESUME_MASK                                                          (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR02_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR01_1_RESUME_OFFSET                                                      (1)
  #define RTL9310_MBIST_IGR_RESUME_MIGR01_1_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR01_1_RESUME_OFFSET)
  #define RTL9310_MBIST_IGR_RESUME_MIGR01_0_RESUME_OFFSET                                                      (0)
  #define RTL9310_MBIST_IGR_RESUME_MIGR01_0_RESUME_MASK                                                        (0x1 << RTL9310_MBIST_IGR_RESUME_MIGR01_0_RESUME_OFFSET)

#define RTL9310_MBIST_IGR_GLB_ADDR                                                                             (0x5008)
  #define RTL9310_MBIST_IGR_GLB_BISR_REPAIRE_OFFSET                                                            (14)
  #define RTL9310_MBIST_IGR_GLB_BISR_REPAIRE_MASK                                                              (0x1 << RTL9310_MBIST_IGR_GLB_BISR_REPAIRE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BISR_FAIL_OFFSET                                                               (13)
  #define RTL9310_MBIST_IGR_GLB_BISR_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_IGR_GLB_BISR_FAIL_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BISR_DONE_OFFSET                                                               (12)
  #define RTL9310_MBIST_IGR_GLB_BISR_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR_GLB_BISR_DONE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_PAUSE_OFFSET                                                          (10)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_IGR_GLB_BISR_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_FAIL_OFFSET                                                           (9)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_IGR_GLB_BISR_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_DONE_OFFSET                                                           (8)
  #define RTL9310_MBIST_IGR_GLB_BISR_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_IGR_GLB_BISR_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BIST_FAIL_OFFSET                                                               (5)
  #define RTL9310_MBIST_IGR_GLB_BIST_FAIL_MASK                                                                 (0x1 << RTL9310_MBIST_IGR_GLB_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BIST_DONE_OFFSET                                                               (4)
  #define RTL9310_MBIST_IGR_GLB_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR_GLB_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_PAUSE_OFFSET                                                          (2)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_PAUSE_MASK                                                            (0x1 << RTL9310_MBIST_IGR_GLB_BIST_DRF_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_FAIL_OFFSET                                                           (1)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_FAIL_MASK                                                             (0x1 << RTL9310_MBIST_IGR_GLB_BIST_DRF_FAIL_OFFSET)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_DONE_OFFSET                                                           (0)
  #define RTL9310_MBIST_IGR_GLB_BIST_DRF_DONE_MASK                                                             (0x1 << RTL9310_MBIST_IGR_GLB_BIST_DRF_DONE_OFFSET)

#define RTL9310_MBISR_IGR_RESULT_01_ADDR                                                                       (0x500C)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_VLD_OFFSET                                               (29)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_VLD_MASK                                                 (0x1 << RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_VLD_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_OFFSET                                                   (16)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_MASK                                                     (0x1FFF << RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR1_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_VLD_OFFSET                                               (13)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_VLD_MASK                                                 (0x1 << RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_VLD_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_OFFSET                                                   (0)
  #define RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_MASK                                                     (0x1FFF << RTL9310_MBISR_IGR_RESULT_01_BYBASS_PG_ADDR0_OFFSET)

#define RTL9310_MBISR_IGR_RESULT_23_ADDR                                                                       (0x5010)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_VLD_OFFSET                                               (29)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_VLD_MASK                                                 (0x1 << RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_VLD_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_OFFSET                                                   (16)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_MASK                                                     (0x1FFF << RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR3_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_VLD_OFFSET                                               (13)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_VLD_MASK                                                 (0x1 << RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_VLD_OFFSET)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_OFFSET                                                   (0)
  #define RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_MASK                                                     (0x1FFF << RTL9310_MBISR_IGR_RESULT_23_BYBASS_PG_ADDR2_OFFSET)

#define RTL9310_MBIST_IGR01_0_ADDR                                                                             (0x5014)
  #define RTL9310_MBIST_IGR01_0_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR01_0_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR01_0_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR01_0_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR01_0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR01_0_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR01_0_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR01_0_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_0_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_0_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_0_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_0_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR01_0_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_0_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_0_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_0_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_0_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_0_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR01_0_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_0_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR01_1_ADDR                                                                             (0x5018)
  #define RTL9310_MBIST_IGR01_1_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR01_1_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR01_1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR01_1_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR01_1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR01_1_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR01_1_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR01_1_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_1_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_1_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_1_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR01_1_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR01_1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_1_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_1_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_1_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR01_1_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR01_1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR02_ADDR                                                                               (0x501C)
  #define RTL9310_MBIST_IGR02_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_IGR02_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_IGR02_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR02_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_IGR02_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_IGR02_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR02_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_IGR02_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_IGR02_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR02_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_IGR02_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_IGR02_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR02_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_IGR02_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_IGR02_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR02_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_IGR02_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_IGR02_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR02_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_IGR02_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_IGR02_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR03_ADDR                                                                               (0x5020)
  #define RTL9310_MBIST_IGR03_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_IGR03_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_IGR03_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR03_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_IGR03_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_IGR03_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR03_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_IGR03_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_IGR03_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR03_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_IGR03_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_IGR03_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR03_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_IGR03_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_IGR03_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR03_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_IGR03_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_IGR03_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR03_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_IGR03_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_IGR03_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR04_ADDR                                                                               (0x5024)
  #define RTL9310_MBIST_IGR04_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_IGR04_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_IGR04_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR04_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_IGR04_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_IGR04_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR04_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_IGR04_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_IGR04_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR04_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_IGR04_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_IGR04_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR04_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_IGR04_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_IGR04_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR05_ADDR                                                                               (0x5028)
  #define RTL9310_MBIST_IGR05_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_IGR05_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_IGR05_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR05_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_IGR05_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_IGR05_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR05_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_IGR05_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_IGR05_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR05_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_IGR05_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_IGR05_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR05_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_IGR05_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_IGR05_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR06_0_ADDR                                                                             (0x502C)
  #define RTL9310_MBIST_IGR06_0_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR06_0_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR06_0_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR06_0_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR06_0_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_0_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR06_0_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR06_0_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_0_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_0_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_0_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_0_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR06_0_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_0_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_0_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_0_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_0_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_0_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR06_0_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_0_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR06_1_ADDR                                                                             (0x5030)
  #define RTL9310_MBIST_IGR06_1_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR06_1_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR06_1_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR06_1_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR06_1_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_1_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR06_1_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR06_1_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_1_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_1_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_1_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_1_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR06_1_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_1_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_1_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_1_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_1_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_1_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR06_1_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_1_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR06_2_ADDR                                                                             (0x5034)
  #define RTL9310_MBIST_IGR06_2_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR06_2_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR06_2_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR06_2_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR06_2_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_2_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR06_2_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR06_2_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_2_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_2_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_2_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_2_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR06_2_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_2_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_2_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_2_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_2_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_2_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR06_2_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_2_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR06_3_ADDR                                                                             (0x5038)
  #define RTL9310_MBIST_IGR06_3_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR06_3_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR06_3_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR06_3_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR06_3_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_3_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR06_3_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR06_3_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_3_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_3_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_3_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_3_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR06_3_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_3_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_3_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_3_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_3_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_3_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR06_3_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_3_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR06_4_ADDR                                                                             (0x503C)
  #define RTL9310_MBIST_IGR06_4_BIST_DONE_OFFSET                                                               (29)
  #define RTL9310_MBIST_IGR06_4_BIST_DONE_MASK                                                                 (0x1 << RTL9310_MBIST_IGR06_4_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_DONE_OFFSET                                                                (28)
  #define RTL9310_MBIST_IGR06_4_DRF_DONE_MASK                                                                  (0x1 << RTL9310_MBIST_IGR06_4_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR06_4_PAUSE_OFFSET                                                                   (24)
  #define RTL9310_MBIST_IGR06_4_PAUSE_MASK                                                                     (0x1 << RTL9310_MBIST_IGR06_4_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_4_OFFSET                                                              (16)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_4_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_4_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_3_OFFSET                                                              (15)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_3_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_4_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_2_OFFSET                                                              (14)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_2_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_4_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_1_OFFSET                                                              (13)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_1_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_4_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_0_OFFSET                                                              (12)
  #define RTL9310_MBIST_IGR06_4_DRF_FAIL_0_MASK                                                                (0x1 << RTL9310_MBIST_IGR06_4_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_4_OFFSET                                                             (4)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_4_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_4_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_3_OFFSET                                                             (3)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_3_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_4_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_2_OFFSET                                                             (2)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_2_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_4_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_1_OFFSET                                                             (1)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_1_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_4_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_0_OFFSET                                                             (0)
  #define RTL9310_MBIST_IGR06_4_BIST_FAIL_0_MASK                                                               (0x1 << RTL9310_MBIST_IGR06_4_BIST_FAIL_0_OFFSET)

#define RTL9310_MBIST_IGR07_ADDR                                                                               (0x5040)
  #define RTL9310_MBIST_IGR07_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_IGR07_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_IGR07_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_IGR07_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_IGR07_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_IGR07_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_IGR07_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_IGR07_PAUSE_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_4_OFFSET                                                                (16)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_4_MASK                                                                  (0x1 << RTL9310_MBIST_IGR07_DRF_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_3_OFFSET                                                                (15)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_3_MASK                                                                  (0x1 << RTL9310_MBIST_IGR07_DRF_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_2_OFFSET                                                                (14)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_2_MASK                                                                  (0x1 << RTL9310_MBIST_IGR07_DRF_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_1_OFFSET                                                                (13)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_1_MASK                                                                  (0x1 << RTL9310_MBIST_IGR07_DRF_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_IGR07_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_IGR07_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_4_OFFSET                                                               (4)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_4_MASK                                                                 (0x1 << RTL9310_MBIST_IGR07_BIST_FAIL_4_OFFSET)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_3_OFFSET                                                               (3)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_3_MASK                                                                 (0x1 << RTL9310_MBIST_IGR07_BIST_FAIL_3_OFFSET)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_2_OFFSET                                                               (2)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_2_MASK                                                                 (0x1 << RTL9310_MBIST_IGR07_BIST_FAIL_2_OFFSET)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_1_OFFSET                                                               (1)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_1_MASK                                                                 (0x1 << RTL9310_MBIST_IGR07_BIST_FAIL_1_OFFSET)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_IGR07_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_IGR07_BIST_FAIL_0_OFFSET)

#define RTL9310_MEM_IGR_INIT_ADDR                                                                              (0x5044)
  #define RTL9310_MEM_IGR_INIT_LINK_LIST_INIT_OFFSET                                                           (0)
  #define RTL9310_MEM_IGR_INIT_LINK_LIST_INIT_MASK                                                             (0x1 << RTL9310_MEM_IGR_INIT_LINK_LIST_INIT_OFFSET)

#define RTL9310_MEM_ENCAP_INIT_ADDR                                                                            (0x4854)
  #define RTL9310_MEM_ENCAP_INIT_MEM_INIT_OFFSET                                                               (0)
  #define RTL9310_MEM_ENCAP_INIT_MEM_INIT_MASK                                                                 (0x1 << RTL9310_MEM_ENCAP_INIT_MEM_INIT_OFFSET)

#define RTL9310_MEM_EGR_INIT_ADDR                                                                              (0x207C)
  #define RTL9310_MEM_EGR_INIT_MEM_INIT_OFFSET                                                                 (0)
  #define RTL9310_MEM_EGR_INIT_MEM_INIT_MASK                                                                   (0x1 << RTL9310_MEM_EGR_INIT_MEM_INIT_OFFSET)

#define RTL9310_MEM_MIB_INIT_ADDR                                                                              (0x7E18)
  #define RTL9310_MEM_MIB_INIT_MEM_RST_OFFSET                                                                  (0)
  #define RTL9310_MEM_MIB_INIT_MEM_RST_MASK                                                                    (0x1 << RTL9310_MEM_MIB_INIT_MEM_RST_OFFSET)

#define RTL9310_MEM_ACL_INIT_ADDR                                                                              (0x40BC)
  #define RTL9310_MEM_ACL_INIT_MEM_INIT_OFFSET                                                                 (0)
  #define RTL9310_MEM_ACL_INIT_MEM_INIT_MASK                                                                   (0x1 << RTL9310_MEM_ACL_INIT_MEM_INIT_OFFSET)

#define RTL9310_MBIST_PAR03_ADDR                                                                               (0x518)
  #define RTL9310_MBIST_PAR03_BIST_DONE_OFFSET                                                                 (29)
  #define RTL9310_MBIST_PAR03_BIST_DONE_MASK                                                                   (0x1 << RTL9310_MBIST_PAR03_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_PAR03_DRF_DONE_OFFSET                                                                  (28)
  #define RTL9310_MBIST_PAR03_DRF_DONE_MASK                                                                    (0x1 << RTL9310_MBIST_PAR03_DRF_DONE_OFFSET)
  #define RTL9310_MBIST_PAR03_PAUSE_OFFSET                                                                     (24)
  #define RTL9310_MBIST_PAR03_PAUSE_MASK                                                                       (0x1 << RTL9310_MBIST_PAR03_PAUSE_OFFSET)
  #define RTL9310_MBIST_PAR03_DRF_FAIL_0_OFFSET                                                                (12)
  #define RTL9310_MBIST_PAR03_DRF_FAIL_0_MASK                                                                  (0x1 << RTL9310_MBIST_PAR03_DRF_FAIL_0_OFFSET)
  #define RTL9310_MBIST_PAR03_BIST_FAIL_0_OFFSET                                                               (0)
  #define RTL9310_MBIST_PAR03_BIST_FAIL_0_MASK                                                                 (0x1 << RTL9310_MBIST_PAR03_BIST_FAIL_0_OFFSET)

/*
 * Feature: Interface
 */
#define RTL9310_I2C_SLV_CTRL_ADDR                                                                              (0x1000)
  #define RTL9310_I2C_SLV_CTRL_CFG_SDA_DLY_OFFSET                                                              (1)
  #define RTL9310_I2C_SLV_CTRL_CFG_SDA_DLY_MASK                                                                (0x3F << RTL9310_I2C_SLV_CTRL_CFG_SDA_DLY_OFFSET)
  #define RTL9310_I2C_SLV_CTRL_DATA_ENDIAN_SEL_OFFSET                                                          (0)
  #define RTL9310_I2C_SLV_CTRL_DATA_ENDIAN_SEL_MASK                                                            (0x1 << RTL9310_I2C_SLV_CTRL_DATA_ENDIAN_SEL_OFFSET)

#define RTL9310_I2C_MST_IF_CTRL_ADDR                                                                           (0x1004)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_2_OFFSET                                                  (27)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_2_MASK                                                    (0x1 << RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_2_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET                                                  (26)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_MASK                                                    (0x1 << RTL9310_I2C_MST_IF_CTRL_CFG_DATA_HOLD_TIME_1_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_2_OFFSET                                                       (22)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_2_MASK                                                         (0xF << RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_2_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_OFFSET                                                       (18)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_MASK                                                         (0xF << RTL9310_I2C_MST_IF_CTRL_CFG_SCK_I_DLY_1_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_2_OFFSET                                                   (16)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_2_MASK                                                     (0x3 << RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_2_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_OFFSET                                                   (14)
  #define RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_MASK                                                     (0x3 << RTL9310_I2C_MST_IF_CTRL_CFG_WAIT_SCK_MODE_1_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_2_OFFSET                                                    (13)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_2_MASK                                                      (0x1 << RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_2_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_OFFSET                                                    (12)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_MASK                                                      (0x1 << RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SCK_1_OFFSET)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_OFFSET                                                      (0)
  #define RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_MASK                                                        (0xFFF << RTL9310_I2C_MST_IF_CTRL_I2C_OPEN_DRN_SDA_OFFSET)

#define RTL9310_I2C_MST_IF_SEL_ADDR                                                                            (0x1008)
  #define RTL9310_I2C_MST_IF_SEL_GPIO_SCL_SEL_OFFSET                                                           (12)
  #define RTL9310_I2C_MST_IF_SEL_GPIO_SCL_SEL_MASK                                                             (0x3 << RTL9310_I2C_MST_IF_SEL_GPIO_SCL_SEL_OFFSET)
  #define RTL9310_I2C_MST_IF_SEL_GPIO_SDA_SEL_OFFSET                                                           (0)
  #define RTL9310_I2C_MST_IF_SEL_GPIO_SDA_SEL_MASK                                                             (0xFFF << RTL9310_I2C_MST_IF_SEL_GPIO_SDA_SEL_OFFSET)

#define RTL9310_I2C_MST1_CTRL_ADDR                                                                             (0x100C)
  #define RTL9310_I2C_MST1_CTRL_SCL_FREQ_OFFSET                                                                (30)
  #define RTL9310_I2C_MST1_CTRL_SCL_FREQ_MASK                                                                  (0x3 << RTL9310_I2C_MST1_CTRL_SCL_FREQ_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_CHK_ACK_DLY_OFFSET                                                             (26)
  #define RTL9310_I2C_MST1_CTRL_CHK_ACK_DLY_MASK                                                               (0xF << RTL9310_I2C_MST1_CTRL_CHK_ACK_DLY_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_DRV_ACK_DLY_OFFSET                                                             (22)
  #define RTL9310_I2C_MST1_CTRL_DRV_ACK_DLY_MASK                                                               (0xF << RTL9310_I2C_MST1_CTRL_DRV_ACK_DLY_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_SDA_OUT_SEL_OFFSET                                                             (18)
  #define RTL9310_I2C_MST1_CTRL_SDA_OUT_SEL_MASK                                                               (0xF << RTL9310_I2C_MST1_CTRL_SDA_OUT_SEL_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_DEV_ADDR_OFFSET                                                                (11)
  #define RTL9310_I2C_MST1_CTRL_DEV_ADDR_MASK                                                                  (0x7F << RTL9310_I2C_MST1_CTRL_DEV_ADDR_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_MEM_ADDR_WIDTH_OFFSET                                                          (9)
  #define RTL9310_I2C_MST1_CTRL_MEM_ADDR_WIDTH_MASK                                                            (0x3 << RTL9310_I2C_MST1_CTRL_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_DATA_WIDTH_OFFSET                                                              (5)
  #define RTL9310_I2C_MST1_CTRL_DATA_WIDTH_MASK                                                                (0xF << RTL9310_I2C_MST1_CTRL_DATA_WIDTH_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_READ_MODE_OFFSET                                                               (4)
  #define RTL9310_I2C_MST1_CTRL_READ_MODE_MASK                                                                 (0x1 << RTL9310_I2C_MST1_CTRL_READ_MODE_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_RST_OFFSET                                                                     (3)
  #define RTL9310_I2C_MST1_CTRL_RST_MASK                                                                       (0x1 << RTL9310_I2C_MST1_CTRL_RST_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_RWOP_OFFSET                                                                    (2)
  #define RTL9310_I2C_MST1_CTRL_RWOP_MASK                                                                      (0x1 << RTL9310_I2C_MST1_CTRL_RWOP_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_FAIL_OFFSET                                                                    (1)
  #define RTL9310_I2C_MST1_CTRL_FAIL_MASK                                                                      (0x1 << RTL9310_I2C_MST1_CTRL_FAIL_OFFSET)
  #define RTL9310_I2C_MST1_CTRL_TRIG_OFFSET                                                                    (0)
  #define RTL9310_I2C_MST1_CTRL_TRIG_MASK                                                                      (0x1 << RTL9310_I2C_MST1_CTRL_TRIG_OFFSET)

#define RTL9310_I2C_MST1_MEMADDR_CTRL_ADDR                                                                     (0x1010)
  #define RTL9310_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_OFFSET                                                        (0)
  #define RTL9310_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_MASK                                                          (0xFFFFFF << RTL9310_I2C_MST1_MEMADDR_CTRL_MEM_ADDR_OFFSET)

#define RTL9310_I2C_MST1_DATA_CTRL_ADDR(index)                                                                 (0x1014 + (((index >> 2) << 2))) /* index: 0-15 */
  #define RTL9310_I2C_MST1_DATA_CTRL_DATA_OFFSET(index)                                                        ((index & 0x3) << 3)
  #define RTL9310_I2C_MST1_DATA_CTRL_DATA_MASK(index)                                                          (0xFF << RTL9310_I2C_MST1_DATA_CTRL_DATA_OFFSET(index))

#define RTL9310_I2C_MST2_CTRL_ADDR                                                                             (0x1024)
  #define RTL9310_I2C_MST2_CTRL_SCL_FREQ_OFFSET                                                                (30)
  #define RTL9310_I2C_MST2_CTRL_SCL_FREQ_MASK                                                                  (0x3 << RTL9310_I2C_MST2_CTRL_SCL_FREQ_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_CHK_ACK_DLY_OFFSET                                                             (26)
  #define RTL9310_I2C_MST2_CTRL_CHK_ACK_DLY_MASK                                                               (0xF << RTL9310_I2C_MST2_CTRL_CHK_ACK_DLY_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_DRV_ACK_DLY_OFFSET                                                             (22)
  #define RTL9310_I2C_MST2_CTRL_DRV_ACK_DLY_MASK                                                               (0xF << RTL9310_I2C_MST2_CTRL_DRV_ACK_DLY_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_SDA_OUT_SEL_OFFSET                                                             (18)
  #define RTL9310_I2C_MST2_CTRL_SDA_OUT_SEL_MASK                                                               (0xF << RTL9310_I2C_MST2_CTRL_SDA_OUT_SEL_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_DEV_ADDR_OFFSET                                                                (11)
  #define RTL9310_I2C_MST2_CTRL_DEV_ADDR_MASK                                                                  (0x7F << RTL9310_I2C_MST2_CTRL_DEV_ADDR_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_MEM_ADDR_WIDTH_OFFSET                                                          (9)
  #define RTL9310_I2C_MST2_CTRL_MEM_ADDR_WIDTH_MASK                                                            (0x3 << RTL9310_I2C_MST2_CTRL_MEM_ADDR_WIDTH_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_DATA_WIDTH_OFFSET                                                              (5)
  #define RTL9310_I2C_MST2_CTRL_DATA_WIDTH_MASK                                                                (0xF << RTL9310_I2C_MST2_CTRL_DATA_WIDTH_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_READ_MODE_OFFSET                                                               (4)
  #define RTL9310_I2C_MST2_CTRL_READ_MODE_MASK                                                                 (0x1 << RTL9310_I2C_MST2_CTRL_READ_MODE_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_RST_OFFSET                                                                     (3)
  #define RTL9310_I2C_MST2_CTRL_RST_MASK                                                                       (0x1 << RTL9310_I2C_MST2_CTRL_RST_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_RWOP_OFFSET                                                                    (2)
  #define RTL9310_I2C_MST2_CTRL_RWOP_MASK                                                                      (0x1 << RTL9310_I2C_MST2_CTRL_RWOP_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_FAIL_OFFSET                                                                    (1)
  #define RTL9310_I2C_MST2_CTRL_FAIL_MASK                                                                      (0x1 << RTL9310_I2C_MST2_CTRL_FAIL_OFFSET)
  #define RTL9310_I2C_MST2_CTRL_TRIG_OFFSET                                                                    (0)
  #define RTL9310_I2C_MST2_CTRL_TRIG_MASK                                                                      (0x1 << RTL9310_I2C_MST2_CTRL_TRIG_OFFSET)

#define RTL9310_I2C_MST2_MEMADDR_CTRL_ADDR                                                                     (0x1028)
  #define RTL9310_I2C_MST2_MEMADDR_CTRL_MEM_ADDR_OFFSET                                                        (0)
  #define RTL9310_I2C_MST2_MEMADDR_CTRL_MEM_ADDR_MASK                                                          (0xFFFFFF << RTL9310_I2C_MST2_MEMADDR_CTRL_MEM_ADDR_OFFSET)

#define RTL9310_I2C_MST2_DATA_CTRL_ADDR(index)                                                                 (0x102C + (((index >> 2) << 2))) /* index: 0-15 */
  #define RTL9310_I2C_MST2_DATA_CTRL_DATA_OFFSET(index)                                                        ((index & 0x3) << 3)
  #define RTL9310_I2C_MST2_DATA_CTRL_DATA_MASK(index)                                                          (0xFF << RTL9310_I2C_MST2_DATA_CTRL_DATA_OFFSET(index))

#define RTL9310_SPI_CTRL0_ADDR                                                                                 (0x103C)
  #define RTL9310_SPI_CTRL0_DATA_WIDTH_OFFSET                                                                  (17)
  #define RTL9310_SPI_CTRL0_DATA_WIDTH_MASK                                                                    (0x1FF << RTL9310_SPI_CTRL0_DATA_WIDTH_OFFSET)
  #define RTL9310_SPI_CTRL0_ADDR_WIDTH_OFFSET                                                                  (14)
  #define RTL9310_SPI_CTRL0_ADDR_WIDTH_MASK                                                                    (0x7 << RTL9310_SPI_CTRL0_ADDR_WIDTH_OFFSET)
  #define RTL9310_SPI_CTRL0_SPI_CLK_SEL_OFFSET                                                                 (11)
  #define RTL9310_SPI_CTRL0_SPI_CLK_SEL_MASK                                                                   (0x7 << RTL9310_SPI_CTRL0_SPI_CLK_SEL_OFFSET)
  #define RTL9310_SPI_CTRL0_GPIO_SPI_SEL_OFFSET                                                                (10)
  #define RTL9310_SPI_CTRL0_GPIO_SPI_SEL_MASK                                                                  (0x1 << RTL9310_SPI_CTRL0_GPIO_SPI_SEL_OFFSET)
  #define RTL9310_SPI_CTRL0_GPIO12_CSB1_SEL_OFFSET                                                             (9)
  #define RTL9310_SPI_CTRL0_GPIO12_CSB1_SEL_MASK                                                               (0x1 << RTL9310_SPI_CTRL0_GPIO12_CSB1_SEL_OFFSET)
  #define RTL9310_SPI_CTRL0_GPIO11_CSB0_SEL_OFFSET                                                             (8)
  #define RTL9310_SPI_CTRL0_GPIO11_CSB0_SEL_MASK                                                               (0x1 << RTL9310_SPI_CTRL0_GPIO11_CSB0_SEL_OFFSET)
  #define RTL9310_SPI_CTRL0_SPI_CPHA_OFFSET                                                                    (7)
  #define RTL9310_SPI_CTRL0_SPI_CPHA_MASK                                                                      (0x1 << RTL9310_SPI_CTRL0_SPI_CPHA_OFFSET)
  #define RTL9310_SPI_CTRL0_SPI_CPOL_OFFSET                                                                    (6)
  #define RTL9310_SPI_CTRL0_SPI_CPOL_MASK                                                                      (0x1 << RTL9310_SPI_CTRL0_SPI_CPOL_OFFSET)
  #define RTL9310_SPI_CTRL0_SPI_TSLCH_OFFSET                                                                   (3)
  #define RTL9310_SPI_CTRL0_SPI_TSLCH_MASK                                                                     (0x7 << RTL9310_SPI_CTRL0_SPI_TSLCH_OFFSET)
  #define RTL9310_SPI_CTRL0_SPI_TCHSH_OFFSET                                                                   (0)
  #define RTL9310_SPI_CTRL0_SPI_TCHSH_MASK                                                                     (0x7 << RTL9310_SPI_CTRL0_SPI_TCHSH_OFFSET)

#define RTL9310_SPI_CTRL1_ADDR                                                                                 (0x1040)
  #define RTL9310_SPI_CTRL1_SPI_RX_DLY_OFFSET                                                                  (6)
  #define RTL9310_SPI_CTRL1_SPI_RX_DLY_MASK                                                                    (0x7 << RTL9310_SPI_CTRL1_SPI_RX_DLY_OFFSET)
  #define RTL9310_SPI_CTRL1_SPI_CLK_DLY_OFFSET                                                                 (3)
  #define RTL9310_SPI_CTRL1_SPI_CLK_DLY_MASK                                                                   (0x7 << RTL9310_SPI_CTRL1_SPI_CLK_DLY_OFFSET)
  #define RTL9310_SPI_CTRL1_SPI_TX_DLY_OFFSET                                                                  (0)
  #define RTL9310_SPI_CTRL1_SPI_TX_DLY_MASK                                                                    (0x7 << RTL9310_SPI_CTRL1_SPI_TX_DLY_OFFSET)

#define RTL9310_SPI_CTRL2_ADDR                                                                                 (0x1044)
  #define RTL9310_SPI_CTRL2_CSB_OUT_SEL_OFFSET                                                                 (10)
  #define RTL9310_SPI_CTRL2_CSB_OUT_SEL_MASK                                                                   (0x1 << RTL9310_SPI_CTRL2_CSB_OUT_SEL_OFFSET)
  #define RTL9310_SPI_CTRL2_SPI_CMD_TYPE_OFFSET                                                                (9)
  #define RTL9310_SPI_CTRL2_SPI_CMD_TYPE_MASK                                                                  (0x1 << RTL9310_SPI_CTRL2_SPI_CMD_TYPE_OFFSET)
  #define RTL9310_SPI_CTRL2_SPI_CMD_OFFSET                                                                     (1)
  #define RTL9310_SPI_CTRL2_SPI_CMD_MASK                                                                       (0xFF << RTL9310_SPI_CTRL2_SPI_CMD_OFFSET)
  #define RTL9310_SPI_CTRL2_SPI_TRIG_OFFSET                                                                    (0)
  #define RTL9310_SPI_CTRL2_SPI_TRIG_MASK                                                                      (0x1 << RTL9310_SPI_CTRL2_SPI_TRIG_OFFSET)

#define RTL9310_SPI_DATA_ADDR(index)                                                                           (0x1048 + (((index) << 2))) /* index: 0-127 */
  #define RTL9310_SPI_DATA_SPI_DATA_OFFSET                                                                     (0)
  #define RTL9310_SPI_DATA_SPI_DATA_MASK                                                                       (0xFFFFFFFF << RTL9310_SPI_DATA_SPI_DATA_OFFSET)

#define RTL9310_SPI_ADDR_ADDR                                                                                  (0x1248)
  #define RTL9310_SPI_ADDR_SPI_ADDR_OFFSET                                                                     (0)
  #define RTL9310_SPI_ADDR_SPI_ADDR_MASK                                                                       (0xFFFFFFFF << RTL9310_SPI_ADDR_SPI_ADDR_OFFSET)

#define RTL9310_MAC_SLV_TIMEOUT_ADDR                                                                           (0x124C)
  #define RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET                                                       (1)
  #define RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_MASK                                                         (0x3FFF << RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_SET_OFFSET)
  #define RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET                                                      (0)
  #define RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_MASK                                                        (0x1 << RTL9310_MAC_SLV_TIMEOUT_SPI_TIMEOUT_FLAG_OFFSET)

#define RTL9310_TEST_MDX_CTRL_ADDR                                                                             (0x1250)
  #define RTL9310_TEST_MDX_CTRL_MDX_NO_TA_OFFSET                                                               (12)
  #define RTL9310_TEST_MDX_CTRL_MDX_NO_TA_MASK                                                                 (0x1 << RTL9310_TEST_MDX_CTRL_MDX_NO_TA_OFFSET)
  #define RTL9310_TEST_MDX_CTRL_MDX_REGAD_OFFSET                                                               (7)
  #define RTL9310_TEST_MDX_CTRL_MDX_REGAD_MASK                                                                 (0x1F << RTL9310_TEST_MDX_CTRL_MDX_REGAD_OFFSET)
  #define RTL9310_TEST_MDX_CTRL_MDX_PHYAD_OFFSET                                                               (2)
  #define RTL9310_TEST_MDX_CTRL_MDX_PHYAD_MASK                                                                 (0x1F << RTL9310_TEST_MDX_CTRL_MDX_PHYAD_OFFSET)
  #define RTL9310_TEST_MDX_CTRL_MDX_WR_OFFSET                                                                  (1)
  #define RTL9310_TEST_MDX_CTRL_MDX_WR_MASK                                                                    (0x1 << RTL9310_TEST_MDX_CTRL_MDX_WR_OFFSET)
  #define RTL9310_TEST_MDX_CTRL_MDX_REQ_OFFSET                                                                 (0)
  #define RTL9310_TEST_MDX_CTRL_MDX_REQ_MASK                                                                   (0x1 << RTL9310_TEST_MDX_CTRL_MDX_REQ_OFFSET)

#define RTL9310_TEST_MDX_DATA_ADDR                                                                             (0x1254)
  #define RTL9310_TEST_MDX_DATA_MDX_DATA_OFFSET                                                                (0)
  #define RTL9310_TEST_MDX_DATA_MDX_DATA_MASK                                                                  (0xFFFF << RTL9310_TEST_MDX_DATA_MDX_DATA_OFFSET)

#define RTL9310_GPIO_DRV_STRENGTH_ADDR                                                                         (0x1258)
  #define RTL9310_GPIO_DRV_STRENGTH_GPIO_DRV_OFFSET                                                            (0)
  #define RTL9310_GPIO_DRV_STRENGTH_GPIO_DRV_MASK                                                              (0xFFFFFFFF << RTL9310_GPIO_DRV_STRENGTH_GPIO_DRV_OFFSET)

#define RTL9310_GPIO_SLEW_RATE_ADDR                                                                            (0x125C)
  #define RTL9310_GPIO_SLEW_RATE_GPIO_SLEW_OFFSET                                                              (0)
  #define RTL9310_GPIO_SLEW_RATE_GPIO_SLEW_MASK                                                                (0xFFFFFFFF << RTL9310_GPIO_SLEW_RATE_GPIO_SLEW_OFFSET)

#define RTL9310_IO_DRV_STRENGTH_ADDR                                                                           (0x1260)
  #define RTL9310_IO_DRV_STRENGTH_DEBUG_DRV_OFFSET                                                             (12)
  #define RTL9310_IO_DRV_STRENGTH_DEBUG_DRV_MASK                                                               (0x1 << RTL9310_IO_DRV_STRENGTH_DEBUG_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_LED_SCK_DRV_OFFSET                                                           (11)
  #define RTL9310_IO_DRV_STRENGTH_LED_SCK_DRV_MASK                                                             (0x1 << RTL9310_IO_DRV_STRENGTH_LED_SCK_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_LED_SDA_DRV_OFFSET                                                           (10)
  #define RTL9310_IO_DRV_STRENGTH_LED_SDA_DRV_MASK                                                             (0x1 << RTL9310_IO_DRV_STRENGTH_LED_SDA_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDC0_DRV_OFFSET                                                              (9)
  #define RTL9310_IO_DRV_STRENGTH_MDC0_DRV_MASK                                                                (0x1 << RTL9310_IO_DRV_STRENGTH_MDC0_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDIO0_DRV_OFFSET                                                             (8)
  #define RTL9310_IO_DRV_STRENGTH_MDIO0_DRV_MASK                                                               (0x1 << RTL9310_IO_DRV_STRENGTH_MDIO0_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDC1_DRV_OFFSET                                                              (7)
  #define RTL9310_IO_DRV_STRENGTH_MDC1_DRV_MASK                                                                (0x1 << RTL9310_IO_DRV_STRENGTH_MDC1_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDIO1_DRV_OFFSET                                                             (6)
  #define RTL9310_IO_DRV_STRENGTH_MDIO1_DRV_MASK                                                               (0x1 << RTL9310_IO_DRV_STRENGTH_MDIO1_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDCXG_DRV_OFFSET                                                             (5)
  #define RTL9310_IO_DRV_STRENGTH_MDCXG_DRV_MASK                                                               (0x1 << RTL9310_IO_DRV_STRENGTH_MDCXG_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_MDIOXG_DRV_OFFSET                                                            (4)
  #define RTL9310_IO_DRV_STRENGTH_MDIOXG_DRV_MASK                                                              (0x1 << RTL9310_IO_DRV_STRENGTH_MDIOXG_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_SPISLV_IO_DRV_OFFSET                                                         (3)
  #define RTL9310_IO_DRV_STRENGTH_SPISLV_IO_DRV_MASK                                                           (0x1 << RTL9310_IO_DRV_STRENGTH_SPISLV_IO_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_SPIMST_CLK_DRV_OFFSET                                                        (2)
  #define RTL9310_IO_DRV_STRENGTH_SPIMST_CLK_DRV_MASK                                                          (0x1 << RTL9310_IO_DRV_STRENGTH_SPIMST_CLK_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_SPIMST_IO_DRV_OFFSET                                                         (1)
  #define RTL9310_IO_DRV_STRENGTH_SPIMST_IO_DRV_MASK                                                           (0x1 << RTL9310_IO_DRV_STRENGTH_SPIMST_IO_DRV_OFFSET)
  #define RTL9310_IO_DRV_STRENGTH_UART_IO_DRV_OFFSET                                                           (0)
  #define RTL9310_IO_DRV_STRENGTH_UART_IO_DRV_MASK                                                             (0x1 << RTL9310_IO_DRV_STRENGTH_UART_IO_DRV_OFFSET)

#define RTL9310_IO_SLEW_RATE_ADDR                                                                              (0x1264)
  #define RTL9310_IO_SLEW_RATE_LED_SCK_SLEW_OFFSET                                                             (11)
  #define RTL9310_IO_SLEW_RATE_LED_SCK_SLEW_MASK                                                               (0x1 << RTL9310_IO_SLEW_RATE_LED_SCK_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_LED_SDA_SLEW_OFFSET                                                             (10)
  #define RTL9310_IO_SLEW_RATE_LED_SDA_SLEW_MASK                                                               (0x1 << RTL9310_IO_SLEW_RATE_LED_SDA_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDC0_SLEW_OFFSET                                                                (9)
  #define RTL9310_IO_SLEW_RATE_MDC0_SLEW_MASK                                                                  (0x1 << RTL9310_IO_SLEW_RATE_MDC0_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDIO0_SLEW_OFFSET                                                               (8)
  #define RTL9310_IO_SLEW_RATE_MDIO0_SLEW_MASK                                                                 (0x1 << RTL9310_IO_SLEW_RATE_MDIO0_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDC1_SLEW_OFFSET                                                                (7)
  #define RTL9310_IO_SLEW_RATE_MDC1_SLEW_MASK                                                                  (0x1 << RTL9310_IO_SLEW_RATE_MDC1_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDIO1_SLEW_OFFSET                                                               (6)
  #define RTL9310_IO_SLEW_RATE_MDIO1_SLEW_MASK                                                                 (0x1 << RTL9310_IO_SLEW_RATE_MDIO1_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDCXG_SLEW_OFFSET                                                               (5)
  #define RTL9310_IO_SLEW_RATE_MDCXG_SLEW_MASK                                                                 (0x1 << RTL9310_IO_SLEW_RATE_MDCXG_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_MDIOXG_SLEW_OFFSET                                                              (4)
  #define RTL9310_IO_SLEW_RATE_MDIOXG_SLEW_MASK                                                                (0x1 << RTL9310_IO_SLEW_RATE_MDIOXG_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_SPISLV_IO_SLEW_OFFSET                                                           (3)
  #define RTL9310_IO_SLEW_RATE_SPISLV_IO_SLEW_MASK                                                             (0x1 << RTL9310_IO_SLEW_RATE_SPISLV_IO_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_SPIMST_CLK_SLEW_OFFSET                                                          (2)
  #define RTL9310_IO_SLEW_RATE_SPIMST_CLK_SLEW_MASK                                                            (0x1 << RTL9310_IO_SLEW_RATE_SPIMST_CLK_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_SPIMST_IO_SLEW_OFFSET                                                           (1)
  #define RTL9310_IO_SLEW_RATE_SPIMST_IO_SLEW_MASK                                                             (0x1 << RTL9310_IO_SLEW_RATE_SPIMST_IO_SLEW_OFFSET)
  #define RTL9310_IO_SLEW_RATE_UART_IO_SLEW_OFFSET                                                             (0)
  #define RTL9310_IO_SLEW_RATE_UART_IO_SLEW_MASK                                                               (0x1 << RTL9310_IO_SLEW_RATE_UART_IO_SLEW_OFFSET)

#define RTL9310_IO_SMIT_TRIG_ADDR                                                                              (0x1268)
  #define RTL9310_IO_SMIT_TRIG_JTAG_RST_SMIT_TRIG_OFFSET                                                       (4)
  #define RTL9310_IO_SMIT_TRIG_JTAG_RST_SMIT_TRIG_MASK                                                         (0x1 << RTL9310_IO_SMIT_TRIG_JTAG_RST_SMIT_TRIG_OFFSET)
  #define RTL9310_IO_SMIT_TRIG_UART0_SMIT_TRIG_OFFSET                                                          (3)
  #define RTL9310_IO_SMIT_TRIG_UART0_SMIT_TRIG_MASK                                                            (0x1 << RTL9310_IO_SMIT_TRIG_UART0_SMIT_TRIG_OFFSET)
  #define RTL9310_IO_SMIT_TRIG_UART1_SMIT_TRIG_OFFSET                                                          (2)
  #define RTL9310_IO_SMIT_TRIG_UART1_SMIT_TRIG_MASK                                                            (0x1 << RTL9310_IO_SMIT_TRIG_UART1_SMIT_TRIG_OFFSET)
  #define RTL9310_IO_SMIT_TRIG_SPISLV_SMIT_TRIG_OFFSET                                                         (1)
  #define RTL9310_IO_SMIT_TRIG_SPISLV_SMIT_TRIG_MASK                                                           (0x1 << RTL9310_IO_SMIT_TRIG_SPISLV_SMIT_TRIG_OFFSET)
  #define RTL9310_IO_SMIT_TRIG_JTAG_SMIT_TRIG_OFFSET                                                           (0)
  #define RTL9310_IO_SMIT_TRIG_JTAG_SMIT_TRIG_MASK                                                             (0x1 << RTL9310_IO_SMIT_TRIG_JTAG_SMIT_TRIG_OFFSET)

/*
 * Feature: LED
 */
#define RTL9310_LED_GLB_CTRL_ADDR                                                                              (0x600)
  #define RTL9310_LED_GLB_CTRL_LED_STREAM_XCHG_OFFSET                                                          (24)
  #define RTL9310_LED_GLB_CTRL_LED_STREAM_XCHG_MASK                                                            (0x1 << RTL9310_LED_GLB_CTRL_LED_STREAM_XCHG_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LEDIC_RESTART_OFFSET                                                            (23)
  #define RTL9310_LED_GLB_CTRL_LEDIC_RESTART_MASK                                                              (0x1 << RTL9310_LED_GLB_CTRL_LEDIC_RESTART_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_OFFSET                                                        (22)
  #define RTL9310_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_MASK                                                          (0x1 << RTL9310_LED_GLB_CTRL_LEDIC_PAGE_ACCESS_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LED_ACTIVE_OFFSET                                                               (21)
  #define RTL9310_LED_GLB_CTRL_LED_ACTIVE_MASK                                                                 (0x1 << RTL9310_LED_GLB_CTRL_LED_ACTIVE_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET                                                        (20)
  #define RTL9310_LED_GLB_CTRL_LED_SIGNAL_INVERT_MASK                                                          (0x1 << RTL9310_LED_GLB_CTRL_LED_SIGNAL_INVERT_OFFSET)
  #define RTL9310_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET                                                           (17)
  #define RTL9310_LED_GLB_CTRL_BLINK_TIME_SEL_MASK                                                             (0x7 << RTL9310_LED_GLB_CTRL_BLINK_TIME_SEL_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LED_CLK_SEL_OFFSET                                                              (15)
  #define RTL9310_LED_GLB_CTRL_LED_CLK_SEL_MASK                                                                (0x3 << RTL9310_LED_GLB_CTRL_LED_CLK_SEL_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LED_LOAD_EN_OFFSET                                                              (14)
  #define RTL9310_LED_GLB_CTRL_LED_LOAD_EN_MASK                                                                (0x1 << RTL9310_LED_GLB_CTRL_LED_LOAD_EN_OFFSET)
  #define RTL9310_LED_GLB_CTRL_SYS_LED_MODE_OFFSET                                                             (12)
  #define RTL9310_LED_GLB_CTRL_SYS_LED_MODE_MASK                                                               (0x3 << RTL9310_LED_GLB_CTRL_SYS_LED_MODE_OFFSET)
  #define RTL9310_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET                                                          (8)
  #define RTL9310_LED_GLB_CTRL_STP2_PWR_ON_LED_MASK                                                            (0xF << RTL9310_LED_GLB_CTRL_STP2_PWR_ON_LED_OFFSET)
  #define RTL9310_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET                                                          (4)
  #define RTL9310_LED_GLB_CTRL_STP1_PWR_ON_LED_MASK                                                            (0xF << RTL9310_LED_GLB_CTRL_STP1_PWR_ON_LED_OFFSET)
  #define RTL9310_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET                                                         (2)
  #define RTL9310_LED_GLB_CTRL_PWR_ON_BLINK_SEL_MASK                                                           (0x3 << RTL9310_LED_GLB_CTRL_PWR_ON_BLINK_SEL_OFFSET)
  #define RTL9310_LED_GLB_CTRL_LED_MOD_OFFSET                                                                  (0)
  #define RTL9310_LED_GLB_CTRL_LED_MOD_MASK                                                                    (0x3 << RTL9310_LED_GLB_CTRL_LED_MOD_OFFSET)

#define RTL9310_LED_PORT_NUM_CTRL_ADDR(port)                                                                   (0x604 + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL9310_LED_PORT_NUM_CTRL_LED_NUM_SEL_MASK(port)                                                     (0x3 << RTL9310_LED_PORT_NUM_CTRL_LED_NUM_SEL_OFFSET(port))

#define RTL9310_LED_SET_3_CTRL1_ADDR                                                                           (0x614)
  #define RTL9310_LED_SET_3_CTRL1_SET3_LED3_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_3_CTRL1_SET3_LED3_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_3_CTRL1_SET3_LED3_SEL_OFFSET)
  #define RTL9310_LED_SET_3_CTRL1_SET3_LED2_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_3_CTRL1_SET3_LED2_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_3_CTRL1_SET3_LED2_SEL_OFFSET)

#define RTL9310_LED_SET_3_CTRL0_ADDR                                                                           (0x618)
  #define RTL9310_LED_SET_3_CTRL0_SET3_LED1_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_3_CTRL0_SET3_LED1_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_3_CTRL0_SET3_LED1_SEL_OFFSET)
  #define RTL9310_LED_SET_3_CTRL0_SET3_LED0_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_3_CTRL0_SET3_LED0_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_3_CTRL0_SET3_LED0_SEL_OFFSET)

#define RTL9310_LED_SET_2_CTRL1_ADDR                                                                           (0x61C)
  #define RTL9310_LED_SET_2_CTRL1_SET2_LED3_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_2_CTRL1_SET2_LED3_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_2_CTRL1_SET2_LED3_SEL_OFFSET)
  #define RTL9310_LED_SET_2_CTRL1_SET2_LED2_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_2_CTRL1_SET2_LED2_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_2_CTRL1_SET2_LED2_SEL_OFFSET)

#define RTL9310_LED_SET_2_CTRL0_ADDR                                                                           (0x620)
  #define RTL9310_LED_SET_2_CTRL0_SET2_LED1_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_2_CTRL0_SET2_LED1_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_2_CTRL0_SET2_LED1_SEL_OFFSET)
  #define RTL9310_LED_SET_2_CTRL0_SET2_LED0_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_2_CTRL0_SET2_LED0_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_2_CTRL0_SET2_LED0_SEL_OFFSET)

#define RTL9310_LED_SET_1_CTRL1_ADDR                                                                           (0x624)
  #define RTL9310_LED_SET_1_CTRL1_SET1_LED3_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_1_CTRL1_SET1_LED3_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_1_CTRL1_SET1_LED3_SEL_OFFSET)
  #define RTL9310_LED_SET_1_CTRL1_SET1_LED2_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_1_CTRL1_SET1_LED2_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_1_CTRL1_SET1_LED2_SEL_OFFSET)

#define RTL9310_LED_SET_1_CTRL0_ADDR                                                                           (0x628)
  #define RTL9310_LED_SET_1_CTRL0_SET1_LED1_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_1_CTRL0_SET1_LED1_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_1_CTRL0_SET1_LED1_SEL_OFFSET)
  #define RTL9310_LED_SET_1_CTRL0_SET1_LED0_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_1_CTRL0_SET1_LED0_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_1_CTRL0_SET1_LED0_SEL_OFFSET)

#define RTL9310_LED_SET_0_CTRL1_ADDR                                                                           (0x62C)
  #define RTL9310_LED_SET_0_CTRL1_SET0_LED3_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_0_CTRL1_SET0_LED3_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_0_CTRL1_SET0_LED3_SEL_OFFSET)
  #define RTL9310_LED_SET_0_CTRL1_SET0_LED2_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_0_CTRL1_SET0_LED2_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_0_CTRL1_SET0_LED2_SEL_OFFSET)

#define RTL9310_LED_SET_0_CTRL0_ADDR                                                                           (0x630)
  #define RTL9310_LED_SET_0_CTRL0_SET0_LED1_SEL_OFFSET                                                         (16)
  #define RTL9310_LED_SET_0_CTRL0_SET0_LED1_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_0_CTRL0_SET0_LED1_SEL_OFFSET)
  #define RTL9310_LED_SET_0_CTRL0_SET0_LED0_SEL_OFFSET                                                         (0)
  #define RTL9310_LED_SET_0_CTRL0_SET0_LED0_SEL_MASK                                                           (0xFFFF << RTL9310_LED_SET_0_CTRL0_SET0_LED0_SEL_OFFSET)

#define RTL9310_LED_PORT_COPR_SET_SEL_CTRL_ADDR(port)                                                          (0x634 + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port)                                    ((port & 0xF) << 1)
  #define RTL9310_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_MASK(port)                                      (0x3 << RTL9310_LED_PORT_COPR_SET_SEL_CTRL_LED_COPR_SET_PSEL_OFFSET(port))

#define RTL9310_LED_PORT_FIB_SET_SEL_CTRL_ADDR(port)                                                           (0x644 + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port)                                      ((port & 0xF) << 1)
  #define RTL9310_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_MASK(port)                                        (0x3 << RTL9310_LED_PORT_FIB_SET_SEL_CTRL_LED_FIB_SET_PSEL_OFFSET(port))

#define RTL9310_LED_PORT_COPR_MASK_CTRL_ADDR(port)                                                             (0x654 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_MASK(port)                                            (0x1 << RTL9310_LED_PORT_COPR_MASK_CTRL_LED_COPR_PMASK_OFFSET(port))

#define RTL9310_LED_PORT_FIB_MASK_CTRL_ADDR(port)                                                              (0x65C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port)                                            (port % 0x20)
  #define RTL9310_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_MASK(port)                                              (0x1 << RTL9310_LED_PORT_FIB_MASK_CTRL_LED_FIB_PMASK_OFFSET(port))

#define RTL9310_LED_PORT_COMBO_MASK_CTRL_ADDR(port)                                                            (0x664 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port)                                        (port % 0x20)
  #define RTL9310_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_MASK(port)                                          (0x1 << RTL9310_LED_PORT_COMBO_MASK_CTRL_LED_COMBO_PMASK_OFFSET(port))

#define RTL9310_SW_LED_LOAD_ADDR                                                                               (0x66C)
  #define RTL9310_SW_LED_LOAD_SW_LED_LOAD_OFFSET                                                               (0)
  #define RTL9310_SW_LED_LOAD_SW_LED_LOAD_MASK                                                                 (0x1 << RTL9310_SW_LED_LOAD_SW_LED_LOAD_OFFSET)

#define RTL9310_LED_PORT_SW_EN_CTRL_ADDR(port)                                                                 (0x670 + (((port >> 3) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port)                                              ((port & 0x7) << 2)
  #define RTL9310_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_MASK(port)                                                (0xF << RTL9310_LED_PORT_SW_EN_CTRL_SW_CTRL_LED_EN_OFFSET(port))

#define RTL9310_LED_PORT_SW_CTRL_ADDR(port)                                                                    (0x68C + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET                                                     (21)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_MASK                                                       (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED3_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET                                                     (18)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_MASK                                                       (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED2_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET                                                     (15)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_MASK                                                       (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED1_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET                                                     (12)
  #define RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_MASK                                                       (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_FIB_LED0_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET                                                    (9)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_MASK                                                      (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED3_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET                                                    (6)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_MASK                                                      (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED2_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET                                                    (3)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_MASK                                                      (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED1_MODE_OFFSET)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET                                                    (0)
  #define RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_MASK                                                      (0x7 << RTL9310_LED_PORT_SW_CTRL_SW_COPR_LED0_MODE_OFFSET)

#define RTL9310_LED_INDRT_ACCESS_CTRL_ADDR                                                                     (0x76C)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_DATA_OFFSET                                                            (12)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_DATA_MASK                                                              (0xFFFF << RTL9310_LED_INDRT_ACCESS_CTRL_DATA_OFFSET)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_REG_OFFSET                                                             (7)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_REG_MASK                                                               (0x1F << RTL9310_LED_INDRT_ACCESS_CTRL_REG_OFFSET)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET                                                         (2)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_PHYADDR_MASK                                                           (0x1F << RTL9310_LED_INDRT_ACCESS_CTRL_PHYADDR_OFFSET)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET                                                            (1)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_RWOP_MASK                                                              (0x1 << RTL9310_LED_INDRT_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_CMD_OFFSET                                                             (0)
  #define RTL9310_LED_INDRT_ACCESS_CTRL_CMD_MASK                                                               (0x1 << RTL9310_LED_INDRT_ACCESS_CTRL_CMD_OFFSET)

#define RTL9310_LED_LOAD_LV1_10G_ADDR                                                                          (0x770)
  #define RTL9310_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV1_10G_LV1_THR_10G_MASK                                                            (0xFFFFFF << RTL9310_LED_LOAD_LV1_10G_LV1_THR_10G_OFFSET)

#define RTL9310_LED_LOAD_LV2_10G_ADDR                                                                          (0x774)
  #define RTL9310_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV2_10G_LV2_THR_10G_MASK                                                            (0xFFFFFF << RTL9310_LED_LOAD_LV2_10G_LV2_THR_10G_OFFSET)

#define RTL9310_LED_LOAD_LV3_10G_ADDR                                                                          (0x778)
  #define RTL9310_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV3_10G_LV3_THR_10G_MASK                                                            (0xFFFFFF << RTL9310_LED_LOAD_LV3_10G_LV3_THR_10G_OFFSET)

#define RTL9310_LED_LOAD_LV1_5G_ADDR                                                                           (0x77C)
  #define RTL9310_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV1_5G_LV1_THR_5G_MASK                                                              (0x7FFFFF << RTL9310_LED_LOAD_LV1_5G_LV1_THR_5G_OFFSET)

#define RTL9310_LED_LOAD_LV2_5G_ADDR                                                                           (0x780)
  #define RTL9310_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV2_5G_LV2_THR_5G_MASK                                                              (0x7FFFFF << RTL9310_LED_LOAD_LV2_5G_LV2_THR_5G_OFFSET)

#define RTL9310_LED_LOAD_LV3_5G_ADDR                                                                           (0x784)
  #define RTL9310_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV3_5G_LV3_THR_5G_MASK                                                              (0x7FFFFF << RTL9310_LED_LOAD_LV3_5G_LV3_THR_5G_OFFSET)

#define RTL9310_LED_LOAD_LV1_2P5G_ADDR                                                                         (0x788)
  #define RTL9310_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9310_LED_LOAD_LV1_2P5G_LV1_THR_2P5G_OFFSET)

#define RTL9310_LED_LOAD_LV2_2P5G_ADDR                                                                         (0x78C)
  #define RTL9310_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9310_LED_LOAD_LV2_2P5G_LV2_THR_2P5G_OFFSET)

#define RTL9310_LED_LOAD_LV3_2P5G_ADDR                                                                         (0x790)
  #define RTL9310_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_MASK                                                          (0x3FFFFF << RTL9310_LED_LOAD_LV3_2P5G_LV3_THR_2P5G_OFFSET)

#define RTL9310_LED_LOAD_LV1_TP1G_ADDR                                                                         (0x794)
  #define RTL9310_LED_LOAD_LV1_TP1G_LV1_THR_TP1G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV1_TP1G_LV1_THR_TP1G_MASK                                                          (0xFFFFF << RTL9310_LED_LOAD_LV1_TP1G_LV1_THR_TP1G_OFFSET)

#define RTL9310_LED_LOAD_LV2_TP1G_ADDR                                                                         (0x798)
  #define RTL9310_LED_LOAD_LV2_TP1G_LV2_THR_TP1G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV2_TP1G_LV2_THR_TP1G_MASK                                                          (0xFFFFF << RTL9310_LED_LOAD_LV2_TP1G_LV2_THR_TP1G_OFFSET)

#define RTL9310_LED_LOAD_LV3_TP1G_ADDR                                                                         (0x79C)
  #define RTL9310_LED_LOAD_LV3_TP1G_LV3_THR_TP1G_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV3_TP1G_LV3_THR_TP1G_MASK                                                          (0xFFFFF << RTL9310_LED_LOAD_LV3_TP1G_LV3_THR_TP1G_OFFSET)

#define RTL9310_LED_LOAD_LV1_1G_ADDR                                                                           (0x7A0)
  #define RTL9310_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV1_1G_LV1_THR_1G_MASK                                                              (0xFFFFF << RTL9310_LED_LOAD_LV1_1G_LV1_THR_1G_OFFSET)

#define RTL9310_LED_LOAD_LV2_1G_ADDR                                                                           (0x7A4)
  #define RTL9310_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV2_1G_LV2_THR_1G_MASK                                                              (0xFFFFF << RTL9310_LED_LOAD_LV2_1G_LV2_THR_1G_OFFSET)

#define RTL9310_LED_LOAD_LV3_1G_ADDR                                                                           (0x7A8)
  #define RTL9310_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET                                                            (0)
  #define RTL9310_LED_LOAD_LV3_1G_LV3_THR_1G_MASK                                                              (0xFFFFF << RTL9310_LED_LOAD_LV3_1G_LV3_THR_1G_OFFSET)

#define RTL9310_LED_LOAD_LV1_500M_ADDR                                                                         (0x7AC)
  #define RTL9310_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV1_500M_LV1_THR_500M_MASK                                                          (0x3FFFF << RTL9310_LED_LOAD_LV1_500M_LV1_THR_500M_OFFSET)

#define RTL9310_LED_LOAD_LV2_500M_ADDR                                                                         (0x7B0)
  #define RTL9310_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV2_500M_LV2_THR_500M_MASK                                                          (0x3FFFF << RTL9310_LED_LOAD_LV2_500M_LV2_THR_500M_OFFSET)

#define RTL9310_LED_LOAD_LV3_500M_ADDR                                                                         (0x7B4)
  #define RTL9310_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV3_500M_LV3_THR_500M_MASK                                                          (0x3FFFF << RTL9310_LED_LOAD_LV3_500M_LV3_THR_500M_OFFSET)

#define RTL9310_LED_LOAD_LV1_100M_ADDR                                                                         (0x7B8)
  #define RTL9310_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV1_100M_LV1_THR_100M_MASK                                                          (0x1FFFF << RTL9310_LED_LOAD_LV1_100M_LV1_THR_100M_OFFSET)

#define RTL9310_LED_LOAD_LV2_100M_ADDR                                                                         (0x7BC)
  #define RTL9310_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV2_100M_LV2_THR_100M_MASK                                                          (0x1FFFF << RTL9310_LED_LOAD_LV2_100M_LV2_THR_100M_OFFSET)

#define RTL9310_LED_LOAD_LV3_100M_ADDR                                                                         (0x7C0)
  #define RTL9310_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET                                                        (0)
  #define RTL9310_LED_LOAD_LV3_100M_LV3_THR_100M_MASK                                                          (0x1FFFF << RTL9310_LED_LOAD_LV3_100M_LV3_THR_100M_OFFSET)

#define RTL9310_LED_LOAD_LV1_10M_ADDR                                                                          (0x7C4)
  #define RTL9310_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV1_10M_LV1_THR_10M_MASK                                                            (0x3FFF << RTL9310_LED_LOAD_LV1_10M_LV1_THR_10M_OFFSET)

#define RTL9310_LED_LOAD_LV2_10M_ADDR                                                                          (0x7C8)
  #define RTL9310_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV2_10M_LV2_THR_10M_MASK                                                            (0x3FFF << RTL9310_LED_LOAD_LV2_10M_LV2_THR_10M_OFFSET)

#define RTL9310_LED_LOAD_LV3_10M_ADDR                                                                          (0x7CC)
  #define RTL9310_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET                                                          (0)
  #define RTL9310_LED_LOAD_LV3_10M_LV3_THR_10M_MASK                                                            (0x3FFF << RTL9310_LED_LOAD_LV3_10M_LV3_THR_10M_OFFSET)

#define RTL9310_LED_P_LOAD_CTRL_ADDR                                                                           (0x7D0)
  #define RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET                                                       (24)
  #define RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_MASK                                                         (0x3F << RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_IDX_OFFSET)
  #define RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET                                                           (0)
  #define RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_MASK                                                             (0xFFFFFF << RTL9310_LED_P_LOAD_CTRL_P_LOAD_CNTR_OFFSET)

#define RTL9310_EXT_GPIO_GLB_CTRL_ADDR                                                                         (0x7D4)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_READY_OFFSET                                                 (15)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_READY_MASK                                                   (0x3F << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_READY_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_READY_OFFSET                                                 (9)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_READY_MASK                                                   (0x3F << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_READY_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET                                                         (8)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_MASK                                                           (0x1 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_EN_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET                                                (6)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_MASK                                                  (0x3 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDIO_PREMBL_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET                                                 (4)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_MASK                                                   (0x3 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDC_PERIOD_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_ACCESS_MODE_OFFSET                                           (3)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_ACCESS_MODE_MASK                                             (0x1 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_ACCESS_MODE_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_ACCESS_MODE_OFFSET                                           (2)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_ACCESS_MODE_MASK                                             (0x1 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_ACCESS_MODE_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_EN_OFFSET                                                    (1)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_EN_MASK                                                      (0x1 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX4_EN_OFFSET)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_EN_OFFSET                                                    (0)
  #define RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_EN_MASK                                                      (0x1 << RTL9310_EXT_GPIO_GLB_CTRL_EXT_GPIO_MDX5_EN_OFFSET)

#define RTL9310_EXT_GPIO_TRIG_ADDR                                                                             (0x7D8)
  #define RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX4_TRIG_OFFSET                                                      (1)
  #define RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX4_TRIG_MASK                                                        (0x1 << RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX4_TRIG_OFFSET)
  #define RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX5_TRIG_OFFSET                                                      (0)
  #define RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX5_TRIG_MASK                                                        (0x1 << RTL9310_EXT_GPIO_TRIG_EXT_GPIO_MDX5_TRIG_OFFSET)

#define RTL9310_EXT_GPIO_DIR_CTRL_1_ADDR                                                                       (0x7DC)
  #define RTL9310_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET                                                 (0)
  #define RTL9310_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_MASK                                                   (0xFFFFFFFF << RTL9310_EXT_GPIO_DIR_CTRL_1_EXT_GPIO_31_0_DIR_OFFSET)

#define RTL9310_EXT_GPIO_DIR_CTRL_2_ADDR                                                                       (0x7E0)
  #define RTL9310_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET                                                (0)
  #define RTL9310_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_MASK                                                  (0xFFFFFFFF << RTL9310_EXT_GPIO_DIR_CTRL_2_EXT_GPIO_63_32_DIR_OFFSET)

#define RTL9310_EXT_GPIO_DIR_CTRL_3_ADDR                                                                       (0x7E4)
  #define RTL9310_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET                                                (0)
  #define RTL9310_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_MASK                                                  (0x3FF << RTL9310_EXT_GPIO_DIR_CTRL_3_EXT_GPIO_73_64_DIR_OFFSET)

#define RTL9310_EXT_GPIO_DATA_CTRL_1_ADDR                                                                      (0x7E8)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_DATA_OFFSET                                                 (31)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_31_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_30_DATA_OFFSET                                                 (30)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_30_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_30_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_29_DATA_OFFSET                                                 (29)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_29_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_29_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_28_DATA_OFFSET                                                 (28)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_28_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_28_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_27_DATA_OFFSET                                                 (27)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_27_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_27_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_26_DATA_OFFSET                                                 (26)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_26_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_26_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_25_DATA_OFFSET                                                 (25)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_25_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_25_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_24_DATA_OFFSET                                                 (24)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_24_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_24_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_23_DATA_OFFSET                                                 (23)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_23_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_23_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_22_DATA_OFFSET                                                 (22)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_22_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_22_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_21_DATA_OFFSET                                                 (21)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_21_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_21_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_20_DATA_OFFSET                                                 (20)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_20_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_20_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_19_DATA_OFFSET                                                 (19)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_19_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_19_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_18_DATA_OFFSET                                                 (18)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_18_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_18_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_17_DATA_OFFSET                                                 (17)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_17_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_17_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_16_DATA_OFFSET                                                 (16)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_16_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_16_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_15_DATA_OFFSET                                                 (15)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_15_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_15_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_14_DATA_OFFSET                                                 (14)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_14_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_14_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_13_DATA_OFFSET                                                 (13)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_13_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_13_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_12_DATA_OFFSET                                                 (12)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_12_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_12_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_11_DATA_OFFSET                                                 (11)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_11_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_11_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_10_DATA_OFFSET                                                 (10)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_10_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_10_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_9_DATA_OFFSET                                                  (9)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_9_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_9_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_8_DATA_OFFSET                                                  (8)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_8_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_8_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_7_DATA_OFFSET                                                  (7)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_7_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_7_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_6_DATA_OFFSET                                                  (6)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_6_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_6_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_5_DATA_OFFSET                                                  (5)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_5_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_5_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_4_DATA_OFFSET                                                  (4)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_4_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_4_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_3_DATA_OFFSET                                                  (3)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_3_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_3_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_2_DATA_OFFSET                                                  (2)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_2_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_2_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_1_DATA_OFFSET                                                  (1)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_1_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_1_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_0_DATA_OFFSET                                                  (0)
  #define RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_0_DATA_MASK                                                    (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_1_EXT_GPIO_0_DATA_OFFSET)

#define RTL9310_EXT_GPIO_DATA_CTRL_2_ADDR                                                                      (0x7EC)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_DATA_OFFSET                                                 (31)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_63_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_62_DATA_OFFSET                                                 (30)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_62_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_62_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_61_DATA_OFFSET                                                 (29)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_61_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_61_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_60_DATA_OFFSET                                                 (28)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_60_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_60_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_59_DATA_OFFSET                                                 (27)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_59_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_59_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_58_DATA_OFFSET                                                 (26)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_58_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_58_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_57_DATA_OFFSET                                                 (25)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_57_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_57_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_56_DATA_OFFSET                                                 (24)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_56_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_56_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_55_DATA_OFFSET                                                 (23)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_55_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_55_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_54_DATA_OFFSET                                                 (22)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_54_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_54_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_53_DATA_OFFSET                                                 (21)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_53_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_53_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_52_DATA_OFFSET                                                 (20)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_52_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_52_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_51_DATA_OFFSET                                                 (19)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_51_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_51_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_50_DATA_OFFSET                                                 (18)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_50_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_50_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_49_DATA_OFFSET                                                 (17)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_49_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_49_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_48_DATA_OFFSET                                                 (16)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_48_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_48_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_47_DATA_OFFSET                                                 (15)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_47_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_47_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_46_DATA_OFFSET                                                 (14)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_46_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_46_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_45_DATA_OFFSET                                                 (13)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_45_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_45_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_44_DATA_OFFSET                                                 (12)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_44_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_44_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_43_DATA_OFFSET                                                 (11)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_43_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_43_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_42_DATA_OFFSET                                                 (10)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_42_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_42_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_41_DATA_OFFSET                                                 (9)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_41_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_41_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_40_DATA_OFFSET                                                 (8)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_40_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_40_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_39_DATA_OFFSET                                                 (7)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_39_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_39_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_38_DATA_OFFSET                                                 (6)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_38_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_38_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_37_DATA_OFFSET                                                 (5)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_37_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_37_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_36_DATA_OFFSET                                                 (4)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_36_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_36_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_35_DATA_OFFSET                                                 (3)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_35_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_35_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_34_DATA_OFFSET                                                 (2)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_34_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_34_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_33_DATA_OFFSET                                                 (1)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_33_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_33_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_32_DATA_OFFSET                                                 (0)
  #define RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_32_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_2_EXT_GPIO_32_DATA_OFFSET)

#define RTL9310_EXT_GPIO_DATA_CTRL_3_ADDR                                                                      (0x7F0)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_DATA_OFFSET                                                 (9)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_73_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_72_DATA_OFFSET                                                 (8)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_72_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_72_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_71_DATA_OFFSET                                                 (7)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_71_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_71_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_70_DATA_OFFSET                                                 (6)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_70_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_70_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_69_DATA_OFFSET                                                 (5)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_69_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_69_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_68_DATA_OFFSET                                                 (4)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_68_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_68_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_67_DATA_OFFSET                                                 (3)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_67_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_67_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_66_DATA_OFFSET                                                 (2)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_66_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_66_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_65_DATA_OFFSET                                                 (1)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_65_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_65_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_64_DATA_OFFSET                                                 (0)
  #define RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_64_DATA_MASK                                                   (0x1 << RTL9310_EXT_GPIO_DATA_CTRL_3_EXT_GPIO_64_DATA_OFFSET)

#define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_ADDR                                                                (0x7F4)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET                                             (28)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_MASK                                               (0x1 << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RCMD_FAIL_OFFSET)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET                                                  (12)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_MASK                                                    (0xFFFF << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_DATA_OFFSET)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET                                                   (7)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_MASK                                                     (0x1F << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_REG_OFFSET)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET                                               (2)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_MASK                                                 (0x1F << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_PHYADRR_OFFSET)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET                                                  (1)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_MASK                                                    (0x1 << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_RWOP_OFFSET)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET                                                   (0)
  #define RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_MASK                                                     (0x1 << RTL9310_EXT_GPIO_INDRT_ACCESS_CTRL_GPIO_CMD_OFFSET)

/*
 * Feature: Interrupt
 */
#define RTL9310_IMR_PORT_LINK_STS_CHG_ADDR(port)                                                               (0x126C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_MASK(port)                                       (0x1 << RTL9310_IMR_PORT_LINK_STS_CHG_IMR_PORT_LINK_STS_CHG_OFFSET(port))

#define RTL9310_IMR_SERDES_ERR_ADDR(index)                                                                     (0x1274 + (((index / 14) << 2))) /* index: 0-13 */
  #define RTL9310_IMR_SERDES_ERR_IMR_SERDES_ERR_OFFSET(index)                                                  (index % 0xE)
  #define RTL9310_IMR_SERDES_ERR_IMR_SERDES_ERR_MASK(index)                                                    (0x1 << RTL9310_IMR_SERDES_ERR_IMR_SERDES_ERR_OFFSET(index))

#define RTL9310_IMR_REMOTE_INTR_STS_UPD_ADDR                                                                   (0x1278)
  #define RTL9310_IMR_REMOTE_INTR_STS_UPD_IMR_RMT_INTR_STS_UPD_OFFSET                                          (0)
  #define RTL9310_IMR_REMOTE_INTR_STS_UPD_IMR_RMT_INTR_STS_UPD_MASK                                            (0xFFFF << RTL9310_IMR_REMOTE_INTR_STS_UPD_IMR_RMT_INTR_STS_UPD_OFFSET)

#define RTL9310_IMR_MISC_ADDR                                                                                  (0x127C)
  #define RTL9310_IMR_MISC_IMR_STAT_TRIGGER_OFFSET                                                             (18)
  #define RTL9310_IMR_MISC_IMR_STAT_TRIGGER_MASK                                                               (0x1 << RTL9310_IMR_MISC_IMR_STAT_TRIGGER_OFFSET)
  #define RTL9310_IMR_MISC_IMR_ETHDM_OFFSET                                                                    (17)
  #define RTL9310_IMR_MISC_IMR_ETHDM_MASK                                                                      (0x1 << RTL9310_IMR_MISC_IMR_ETHDM_OFFSET)
  #define RTL9310_IMR_MISC_IMR_OAM_DYGASP_OFFSET                                                               (16)
  #define RTL9310_IMR_MISC_IMR_OAM_DYGASP_MASK                                                                 (0x1 << RTL9310_IMR_MISC_IMR_OAM_DYGASP_OFFSET)
  #define RTL9310_IMR_MISC_IMR_CCM_OFFSET                                                                      (0)
  #define RTL9310_IMR_MISC_IMR_CCM_MASK                                                                        (0xFFFF << RTL9310_IMR_MISC_IMR_CCM_OFFSET)

#define RTL9310_IMR_EXT_GPIO_ADDR(index)                                                                       (0x1280 + (((index >> 5) << 2))) /* index: 0-36 */
  #define RTL9310_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET(index)                                                      (index % 0x20)
  #define RTL9310_IMR_EXT_GPIO_IMR_EXT_GPIO_MASK(index)                                                        (0x1 << RTL9310_IMR_EXT_GPIO_IMR_EXT_GPIO_OFFSET(index))

#define RTL9310_IMR_THERMAL_METER_ADDR                                                                         (0x1288)
  #define RTL9310_IMR_THERMAL_METER_IMR_TM_LOW_OFFSET                                                          (2)
  #define RTL9310_IMR_THERMAL_METER_IMR_TM_LOW_MASK                                                            (0x3 << RTL9310_IMR_THERMAL_METER_IMR_TM_LOW_OFFSET)
  #define RTL9310_IMR_THERMAL_METER_IMR_TM_HIGH_OFFSET                                                         (0)
  #define RTL9310_IMR_THERMAL_METER_IMR_TM_HIGH_MASK                                                           (0x3 << RTL9310_IMR_THERMAL_METER_IMR_TM_HIGH_OFFSET)

#define RTL9310_IMR_AUTO_RECOVERY_ADDR                                                                         (0x128C)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_AUTO_REC_OFFSET                                                        (6)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_AUTO_REC_MASK                                                          (0x1 << RTL9310_IMR_AUTO_RECOVERY_IMR_AUTO_REC_OFFSET)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_TX_CRC_CNTR_OFFSET                                                     (5)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_TX_CRC_CNTR_MASK                                                       (0x1 << RTL9310_IMR_AUTO_RECOVERY_IMR_TX_CRC_CNTR_OFFSET)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_SMI_CHECK_REG_OFFSET                                                   (0)
  #define RTL9310_IMR_AUTO_RECOVERY_IMR_SMI_CHECK_REG_MASK                                                     (0x1F << RTL9310_IMR_AUTO_RECOVERY_IMR_SMI_CHECK_REG_OFFSET)

#define RTL9310_IMR_SERDES_UPD_PHYSTS_0_ADDR(port)                                                             (0x1290 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_IMR_SERDES_UPD_PHYSTS_0_IMR_SDS_UPD_PHYSTS_OFFSET(port)                                      (port % 0x20)
  #define RTL9310_IMR_SERDES_UPD_PHYSTS_0_IMR_SDS_UPD_PHYSTS_MASK(port)                                        (0x1 << RTL9310_IMR_SERDES_UPD_PHYSTS_0_IMR_SDS_UPD_PHYSTS_OFFSET(port))

#define RTL9310_IMR_RLFD_ADDR(port)                                                                            (0x1298 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_IMR_RLFD_IMR_RLFD_OFFSET(port)                                                               (port % 0x20)
  #define RTL9310_IMR_RLFD_IMR_RLFD_MASK(port)                                                                 (0x1 << RTL9310_IMR_RLFD_IMR_RLFD_OFFSET(port))

#define RTL9310_IMR_SERDES_RXIDLE_ADDR                                                                         (0x12A0)
  #define RTL9310_IMR_SERDES_RXIDLE_IMR_SERDES_RXIDLE_OFFSET                                                   (0)
  #define RTL9310_IMR_SERDES_RXIDLE_IMR_SERDES_RXIDLE_MASK                                                     (0xFFF << RTL9310_IMR_SERDES_RXIDLE_IMR_SERDES_RXIDLE_OFFSET)

#define RTL9310_IMR_DBGO_ADDR                                                                                  (0x12A4)
  #define RTL9310_IMR_DBGO_IMR_DBGO_OFFSET                                                                     (0)
  #define RTL9310_IMR_DBGO_IMR_DBGO_MASK                                                                       (0x1 << RTL9310_IMR_DBGO_IMR_DBGO_OFFSET)

#define RTL9310_DBG_CTRL0_ADDR                                                                                 (0x12A8)
  #define RTL9310_DBG_CTRL0_CFG_DBGO_MSK_OFFSET                                                                (0)
  #define RTL9310_DBG_CTRL0_CFG_DBGO_MSK_MASK                                                                  (0xFFFFFFFF << RTL9310_DBG_CTRL0_CFG_DBGO_MSK_OFFSET)

#define RTL9310_DBG_CTRL1_ADDR                                                                                 (0x12AC)
  #define RTL9310_DBG_CTRL1_CFG_DBGO_CMP_VAL_OFFSET                                                            (0)
  #define RTL9310_DBG_CTRL1_CFG_DBGO_CMP_VAL_MASK                                                              (0xFFFFFFFF << RTL9310_DBG_CTRL1_CFG_DBGO_CMP_VAL_OFFSET)

#define RTL9310_DBG_CTRL2_ADDR                                                                                 (0x12B0)
  #define RTL9310_DBG_CTRL2_CFG_DBGO_MG_OFFSET                                                                 (2)
  #define RTL9310_DBG_CTRL2_CFG_DBGO_MG_MASK                                                                   (0x1 << RTL9310_DBG_CTRL2_CFG_DBGO_MG_OFFSET)
  #define RTL9310_DBG_CTRL2_CFG_DBGO_TYPE_OFFSET                                                               (0)
  #define RTL9310_DBG_CTRL2_CFG_DBGO_TYPE_MASK                                                                 (0x3 << RTL9310_DBG_CTRL2_CFG_DBGO_TYPE_OFFSET)

#define RTL9310_ISR_GLB_SRC_STS_ADDR                                                                           (0x12B4)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_DBGO_OFFSET                                                          (16)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_DBGO_MASK                                                            (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_DBGO_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_RXIDLE_OFFSET                                                 (15)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_RXIDLE_MASK                                                   (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_RXIDLE_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RLFD_OFFSET                                                          (14)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RLFD_MASK                                                            (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RLFD_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_STAT_TRIGGER_OFFSET                                                  (13)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_STAT_TRIGGER_MASK                                                    (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_STAT_TRIGGER_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RMT_INTR_STS_UPD_OFFSET                                              (12)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RMT_INTR_STS_UPD_MASK                                                (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_RMT_INTR_STS_UPD_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_AUTO_REC_OFFSET                                                      (11)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_AUTO_REC_MASK                                                        (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_AUTO_REC_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TX_CRC_CNTR_OFFSET                                                   (10)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TX_CRC_CNTR_MASK                                                     (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TX_CRC_CNTR_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SMI_CHECK_OFFSET                                                     (9)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SMI_CHECK_MASK                                                       (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SMI_CHECK_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_UPD_PHYSTS_OFFSET                                             (8)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_UPD_PHYSTS_MASK                                               (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_UPD_PHYSTS_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TM_OFFSET                                                            (7)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TM_MASK                                                              (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TM_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_EXT_GPIO_OFFSET                                                      (6)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_EXT_GPIO_MASK                                                        (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_EXT_GPIO_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_ETHDM_OFFSET                                                         (5)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_ETHDM_MASK                                                           (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_ETHDM_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_OAM_DYGASP_OFFSET                                                    (4)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_OAM_DYGASP_MASK                                                      (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_OAM_DYGASP_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_CCM_OFFSET                                                           (3)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_CCM_MASK                                                             (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_CCM_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TIMESTAMP_LATCH_OFFSET                                               (2)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TIMESTAMP_LATCH_MASK                                                 (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_TIMESTAMP_LATCH_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_OFFSET                                                        (1)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_MASK                                                          (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_SERDES_OFFSET)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_LINK_CHG_OFFSET                                                      (0)
  #define RTL9310_ISR_GLB_SRC_STS_ISR_GLB_LINK_CHG_MASK                                                        (0x1 << RTL9310_ISR_GLB_SRC_STS_ISR_GLB_LINK_CHG_OFFSET)

#define RTL9310_ISR_PORT_LINK_STS_CHG_ADDR(port)                                                               (0x12B8 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_MASK(port)                                       (0x1 << RTL9310_ISR_PORT_LINK_STS_CHG_ISR_PORT_LINK_STS_CHG_OFFSET(port))

#define RTL9310_ISR_SERDES_ERR_ADDR(index)                                                                     (0x12C0 + (((index / 14) << 2))) /* index: 0-13 */
  #define RTL9310_ISR_SERDES_ERR_ISR_SERDES_ERR_OFFSET(index)                                                  (index % 0xE)
  #define RTL9310_ISR_SERDES_ERR_ISR_SERDES_ERR_MASK(index)                                                    (0x1 << RTL9310_ISR_SERDES_ERR_ISR_SERDES_ERR_OFFSET(index))

#define RTL9310_ISR_REMOTE_INTR_STS_UPD_ADDR                                                                   (0x12C4)
  #define RTL9310_ISR_REMOTE_INTR_STS_UPD_ISR_RMT_INTR_STS_UPD_OFFSET                                          (0)
  #define RTL9310_ISR_REMOTE_INTR_STS_UPD_ISR_RMT_INTR_STS_UPD_MASK                                            (0xFFFF << RTL9310_ISR_REMOTE_INTR_STS_UPD_ISR_RMT_INTR_STS_UPD_OFFSET)

#define RTL9310_ISR_MISC_ADDR                                                                                  (0x12C8)
  #define RTL9310_ISR_MISC_ISR_ETHDM_OFFSET                                                                    (17)
  #define RTL9310_ISR_MISC_ISR_ETHDM_MASK                                                                      (0x1 << RTL9310_ISR_MISC_ISR_ETHDM_OFFSET)
  #define RTL9310_ISR_MISC_ISR_OAM_DYGASP_OFFSET                                                               (16)
  #define RTL9310_ISR_MISC_ISR_OAM_DYGASP_MASK                                                                 (0x1 << RTL9310_ISR_MISC_ISR_OAM_DYGASP_OFFSET)
  #define RTL9310_ISR_MISC_ISR_CCM_OFFSET                                                                      (0)
  #define RTL9310_ISR_MISC_ISR_CCM_MASK                                                                        (0xFFFF << RTL9310_ISR_MISC_ISR_CCM_OFFSET)

#define RTL9310_ISR_EXT_GPIO_ADDR(index)                                                                       (0x12CC + (((index >> 5) << 2))) /* index: 0-36 */
  #define RTL9310_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET(index)                                                      (index % 0x20)
  #define RTL9310_ISR_EXT_GPIO_ISR_EXT_GPIO_MASK(index)                                                        (0x1 << RTL9310_ISR_EXT_GPIO_ISR_EXT_GPIO_OFFSET(index))

#define RTL9310_EXT_GPIO_INTR_MODE_ADDR(index)                                                                 (0x12D4 + (((index >> 4) << 2))) /* index: 0-36 */
  #define RTL9310_EXT_GPIO_INTR_MODE_EXT_GPIO_INTR_MODE_OFFSET(index)                                          ((index & 0xF) << 1)
  #define RTL9310_EXT_GPIO_INTR_MODE_EXT_GPIO_INTR_MODE_MASK(index)                                            (0x3 << RTL9310_EXT_GPIO_INTR_MODE_EXT_GPIO_INTR_MODE_OFFSET(index))

#define RTL9310_ISR_THERMAL_METER_ADDR                                                                         (0x12E0)
  #define RTL9310_ISR_THERMAL_METER_ISR_TM_LOW_OFFSET                                                          (2)
  #define RTL9310_ISR_THERMAL_METER_ISR_TM_LOW_MASK                                                            (0x3 << RTL9310_ISR_THERMAL_METER_ISR_TM_LOW_OFFSET)
  #define RTL9310_ISR_THERMAL_METER_ISR_TM_HIGH_OFFSET                                                         (0)
  #define RTL9310_ISR_THERMAL_METER_ISR_TM_HIGH_MASK                                                           (0x3 << RTL9310_ISR_THERMAL_METER_ISR_TM_HIGH_OFFSET)

#define RTL9310_ISR_AUTO_RECOVERY_ADDR                                                                         (0x12E4)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_AUTO_REC_OFFSET                                                        (6)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_AUTO_REC_MASK                                                          (0x1 << RTL9310_ISR_AUTO_RECOVERY_ISR_AUTO_REC_OFFSET)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_TX_CRC_CNTR_OFFSET                                                     (5)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_TX_CRC_CNTR_MASK                                                       (0x1 << RTL9310_ISR_AUTO_RECOVERY_ISR_TX_CRC_CNTR_OFFSET)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_SMI_REG_CHECK4_0_OFFSET                                                (0)
  #define RTL9310_ISR_AUTO_RECOVERY_ISR_SMI_REG_CHECK4_0_MASK                                                  (0x1F << RTL9310_ISR_AUTO_RECOVERY_ISR_SMI_REG_CHECK4_0_OFFSET)

#define RTL9310_ISR_SERDES_UPD_PHYSTS_ADDR(port)                                                               (0x12E8 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_ISR_SERDES_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS_OFFSET(port)                                        (port % 0x20)
  #define RTL9310_ISR_SERDES_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS_MASK(port)                                          (0x1 << RTL9310_ISR_SERDES_UPD_PHYSTS_ISR_SDS_UPD_PHYSTS_OFFSET(port))

#define RTL9310_ISR_STAT_TRIGGER_ADDR(index)                                                                   (0x1800 + (((index >> 5) << 2))) /* index: 0-4095 */
  #define RTL9310_ISR_STAT_TRIGGER_ISR_STAT_TRIGGER_OFFSET(index)                                              (index % 0x20)
  #define RTL9310_ISR_STAT_TRIGGER_ISR_STAT_TRIGGER_MASK(index)                                                (0x1 << RTL9310_ISR_STAT_TRIGGER_ISR_STAT_TRIGGER_OFFSET(index))

#define RTL9310_ISR_RLFD_ADDR(port)                                                                            (0x12F0 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_ISR_RLFD_ISR_RLFD_OFFSET(port)                                                               (port % 0x20)
  #define RTL9310_ISR_RLFD_ISR_RLFD_MASK(port)                                                                 (0x1 << RTL9310_ISR_RLFD_ISR_RLFD_OFFSET(port))

#define RTL9310_ISR_SERDES_RXIDLE_ADDR                                                                         (0x12F8)
  #define RTL9310_ISR_SERDES_RXIDLE_ISR_SERDES_RXIDLE_OFFSET                                                   (0)
  #define RTL9310_ISR_SERDES_RXIDLE_ISR_SERDES_RXIDLE_MASK                                                     (0xFFF << RTL9310_ISR_SERDES_RXIDLE_ISR_SERDES_RXIDLE_OFFSET)

#define RTL9310_ISR_DBGO_ADDR                                                                                  (0x12FC)
  #define RTL9310_ISR_DBGO_ISR_DBGO_OFFSET                                                                     (0)
  #define RTL9310_ISR_DBGO_ISR_DBGO_MASK                                                                       (0x1 << RTL9310_ISR_DBGO_ISR_DBGO_OFFSET)

/*
 * Feature: HW Misc.
 */
#define RTL9310_EFUSE_ACCESS_CTRL_ADDR                                                                         (0x1300)
  #define RTL9310_EFUSE_ACCESS_CTRL_PTM_OFFSET                                                                 (17)
  #define RTL9310_EFUSE_ACCESS_CTRL_PTM_MASK                                                                   (0x7 << RTL9310_EFUSE_ACCESS_CTRL_PTM_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_PTM_REP_OFFSET                                                             (16)
  #define RTL9310_EFUSE_ACCESS_CTRL_PTM_REP_MASK                                                               (0x1 << RTL9310_EFUSE_ACCESS_CTRL_PTM_REP_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET                                                     (15)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_MASK                                                       (0x1 << RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CTRL_DONE_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET                                                   (14)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_MASK                                                     (0x1 << RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ACCESS_BUSY_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET                                                           (13)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CMD_MASK                                                             (0x1 << RTL9310_EFUSE_ACCESS_CTRL_EFUSE_CMD_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET                                                          (1)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ADDR_MASK                                                            (0xFFF << RTL9310_EFUSE_ACCESS_CTRL_EFUSE_ADDR_OFFSET)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET                                                          (0)
  #define RTL9310_EFUSE_ACCESS_CTRL_EFUSE_RWOP_MASK                                                            (0x1 << RTL9310_EFUSE_ACCESS_CTRL_EFUSE_RWOP_OFFSET)

#define RTL9310_EFUSE_WDATA_CTRL_ADDR                                                                          (0x1304)
  #define RTL9310_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET                                                          (0)
  #define RTL9310_EFUSE_WDATA_CTRL_EFUSE_WDATA_MASK                                                            (0xFF << RTL9310_EFUSE_WDATA_CTRL_EFUSE_WDATA_OFFSET)

#define RTL9310_EFUSE_RDATA_CTRL_ADDR                                                                          (0x1308)
  #define RTL9310_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET                                                          (0)
  #define RTL9310_EFUSE_RDATA_CTRL_EFUSE_RDATA_MASK                                                            (0xFF << RTL9310_EFUSE_RDATA_CTRL_EFUSE_RDATA_OFFSET)

#define RTL9310_SPD_SENR_CTRL_ADDR                                                                             (0x130C)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_2_OFFSET                                                          (23)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_2_MASK                                                            (0x1 << RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_2_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_1_OFFSET                                                          (22)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_1_MASK                                                            (0x1 << RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_1_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_0_OFFSET                                                          (21)
  #define RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_0_MASK                                                            (0x1 << RTL9310_SPD_SENR_CTRL_DSS_WSORT_GO_0_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_2_OFFSET                                                        (20)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_2_MASK                                                          (0x1 << RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_2_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_1_OFFSET                                                        (19)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_1_MASK                                                          (0x1 << RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_1_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_0_OFFSET                                                        (18)
  #define RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_0_MASK                                                          (0x1 << RTL9310_SPD_SENR_CTRL_DSS_DATA_READY_0_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS2_WIRE_SEL_OFFSET                                                           (17)
  #define RTL9310_SPD_SENR_CTRL_DSS2_WIRE_SEL_MASK                                                             (0x1 << RTL9310_SPD_SENR_CTRL_DSS2_WIRE_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS1_WIRE_SEL_OFFSET                                                           (16)
  #define RTL9310_SPD_SENR_CTRL_DSS1_WIRE_SEL_MASK                                                             (0x1 << RTL9310_SPD_SENR_CTRL_DSS1_WIRE_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS0_WIRE_SEL_OFFSET                                                           (15)
  #define RTL9310_SPD_SENR_CTRL_DSS0_WIRE_SEL_MASK                                                             (0x1 << RTL9310_SPD_SENR_CTRL_DSS0_WIRE_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS2_RO_SEL_OFFSET                                                             (12)
  #define RTL9310_SPD_SENR_CTRL_DSS2_RO_SEL_MASK                                                               (0x7 << RTL9310_SPD_SENR_CTRL_DSS2_RO_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS1_RO_SEL_OFFSET                                                             (9)
  #define RTL9310_SPD_SENR_CTRL_DSS1_RO_SEL_MASK                                                               (0x7 << RTL9310_SPD_SENR_CTRL_DSS1_RO_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS0_RO_SEL_OFFSET                                                             (6)
  #define RTL9310_SPD_SENR_CTRL_DSS0_RO_SEL_MASK                                                               (0x7 << RTL9310_SPD_SENR_CTRL_DSS0_RO_SEL_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS2_RST_N_OFFSET                                                              (5)
  #define RTL9310_SPD_SENR_CTRL_DSS2_RST_N_MASK                                                                (0x1 << RTL9310_SPD_SENR_CTRL_DSS2_RST_N_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS1_RST_N_OFFSET                                                              (4)
  #define RTL9310_SPD_SENR_CTRL_DSS1_RST_N_MASK                                                                (0x1 << RTL9310_SPD_SENR_CTRL_DSS1_RST_N_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS0_RST_N_OFFSET                                                              (3)
  #define RTL9310_SPD_SENR_CTRL_DSS0_RST_N_MASK                                                                (0x1 << RTL9310_SPD_SENR_CTRL_DSS0_RST_N_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS2_EN_OFFSET                                                                 (2)
  #define RTL9310_SPD_SENR_CTRL_DSS2_EN_MASK                                                                   (0x1 << RTL9310_SPD_SENR_CTRL_DSS2_EN_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS1_EN_OFFSET                                                                 (1)
  #define RTL9310_SPD_SENR_CTRL_DSS1_EN_MASK                                                                   (0x1 << RTL9310_SPD_SENR_CTRL_DSS1_EN_OFFSET)
  #define RTL9310_SPD_SENR_CTRL_DSS0_EN_OFFSET                                                                 (0)
  #define RTL9310_SPD_SENR_CTRL_DSS0_EN_MASK                                                                   (0x1 << RTL9310_SPD_SENR_CTRL_DSS0_EN_OFFSET)

#define RTL9310_SPD_DATA_IN_0_ADDR                                                                             (0x1310)
  #define RTL9310_SPD_DATA_IN_0_DSS_DATA_IN_0_OFFSET                                                           (0)
  #define RTL9310_SPD_DATA_IN_0_DSS_DATA_IN_0_MASK                                                             (0xFFFFF << RTL9310_SPD_DATA_IN_0_DSS_DATA_IN_0_OFFSET)

#define RTL9310_SPD_DATA_IN_1_ADDR                                                                             (0x1314)
  #define RTL9310_SPD_DATA_IN_1_DSS_DATA_IN_1_OFFSET                                                           (0)
  #define RTL9310_SPD_DATA_IN_1_DSS_DATA_IN_1_MASK                                                             (0xFFFFF << RTL9310_SPD_DATA_IN_1_DSS_DATA_IN_1_OFFSET)

#define RTL9310_SPD_DATA_IN_2_ADDR                                                                             (0x1318)
  #define RTL9310_SPD_DATA_IN_2_DSS_DATA_IN_2_OFFSET                                                           (0)
  #define RTL9310_SPD_DATA_IN_2_DSS_DATA_IN_2_MASK                                                             (0xFFFFF << RTL9310_SPD_DATA_IN_2_DSS_DATA_IN_2_OFFSET)

#define RTL9310_SPD_DATA_OUT_0_ADDR                                                                            (0x131C)
  #define RTL9310_SPD_DATA_OUT_0_DSS_DATA_OUT_0_OFFSET                                                         (0)
  #define RTL9310_SPD_DATA_OUT_0_DSS_DATA_OUT_0_MASK                                                           (0xFFFFF << RTL9310_SPD_DATA_OUT_0_DSS_DATA_OUT_0_OFFSET)

#define RTL9310_SPD_DATA_OUT_1_ADDR                                                                            (0x1320)
  #define RTL9310_SPD_DATA_OUT_1_DSS_DATA_OUT_1_OFFSET                                                         (0)
  #define RTL9310_SPD_DATA_OUT_1_DSS_DATA_OUT_1_MASK                                                           (0xFFFFF << RTL9310_SPD_DATA_OUT_1_DSS_DATA_OUT_1_OFFSET)

#define RTL9310_SPD_DATA_OUT_2_ADDR                                                                            (0x1324)
  #define RTL9310_SPD_DATA_OUT_2_DSS_DATA_OUT_2_OFFSET                                                         (0)
  #define RTL9310_SPD_DATA_OUT_2_DSS_DATA_OUT_2_MASK                                                           (0xFFFFF << RTL9310_SPD_DATA_OUT_2_DSS_DATA_OUT_2_OFFSET)

#define RTL9310_SPD_DBG_OUT_0_1_ADDR                                                                           (0x1328)
  #define RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_1_OFFSET                                                            (16)
  #define RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_1_MASK                                                              (0xFFFF << RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_1_OFFSET)
  #define RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_0_OFFSET                                                            (0)
  #define RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_0_MASK                                                              (0xFFFF << RTL9310_SPD_DBG_OUT_0_1_DSS_DBGO_0_OFFSET)

#define RTL9310_SPD_DBG_OUT_2_ADDR                                                                             (0x132C)
  #define RTL9310_SPD_DBG_OUT_2_DSS_DBGO_2_OFFSET                                                              (0)
  #define RTL9310_SPD_DBG_OUT_2_DSS_DBGO_2_MASK                                                                (0xFFFF << RTL9310_SPD_DBG_OUT_2_DSS_DBGO_2_OFFSET)

#define RTL9310_VOL_CTRL_RESIS_ADDR                                                                            (0x1330)
  #define RTL9310_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_OFFSET                                                     (2)
  #define RTL9310_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_MASK                                                       (0x1F << RTL9310_VOL_CTRL_RESIS_VOL_CTRL_RESIS_SEL_OFFSET)
  #define RTL9310_VOL_CTRL_RESIS_VREF_SEL_1_OFFSET                                                             (1)
  #define RTL9310_VOL_CTRL_RESIS_VREF_SEL_1_MASK                                                               (0x1 << RTL9310_VOL_CTRL_RESIS_VREF_SEL_1_OFFSET)
  #define RTL9310_VOL_CTRL_RESIS_VREF_SEL_0_OFFSET                                                             (0)
  #define RTL9310_VOL_CTRL_RESIS_VREF_SEL_0_MASK                                                               (0x1 << RTL9310_VOL_CTRL_RESIS_VREF_SEL_0_OFFSET)

#define RTL9310_TM0_CTRL0_ADDR                                                                                 (0x80)
  #define RTL9310_TM0_CTRL0_REG_A_OFFSET                                                                       (0)
  #define RTL9310_TM0_CTRL0_REG_A_MASK                                                                         (0x1FFFFFFF << RTL9310_TM0_CTRL0_REG_A_OFFSET)

#define RTL9310_TM0_CTRL1_ADDR                                                                                 (0x84)
  #define RTL9310_TM0_CTRL1_REG_B_OFFSET                                                                       (10)
  #define RTL9310_TM0_CTRL1_REG_B_MASK                                                                         (0x3FFFFF << RTL9310_TM0_CTRL1_REG_B_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_ADC_CLK_SEL_OFFSET                                                             (7)
  #define RTL9310_TM0_CTRL1_REG_ADC_CLK_SEL_MASK                                                               (0x7 << RTL9310_TM0_CTRL1_REG_ADC_CLK_SEL_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_CALBRTN_EN_OFFSET                                                              (6)
  #define RTL9310_TM0_CTRL1_REG_CALBRTN_EN_MASK                                                                (0x1 << RTL9310_TM0_CTRL1_REG_CALBRTN_EN_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_BAIS_CHOP_EN_OFFSET                                                            (5)
  #define RTL9310_TM0_CTRL1_REG_BAIS_CHOP_EN_MASK                                                              (0x1 << RTL9310_TM0_CTRL1_REG_BAIS_CHOP_EN_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_ADC_CHOP_EN_OFFSET                                                             (4)
  #define RTL9310_TM0_CTRL1_REG_ADC_CHOP_EN_MASK                                                               (0x1 << RTL9310_TM0_CTRL1_REG_ADC_CHOP_EN_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_CLK_SRC_SEL_OFFSET                                                             (3)
  #define RTL9310_TM0_CTRL1_REG_CLK_SRC_SEL_MASK                                                               (0x1 << RTL9310_TM0_CTRL1_REG_CLK_SRC_SEL_OFFSET)
  #define RTL9310_TM0_CTRL1_REG_ADC_OSR_SEL_OFFSET                                                             (0)
  #define RTL9310_TM0_CTRL1_REG_ADC_OSR_SEL_MASK                                                               (0x7 << RTL9310_TM0_CTRL1_REG_ADC_OSR_SEL_OFFSET)

#define RTL9310_TM0_CTRL2_ADDR                                                                                 (0x88)
  #define RTL9310_TM0_CTRL2_REG_FLTR_EDG_SEL_OFFSET                                                            (30)
  #define RTL9310_TM0_CTRL2_REG_FLTR_EDG_SEL_MASK                                                              (0x1 << RTL9310_TM0_CTRL2_REG_FLTR_EDG_SEL_OFFSET)
  #define RTL9310_TM0_CTRL2_REG_HOLD_EN_OFFSET                                                                 (29)
  #define RTL9310_TM0_CTRL2_REG_HOLD_EN_MASK                                                                   (0x1 << RTL9310_TM0_CTRL2_REG_HOLD_EN_OFFSET)
  #define RTL9310_TM0_CTRL2_REG_DIGT_ORDER_SEL_OFFSET                                                          (28)
  #define RTL9310_TM0_CTRL2_REG_DIGT_ORDER_SEL_MASK                                                            (0x1 << RTL9310_TM0_CTRL2_REG_DIGT_ORDER_SEL_OFFSET)
  #define RTL9310_TM0_CTRL2_REG_DC_OFFEST_OFFSET                                                               (6)
  #define RTL9310_TM0_CTRL2_REG_DC_OFFEST_MASK                                                                 (0x3FFFFF << RTL9310_TM0_CTRL2_REG_DC_OFFEST_OFFSET)
  #define RTL9310_TM0_CTRL2_REG_PWR_SEL_OFFSET                                                                 (5)
  #define RTL9310_TM0_CTRL2_REG_PWR_SEL_MASK                                                                   (0x1 << RTL9310_TM0_CTRL2_REG_PWR_SEL_OFFSET)

#define RTL9310_TM0_CTRL3_ADDR                                                                                 (0x8C)
  #define RTL9310_TM0_CTRL3_REG_R_OFFSET                                                                       (8)
  #define RTL9310_TM0_CTRL3_REG_R_MASK                                                                         (0xFFFFFF << RTL9310_TM0_CTRL3_REG_R_OFFSET)
  #define RTL9310_TM0_CTRL3_REG_OP_CUR_SEL_OFFSET                                                              (6)
  #define RTL9310_TM0_CTRL3_REG_OP_CUR_SEL_MASK                                                                (0x3 << RTL9310_TM0_CTRL3_REG_OP_CUR_SEL_OFFSET)
  #define RTL9310_TM0_CTRL3_REG_HOLD_DLY_OFFSET                                                                (4)
  #define RTL9310_TM0_CTRL3_REG_HOLD_DLY_MASK                                                                  (0x3 << RTL9310_TM0_CTRL3_REG_HOLD_DLY_OFFSET)
  #define RTL9310_TM0_CTRL3_REG_OSC_CUR_SEL_OFFSET                                                             (2)
  #define RTL9310_TM0_CTRL3_REG_OSC_CUR_SEL_MASK                                                               (0x3 << RTL9310_TM0_CTRL3_REG_OSC_CUR_SEL_OFFSET)
  #define RTL9310_TM0_CTRL3_REG_OUT_RESOL_SEL_OFFSET                                                           (0)
  #define RTL9310_TM0_CTRL3_REG_OUT_RESOL_SEL_MASK                                                             (0x3 << RTL9310_TM0_CTRL3_REG_OUT_RESOL_SEL_OFFSET)

#define RTL9310_TM0_CTRL4_ADDR                                                                                 (0x90)
  #define RTL9310_TM0_CTRL4_REG_RSTB_OFFSET                                                                    (31)
  #define RTL9310_TM0_CTRL4_REG_RSTB_MASK                                                                      (0x1 << RTL9310_TM0_CTRL4_REG_RSTB_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_SDM_TEST_OFFSET                                                                (30)
  #define RTL9310_TM0_CTRL4_REG_SDM_TEST_MASK                                                                  (0x1 << RTL9310_TM0_CTRL4_REG_SDM_TEST_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_SDM_TEST_EN_OFFSET                                                             (29)
  #define RTL9310_TM0_CTRL4_REG_SDM_TEST_EN_MASK                                                               (0x1 << RTL9310_TM0_CTRL4_REG_SDM_TEST_EN_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_TEST_EN_OFFSET                                                                 (28)
  #define RTL9310_TM0_CTRL4_REG_TEST_EN_MASK                                                                   (0x1 << RTL9310_TM0_CTRL4_REG_TEST_EN_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_VCM_SEL_OFFSET                                                                 (25)
  #define RTL9310_TM0_CTRL4_REG_VCM_SEL_MASK                                                                   (0x7 << RTL9310_TM0_CTRL4_REG_VCM_SEL_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_VBE_BIAS_SEL_OFFSET                                                            (23)
  #define RTL9310_TM0_CTRL4_REG_VBE_BIAS_SEL_MASK                                                              (0x3 << RTL9310_TM0_CTRL4_REG_VBE_BIAS_SEL_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_CHOP_FREQ_SEL_OFFSET                                                           (12)
  #define RTL9310_TM0_CTRL4_REG_CHOP_FREQ_SEL_MASK                                                             (0x7FF << RTL9310_TM0_CTRL4_REG_CHOP_FREQ_SEL_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_BIAS_DEM_SEL_OFFSET                                                            (2)
  #define RTL9310_TM0_CTRL4_REG_BIAS_DEM_SEL_MASK                                                              (0x1 << RTL9310_TM0_CTRL4_REG_BIAS_DEM_SEL_OFFSET)
  #define RTL9310_TM0_CTRL4_REG_TD_WREP_EDGE_SEL_OFFSET                                                        (0)
  #define RTL9310_TM0_CTRL4_REG_TD_WREP_EDGE_SEL_MASK                                                          (0x1 << RTL9310_TM0_CTRL4_REG_TD_WREP_EDGE_SEL_OFFSET)

#define RTL9310_TM0_CTRL5_ADDR                                                                                 (0x94)
  #define RTL9310_TM0_CTRL5_REG_S_OFFSET                                                                       (0)
  #define RTL9310_TM0_CTRL5_REG_S_MASK                                                                         (0x7FFFFF << RTL9310_TM0_CTRL5_REG_S_OFFSET)

#define RTL9310_TM0_CTRL6_ADDR                                                                                 (0x98)
  #define RTL9310_TM0_CTRL6_TM0_HIGHCMP_EN_OFFSET                                                              (19)
  #define RTL9310_TM0_CTRL6_TM0_HIGHCMP_EN_MASK                                                                (0x1 << RTL9310_TM0_CTRL6_TM0_HIGHCMP_EN_OFFSET)
  #define RTL9310_TM0_CTRL6_TM0_HIGH_THR_OFFSET                                                                (0)
  #define RTL9310_TM0_CTRL6_TM0_HIGH_THR_MASK                                                                  (0x7FFFF << RTL9310_TM0_CTRL6_TM0_HIGH_THR_OFFSET)

#define RTL9310_TM0_CTRL7_ADDR                                                                                 (0x9C)
  #define RTL9310_TM0_CTRL7_TM0_LOWCMP_EN_OFFSET                                                               (19)
  #define RTL9310_TM0_CTRL7_TM0_LOWCMP_EN_MASK                                                                 (0x1 << RTL9310_TM0_CTRL7_TM0_LOWCMP_EN_OFFSET)
  #define RTL9310_TM0_CTRL7_TM0_LOW_THR_OFFSET                                                                 (0)
  #define RTL9310_TM0_CTRL7_TM0_LOW_THR_MASK                                                                   (0x7FFFF << RTL9310_TM0_CTRL7_TM0_LOW_THR_OFFSET)

#define RTL9310_TM1_CTRL0_ADDR                                                                                 (0x8200)
  #define RTL9310_TM1_CTRL0_REG_A_OFFSET                                                                       (0)
  #define RTL9310_TM1_CTRL0_REG_A_MASK                                                                         (0x1FFFFFFF << RTL9310_TM1_CTRL0_REG_A_OFFSET)

#define RTL9310_TM1_CTRL1_ADDR                                                                                 (0x8204)
  #define RTL9310_TM1_CTRL1_REG_B_OFFSET                                                                       (10)
  #define RTL9310_TM1_CTRL1_REG_B_MASK                                                                         (0x3FFFFF << RTL9310_TM1_CTRL1_REG_B_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_ADC_CLK_SEL_OFFSET                                                             (7)
  #define RTL9310_TM1_CTRL1_REG_ADC_CLK_SEL_MASK                                                               (0x7 << RTL9310_TM1_CTRL1_REG_ADC_CLK_SEL_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_CALBRTN_EN_OFFSET                                                              (6)
  #define RTL9310_TM1_CTRL1_REG_CALBRTN_EN_MASK                                                                (0x1 << RTL9310_TM1_CTRL1_REG_CALBRTN_EN_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_BAIS_CHOP_EN_OFFSET                                                            (5)
  #define RTL9310_TM1_CTRL1_REG_BAIS_CHOP_EN_MASK                                                              (0x1 << RTL9310_TM1_CTRL1_REG_BAIS_CHOP_EN_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_ADC_CHOP_EN_OFFSET                                                             (4)
  #define RTL9310_TM1_CTRL1_REG_ADC_CHOP_EN_MASK                                                               (0x1 << RTL9310_TM1_CTRL1_REG_ADC_CHOP_EN_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_CLK_SRC_SEL_OFFSET                                                             (3)
  #define RTL9310_TM1_CTRL1_REG_CLK_SRC_SEL_MASK                                                               (0x1 << RTL9310_TM1_CTRL1_REG_CLK_SRC_SEL_OFFSET)
  #define RTL9310_TM1_CTRL1_REG_ADC_OSR_SEL_OFFSET                                                             (0)
  #define RTL9310_TM1_CTRL1_REG_ADC_OSR_SEL_MASK                                                               (0x7 << RTL9310_TM1_CTRL1_REG_ADC_OSR_SEL_OFFSET)

#define RTL9310_TM1_CTRL2_ADDR                                                                                 (0x8208)
  #define RTL9310_TM1_CTRL2_REG_FLTR_EDG_SEL_OFFSET                                                            (30)
  #define RTL9310_TM1_CTRL2_REG_FLTR_EDG_SEL_MASK                                                              (0x1 << RTL9310_TM1_CTRL2_REG_FLTR_EDG_SEL_OFFSET)
  #define RTL9310_TM1_CTRL2_REG_HOLD_EN_OFFSET                                                                 (29)
  #define RTL9310_TM1_CTRL2_REG_HOLD_EN_MASK                                                                   (0x1 << RTL9310_TM1_CTRL2_REG_HOLD_EN_OFFSET)
  #define RTL9310_TM1_CTRL2_REG_DIGT_ORDER_SEL_OFFSET                                                          (28)
  #define RTL9310_TM1_CTRL2_REG_DIGT_ORDER_SEL_MASK                                                            (0x1 << RTL9310_TM1_CTRL2_REG_DIGT_ORDER_SEL_OFFSET)
  #define RTL9310_TM1_CTRL2_REG_DC_OFFEST_OFFSET                                                               (6)
  #define RTL9310_TM1_CTRL2_REG_DC_OFFEST_MASK                                                                 (0x3FFFFF << RTL9310_TM1_CTRL2_REG_DC_OFFEST_OFFSET)
  #define RTL9310_TM1_CTRL2_REG_PWR_SEL_OFFSET                                                                 (5)
  #define RTL9310_TM1_CTRL2_REG_PWR_SEL_MASK                                                                   (0x1 << RTL9310_TM1_CTRL2_REG_PWR_SEL_OFFSET)

#define RTL9310_TM1_CTRL3_ADDR                                                                                 (0x820C)
  #define RTL9310_TM1_CTRL3_REG_R_OFFSET                                                                       (8)
  #define RTL9310_TM1_CTRL3_REG_R_MASK                                                                         (0xFFFFFF << RTL9310_TM1_CTRL3_REG_R_OFFSET)
  #define RTL9310_TM1_CTRL3_REG_OP_CUR_SEL_OFFSET                                                              (6)
  #define RTL9310_TM1_CTRL3_REG_OP_CUR_SEL_MASK                                                                (0x3 << RTL9310_TM1_CTRL3_REG_OP_CUR_SEL_OFFSET)
  #define RTL9310_TM1_CTRL3_REG_HOLD_DLY_OFFSET                                                                (4)
  #define RTL9310_TM1_CTRL3_REG_HOLD_DLY_MASK                                                                  (0x3 << RTL9310_TM1_CTRL3_REG_HOLD_DLY_OFFSET)
  #define RTL9310_TM1_CTRL3_REG_OSC_CUR_SEL_OFFSET                                                             (2)
  #define RTL9310_TM1_CTRL3_REG_OSC_CUR_SEL_MASK                                                               (0x3 << RTL9310_TM1_CTRL3_REG_OSC_CUR_SEL_OFFSET)
  #define RTL9310_TM1_CTRL3_REG_OUT_RESOL_SEL_OFFSET                                                           (0)
  #define RTL9310_TM1_CTRL3_REG_OUT_RESOL_SEL_MASK                                                             (0x3 << RTL9310_TM1_CTRL3_REG_OUT_RESOL_SEL_OFFSET)

#define RTL9310_TM1_CTRL4_ADDR                                                                                 (0x8210)
  #define RTL9310_TM1_CTRL4_REG_RSTB_OFFSET                                                                    (31)
  #define RTL9310_TM1_CTRL4_REG_RSTB_MASK                                                                      (0x1 << RTL9310_TM1_CTRL4_REG_RSTB_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_SDM_TEST_OFFSET                                                                (30)
  #define RTL9310_TM1_CTRL4_REG_SDM_TEST_MASK                                                                  (0x1 << RTL9310_TM1_CTRL4_REG_SDM_TEST_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_SDM_TEST_EN_OFFSET                                                             (29)
  #define RTL9310_TM1_CTRL4_REG_SDM_TEST_EN_MASK                                                               (0x1 << RTL9310_TM1_CTRL4_REG_SDM_TEST_EN_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_TEST_EN_OFFSET                                                                 (28)
  #define RTL9310_TM1_CTRL4_REG_TEST_EN_MASK                                                                   (0x1 << RTL9310_TM1_CTRL4_REG_TEST_EN_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_VCM_SEL_OFFSET                                                                 (25)
  #define RTL9310_TM1_CTRL4_REG_VCM_SEL_MASK                                                                   (0x7 << RTL9310_TM1_CTRL4_REG_VCM_SEL_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_VBE_BIAS_SEL_OFFSET                                                            (23)
  #define RTL9310_TM1_CTRL4_REG_VBE_BIAS_SEL_MASK                                                              (0x3 << RTL9310_TM1_CTRL4_REG_VBE_BIAS_SEL_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_CHOP_FREQ_SEL_OFFSET                                                           (12)
  #define RTL9310_TM1_CTRL4_REG_CHOP_FREQ_SEL_MASK                                                             (0x7FF << RTL9310_TM1_CTRL4_REG_CHOP_FREQ_SEL_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_BIAS_DEM_SEL_OFFSET                                                            (2)
  #define RTL9310_TM1_CTRL4_REG_BIAS_DEM_SEL_MASK                                                              (0x1 << RTL9310_TM1_CTRL4_REG_BIAS_DEM_SEL_OFFSET)
  #define RTL9310_TM1_CTRL4_REG_TD_WREP_EDGE_SEL_OFFSET                                                        (0)
  #define RTL9310_TM1_CTRL4_REG_TD_WREP_EDGE_SEL_MASK                                                          (0x1 << RTL9310_TM1_CTRL4_REG_TD_WREP_EDGE_SEL_OFFSET)

#define RTL9310_TM1_CTRL5_ADDR                                                                                 (0x8214)
  #define RTL9310_TM1_CTRL5_REG_S_OFFSET                                                                       (0)
  #define RTL9310_TM1_CTRL5_REG_S_MASK                                                                         (0x7FFFFF << RTL9310_TM1_CTRL5_REG_S_OFFSET)

#define RTL9310_TM1_CTRL6_ADDR                                                                                 (0x8218)
  #define RTL9310_TM1_CTRL6_TM1_HIGHCMP_EN_OFFSET                                                              (19)
  #define RTL9310_TM1_CTRL6_TM1_HIGHCMP_EN_MASK                                                                (0x1 << RTL9310_TM1_CTRL6_TM1_HIGHCMP_EN_OFFSET)
  #define RTL9310_TM1_CTRL6_TM1_HIGH_THR_OFFSET                                                                (0)
  #define RTL9310_TM1_CTRL6_TM1_HIGH_THR_MASK                                                                  (0x7FFFF << RTL9310_TM1_CTRL6_TM1_HIGH_THR_OFFSET)

#define RTL9310_TM1_CTRL7_ADDR                                                                                 (0x821C)
  #define RTL9310_TM1_CTRL7_TM1_LOWCMP_EN_OFFSET                                                               (19)
  #define RTL9310_TM1_CTRL7_TM1_LOWCMP_EN_MASK                                                                 (0x1 << RTL9310_TM1_CTRL7_TM1_LOWCMP_EN_OFFSET)
  #define RTL9310_TM1_CTRL7_TM1_LOW_THR_OFFSET                                                                 (0)
  #define RTL9310_TM1_CTRL7_TM1_LOW_THR_MASK                                                                   (0x7FFFF << RTL9310_TM1_CTRL7_TM1_LOW_THR_OFFSET)

#define RTL9310_TM0_RESULT0_ADDR                                                                               (0xA0)
  #define RTL9310_TM0_RESULT0_CT_OUT_OFFSET                                                                    (0)
  #define RTL9310_TM0_RESULT0_CT_OUT_MASK                                                                      (0x7FFFF << RTL9310_TM0_RESULT0_CT_OUT_OFFSET)

#define RTL9310_TM0_RESULT1_ADDR                                                                               (0xA4)
  #define RTL9310_TM0_RESULT1_U_OUT_OFFSET                                                                     (0)
  #define RTL9310_TM0_RESULT1_U_OUT_MASK                                                                       (0x3FFFFF << RTL9310_TM0_RESULT1_U_OUT_OFFSET)

#define RTL9310_TM0_RESULT2_ADDR                                                                               (0xA8)
  #define RTL9310_TM0_RESULT2_TM0_MAX_OFFSET                                                                   (0)
  #define RTL9310_TM0_RESULT2_TM0_MAX_MASK                                                                     (0x7FFFF << RTL9310_TM0_RESULT2_TM0_MAX_OFFSET)

#define RTL9310_TM0_RESULT3_ADDR                                                                               (0xAC)
  #define RTL9310_TM0_RESULT3_TM0_MIN_OFFSET                                                                   (0)
  #define RTL9310_TM0_RESULT3_TM0_MIN_MASK                                                                     (0x7FFFF << RTL9310_TM0_RESULT3_TM0_MIN_OFFSET)

#define RTL9310_TM1_RESULT0_ADDR                                                                               (0x8220)
  #define RTL9310_TM1_RESULT0_CT_OUT_OFFSET                                                                    (0)
  #define RTL9310_TM1_RESULT0_CT_OUT_MASK                                                                      (0x7FFFF << RTL9310_TM1_RESULT0_CT_OUT_OFFSET)

#define RTL9310_TM1_RESULT1_ADDR                                                                               (0x8224)
  #define RTL9310_TM1_RESULT1_U_OUT_OFFSET                                                                     (0)
  #define RTL9310_TM1_RESULT1_U_OUT_MASK                                                                       (0x3FFFFF << RTL9310_TM1_RESULT1_U_OUT_OFFSET)

#define RTL9310_TM1_RESULT2_ADDR                                                                               (0x8228)
  #define RTL9310_TM1_RESULT2_TM1_MAX_OFFSET                                                                   (0)
  #define RTL9310_TM1_RESULT2_TM1_MAX_MASK                                                                     (0x7FFFF << RTL9310_TM1_RESULT2_TM1_MAX_OFFSET)

#define RTL9310_TM1_RESULT3_ADDR                                                                               (0x822C)
  #define RTL9310_TM1_RESULT3_TM1_MIN_OFFSET                                                                   (0)
  #define RTL9310_TM1_RESULT3_TM1_MIN_MASK                                                                     (0x7FFFF << RTL9310_TM1_RESULT3_TM1_MIN_OFFSET)

#define RTL9310_GLB_DEBUG_SELECT_ADDR                                                                          (0x1334)
  #define RTL9310_GLB_DEBUG_SELECT_DBG_SELECT_OFFSET                                                           (0)
  #define RTL9310_GLB_DEBUG_SELECT_DBG_SELECT_MASK                                                             (0xFFFFFFFF << RTL9310_GLB_DEBUG_SELECT_DBG_SELECT_OFFSET)

#define RTL9310_GLB_DEBUG_DATA_ADDR                                                                            (0x1338)
  #define RTL9310_GLB_DEBUG_DATA_DBG_DATA_OFFSET                                                               (0)
  #define RTL9310_GLB_DEBUG_DATA_DBG_DATA_MASK                                                                 (0xFFFFFFFF << RTL9310_GLB_DEBUG_DATA_DBG_DATA_OFFSET)

#define RTL9310_GLB_DEBUG_ENABLE_ADDR                                                                          (0x133C)
  #define RTL9310_GLB_DEBUG_ENABLE_DBG_OUT_EN_OFFSET                                                           (0)
  #define RTL9310_GLB_DEBUG_ENABLE_DBG_OUT_EN_MASK                                                             (0x1 << RTL9310_GLB_DEBUG_ENABLE_DBG_OUT_EN_OFFSET)

#define RTL9310_GLB_DEBUG_PIN_EN_ADDR                                                                          (0x1340)
  #define RTL9310_GLB_DEBUG_PIN_EN_DBG_OUT_PIN_EN_OFFSET                                                       (0)
  #define RTL9310_GLB_DEBUG_PIN_EN_DBG_OUT_PIN_EN_MASK                                                         (0xFFFFFFFF << RTL9310_GLB_DEBUG_PIN_EN_DBG_OUT_PIN_EN_OFFSET)

#define RTL9310_VOLT_PROB_CTRL_ADDR                                                                            (0x1344)
  #define RTL9310_VOLT_PROB_CTRL_CFG_VOLT_PROB_OE_OFFSET                                                       (0)
  #define RTL9310_VOLT_PROB_CTRL_CFG_VOLT_PROB_OE_MASK                                                         (0x1 << RTL9310_VOLT_PROB_CTRL_CFG_VOLT_PROB_OE_OFFSET)

#define RTL9310_EFUSE_CHK_RSLT_CTRL_ADDR                                                                       (0x1348)
  #define RTL9310_EFUSE_CHK_RSLT_CTRL_EFUSE_CHK_RSLT_OFFSET                                                    (0)
  #define RTL9310_EFUSE_CHK_RSLT_CTRL_EFUSE_CHK_RSLT_MASK                                                      (0x3 << RTL9310_EFUSE_CHK_RSLT_CTRL_EFUSE_CHK_RSLT_OFFSET)

#define RTL9310_EFUSE_RIR0_DATA_CTRL_RSVD_ADDR                                                                 (0x134C)
  #define RTL9310_EFUSE_RIR0_DATA_CTRL_RSVD_EFUSE_DUMY_OFFSET                                                  (0)
  #define RTL9310_EFUSE_RIR0_DATA_CTRL_RSVD_EFUSE_DUMY_MASK                                                    (0xFFFFFFFF << RTL9310_EFUSE_RIR0_DATA_CTRL_RSVD_EFUSE_DUMY_OFFSET)

#define RTL9310_EFUSE_RIR1_DATA_CTRL_RSVD_ADDR                                                                 (0x1350)
  #define RTL9310_EFUSE_RIR1_DATA_CTRL_RSVD_EFUSE_DUMY_OFFSET                                                  (0)
  #define RTL9310_EFUSE_RIR1_DATA_CTRL_RSVD_EFUSE_DUMY_MASK                                                    (0xFFFFFFFF << RTL9310_EFUSE_RIR1_DATA_CTRL_RSVD_EFUSE_DUMY_OFFSET)

#define RTL9310_GLB_DEBUG_DATA_VALUE_ADDR                                                                      (0x1354)
  #define RTL9310_GLB_DEBUG_DATA_VALUE_DBG_DATA_VALUE_OFFSET                                                   (0)
  #define RTL9310_GLB_DEBUG_DATA_VALUE_DBG_DATA_VALUE_MASK                                                     (0xFFFFFFFF << RTL9310_GLB_DEBUG_DATA_VALUE_DBG_DATA_VALUE_OFFSET)

/*
 * Feature: NIC & DMA
 */
#define RTL9310_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x800 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9310_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9310_DMA_IF_RX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9310_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x880 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9310_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9310_DMA_IF_RX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9310_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR(index)                                                      (0x900 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET                                                    (0)
  #define RTL9310_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_MASK                                                      (0xFFFFFFFF << RTL9310_DMA_IF_TX_BASE_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9310_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR(index)                                                       (0x908 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET                                                     (0)
  #define RTL9310_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_MASK                                                       (0xFFFFFFFF << RTL9310_DMA_IF_TX_CUR_DESC_ADDR_CTRL_ADDR_OFFSET)

#define RTL9310_DMA_IF_INTR_RX_RUNOUT_MSK_ADDR                                                                 (0x910)
  #define RTL9310_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9310_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9310_DMA_IF_INTR_RX_RUNOUT_MSK_RX_RUN_OUT_OFFSET)

#define RTL9310_DMA_IF_INTR_RX_DONE_MSK_ADDR                                                                   (0x914)
  #define RTL9310_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET                                                       (0)
  #define RTL9310_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9310_DMA_IF_INTR_RX_DONE_MSK_RX_DONE_OFFSET)

#define RTL9310_DMA_IF_INTR_TX_DONE_MSK_ADDR                                                                   (0x918)
  #define RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_MASK                                                     (0x3 << RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_ALL_DONE_OFFSET)
  #define RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET                                                       (0)
  #define RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_MASK                                                         (0x3 << RTL9310_DMA_IF_INTR_TX_DONE_MSK_TX_DONE_OFFSET)

#define RTL9310_DMA_IF_INTR_RX_RUNOUT_STS_ADDR                                                                 (0x91C)
  #define RTL9310_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET                                                  (0)
  #define RTL9310_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_MASK                                                    (0xFFFFFFFF << RTL9310_DMA_IF_INTR_RX_RUNOUT_STS_RX_RUN_OUT_OFFSET)

#define RTL9310_DMA_IF_INTR_RX_DONE_STS_ADDR                                                                   (0x920)
  #define RTL9310_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET                                                       (0)
  #define RTL9310_DMA_IF_INTR_RX_DONE_STS_RX_DONE_MASK                                                         (0xFFFFFFFF << RTL9310_DMA_IF_INTR_RX_DONE_STS_RX_DONE_OFFSET)

#define RTL9310_DMA_IF_INTR_TX_DONE_STS_ADDR                                                                   (0x924)
  #define RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET                                                   (2)
  #define RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_MASK                                                     (0x3 << RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_ALL_DONE_OFFSET)
  #define RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET                                                       (0)
  #define RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_DONE_MASK                                                         (0x3 << RTL9310_DMA_IF_INTR_TX_DONE_STS_TX_DONE_OFFSET)

#define RTL9310_DMA_IF_CTRL_ADDR                                                                               (0x928)
  #define RTL9310_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET                                                           (16)
  #define RTL9310_DMA_IF_CTRL_RX_TRUNCATE_LEN_MASK                                                             (0x3FFF << RTL9310_DMA_IF_CTRL_RX_TRUNCATE_LEN_OFFSET)
  #define RTL9310_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET                                                            (6)
  #define RTL9310_DMA_IF_CTRL_RX_TRUNCATE_EN_MASK                                                              (0x1 << RTL9310_DMA_IF_CTRL_RX_TRUNCATE_EN_OFFSET)
  #define RTL9310_DMA_IF_CTRL_TX_EN_OFFSET                                                                     (5)
  #define RTL9310_DMA_IF_CTRL_TX_EN_MASK                                                                       (0x1 << RTL9310_DMA_IF_CTRL_TX_EN_OFFSET)
  #define RTL9310_DMA_IF_CTRL_RX_EN_OFFSET                                                                     (4)
  #define RTL9310_DMA_IF_CTRL_RX_EN_MASK                                                                       (0x1 << RTL9310_DMA_IF_CTRL_RX_EN_OFFSET)
  #define RTL9310_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET                                                             (3)
  #define RTL9310_DMA_IF_CTRL_TX_HIGH_FETCH_MASK                                                               (0x1 << RTL9310_DMA_IF_CTRL_TX_HIGH_FETCH_OFFSET)
  #define RTL9310_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET                                                              (2)
  #define RTL9310_DMA_IF_CTRL_TX_LOW_FETCH_MASK                                                                (0x1 << RTL9310_DMA_IF_CTRL_TX_LOW_FETCH_OFFSET)
  #define RTL9310_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET                                                              (1)
  #define RTL9310_DMA_IF_CTRL_TX_HIGH_BUSY_MASK                                                                (0x1 << RTL9310_DMA_IF_CTRL_TX_HIGH_BUSY_OFFSET)
  #define RTL9310_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET                                                               (0)
  #define RTL9310_DMA_IF_CTRL_TX_LOW_BUSY_MASK                                                                 (0x1 << RTL9310_DMA_IF_CTRL_TX_LOW_BUSY_OFFSET)

#define RTL9310_DMA_IF_PKT_CTRL_ADDR                                                                           (0x4858)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_ETAG_PKT_FMT_OFFSET                                                     (6)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_ETAG_PKT_FMT_MASK                                                       (0x1 << RTL9310_DMA_IF_PKT_CTRL_TRAP_ETAG_PKT_FMT_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_ETAG_PKT_FMT_OFFSET                                                      (5)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_ETAG_PKT_FMT_MASK                                                        (0x1 << RTL9310_DMA_IF_PKT_CTRL_FWD_ETAG_PKT_FMT_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET                                                          (4)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_MASK                                                            (0x1 << RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_TAG_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET                                                           (3)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_TAG_MASK                                                             (0x1 << RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_TAG_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET                                                          (2)
  #define RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_MASK                                                            (0x1 << RTL9310_DMA_IF_PKT_CTRL_TRAP_PKT_FMT_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET                                                           (1)
  #define RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_FMT_MASK                                                             (0x1 << RTL9310_DMA_IF_PKT_CTRL_FWD_PKT_FMT_OFFSET)
  #define RTL9310_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET                                                          (0)
  #define RTL9310_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_MASK                                                            (0x1 << RTL9310_DMA_IF_PKT_CTRL_PKT_VLAN_FMT_OFFSET)

#define RTL9310_DMA_IF_RX_RING_SIZE_ADDR(index)                                                                (0x2080 + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9310_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9310_DMA_IF_RX_RING_SIZE_SIZE_MASK(index)                                                         (0x3FF << RTL9310_DMA_IF_RX_RING_SIZE_SIZE_OFFSET(index))

#define RTL9310_DMA_IF_RX_RING_CNTR_ADDR(index)                                                                (0x20AC + (((index / 3) << 2))) /* index: 0-31 */
  #define RTL9310_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index)                                                       ((index % 0x3) * 10)
  #define RTL9310_DMA_IF_RX_RING_CNTR_CNTR_MASK(index)                                                         (0x3FF << RTL9310_DMA_IF_RX_RING_CNTR_CNTR_OFFSET(index))

#define RTL9310_DMA_IF_PHYSICAL_ADDR_MSK_ADDR                                                                  (0x92C)
  #define RTL9310_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET                                                          (0)
  #define RTL9310_DMA_IF_PHYSICAL_ADDR_MSK_MSK_MASK                                                            (0xFFFFFFFF << RTL9310_DMA_IF_PHYSICAL_ADDR_MSK_MSK_OFFSET)

#define RTL9310_MBIST_NIC_W_ADDR                                                                               (0x930)
  #define RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_02_OFFSET                                                    (3)
  #define RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_02_MASK                                                      (0x1 << RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_02_OFFSET)
  #define RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_01_OFFSET                                                    (2)
  #define RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_01_MASK                                                      (0x1 << RTL9310_MBIST_NIC_W_CFG_DRF_TEST_RESUME_01_OFFSET)
  #define RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_02_OFFSET                                                          (1)
  #define RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_02_MASK                                                            (0x1 << RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_02_OFFSET)
  #define RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_01_OFFSET                                                          (0)
  #define RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_01_MASK                                                            (0x1 << RTL9310_MBIST_NIC_W_CFG_BIST_RSTN_01_OFFSET)

#define RTL9310_MBIST_NIC_R_ADDR                                                                               (0x934)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_02_OFFSET                                                    (14)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_02_MASK                                                      (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_02_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_02_OFFSET                                                      (13)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_02_MASK                                                        (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_02_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_02_OFFSET                                                          (12)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_02_MASK                                                            (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_02_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_02_OFFSET                                                      (11)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_02_MASK                                                        (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_02_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_02_OFFSET                                                          (10)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_02_MASK                                                            (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_DONE_02_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_01_OFFSET                                                    (9)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_01_MASK                                                      (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_01_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_01_OFFSET                                                      (8)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_01_MASK                                                        (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_01_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_01_OFFSET                                                          (7)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_01_MASK                                                            (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_01_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_01_OFFSET                                                      (6)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_01_MASK                                                        (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_01_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_01_OFFSET                                                          (5)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_01_MASK                                                            (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_DONE_01_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_OFFSET                                                       (4)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_MASK                                                         (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_START_PAUSE_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_OFFSET                                                         (3)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_MASK                                                           (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_OFFSET                                                             (2)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_OFFSET                                                         (1)
  #define RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_NIC_R_NIC_DRF_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_OFFSET                                                             (0)
  #define RTL9310_MBIST_NIC_R_NIC_BIST_DONE_MASK                                                               (0x1 << RTL9310_MBIST_NIC_R_NIC_BIST_DONE_OFFSET)

#define RTL9310_NIC_RING_DUMMYREAD_EN_ADDR                                                                     (0x938)
  #define RTL9310_NIC_RING_DUMMYREAD_EN_EN_OFFSET                                                              (0)
  #define RTL9310_NIC_RING_DUMMYREAD_EN_EN_MASK                                                                (0x1 << RTL9310_NIC_RING_DUMMYREAD_EN_EN_OFFSET)

#define RTL9310_NIC_RDMA_CNT_SEL_ADDR                                                                          (0x93C)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET                                                   (6)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_MASK                                                     (0x1 << RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_RX_READY_F_OFFSET)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET                                                   (5)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_MASK                                                     (0x1 << RTL9310_NIC_RDMA_CNT_SEL_CFG_FRC_TX_READY_F_OFFSET)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET                                                     (0)
  #define RTL9310_NIC_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_MASK                                                       (0x1F << RTL9310_NIC_RDMA_CNT_SEL_CFG_RDMA_CNT_SEL_OFFSET)

#define RTL9310_NICDBG_SEL_0_ADDR                                                                              (0x940)
  #define RTL9310_NICDBG_SEL_0_CFG_NICDBG_SEL_0_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_0_CFG_NICDBG_SEL_0_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_0_CFG_NICDBG_SEL_0_OFFSET)

#define RTL9310_NICDBG_SEL_1_ADDR                                                                              (0x944)
  #define RTL9310_NICDBG_SEL_1_CFG_NICDBG_SEL_1_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_1_CFG_NICDBG_SEL_1_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_1_CFG_NICDBG_SEL_1_OFFSET)

#define RTL9310_NICDBG_SEL_2_ADDR                                                                              (0x948)
  #define RTL9310_NICDBG_SEL_2_CFG_NICDBG_SEL_2_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_2_CFG_NICDBG_SEL_2_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_2_CFG_NICDBG_SEL_2_OFFSET)

#define RTL9310_NICDBG_SEL_3_ADDR                                                                              (0x94C)
  #define RTL9310_NICDBG_SEL_3_CFG_NICDBG_SEL_3_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_3_CFG_NICDBG_SEL_3_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_3_CFG_NICDBG_SEL_3_OFFSET)

#define RTL9310_NICDBG_SEL_4_ADDR                                                                              (0x950)
  #define RTL9310_NICDBG_SEL_4_CFG_NICDBG_SEL_4_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_4_CFG_NICDBG_SEL_4_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_4_CFG_NICDBG_SEL_4_OFFSET)

#define RTL9310_NICDBG_SEL_5_ADDR                                                                              (0x954)
  #define RTL9310_NICDBG_SEL_5_CFG_NICDBG_SEL_5_OFFSET                                                         (0)
  #define RTL9310_NICDBG_SEL_5_CFG_NICDBG_SEL_5_MASK                                                           (0xFFFFFFFF << RTL9310_NICDBG_SEL_5_CFG_NICDBG_SEL_5_OFFSET)

#define RTL9310_NICDBG_RD_ADDR                                                                                 (0x958)
  #define RTL9310_NICDBG_RD_CFG_NICDBG_RD_OFFSET                                                               (0)
  #define RTL9310_NICDBG_RD_CFG_NICDBG_RD_MASK                                                                 (0xFFFFFFFF << RTL9310_NICDBG_RD_CFG_NICDBG_RD_OFFSET)

#define RTL9310_NICDBG_TEST_ADDR                                                                               (0x95C)
  #define RTL9310_NICDBG_TEST_CFG_NICDBG_TEST_OFFSET                                                           (0)
  #define RTL9310_NICDBG_TEST_CFG_NICDBG_TEST_MASK                                                             (0xFFFFFFFF << RTL9310_NICDBG_TEST_CFG_NICDBG_TEST_OFFSET)

#define RTL9310_DMA_IF_RX_RING_CNTR_FLAG_ADDR(port)                                                            (0x20D8 + (((port >> 5) << 2))) /* port: 0-31 */
  #define RTL9310_DMA_IF_RX_RING_CNTR_FLAG_FLAG_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_DMA_IF_RX_RING_CNTR_FLAG_FLAG_MASK(port)                                                     (0x1 << RTL9310_DMA_IF_RX_RING_CNTR_FLAG_FLAG_OFFSET(port))

#define RTL9310_NIC_DBGMUX_SEL_0_ADDR                                                                          (0x960)
  #define RTL9310_NIC_DBGMUX_SEL_0_CFG_NIC_DBGBIT_SEL_OFFSET                                                   (0)
  #define RTL9310_NIC_DBGMUX_SEL_0_CFG_NIC_DBGBIT_SEL_MASK                                                     (0xFFFFFFFF << RTL9310_NIC_DBGMUX_SEL_0_CFG_NIC_DBGBIT_SEL_OFFSET)

#define RTL9310_NIC_DBGMUX_SEL_1_ADDR                                                                          (0x964)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_START_OFFSET                                                    (24)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_START_MASK                                                      (0x1 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_START_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_MODE_OFFSET                                                         (22)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_MODE_MASK                                                           (0x3 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_MODE_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_BSEL_OFFSET                                                         (20)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_BSEL_MASK                                                           (0x3 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_BSEL_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_SRATE_OFFSET                                                        (17)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_SRATE_MASK                                                          (0x7 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_SRATE_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_MG_OFFSET                                                       (16)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_MG_MASK                                                         (0x1 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_MG_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_TYPE_OFFSET                                                     (14)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_TYPE_MASK                                                       (0x3 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_TYPE_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_PTR_OFFSET                                                      (9)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_PTR_MASK                                                        (0x1F << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_PTR_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_EN_OFFSET                                                       (8)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_EN_MASK                                                         (0x1 << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_CLK_EN_OFFSET)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_SEL_BLK_OFFSET                                                  (0)
  #define RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_SEL_BLK_MASK                                                    (0xFF << RTL9310_NIC_DBGMUX_SEL_1_CFG_NIC_DBG_SEL_BLK_OFFSET)

#define RTL9310_NIC_DBGMUX_SEL_2_ADDR                                                                          (0x968)
  #define RTL9310_NIC_DBGMUX_SEL_2_CFG_NIC_DBG_MSK_OFFSET                                                      (0)
  #define RTL9310_NIC_DBGMUX_SEL_2_CFG_NIC_DBG_MSK_MASK                                                        (0xFFFFFFFF << RTL9310_NIC_DBGMUX_SEL_2_CFG_NIC_DBG_MSK_OFFSET)

#define RTL9310_NIC_DBGMUX_SEL_3_ADDR                                                                          (0x96C)
  #define RTL9310_NIC_DBGMUX_SEL_3_CFG_NIC_CMP_VAL_OFFSET                                                      (0)
  #define RTL9310_NIC_DBGMUX_SEL_3_CFG_NIC_CMP_VAL_MASK                                                        (0xFFFFFFFF << RTL9310_NIC_DBGMUX_SEL_3_CFG_NIC_CMP_VAL_OFFSET)

#define RTL9310_NIC_DRIVER_READY_ADDR                                                                          (0x970)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_7_OFFSET                                               (7)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_7_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_7_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_6_OFFSET                                               (6)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_6_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_6_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_5_OFFSET                                               (5)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_5_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_5_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_4_OFFSET                                               (4)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_4_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_4_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_3_OFFSET                                               (3)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_3_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_3_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_2_OFFSET                                               (2)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_2_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_2_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_1_OFFSET                                               (1)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_1_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_1_OFFSET)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_0_OFFSET                                               (0)
  #define RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_0_MASK                                                 (0x1 << RTL9310_NIC_DRIVER_READY_CFG_NIC_DRIVER_READY_0_OFFSET)

#define RTL9310_NIC_DBG_DT_0_ADDR                                                                              (0x974)
  #define RTL9310_NIC_DBG_DT_0_NIC_DBG_DT_0_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_0_NIC_DBG_DT_0_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_0_NIC_DBG_DT_0_OFFSET)

#define RTL9310_NIC_DBG_DT_1_ADDR                                                                              (0x978)
  #define RTL9310_NIC_DBG_DT_1_NIC_DBG_DT_1_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_1_NIC_DBG_DT_1_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_1_NIC_DBG_DT_1_OFFSET)

#define RTL9310_NIC_DBG_DT_2_ADDR                                                                              (0x97C)
  #define RTL9310_NIC_DBG_DT_2_NIC_DBG_DT_2_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_2_NIC_DBG_DT_2_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_2_NIC_DBG_DT_2_OFFSET)

#define RTL9310_NIC_DBG_DT_3_ADDR                                                                              (0x980)
  #define RTL9310_NIC_DBG_DT_3_NIC_DBG_DT_3_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_3_NIC_DBG_DT_3_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_3_NIC_DBG_DT_3_OFFSET)

#define RTL9310_NIC_DBG_DT_4_ADDR                                                                              (0x984)
  #define RTL9310_NIC_DBG_DT_4_NIC_DBG_DT_4_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_4_NIC_DBG_DT_4_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_4_NIC_DBG_DT_4_OFFSET)

#define RTL9310_NIC_DBG_DT_5_ADDR                                                                              (0x988)
  #define RTL9310_NIC_DBG_DT_5_NIC_DBG_DT_5_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_5_NIC_DBG_DT_5_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_5_NIC_DBG_DT_5_OFFSET)

#define RTL9310_NIC_DBG_DT_6_ADDR                                                                              (0x98C)
  #define RTL9310_NIC_DBG_DT_6_NIC_DBG_DT_6_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_6_NIC_DBG_DT_6_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_6_NIC_DBG_DT_6_OFFSET)

#define RTL9310_NIC_DBG_DT_7_ADDR                                                                              (0x990)
  #define RTL9310_NIC_DBG_DT_7_NIC_DBG_DT_7_OFFSET                                                             (0)
  #define RTL9310_NIC_DBG_DT_7_NIC_DBG_DT_7_MASK                                                               (0xFFFFFFFF << RTL9310_NIC_DBG_DT_7_NIC_DBG_DT_7_OFFSET)

#define RTL9310_NIC_DBG_OUT_CUR_ADDR                                                                           (0x994)
  #define RTL9310_NIC_DBG_OUT_CUR_NIC_DBG_OUT_CUR_OFFSET                                                       (0)
  #define RTL9310_NIC_DBG_OUT_CUR_NIC_DBG_OUT_CUR_MASK                                                         (0xFFFFFFFF << RTL9310_NIC_DBG_OUT_CUR_NIC_DBG_OUT_CUR_OFFSET)

#define RTL9310_NIC_DBG_OUT_ADDR                                                                               (0x998)
  #define RTL9310_NIC_DBG_OUT_NIC_DBG_OUT_OFFSET                                                               (0)
  #define RTL9310_NIC_DBG_OUT_NIC_DBG_OUT_MASK                                                                 (0xFFFFFFFF << RTL9310_NIC_DBG_OUT_NIC_DBG_OUT_OFFSET)

#define RTL9310_NIC_RX_SOP_CNT_ADDR                                                                            (0x99C)
  #define RTL9310_NIC_RX_SOP_CNT_NICRX_SOP_CNT_OFFSET                                                          (0)
  #define RTL9310_NIC_RX_SOP_CNT_NICRX_SOP_CNT_MASK                                                            (0xFFFFFFFF << RTL9310_NIC_RX_SOP_CNT_NICRX_SOP_CNT_OFFSET)

#define RTL9310_NIC_RX_EOP_CNT_ADDR                                                                            (0x9A0)
  #define RTL9310_NIC_RX_EOP_CNT_NICRX_EOP_CNT_OFFSET                                                          (0)
  #define RTL9310_NIC_RX_EOP_CNT_NICRX_EOP_CNT_MASK                                                            (0xFFFFFFFF << RTL9310_NIC_RX_EOP_CNT_NICRX_EOP_CNT_OFFSET)

#define RTL9310_NIC_TX_SOP_CNT_ADDR                                                                            (0x9A4)
  #define RTL9310_NIC_TX_SOP_CNT_NICTX_SOP_CNT_OFFSET                                                          (0)
  #define RTL9310_NIC_TX_SOP_CNT_NICTX_SOP_CNT_MASK                                                            (0xFFFFFFFF << RTL9310_NIC_TX_SOP_CNT_NICTX_SOP_CNT_OFFSET)

#define RTL9310_NIC_TX_EOP_CNT_ADDR                                                                            (0x9A8)
  #define RTL9310_NIC_TX_EOP_CNT_NICTX_EOP_CNT_OFFSET                                                          (0)
  #define RTL9310_NIC_TX_EOP_CNT_NICTX_EOP_CNT_MASK                                                            (0xFFFFFFFF << RTL9310_NIC_TX_EOP_CNT_NICTX_EOP_CNT_OFFSET)

#define RTL9310_NIC_L2MSG_CNT_ADDR                                                                             (0x9AC)
  #define RTL9310_NIC_L2MSG_CNT_NICMG_CNT_OFFSET                                                               (0)
  #define RTL9310_NIC_L2MSG_CNT_NICMG_CNT_MASK                                                                 (0xFFFFFFFF << RTL9310_NIC_L2MSG_CNT_NICMG_CNT_OFFSET)

#define RTL9310_NIC_CNT_CLR_ADDR                                                                               (0x9B0)
  #define RTL9310_NIC_CNT_CLR_CFG_NICMG_FULL_LH_CLR_OFFSET                                                     (8)
  #define RTL9310_NIC_CNT_CLR_CFG_NICMG_FULL_LH_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICMG_FULL_LH_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_FULL_LH_CLR_OFFSET                                                     (7)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_FULL_LH_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICRX_FULL_LH_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_FULL_LH_CLR_OFFSET                                                     (6)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_FULL_LH_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICTX_FULL_LH_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NIC_LBK_OFFSET                                                               (5)
  #define RTL9310_NIC_CNT_CLR_CFG_NIC_LBK_MASK                                                                 (0x1 << RTL9310_NIC_CNT_CLR_CFG_NIC_LBK_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_SOP_CNT_CLR_OFFSET                                                     (4)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_SOP_CNT_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICRX_SOP_CNT_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_EOP_CNT_CLR_OFFSET                                                     (3)
  #define RTL9310_NIC_CNT_CLR_CFG_NICRX_EOP_CNT_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICRX_EOP_CNT_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_SOP_CNT_CLR_OFFSET                                                     (2)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_SOP_CNT_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICTX_SOP_CNT_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_EOP_CNT_CLR_OFFSET                                                     (1)
  #define RTL9310_NIC_CNT_CLR_CFG_NICTX_EOP_CNT_CLR_MASK                                                       (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICTX_EOP_CNT_CLR_OFFSET)
  #define RTL9310_NIC_CNT_CLR_CFG_NICMG_CNT_CLR_OFFSET                                                         (0)
  #define RTL9310_NIC_CNT_CLR_CFG_NICMG_CNT_CLR_MASK                                                           (0x1 << RTL9310_NIC_CNT_CLR_CFG_NICMG_CNT_CLR_OFFSET)

#define RTL9310_NIC_RX_TX_FIFO_ADDR                                                                            (0x9B4)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_LH_OFFSET                                                     (23)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_LH_MASK                                                       (0x1 << RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_LH_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_OFFSET                                                        (22)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_MASK                                                          (0x1 << RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_FULL_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_CNT_OFFSET                                                         (16)
  #define RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_CNT_MASK                                                           (0x3F << RTL9310_NIC_RX_TX_FIFO_NICTX_FIFO_CNT_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_LH_OFFSET                                                     (10)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_LH_MASK                                                       (0x1 << RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_LH_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_OFFSET                                                        (9)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_MASK                                                          (0x1 << RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_FULL_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_EOP_CNT_OFFSET                                                     (6)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_EOP_CNT_MASK                                                       (0x7 << RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_EOP_CNT_OFFSET)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_CNT_OFFSET                                                         (0)
  #define RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_CNT_MASK                                                           (0x3F << RTL9310_NIC_RX_TX_FIFO_NICRX_FIFO_CNT_OFFSET)

#define RTL9310_NIC_L2MSG_FIFO_ADDR                                                                            (0x9B8)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_LH_OFFSET                                                     (13)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_LH_MASK                                                       (0x1 << RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_LH_OFFSET)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_OFFSET                                                        (12)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_MASK                                                          (0x1 << RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_FULL_OFFSET)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_CNT_OFFSET                                                         (0)
  #define RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_CNT_MASK                                                           (0xFFF << RTL9310_NIC_L2MSG_FIFO_NICMG_FIFO_CNT_OFFSET)

#define RTL9310_NIC_PRST_ADDR                                                                                  (0x9BC)
  #define RTL9310_NIC_PRST_CFG_FRCV_DRIVER_READY_OFFSET                                                        (4)
  #define RTL9310_NIC_PRST_CFG_FRCV_DRIVER_READY_MASK                                                          (0x1 << RTL9310_NIC_PRST_CFG_FRCV_DRIVER_READY_OFFSET)
  #define RTL9310_NIC_PRST_CFG_FRC_DRIVER_READY_OFFSET                                                         (3)
  #define RTL9310_NIC_PRST_CFG_FRC_DRIVER_READY_MASK                                                           (0x1 << RTL9310_NIC_PRST_CFG_FRC_DRIVER_READY_OFFSET)
  #define RTL9310_NIC_PRST_CFG_FRCV_PRST_ACK_OFFSET                                                            (2)
  #define RTL9310_NIC_PRST_CFG_FRCV_PRST_ACK_MASK                                                              (0x1 << RTL9310_NIC_PRST_CFG_FRCV_PRST_ACK_OFFSET)
  #define RTL9310_NIC_PRST_CFG_FRC_PRST_ACK_OFFSET                                                             (1)
  #define RTL9310_NIC_PRST_CFG_FRC_PRST_ACK_MASK                                                               (0x1 << RTL9310_NIC_PRST_CFG_FRC_PRST_ACK_OFFSET)
  #define RTL9310_NIC_PRST_CFG_PRST_REQ_EN_OFFSET                                                              (0)
  #define RTL9310_NIC_PRST_CFG_PRST_REQ_EN_MASK                                                                (0x1 << RTL9310_NIC_PRST_CFG_PRST_REQ_EN_OFFSET)

#define RTL9310_NIC_FRC_NIC_DBGO_ADDR                                                                          (0x9C0)
  #define RTL9310_NIC_FRC_NIC_DBGO_CFG_FRC_NIC_DBGO_OFFSET                                                     (0)
  #define RTL9310_NIC_FRC_NIC_DBGO_CFG_FRC_NIC_DBGO_MASK                                                       (0xFFFFFFFF << RTL9310_NIC_FRC_NIC_DBGO_CFG_FRC_NIC_DBGO_OFFSET)

#define RTL9310_NIC_FRCV_NIC_DBGO_ADDR                                                                         (0x9C4)
  #define RTL9310_NIC_FRCV_NIC_DBGO_CFG_FRCV_NIC_DBGO_OFFSET                                                   (0)
  #define RTL9310_NIC_FRCV_NIC_DBGO_CFG_FRCV_NIC_DBGO_MASK                                                     (0xFFFFFFFF << RTL9310_NIC_FRCV_NIC_DBGO_CFG_FRCV_NIC_DBGO_OFFSET)

#define RTL9310_NIC_RX_SOP_CNT_LX_ADDR                                                                         (0x9C8)
  #define RTL9310_NIC_RX_SOP_CNT_LX_NICRX_SOP_CNT_LX_OFFSET                                                    (0)
  #define RTL9310_NIC_RX_SOP_CNT_LX_NICRX_SOP_CNT_LX_MASK                                                      (0xFFFFFFFF << RTL9310_NIC_RX_SOP_CNT_LX_NICRX_SOP_CNT_LX_OFFSET)

#define RTL9310_NIC_RX_EOP_CNT_LX_ADDR                                                                         (0x9CC)
  #define RTL9310_NIC_RX_EOP_CNT_LX_NICRX_EOP_CNT_LX_OFFSET                                                    (0)
  #define RTL9310_NIC_RX_EOP_CNT_LX_NICRX_EOP_CNT_LX_MASK                                                      (0xFFFFFFFF << RTL9310_NIC_RX_EOP_CNT_LX_NICRX_EOP_CNT_LX_OFFSET)

#define RTL9310_NIC_TX_SOP_CNT_LX_ADDR                                                                         (0x9D0)
  #define RTL9310_NIC_TX_SOP_CNT_LX_NICTX_SOP_CNT_LX_OFFSET                                                    (0)
  #define RTL9310_NIC_TX_SOP_CNT_LX_NICTX_SOP_CNT_LX_MASK                                                      (0xFFFFFFFF << RTL9310_NIC_TX_SOP_CNT_LX_NICTX_SOP_CNT_LX_OFFSET)

#define RTL9310_NIC_TX_EOP_CNT_LX_ADDR                                                                         (0x9D4)
  #define RTL9310_NIC_TX_EOP_CNT_LX_NICTX_EOP_CNT_LX_OFFSET                                                    (0)
  #define RTL9310_NIC_TX_EOP_CNT_LX_NICTX_EOP_CNT_LX_MASK                                                      (0xFFFFFFFF << RTL9310_NIC_TX_EOP_CNT_LX_NICTX_EOP_CNT_LX_OFFSET)

#define RTL9310_NIC_L2MSG_CNT_LX_ADDR                                                                          (0x9D8)
  #define RTL9310_NIC_L2MSG_CNT_LX_NICMG_CNT_LX_OFFSET                                                         (0)
  #define RTL9310_NIC_L2MSG_CNT_LX_NICMG_CNT_LX_MASK                                                           (0xFFFFFFFF << RTL9310_NIC_L2MSG_CNT_LX_NICMG_CNT_LX_OFFSET)

/*
 * Feature: Application Trap
 */
#define RTL9310_TRAP_CTRL_ADDR                                                                                 (0x8C00)
  #define RTL9310_TRAP_CTRL_CPU_SEL_OFFSET                                                                     (2)
  #define RTL9310_TRAP_CTRL_CPU_SEL_MASK                                                                       (0x1 << RTL9310_TRAP_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET                                                              (0)
  #define RTL9310_TRAP_CTRL_L2_CRC_ERR_ACT_MASK                                                                (0x3 << RTL9310_TRAP_CTRL_L2_CRC_ERR_ACT_OFFSET)

#define RTL9310_TRAP_ARP_GRAT_PORT_ACT_ADDR(port)                                                              (0x8C04 + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_TRAP_ARP_GRAT_PORT_ACT_GARP_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL9310_TRAP_ARP_GRAT_PORT_ACT_GARP_ACT_MASK(port)                                                   (0x3 << RTL9310_TRAP_ARP_GRAT_PORT_ACT_GARP_ACT_OFFSET(port))

/*
 * Feature: Table Access
 */
#define RTL9310_TBL_ACCESS_CTRL_0_ADDR                                                                         (0x8500)
  #define RTL9310_TBL_ACCESS_CTRL_0_EXEC_OFFSET                                                                (20)
  #define RTL9310_TBL_ACCESS_CTRL_0_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_0_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_0_CMD_OFFSET                                                                 (19)
  #define RTL9310_TBL_ACCESS_CTRL_0_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_0_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_0_TBL_OFFSET                                                                 (15)
  #define RTL9310_TBL_ACCESS_CTRL_0_TBL_MASK                                                                   (0xF << RTL9310_TBL_ACCESS_CTRL_0_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_0_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_0_ADDR_MASK                                                                  (0x7FFF << RTL9310_TBL_ACCESS_CTRL_0_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_ADDR                                                                 (0x8504)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET                                                      (16)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_METHOD_MASK                                                        (0x7 << RTL9310_TBL_ACCESS_L2_METHOD_CTRL_METHOD_OFFSET)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET                                                         (15)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_MASK                                                           (0x1 << RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_OFFSET)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET                                                    (0)
  #define RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_MASK                                                      (0x7FFF << RTL9310_TBL_ACCESS_L2_METHOD_CTRL_HIT_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_0_ADDR(index)                                                                  (0x8508 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_TBL_ACCESS_DATA_0_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_0_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_0_DATA_OFFSET)

#define RTL9310_TBL_ACCESS_CTRL_1_ADDR                                                                         (0x40C0)
  #define RTL9310_TBL_ACCESS_CTRL_1_EXEC_OFFSET                                                                (17)
  #define RTL9310_TBL_ACCESS_CTRL_1_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_1_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_1_CMD_OFFSET                                                                 (16)
  #define RTL9310_TBL_ACCESS_CTRL_1_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_1_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_1_TBL_OFFSET                                                                 (14)
  #define RTL9310_TBL_ACCESS_CTRL_1_TBL_MASK                                                                   (0x3 << RTL9310_TBL_ACCESS_CTRL_1_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_1_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_1_ADDR_MASK                                                                  (0x3FFF << RTL9310_TBL_ACCESS_CTRL_1_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_1_ADDR(index)                                                                  (0x40C4 + (((index) << 2))) /* index: 0-21 */
  #define RTL9310_TBL_ACCESS_DATA_1_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_1_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_1_DATA_OFFSET)

#define RTL9310_TBL_ACCESS_CTRL_2_ADDR                                                                         (0x8528)
  #define RTL9310_TBL_ACCESS_CTRL_2_EXEC_OFFSET                                                                (19)
  #define RTL9310_TBL_ACCESS_CTRL_2_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_2_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_2_CMD_OFFSET                                                                 (18)
  #define RTL9310_TBL_ACCESS_CTRL_2_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_2_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_2_TBL_OFFSET                                                                 (14)
  #define RTL9310_TBL_ACCESS_CTRL_2_TBL_MASK                                                                   (0xF << RTL9310_TBL_ACCESS_CTRL_2_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_2_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_2_ADDR_MASK                                                                  (0x3FFF << RTL9310_TBL_ACCESS_CTRL_2_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_2_ADDR(index)                                                                  (0x852C + (((index) << 2))) /* index: 0-5 */
  #define RTL9310_TBL_ACCESS_DATA_2_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_2_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_2_DATA_OFFSET)

#define RTL9310_TBL_ACCESS_CTRL_3_ADDR                                                                         (0x200)
  #define RTL9310_TBL_ACCESS_CTRL_3_EXEC_OFFSET                                                                (16)
  #define RTL9310_TBL_ACCESS_CTRL_3_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_3_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_3_CMD_OFFSET                                                                 (15)
  #define RTL9310_TBL_ACCESS_CTRL_3_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_3_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_3_TBL_OFFSET                                                                 (12)
  #define RTL9310_TBL_ACCESS_CTRL_3_TBL_MASK                                                                   (0x7 << RTL9310_TBL_ACCESS_CTRL_3_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_3_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_3_ADDR_MASK                                                                  (0xFFF << RTL9310_TBL_ACCESS_CTRL_3_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_3_ADDR(index)                                                                  (0x204 + (((index) << 2))) /* index: 0-8 */
  #define RTL9310_TBL_ACCESS_DATA_3_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_3_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_3_DATA_OFFSET)

#define RTL9310_TBL_ACCESS_CTRL_4_ADDR                                                                         (0x20DC)
  #define RTL9310_TBL_ACCESS_CTRL_4_EXEC_OFFSET                                                                (8)
  #define RTL9310_TBL_ACCESS_CTRL_4_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_4_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_4_CMD_OFFSET                                                                 (7)
  #define RTL9310_TBL_ACCESS_CTRL_4_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_4_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_4_TBL_OFFSET                                                                 (6)
  #define RTL9310_TBL_ACCESS_CTRL_4_TBL_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_4_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_4_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_4_ADDR_MASK                                                                  (0x3F << RTL9310_TBL_ACCESS_CTRL_4_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_4_ADDR(index)                                                                  (0x20E0 + (((index) << 2))) /* index: 0-28 */
  #define RTL9310_TBL_ACCESS_DATA_4_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_4_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_4_DATA_OFFSET)

#define RTL9310_TBL_ACCESS_CTRL_5_ADDR                                                                         (0x7E1C)
  #define RTL9310_TBL_ACCESS_CTRL_5_EXEC_OFFSET                                                                (9)
  #define RTL9310_TBL_ACCESS_CTRL_5_EXEC_MASK                                                                  (0x1 << RTL9310_TBL_ACCESS_CTRL_5_EXEC_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_5_CMD_OFFSET                                                                 (8)
  #define RTL9310_TBL_ACCESS_CTRL_5_CMD_MASK                                                                   (0x1 << RTL9310_TBL_ACCESS_CTRL_5_CMD_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_5_TBL_OFFSET                                                                 (6)
  #define RTL9310_TBL_ACCESS_CTRL_5_TBL_MASK                                                                   (0x3 << RTL9310_TBL_ACCESS_CTRL_5_TBL_OFFSET)
  #define RTL9310_TBL_ACCESS_CTRL_5_ADDR_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_CTRL_5_ADDR_MASK                                                                  (0x3F << RTL9310_TBL_ACCESS_CTRL_5_ADDR_OFFSET)

#define RTL9310_TBL_ACCESS_DATA_5_ADDR(index)                                                                  (0x7E20 + (((index) << 2))) /* index: 0-52 */
  #define RTL9310_TBL_ACCESS_DATA_5_DATA_OFFSET                                                                (0)
  #define RTL9310_TBL_ACCESS_DATA_5_DATA_MASK                                                                  (0xFFFFFFFF << RTL9310_TBL_ACCESS_DATA_5_DATA_OFFSET)

#define RTL9310_FLEX_TBL_CTRL_ADDR                                                                             (0x8544)
  #define RTL9310_FLEX_TBL_CTRL_FLEX_TBL_FMT_OFFSET                                                            (0)
  #define RTL9310_FLEX_TBL_CTRL_FLEX_TBL_FMT_MASK                                                              (0x3 << RTL9310_FLEX_TBL_CTRL_FLEX_TBL_FMT_OFFSET)

/*
 * Feature: MAC Control
 */
#define RTL9310_MAC_L2_GLOBAL_CTRL1_ADDR                                                                       (0x5548)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_WIN_LOW_OFFSET                                                (30)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_WIN_LOW_MASK                                                  (0x3 << RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_WIN_LOW_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_4NBYTE_COMPS_EN_OFFSET                                            (29)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_4NBYTE_COMPS_EN_MASK                                              (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_4NBYTE_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_TAG_EN_OFFSET                                                  (28)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_TAG_EN_MASK                                                    (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_TAG_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LINK_INTR_EN_OFFSET                                                      (27)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LINK_INTR_EN_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_LINK_INTR_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET                                          (26)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_ONLY_CPUTX_EN_MASK                                            (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_FIB_UNIDIR_ONLY_CPUTX_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_4NBYTE_COMPS_EN_OFFSET                                           (25)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_4NBYTE_COMPS_EN_MASK                                             (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_4NBYTE_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_COMPS_EN_OFFSET                                                   (24)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_COMPS_EN_MASK                                                     (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_SEL_OFFSET                                                        (23)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_SEL_MASK                                                          (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_5G_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_COMPS_EN_OFFSET                                                 (22)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_COMPS_EN_MASK                                                   (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_SEL_OFFSET                                                      (21)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_SEL_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_2P5G_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_EN_OFFSET                                                      (20)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_EN_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_PAUSE_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_INVLD_MAC_CTRL_EN_OFFSET                                             (19)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_INVLD_MAC_CTRL_EN_MASK                                               (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_INVLD_MAC_CTRL_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_UNKN_OPCODE_EN_OFFSET                                                (18)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_UNKN_OPCODE_EN_MASK                                                  (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_FWD_UNKN_OPCODE_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_PAUSE_EN_OFFSET                                                    (16)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_PAUSE_EN_MASK                                                      (0x3 << RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_PAUSE_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_COMPS_EN_OFFSET                                          (15)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_COMPS_EN_MASK                                            (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_SEL_OFFSET                                               (14)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_SEL_MASK                                                 (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_1G_100M_10M_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_COMPS_EN_OFFSET                                                  (13)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_COMPS_EN_MASK                                                    (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_COMPS_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_SEL_OFFSET                                                       (12)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_SEL_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IPG_10G_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_LEN_ERR_EN_OFFSET                                                    (11)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_LEN_ERR_EN_MASK                                                      (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_LEN_ERR_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_MAX_LEN_EN_OFFSET                                                    (10)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_MAX_LEN_EN_MASK                                                      (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL1_IOL_MAX_LEN_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_1G_2P5G_OFFSET                                             (5)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_1G_2P5G_MASK                                               (0x1F << RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_1G_2P5G_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_10M_100M_OFFSET                                            (0)
  #define RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_10M_100M_MASK                                              (0x1F << RTL9310_MAC_L2_GLOBAL_CTRL1_LIMIT_IPG_CFG_10M_100M_OFFSET)

#define RTL9310_MAC_L2_GLOBAL_CTRL2_ADDR                                                                       (0x1358)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_3_OFFSET                                                     (30)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_3_MASK                                                       (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_3_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_2_OFFSET                                                     (29)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_2_MASK                                                       (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_2_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_1_OFFSET                                                     (28)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_1_MASK                                                       (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_1_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_0_OFFSET                                                     (27)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_0_MASK                                                       (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_STRAP_DUMMY_0_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_IFU_PATCH_EN_OFFSET                                                      (26)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_IFU_PATCH_EN_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_IFU_PATCH_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_HW_RESET_EN_OFFSET                                                       (25)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_HW_RESET_EN_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_HW_RESET_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_DATA_BUS_WIDTH_SEL_OFFSET                                            (24)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_DATA_BUS_WIDTH_SEL_MASK                                              (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_DATA_BUS_WIDTH_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_OC0_PLL_OFFSET                                                    (23)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_OC0_PLL_MASK                                                      (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_OC0_PLL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_INITIAL_OFFSET                                                    (22)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_INITIAL_MASK                                                      (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_BYPASS_INITIAL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_RST_CMD_DIS_OFFSET                                                       (21)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_RST_CMD_DIS_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_RST_CMD_DIS_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_STANDBY_EN_OFFSET                                                  (19)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_STANDBY_EN_MASK                                                    (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_STANDBY_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_OUTPUT_125M_SEL_OFFSET                                                   (18)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_OUTPUT_125M_SEL_MASK                                                     (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_OUTPUT_125M_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SMI_SET3_SEL_OFFSET                                                      (17)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SMI_SET3_SEL_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SMI_SET3_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_LED_SYNC_SEL_OFFSET                                                      (16)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_LED_SYNC_SEL_MASK                                                        (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_LED_SYNC_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_JTAG_SEL_OFFSET                                                          (15)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_JTAG_SEL_MASK                                                            (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_JTAG_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_CLK_SEL_OFFSET                                                       (13)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_CLK_SEL_MASK                                                         (0x3 << RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_CLK_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET3_MDC_EN_OFFSET                                                       (12)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET3_MDC_EN_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SET3_MDC_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET2_MDC_EN_OFFSET                                                       (11)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET2_MDC_EN_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SET2_MDC_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET1_MDC_EN_OFFSET                                                       (10)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET1_MDC_EN_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SET1_MDC_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET0_MDC_EN_OFFSET                                                       (9)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SET0_MDC_EN_MASK                                                         (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SET0_MDC_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_LED_EN_OFFSET                                                        (8)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_LED_EN_MASK                                                          (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_SYS_LED_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BOOT_SEL_OFFSET                                                          (6)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_BOOT_SEL_MASK                                                            (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_BOOT_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_TYPE_SEL_OFFSET                                                      (4)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_TYPE_SEL_MASK                                                        (0x3 << RTL9310_MAC_L2_GLOBAL_CTRL2_DDR_TYPE_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_POR_SEL_OFFSET                                                           (3)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_POR_SEL_MASK                                                             (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_POR_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EXT_CPU_EN_OFFSET                                                        (2)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EXT_CPU_EN_MASK                                                          (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_EXT_CPU_EN_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_REG_IF_SEL_OFFSET                                                        (1)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_REG_IF_SEL_MASK                                                          (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_REG_IF_SEL_OFFSET)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_EN_OFFSET                                                          (0)
  #define RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_EN_MASK                                                            (0x1 << RTL9310_MAC_L2_GLOBAL_CTRL2_EFUSE_EN_OFFSET)

#define RTL9310_MAC_L2_PORT_CTRL_ADDR(port)                                                                    (0x6000 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_MAC_L2_PORT_CTRL_PER_PORT_MAC_ECO_OFFSET                                                     (22)
  #define RTL9310_MAC_L2_PORT_CTRL_PER_PORT_MAC_ECO_MASK                                                       (0x3FF << RTL9310_MAC_L2_PORT_CTRL_PER_PORT_MAC_ECO_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_STK_1G_PKT_FMT_OFFSET                                                       (21)
  #define RTL9310_MAC_L2_PORT_CTRL_STK_1G_PKT_FMT_MASK                                                         (0x1 << RTL9310_MAC_L2_PORT_CTRL_STK_1G_PKT_FMT_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_TX_IPG_OFFSET                                                               (5)
  #define RTL9310_MAC_L2_PORT_CTRL_TX_IPG_MASK                                                                 (0xFFFF << RTL9310_MAC_L2_PORT_CTRL_TX_IPG_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET                                                  (4)
  #define RTL9310_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_MASK                                                    (0x1 << RTL9310_MAC_L2_PORT_CTRL_PADDING_UND_SIZE_EN_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET                                                     (3)
  #define RTL9310_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_MASK                                                       (0x1 << RTL9310_MAC_L2_PORT_CTRL_PASS_ALL_MODE_EN_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET                                                           (2)
  #define RTL9310_MAC_L2_PORT_CTRL_BYP_TX_CRC_MASK                                                             (0x1 << RTL9310_MAC_L2_PORT_CTRL_BYP_TX_CRC_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_TX_EN_OFFSET                                                                (1)
  #define RTL9310_MAC_L2_PORT_CTRL_TX_EN_MASK                                                                  (0x1 << RTL9310_MAC_L2_PORT_CTRL_TX_EN_OFFSET)
  #define RTL9310_MAC_L2_PORT_CTRL_RX_EN_OFFSET                                                                (0)
  #define RTL9310_MAC_L2_PORT_CTRL_RX_EN_MASK                                                                  (0x1 << RTL9310_MAC_L2_PORT_CTRL_RX_EN_OFFSET)

#define RTL9310_MAC_L2_PADDING_SEL_ADDR                                                                        (0x554C)
  #define RTL9310_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET                                                        (0)
  #define RTL9310_MAC_L2_PADDING_SEL_PADDING_SEL_MASK                                                          (0xFF << RTL9310_MAC_L2_PADDING_SEL_PADDING_SEL_OFFSET)

#define RTL9310_MAC_L2_ADDR_CTRL_ADDR                                                                          (0x135C)
  #define RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET                                                    (32)
  #define RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_MASK                                                      (0xFFFF << RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_47_32_OFFSET)
  #define RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET                                                     (0)
  #define RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_MASK                                                       (0xFFFFFFFF << RTL9310_MAC_L2_ADDR_CTRL_SW_MAC_ADDR_31_0_OFFSET)

#define RTL9310_MAC_L2_CPU_CRC_ADDR                                                                            (0x485C)
  #define RTL9310_MAC_L2_CPU_CRC_CRC_CPU_RC_EN_OFFSET                                                          (0)
  #define RTL9310_MAC_L2_CPU_CRC_CRC_CPU_RC_EN_MASK                                                            (0x3 << RTL9310_MAC_L2_CPU_CRC_CRC_CPU_RC_EN_OFFSET)

#define RTL9310_SMI_INDRT_ACCESS_CTRL_0_ADDR                                                                   (0xC00)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_ACCESS_OFFSET                                                        (24)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_ACCESS_MASK                                                          (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_ACCESS_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_MAIN_PAGE_OFFSET                                                     (11)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_MAIN_PAGE_MASK                                                       (0x1FFF << RTL9310_SMI_INDRT_ACCESS_CTRL_0_MAIN_PAGE_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_REG_OFFSET                                                           (6)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_REG_MASK                                                             (0x1F << RTL9310_SMI_INDRT_ACCESS_CTRL_0_REG_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_BROADCAST_OFFSET                                                     (5)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_BROADCAST_MASK                                                       (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_BROADCAST_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_RWOP_OFFSET                                                          (4)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_RWOP_MASK                                                            (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_RWOP_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_TYPE_OFFSET                                                          (2)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_TYPE_MASK                                                            (0x3 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_TYPE_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_FAIL_OFFSET                                                          (1)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_FAIL_MASK                                                            (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_FAIL_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_CMD_OFFSET                                                           (0)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_0_CMD_MASK                                                             (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_0_CMD_OFFSET)

#define RTL9310_SMI_INDRT_ACCESS_CTRL_1_ADDR                                                                   (0xC04)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_1_EXT_PAGE_OFFSET                                                      (0)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_1_EXT_PAGE_MASK                                                        (0x1FF << RTL9310_SMI_INDRT_ACCESS_CTRL_1_EXT_PAGE_OFFSET)

#define RTL9310_SMI_INDRT_ACCESS_CTRL_2_ADDR(port)                                                             (0xC08 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_2_PORT_MSK_OFFSET(port)                                                (port % 0x20)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_2_PORT_MSK_MASK(port)                                                  (0x1 << RTL9310_SMI_INDRT_ACCESS_CTRL_2_PORT_MSK_OFFSET(port))

#define RTL9310_SMI_INDRT_ACCESS_CTRL_3_ADDR                                                                   (0xC10)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_3_READ_DATA_OFFSET                                                     (16)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_3_READ_DATA_MASK                                                       (0xFFFF << RTL9310_SMI_INDRT_ACCESS_CTRL_3_READ_DATA_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_3_WRTIE_DATA_OFFSET                                                    (0)
  #define RTL9310_SMI_INDRT_ACCESS_CTRL_3_WRTIE_DATA_MASK                                                      (0xFFFF << RTL9310_SMI_INDRT_ACCESS_CTRL_3_WRTIE_DATA_OFFSET)

#define RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_ADDR                                                            (0xC14)
  #define RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_PORT_ID_OFFSET                                                (5)
  #define RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_PORT_ID_MASK                                                  (0x3F << RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_PORT_ID_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_BC_PHYID_OFFSET                                               (0)
  #define RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_BC_PHYID_MASK                                                 (0x1F << RTL9310_SMI_INDRT_ACCESS_BC_PHYID_CTRL_BC_PHYID_OFFSET)

#define RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_ADDR                                                                 (0xC18)
  #define RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_DEVAD_OFFSET                                                   (16)
  #define RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_DEVAD_MASK                                                     (0x1F << RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_DEVAD_OFFSET)
  #define RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_REG_OFFSET                                                     (0)
  #define RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_REG_MASK                                                       (0xFFFF << RTL9310_SMI_INDRT_ACCESS_MMD_CTRL_MMD_REG_OFFSET)

#define RTL9310_SMI_DBG_CTRL_ADDR                                                                              (0xC1C)
  #define RTL9310_SMI_DBG_CTRL_MDX_SPEED_UP_OFFSET                                                             (15)
  #define RTL9310_SMI_DBG_CTRL_MDX_SPEED_UP_MASK                                                               (0x1 << RTL9310_SMI_DBG_CTRL_MDX_SPEED_UP_OFFSET)

#define RTL9310_MDXDBG_SEL0_ADDR                                                                               (0xC20)
  #define RTL9310_MDXDBG_SEL0_MDXDBG_SEL0_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL0_MDXDBG_SEL0_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL0_MDXDBG_SEL0_OFFSET)

#define RTL9310_MDXDBG_SEL1_ADDR                                                                               (0xC24)
  #define RTL9310_MDXDBG_SEL1_MDXDBG_SEL1_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL1_MDXDBG_SEL1_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL1_MDXDBG_SEL1_OFFSET)

#define RTL9310_MDXDBG_SEL2_ADDR                                                                               (0xC28)
  #define RTL9310_MDXDBG_SEL2_MDXDBG_SEL2_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL2_MDXDBG_SEL2_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL2_MDXDBG_SEL2_OFFSET)

#define RTL9310_MDXDBG_SEL3_ADDR                                                                               (0xC2C)
  #define RTL9310_MDXDBG_SEL3_MDXDBG_SEL3_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL3_MDXDBG_SEL3_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL3_MDXDBG_SEL3_OFFSET)

#define RTL9310_MDXDBG_SEL4_ADDR                                                                               (0xC30)
  #define RTL9310_MDXDBG_SEL4_MDXDBG_SEL4_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL4_MDXDBG_SEL4_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL4_MDXDBG_SEL4_OFFSET)

#define RTL9310_MDXDBG_SEL5_ADDR                                                                               (0xC34)
  #define RTL9310_MDXDBG_SEL5_MDXDBG_SEL5_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_SEL5_MDXDBG_SEL5_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_SEL5_MDXDBG_SEL5_OFFSET)

#define RTL9310_MDXDBG_TSET_ADDR                                                                               (0xC38)
  #define RTL9310_MDXDBG_TSET_MDXDBG_TSET_OFFSET                                                               (0)
  #define RTL9310_MDXDBG_TSET_MDXDBG_TSET_MASK                                                                 (0xFFFFFFFF << RTL9310_MDXDBG_TSET_MDXDBG_TSET_OFFSET)

#define RTL9310_MDXDBG_READ_DATA_ADDR                                                                          (0xC3C)
  #define RTL9310_MDXDBG_READ_DATA_MDXDBG_READ_OFFSET                                                          (0)
  #define RTL9310_MDXDBG_READ_DATA_MDXDBG_READ_MASK                                                            (0xFFFFFFFF << RTL9310_MDXDBG_READ_DATA_MDXDBG_READ_OFFSET)

#define RTL9310_MDX_DBGMUX_SEL_1_ADDR                                                                          (0xC40)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_START_OFFSET                                                    (24)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_START_MASK                                                      (0x1 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_START_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_MODE_OFFSET                                                         (22)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_MODE_MASK                                                           (0x3 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_MODE_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_BSEL_OFFSET                                                         (20)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_BSEL_MASK                                                           (0x3 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_BSEL_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_SRATE_OFFSET                                                        (17)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_SRATE_MASK                                                          (0x7 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_SRATE_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_MG_OFFSET                                                       (16)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_MG_MASK                                                         (0x1 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_MG_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_TYPE_OFFSET                                                     (14)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_TYPE_MASK                                                       (0x3 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_TYPE_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_PTR_OFFSET                                                      (9)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_PTR_MASK                                                        (0x1F << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_PTR_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_EN_OFFSET                                                       (8)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_EN_MASK                                                         (0x1 << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_CLK_EN_OFFSET)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_SEL_BLK_OFFSET                                                  (0)
  #define RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_SEL_BLK_MASK                                                    (0xFF << RTL9310_MDX_DBGMUX_SEL_1_CFG_MDX_DBG_SEL_BLK_OFFSET)

#define RTL9310_MDX_DBGMUX_SEL_2_ADDR                                                                          (0xC44)
  #define RTL9310_MDX_DBGMUX_SEL_2_CFG_MDX_DBG_MSK_OFFSET                                                      (0)
  #define RTL9310_MDX_DBGMUX_SEL_2_CFG_MDX_DBG_MSK_MASK                                                        (0xFFFFFFFF << RTL9310_MDX_DBGMUX_SEL_2_CFG_MDX_DBG_MSK_OFFSET)

#define RTL9310_MDX_DBGMUX_SEL_3_ADDR                                                                          (0xC48)
  #define RTL9310_MDX_DBGMUX_SEL_3_CFG_MDX_CMP_VAL_OFFSET                                                      (0)
  #define RTL9310_MDX_DBGMUX_SEL_3_CFG_MDX_CMP_VAL_MASK                                                        (0xFFFFFFFF << RTL9310_MDX_DBGMUX_SEL_3_CFG_MDX_CMP_VAL_OFFSET)

#define RTL9310_MDX_DBG_DT_0_ADDR                                                                              (0xC4C)
  #define RTL9310_MDX_DBG_DT_0_MDX_DBG_DT_0_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_0_MDX_DBG_DT_0_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_0_MDX_DBG_DT_0_OFFSET)

#define RTL9310_MDX_DBG_DT_1_ADDR                                                                              (0xC50)
  #define RTL9310_MDX_DBG_DT_1_MDX_DBG_DT_1_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_1_MDX_DBG_DT_1_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_1_MDX_DBG_DT_1_OFFSET)

#define RTL9310_MDX_DBG_DT_2_ADDR                                                                              (0xC54)
  #define RTL9310_MDX_DBG_DT_2_MDX_DBG_DT_2_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_2_MDX_DBG_DT_2_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_2_MDX_DBG_DT_2_OFFSET)

#define RTL9310_MDX_DBG_DT_3_ADDR                                                                              (0xC58)
  #define RTL9310_MDX_DBG_DT_3_MDX_DBG_DT_3_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_3_MDX_DBG_DT_3_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_3_MDX_DBG_DT_3_OFFSET)

#define RTL9310_MDX_DBG_DT_4_ADDR                                                                              (0xC5C)
  #define RTL9310_MDX_DBG_DT_4_MDX_DBG_DT_4_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_4_MDX_DBG_DT_4_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_4_MDX_DBG_DT_4_OFFSET)

#define RTL9310_MDX_DBG_DT_5_ADDR                                                                              (0xC60)
  #define RTL9310_MDX_DBG_DT_5_MDX_DBG_DT_5_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_5_MDX_DBG_DT_5_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_5_MDX_DBG_DT_5_OFFSET)

#define RTL9310_MDX_DBG_DT_6_ADDR                                                                              (0xC64)
  #define RTL9310_MDX_DBG_DT_6_MDX_DBG_DT_6_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_6_MDX_DBG_DT_6_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_6_MDX_DBG_DT_6_OFFSET)

#define RTL9310_MDX_DBG_DT_7_ADDR                                                                              (0xC68)
  #define RTL9310_MDX_DBG_DT_7_MDX_DBG_DT_7_OFFSET                                                             (0)
  #define RTL9310_MDX_DBG_DT_7_MDX_DBG_DT_7_MASK                                                               (0xFFFFFFFF << RTL9310_MDX_DBG_DT_7_MDX_DBG_DT_7_OFFSET)

#define RTL9310_MDX_DBG_OUT_CUR_ADDR                                                                           (0xC6C)
  #define RTL9310_MDX_DBG_OUT_CUR_MDX_DBG_OUT_CUR_OFFSET                                                       (0)
  #define RTL9310_MDX_DBG_OUT_CUR_MDX_DBG_OUT_CUR_MASK                                                         (0xFFFFFFFF << RTL9310_MDX_DBG_OUT_CUR_MDX_DBG_OUT_CUR_OFFSET)

#define RTL9310_MDX_DBG_OUT_ADDR                                                                               (0xC70)
  #define RTL9310_MDX_DBG_OUT_MDX_DBG_OUT_OFFSET                                                               (0)
  #define RTL9310_MDX_DBG_OUT_MDX_DBG_OUT_MASK                                                                 (0xFFFFFFFF << RTL9310_MDX_DBG_OUT_MDX_DBG_OUT_OFFSET)

#define RTL9310_MAC_GLB_CTRL_ADDR                                                                              (0x5550)
  #define RTL9310_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET                                                      (13)
  #define RTL9310_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_MASK                                                        (0x1 << RTL9310_MAC_GLB_CTRL_MAC_48PASS1_DROP_EN_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET                                                             (12)
  #define RTL9310_MAC_GLB_CTRL_ORIGINAL_CRS_MASK                                                               (0x1 << RTL9310_MAC_GLB_CTRL_ORIGINAL_CRS_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET                                                             (11)
  #define RTL9310_MAC_GLB_CTRL_ORIGINAL_COL_MASK                                                               (0x1 << RTL9310_MAC_GLB_CTRL_ORIGINAL_COL_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET                                                       (10)
  #define RTL9310_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_MASK                                                         (0x1 << RTL9310_MAC_GLB_CTRL_DEFER_PKT_CONT_SEL_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET                                                             (9)
  #define RTL9310_MAC_GLB_CTRL_MAX_RETX_SEL_MASK                                                               (0x1 << RTL9310_MAC_GLB_CTRL_MAX_RETX_SEL_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET                                                        (8)
  #define RTL9310_MAC_GLB_CTRL_LATE_COLI_DROP_EN_MASK                                                          (0x1 << RTL9310_MAC_GLB_CTRL_LATE_COLI_DROP_EN_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET                                                         (7)
  #define RTL9310_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_MASK                                                           (0x1 << RTL9310_MAC_GLB_CTRL_IOL_MAX_RETRY_EN_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET                                                              (6)
  #define RTL9310_MAC_GLB_CTRL_BKOFF_SPDUP_MASK                                                                (0x1 << RTL9310_MAC_GLB_CTRL_BKOFF_SPDUP_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_BKOFF_SEL_OFFSET                                                                (4)
  #define RTL9310_MAC_GLB_CTRL_BKOFF_SEL_MASK                                                                  (0x3 << RTL9310_MAC_GLB_CTRL_BKOFF_SEL_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET                                                          (3)
  #define RTL9310_MAC_GLB_CTRL_HALF_48PASS1_EN_MASK                                                            (0x1 << RTL9310_MAC_GLB_CTRL_HALF_48PASS1_EN_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET                                                          (2)
  #define RTL9310_MAC_GLB_CTRL_BKPRES_MTHD_SEL_MASK                                                            (0x1 << RTL9310_MAC_GLB_CTRL_BKPRES_MTHD_SEL_OFFSET)
  #define RTL9310_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET                                                            (0)
  #define RTL9310_MAC_GLB_CTRL_DEFER_IPG_SEL_MASK                                                              (0x3 << RTL9310_MAC_GLB_CTRL_DEFER_IPG_SEL_OFFSET)

#define RTL9310_MAC_PORT_CTRL_ADDR(port)                                                                       (0x6004 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET                                                           (3)
  #define RTL9310_MAC_PORT_CTRL_PRECOLLAT_SEL_MASK                                                             (0x3 << RTL9310_MAC_PORT_CTRL_PRECOLLAT_SEL_OFFSET)
  #define RTL9310_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET                                                           (1)
  #define RTL9310_MAC_PORT_CTRL_LATE_COLI_THR_MASK                                                             (0x3 << RTL9310_MAC_PORT_CTRL_LATE_COLI_THR_OFFSET)
  #define RTL9310_MAC_PORT_CTRL_BKPRES_EN_OFFSET                                                               (0)
  #define RTL9310_MAC_PORT_CTRL_BKPRES_EN_MASK                                                                 (0x1 << RTL9310_MAC_PORT_CTRL_BKPRES_EN_OFFSET)

#define RTL9310_MAC_CPU_TAG_ID_CTRL_ADDR                                                                       (0x1364)
  #define RTL9310_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET                                                        (0)
  #define RTL9310_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_MASK                                                          (0xFFFF << RTL9310_MAC_CPU_TAG_ID_CTRL_CPU_TAG_ID_OFFSET)

#define RTL9310_HALF_CHG_CTRL_ADDR(port)                                                                       (0x6008 + (((port) << 7))) /* port: 0-55 */
  #define RTL9310_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET                                                      (13)
  #define RTL9310_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_MASK                                                        (0x1 << RTL9310_HALF_CHG_CTRL_HALF_TO_FULL_PAUSE_OFFSET)
  #define RTL9310_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET                                                          (12)
  #define RTL9310_HALF_CHG_CTRL_REF_RX_CONGEST_MASK                                                            (0x1 << RTL9310_HALF_CHG_CTRL_REF_RX_CONGEST_OFFSET)
  #define RTL9310_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET                                                             (7)
  #define RTL9310_HALF_CHG_CTRL_CHG_DUP_THR_MASK                                                               (0x1F << RTL9310_HALF_CHG_CTRL_CHG_DUP_THR_OFFSET)
  #define RTL9310_HALF_CHG_CTRL_FULL_DET_EN_OFFSET                                                             (6)
  #define RTL9310_HALF_CHG_CTRL_FULL_DET_EN_MASK                                                               (0x1 << RTL9310_HALF_CHG_CTRL_FULL_DET_EN_OFFSET)
  #define RTL9310_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET                                                             (5)
  #define RTL9310_HALF_CHG_CTRL_MAC_CHG_DUP_MASK                                                               (0x1 << RTL9310_HALF_CHG_CTRL_MAC_CHG_DUP_OFFSET)
  #define RTL9310_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET                                                             (0)
  #define RTL9310_HALF_CHG_CTRL_COL_CUR_CNT_MASK                                                               (0x1F << RTL9310_HALF_CHG_CTRL_COL_CUR_CNT_OFFSET)

#define RTL9310_SMI_PORT_ADDR_CTRL_ADDR(port)                                                                  (0xC74 + (((port / 6) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PORT_ADDR_CTRL_PORT_ADDR_OFFSET(port)                                                    ((port % 0x6) * 5)
  #define RTL9310_SMI_PORT_ADDR_CTRL_PORT_ADDR_MASK(port)                                                      (0x1F << RTL9310_SMI_PORT_ADDR_CTRL_PORT_ADDR_OFFSET(port))

#define RTL9310_SMI_PORT_POLLING_SEL_ADDR(port)                                                                (0xC9C + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PORT_POLLING_SEL_PORT_POLLING_SEL_OFFSET(port)                                           ((port & 0xF) << 1)
  #define RTL9310_SMI_PORT_POLLING_SEL_PORT_POLLING_SEL_MASK(port)                                             (0x3 << RTL9310_SMI_PORT_POLLING_SEL_PORT_POLLING_SEL_OFFSET(port))

#define RTL9310_SMI_PHY_ABLTY_GET_SEL_ADDR(port)                                                               (0xCAC + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_ABLTY_GET_SEL_PHY_ABLTY_GET_SEL_OFFSET(port)                                         ((port & 0xF) << 1)
  #define RTL9310_SMI_PHY_ABLTY_GET_SEL_PHY_ABLTY_GET_SEL_MASK(port)                                           (0x3 << RTL9310_SMI_PHY_ABLTY_GET_SEL_PHY_ABLTY_GET_SEL_OFFSET(port))

#define RTL9310_SMI_GLB_CTRL1_ADDR                                                                             (0xCBC)
  #define RTL9310_SMI_GLB_CTRL1_GET_SEL_OFFSET                                                                 (21)
  #define RTL9310_SMI_GLB_CTRL1_GET_SEL_MASK                                                                   (0x1 << RTL9310_SMI_GLB_CTRL1_GET_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_POLLING_KP_CUR_SEL_OFFSET                                                      (20)
  #define RTL9310_SMI_GLB_CTRL1_POLLING_KP_CUR_SEL_MASK                                                        (0x1 << RTL9310_SMI_GLB_CTRL1_POLLING_KP_CUR_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_POLLING_EN_SEL_OFFSET                                                          (19)
  #define RTL9310_SMI_GLB_CTRL1_POLLING_EN_SEL_MASK                                                            (0x1 << RTL9310_SMI_GLB_CTRL1_POLLING_EN_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_GATING_SEL_OFFSET                                                          (18)
  #define RTL9310_SMI_GLB_CTRL1_SMI_GATING_SEL_MASK                                                            (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_GATING_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_SMPLEDG_SEL_OFFSET                                                    (17)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_SMPLEDG_SEL_MASK                                                      (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET3_SMPLEDG_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_SMPLEDG_SEL_OFFSET                                                    (16)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_SMPLEDG_SEL_MASK                                                      (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET2_SMPLEDG_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_SMPLEDG_SEL_OFFSET                                                    (15)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_SMPLEDG_SEL_MASK                                                      (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET1_SMPLEDG_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_SMPLEDG_SEL_OFFSET                                                    (14)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_SMPLEDG_SEL_MASK                                                      (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET0_SMPLEDG_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_ABORT_ACT_OFFSET                                                               (13)
  #define RTL9310_SMI_GLB_CTRL1_ABORT_ACT_MASK                                                                 (0x1 << RTL9310_SMI_GLB_CTRL1_ABORT_ACT_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_TMOUT_ACT_OFFSET                                                               (12)
  #define RTL9310_SMI_GLB_CTRL1_TMOUT_ACT_MASK                                                                 (0x1 << RTL9310_SMI_GLB_CTRL1_TMOUT_ACT_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_WRITE_PHY_PAGE0_OFFSET                                                (11)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_WRITE_PHY_PAGE0_MASK                                                  (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET3_WRITE_PHY_PAGE0_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_WRITE_PHY_PAGE0_OFFSET                                                (10)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_WRITE_PHY_PAGE0_MASK                                                  (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET2_WRITE_PHY_PAGE0_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_WRITE_PHY_PAGE0_OFFSET                                                (9)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_WRITE_PHY_PAGE0_MASK                                                  (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET1_WRITE_PHY_PAGE0_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_WRITE_PHY_PAGE0_OFFSET                                                (8)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_WRITE_PHY_PAGE0_MASK                                                  (0x1 << RTL9310_SMI_GLB_CTRL1_SMI_SET0_WRITE_PHY_PAGE0_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_FMT_SEL_OFFSET                                                        (6)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET3_FMT_SEL_MASK                                                          (0x3 << RTL9310_SMI_GLB_CTRL1_SMI_SET3_FMT_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_FMT_SEL_OFFSET                                                        (4)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET2_FMT_SEL_MASK                                                          (0x3 << RTL9310_SMI_GLB_CTRL1_SMI_SET2_FMT_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_FMT_SEL_OFFSET                                                        (2)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET1_FMT_SEL_MASK                                                          (0x3 << RTL9310_SMI_GLB_CTRL1_SMI_SET1_FMT_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_FMT_SEL_OFFSET                                                        (0)
  #define RTL9310_SMI_GLB_CTRL1_SMI_SET0_FMT_SEL_MASK                                                          (0x3 << RTL9310_SMI_GLB_CTRL1_SMI_SET0_FMT_SEL_OFFSET)

#define RTL9310_SMI_GLB_CTRL0_ADDR                                                                             (0xCC0)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE1_POLLING_OFFSET                                                 (27)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE1_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE1_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE1_POLLING_OFFSET                                                 (26)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE1_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE1_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE1_POLLING_OFFSET                                                 (25)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE1_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE1_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE1_POLLING_OFFSET                                                 (24)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE1_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE1_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE0_POLLING_OFFSET                                                 (23)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE0_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET3_PRVTE0_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE0_POLLING_OFFSET                                                 (22)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE0_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET2_PRVTE0_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE0_POLLING_OFFSET                                                 (21)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE0_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET1_PRVTE0_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE0_POLLING_OFFSET                                                 (20)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE0_POLLING_MASK                                                   (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET0_PRVTE0_POLLING_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_POLLING_PARK_SEL_OFFSET                                               (19)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_POLLING_PARK_SEL_MASK                                                 (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET3_POLLING_PARK_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_POLLING_PARK_SEL_OFFSET                                               (18)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_POLLING_PARK_SEL_MASK                                                 (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET2_POLLING_PARK_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_POLLING_PARK_SEL_OFFSET                                               (17)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_POLLING_PARK_SEL_MASK                                                 (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET1_POLLING_PARK_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_POLLING_PARK_SEL_OFFSET                                               (16)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_POLLING_PARK_SEL_MASK                                                 (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET0_POLLING_PARK_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_FREQ_SEL_OFFSET                                                       (10)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_FREQ_SEL_MASK                                                         (0x3 << RTL9310_SMI_GLB_CTRL0_SMI_SET3_FREQ_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_FREQ_SEL_OFFSET                                                       (8)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_FREQ_SEL_MASK                                                         (0x3 << RTL9310_SMI_GLB_CTRL0_SMI_SET2_FREQ_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_FREQ_SEL_OFFSET                                                       (6)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_FREQ_SEL_MASK                                                         (0x3 << RTL9310_SMI_GLB_CTRL0_SMI_SET1_FREQ_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_FREQ_SEL_OFFSET                                                       (4)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_FREQ_SEL_MASK                                                         (0x3 << RTL9310_SMI_GLB_CTRL0_SMI_SET0_FREQ_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PREAMBLE_SEL_OFFSET                                                   (3)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET3_PREAMBLE_SEL_MASK                                                     (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET3_PREAMBLE_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PREAMBLE_SEL_OFFSET                                                   (2)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET2_PREAMBLE_SEL_MASK                                                     (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET2_PREAMBLE_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PREAMBLE_SEL_OFFSET                                                   (1)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET1_PREAMBLE_SEL_MASK                                                     (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET1_PREAMBLE_SEL_OFFSET)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PREAMBLE_SEL_OFFSET                                                   (0)
  #define RTL9310_SMI_GLB_CTRL0_SMI_SET0_PREAMBLE_SEL_MASK                                                     (0x1 << RTL9310_SMI_GLB_CTRL0_SMI_SET0_PREAMBLE_SEL_OFFSET)

#define RTL9310_SMI_BYPASS_ABLTY_LOCK_CTRL_ADDR(port)                                                          (0xCC4 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_OFFSET(port)                                    (port % 0x20)
  #define RTL9310_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_MASK(port)                                      (0x1 << RTL9310_SMI_BYPASS_ABLTY_LOCK_CTRL_BYPASS_ABLTY_LOCK_OFFSET(port))

#define RTL9310_SMI_PORT_POLLING_CTRL_ADDR(port)                                                               (0xCCC + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_MASK(port)                                            (0x1 << RTL9310_SMI_PORT_POLLING_CTRL_SMI_POLLING_PMSK_OFFSET(port))

#define RTL9310_TX_IDLE_TMR_CTRL_ADDR                                                                          (0xCD4)
  #define RTL9310_TX_IDLE_TMR_CTRL_TX_IDLE_TMR_OFFSET                                                          (0)
  #define RTL9310_TX_IDLE_TMR_CTRL_TX_IDLE_TMR_MASK                                                            (0xFF << RTL9310_TX_IDLE_TMR_CTRL_TX_IDLE_TMR_OFFSET)

#define RTL9310_LINK_DELAY_CTRL_ADDR                                                                           (0xCD8)
  #define RTL9310_LINK_DELAY_CTRL_DBG_SEL_ABLTY_RSL_OFFSET                                                     (17)
  #define RTL9310_LINK_DELAY_CTRL_DBG_SEL_ABLTY_RSL_MASK                                                       (0x3 << RTL9310_LINK_DELAY_CTRL_DBG_SEL_ABLTY_RSL_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LNKDN_FRC_DIS_OFFSET                                                         (16)
  #define RTL9310_LINK_DELAY_CTRL_LNKDN_FRC_DIS_MASK                                                           (0x1 << RTL9310_LINK_DELAY_CTRL_LNKDN_FRC_DIS_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_OFFSET                                                        (8)
  #define RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_MASK                                                          (0xFF << RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_EN_OFFSET                                                     (7)
  #define RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_EN_MASK                                                       (0x1 << RTL9310_LINK_DELAY_CTRL_LINK_DOWN_TIME_EN_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_EN_OFFSET                                                       (6)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_EN_MASK                                                         (0x1 << RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_EN_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET                                                   (4)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_MASK                                                     (0x3 << RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10G_5G_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET                                          (2)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_MASK                                            (0x3 << RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_2P5G_1000M_100M_OFFSET)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET                                                      (0)
  #define RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10M_MASK                                                        (0x3 << RTL9310_LINK_DELAY_CTRL_LINKUP_DELAY_10M_OFFSET)

#define RTL9310_MDIO_FREE_CNT_CTRL_ADDR                                                                        (0xCDC)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_RDY_OFFSET                                                  (13)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_RDY_MASK                                                    (0x1 << RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_RDY_OFFSET)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET                                                  (1)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_MASK                                                    (0xFFF << RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_SEL_OFFSET)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET                                                   (0)
  #define RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_MASK                                                     (0x1 << RTL9310_MDIO_FREE_CNT_CTRL_MDIO_FREE_CNT_EN_OFFSET)

#define RTL9310_SMI_GPHY_RLFD_POLLING_SEL_ADDR                                                                 (0xCE0)
  #define RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_PAGE_POLLING_GPHY_OFFSET                                      (16)
  #define RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_PAGE_POLLING_GPHY_MASK                                        (0xFFFF << RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_PAGE_POLLING_GPHY_OFFSET)
  #define RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_GPHY_OFFSET                                       (0)
  #define RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_GPHY_MASK                                         (0xFFFF << RTL9310_SMI_GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_GPHY_OFFSET)

#define RTL9310_SMI_RLFD_POLLING_BIT_SEL_ADDR                                                                  (0xCE4)
  #define RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_10GPHY_OFFSET                                      (4)
  #define RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_10GPHY_MASK                                        (0xF << RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_GPHY_OFFSET                                        (0)
  #define RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_GPHY_MASK                                          (0xF << RTL9310_SMI_RLFD_POLLING_BIT_SEL_RLFD_BIT_POLLING_GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_ADDR                                                               (0xCE8)
  #define RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_DEV_POLLING_10GPHY_OFFSET                                   (16)
  #define RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_DEV_POLLING_10GPHY_MASK                                     (0x1F << RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_DEV_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_10GPHY_OFFSET                                   (0)
  #define RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_10GPHY_MASK                                     (0xFFFF << RTL9310_SMI_10GPHY_RLFD_POLLING_SEL_RLFD_REG_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_GPHY_POLLING_SEL_ADDR                                                                      (0xCEC)
  #define RTL9310_SMI_GPHY_POLLING_SEL_INTPAGE_POLLING_GPHY_OFFSET                                             (16)
  #define RTL9310_SMI_GPHY_POLLING_SEL_INTPAGE_POLLING_GPHY_MASK                                               (0xFFFF << RTL9310_SMI_GPHY_POLLING_SEL_INTPAGE_POLLING_GPHY_OFFSET)
  #define RTL9310_SMI_GPHY_POLLING_SEL_INTREG_POLLING_GPHY_OFFSET                                              (0)
  #define RTL9310_SMI_GPHY_POLLING_SEL_INTREG_POLLING_GPHY_MASK                                                (0xFFFF << RTL9310_SMI_GPHY_POLLING_SEL_INTREG_POLLING_GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_POLLING_SEL0_ADDR                                                                   (0xCF0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL0_INTDEV0_POLLING_10GPHY_OFFSET                                        (16)
  #define RTL9310_SMI_10GPHY_POLLING_SEL0_INTDEV0_POLLING_10GPHY_MASK                                          (0x1F << RTL9310_SMI_10GPHY_POLLING_SEL0_INTDEV0_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL0_INTREG0_POLLING_10GPHY_OFFSET                                        (0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL0_INTREG0_POLLING_10GPHY_MASK                                          (0xFFFF << RTL9310_SMI_10GPHY_POLLING_SEL0_INTREG0_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_POLLING_SEL1_ADDR                                                                   (0xCF4)
  #define RTL9310_SMI_10GPHY_POLLING_SEL1_INTDEV1_POLLING_10GPHY_OFFSET                                        (16)
  #define RTL9310_SMI_10GPHY_POLLING_SEL1_INTDEV1_POLLING_10GPHY_MASK                                          (0x1F << RTL9310_SMI_10GPHY_POLLING_SEL1_INTDEV1_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL1_INTREG1_POLLING_10GPHY_OFFSET                                        (0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL1_INTREG1_POLLING_10GPHY_MASK                                          (0xFFFF << RTL9310_SMI_10GPHY_POLLING_SEL1_INTREG1_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_POLLING_SEL2_ADDR                                                                   (0xCF8)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_BIT_POLLING_10GPHY_OFFSET                                       (21)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_BIT_POLLING_10GPHY_MASK                                         (0xF << RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_BIT_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_DEV_POLLING_10GPHY_OFFSET                                       (16)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_DEV_POLLING_10GPHY_MASK                                         (0x1F << RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_DEV_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_REG_POLLING_10GPHY_OFFSET                                       (0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_REG_POLLING_10GPHY_MASK                                         (0xFFFF << RTL9310_SMI_10GPHY_POLLING_SEL2_REG0_REG_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_POLLING_SEL3_ADDR                                                                   (0xCFC)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_BIT_POLLING_10GPHY_OFFSET                                       (21)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_BIT_POLLING_10GPHY_MASK                                         (0xF << RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_BIT_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_DEV_POLLING_10GPHY_OFFSET                                       (16)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_DEV_POLLING_10GPHY_MASK                                         (0x1F << RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_DEV_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_REG_POLLING_10GPHY_OFFSET                                       (0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_REG_POLLING_10GPHY_MASK                                         (0xFFFF << RTL9310_SMI_10GPHY_POLLING_SEL3_REG9_REG_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_10GPHY_POLLING_SEL4_ADDR                                                                   (0xD00)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_BIT_POLLING_10GPHY_OFFSET                                      (21)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_BIT_POLLING_10GPHY_MASK                                        (0xF << RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_BIT_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_DEV_POLLING_10GPHY_OFFSET                                      (16)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_DEV_POLLING_10GPHY_MASK                                        (0x1F << RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_DEV_POLLING_10GPHY_OFFSET)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_REG_POLLING_10GPHY_OFFSET                                      (0)
  #define RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_REG_POLLING_10GPHY_MASK                                        (0xFFFF << RTL9310_SMI_10GPHY_POLLING_SEL4_REG10_REG_POLLING_10GPHY_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK_CHK0_MSK_ADDR(port)                                                            (0xD04 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK_CHK0_MSK_SMI_PHY_REG_CHK_CHK0_MSK_OFFSET(port)                               (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK_CHK0_MSK_SMI_PHY_REG_CHK_CHK0_MSK_MASK(port)                                 (0x1 << RTL9310_SMI_PHY_REG_CHK_CHK0_MSK_SMI_PHY_REG_CHK_CHK0_MSK_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK_CHK1_MSK_ADDR(port)                                                            (0xD0C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK_CHK1_MSK_SMI_PHY_REG_CHK_CHK1_MSK_OFFSET(port)                               (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK_CHK1_MSK_SMI_PHY_REG_CHK_CHK1_MSK_MASK(port)                                 (0x1 << RTL9310_SMI_PHY_REG_CHK_CHK1_MSK_SMI_PHY_REG_CHK_CHK1_MSK_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK_CHK2_MSK_ADDR(port)                                                            (0xD14 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK_CHK2_MSK_SMI_PHY_REG_CHK_CHK2_MSK_OFFSET(port)                               (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK_CHK2_MSK_SMI_PHY_REG_CHK_CHK2_MSK_MASK(port)                                 (0x1 << RTL9310_SMI_PHY_REG_CHK_CHK2_MSK_SMI_PHY_REG_CHK_CHK2_MSK_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK_CHK3_MSK_ADDR(port)                                                            (0xD1C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK_CHK3_MSK_SMI_PHY_REG_CHK_CHK3_MSK_OFFSET(port)                               (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK_CHK3_MSK_SMI_PHY_REG_CHK_CHK3_MSK_MASK(port)                                 (0x1 << RTL9310_SMI_PHY_REG_CHK_CHK3_MSK_SMI_PHY_REG_CHK_CHK3_MSK_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK_CHK4_MSK_ADDR(port)                                                            (0xD24 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK_CHK4_MSK_SMI_PHY_REG_CHK_CHK4_MSK_OFFSET(port)                               (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK_CHK4_MSK_SMI_PHY_REG_CHK_CHK4_MSK_MASK(port)                                 (0x1 << RTL9310_SMI_PHY_REG_CHK_CHK4_MSK_SMI_PHY_REG_CHK_CHK4_MSK_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK0_CTRL_ADDR                                                                     (0xD2C)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_10G_OFFSET                                                   (23)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_10G_MASK                                                     (0x3 << RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_REG_OFFSET                                                        (18)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_REG_MASK                                                          (0x1F << RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_REG_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_PAGE_OFFSET                                                       (2)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_PAGE_MASK                                                         (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_PAGE_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_OFFSET                                                       (0)
  #define RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_MASK                                                         (0x3 << RTL9310_SMI_PHY_REG_CHK0_CTRL_CHK0_MODE_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_ADDR                                                                 (0xD30)
  #define RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_DEV_OFFSET                                                (16)
  #define RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_DEV_MASK                                                  (0x1F << RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_DEV_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_REG_OFFSET                                                (0)
  #define RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_REG_MASK                                                  (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_MMD_ADDR_CHK0_MMD_REG_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK1_CTRL_ADDR                                                                     (0xD34)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_10G_OFFSET                                                   (23)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_10G_MASK                                                     (0x3 << RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_REG_OFFSET                                                        (18)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_REG_MASK                                                          (0x1F << RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_REG_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_PAGE_OFFSET                                                       (2)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_PAGE_MASK                                                         (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_PAGE_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_OFFSET                                                       (0)
  #define RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_MASK                                                         (0x3 << RTL9310_SMI_PHY_REG_CHK1_CTRL_CHK1_MODE_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_ADDR                                                                 (0xD38)
  #define RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_DEV_OFFSET                                                (16)
  #define RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_DEV_MASK                                                  (0x1F << RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_DEV_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_REG_OFFSET                                                (0)
  #define RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_REG_MASK                                                  (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_MMD_ADDR_CHK1_MMD_REG_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK2_CTRL_ADDR                                                                     (0xD3C)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_10G_OFFSET                                                   (23)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_10G_MASK                                                     (0x3 << RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_REG_OFFSET                                                        (18)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_REG_MASK                                                          (0x1F << RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_REG_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_PAGE_OFFSET                                                       (2)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_PAGE_MASK                                                         (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_PAGE_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_OFFSET                                                       (0)
  #define RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_MASK                                                         (0x3 << RTL9310_SMI_PHY_REG_CHK2_CTRL_CHK2_MODE_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_ADDR                                                                 (0xD40)
  #define RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_DEV_OFFSET                                                (16)
  #define RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_DEV_MASK                                                  (0x1F << RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_DEV_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_REG_OFFSET                                                (0)
  #define RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_REG_MASK                                                  (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_MMD_ADDR_CHK2_MMD_REG_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK3_CTRL_ADDR                                                                     (0xD44)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_10G_OFFSET                                                   (23)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_10G_MASK                                                     (0x3 << RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_REG_OFFSET                                                        (18)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_REG_MASK                                                          (0x1F << RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_REG_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_PAGE_OFFSET                                                       (2)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_PAGE_MASK                                                         (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_PAGE_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_OFFSET                                                       (0)
  #define RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_MASK                                                         (0x3 << RTL9310_SMI_PHY_REG_CHK3_CTRL_CHK3_MODE_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_ADDR                                                                 (0xD48)
  #define RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_DEV_OFFSET                                                (16)
  #define RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_DEV_MASK                                                  (0x1F << RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_DEV_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_REG_OFFSET                                                (0)
  #define RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_REG_MASK                                                  (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_MMD_ADDR_CHK3_MMD_REG_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK4_CTRL_ADDR                                                                     (0xD4C)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_10G_OFFSET                                                   (23)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_10G_MASK                                                     (0x3 << RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_REG_OFFSET                                                        (18)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_REG_MASK                                                          (0x1F << RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_REG_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_PAGE_OFFSET                                                       (2)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_PAGE_MASK                                                         (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_PAGE_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_OFFSET                                                       (0)
  #define RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_MASK                                                         (0x3 << RTL9310_SMI_PHY_REG_CHK4_CTRL_CHK4_MODE_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_ADDR                                                                 (0xD50)
  #define RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_DEV_OFFSET                                                (16)
  #define RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_DEV_MASK                                                  (0x1F << RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_DEV_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_REG_OFFSET                                                (0)
  #define RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_REG_MASK                                                  (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_MMD_ADDR_CHK4_MMD_REG_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_ADDR                                                                (0xD54)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DMSK_OFFSET                                                  (16)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DMSK_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DMSK_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DATA_OFFSET                                                  (0)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DATA_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_DATA_GPHY_CHK0_DATA_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_ADDR                                                                (0xD58)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DMSK_OFFSET                                                  (16)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DMSK_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DMSK_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DATA_OFFSET                                                  (0)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DATA_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_DATA_GPHY_CHK1_DATA_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_ADDR                                                                (0xD5C)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DMSK_OFFSET                                                  (16)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DMSK_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DMSK_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DATA_OFFSET                                                  (0)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DATA_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_DATA_GPHY_CHK2_DATA_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_ADDR                                                                (0xD60)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DMSK_OFFSET                                                  (16)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DMSK_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DMSK_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DATA_OFFSET                                                  (0)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DATA_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_DATA_GPHY_CHK3_DATA_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_ADDR                                                                (0xD64)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DMSK_OFFSET                                                  (16)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DMSK_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DMSK_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DATA_OFFSET                                                  (0)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DATA_MASK                                                    (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_DATA_GPHY_CHK4_DATA_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_ADDR                                                              (0xD68)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DMSK_10G_OFFSET                                            (16)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DMSK_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DMSK_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DATA_10G_OFFSET                                            (0)
  #define RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DATA_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK0_DATA_10GPHY_CHK0_DATA_10G_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_ADDR                                                              (0xD6C)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DMSK_10G_OFFSET                                            (16)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DMSK_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DMSK_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DATA_10G_OFFSET                                            (0)
  #define RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DATA_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK1_DATA_10GPHY_CHK1_DATA_10G_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_ADDR                                                              (0xD70)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DMSK_10G_OFFSET                                            (16)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DMSK_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DMSK_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DATA_10G_OFFSET                                            (0)
  #define RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DATA_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK2_DATA_10GPHY_CHK2_DATA_10G_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_ADDR                                                              (0xD74)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DMSK_10G_OFFSET                                            (16)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DMSK_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DMSK_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DATA_10G_OFFSET                                            (0)
  #define RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DATA_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK3_DATA_10GPHY_CHK3_DATA_10G_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_ADDR                                                              (0xD78)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DMSK_10G_OFFSET                                            (16)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DMSK_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DMSK_10G_OFFSET)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DATA_10G_OFFSET                                            (0)
  #define RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DATA_10G_MASK                                              (0xFFFF << RTL9310_SMI_PHY_REG_CHK4_DATA_10GPHY_CHK4_DATA_10G_OFFSET)

#define RTL9310_SMI_PHY_REG_CHK0_RESULT_ADDR(port)                                                             (0xD7C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK0_RESULT_CHK0_RESULT_OFFSET(port)                                             (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK0_RESULT_CHK0_RESULT_MASK(port)                                               (0x1 << RTL9310_SMI_PHY_REG_CHK0_RESULT_CHK0_RESULT_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK1_RESULT_ADDR(port)                                                             (0xD84 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK1_RESULT_CHK1_RESULT_OFFSET(port)                                             (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK1_RESULT_CHK1_RESULT_MASK(port)                                               (0x1 << RTL9310_SMI_PHY_REG_CHK1_RESULT_CHK1_RESULT_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK2_RESULT_ADDR(port)                                                             (0xD8C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK2_RESULT_CHK2_RESULT_OFFSET(port)                                             (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK2_RESULT_CHK2_RESULT_MASK(port)                                               (0x1 << RTL9310_SMI_PHY_REG_CHK2_RESULT_CHK2_RESULT_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK3_RESULT_ADDR(port)                                                             (0xD94 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK3_RESULT_CHK3_RESULT_OFFSET(port)                                             (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK3_RESULT_CHK3_RESULT_MASK(port)                                               (0x1 << RTL9310_SMI_PHY_REG_CHK3_RESULT_CHK3_RESULT_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK4_RESULT_ADDR(port)                                                             (0xD9C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK4_RESULT_CHK4_RESULT_OFFSET(port)                                             (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK4_RESULT_CHK4_RESULT_MASK(port)                                               (0x1 << RTL9310_SMI_PHY_REG_CHK4_RESULT_CHK4_RESULT_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK0_RESULT_ERR_ADDR(port)                                                         (0xDA4 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK0_RESULT_ERR_CHK0_RESULT_ERR_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK0_RESULT_ERR_CHK0_RESULT_ERR_MASK(port)                                       (0x1 << RTL9310_SMI_PHY_REG_CHK0_RESULT_ERR_CHK0_RESULT_ERR_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK1_RESULT_ERR_ADDR(port)                                                         (0xDAC + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK1_RESULT_ERR_CHK1_RESULT_ERR_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK1_RESULT_ERR_CHK1_RESULT_ERR_MASK(port)                                       (0x1 << RTL9310_SMI_PHY_REG_CHK1_RESULT_ERR_CHK1_RESULT_ERR_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK2_RESULT_ERR_ADDR(port)                                                         (0xDB4 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK2_RESULT_ERR_CHK2_RESULT_ERR_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK2_RESULT_ERR_CHK2_RESULT_ERR_MASK(port)                                       (0x1 << RTL9310_SMI_PHY_REG_CHK2_RESULT_ERR_CHK2_RESULT_ERR_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK3_RESULT_ERR_ADDR(port)                                                         (0xDBC + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK3_RESULT_ERR_CHK3_RESULT_ERR_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK3_RESULT_ERR_CHK3_RESULT_ERR_MASK(port)                                       (0x1 << RTL9310_SMI_PHY_REG_CHK3_RESULT_ERR_CHK3_RESULT_ERR_OFFSET(port))

#define RTL9310_SMI_PHY_REG_CHK4_RESULT_ERR_ADDR(port)                                                         (0xDC4 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_SMI_PHY_REG_CHK4_RESULT_ERR_CHK4_RESULT_ERR_OFFSET(port)                                     (port % 0x20)
  #define RTL9310_SMI_PHY_REG_CHK4_RESULT_ERR_CHK4_RESULT_ERR_MASK(port)                                       (0x1 << RTL9310_SMI_PHY_REG_CHK4_RESULT_ERR_CHK4_RESULT_ERR_OFFSET(port))

#define RTL9310_MAC_FORCE_MODE_CTRL_ADDR(port)                                                                 (0xDCC + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_FORCE_MODE_CTRL_FORCE_SDS_ABLTY_OFFSET                                                   (27)
  #define RTL9310_MAC_FORCE_MODE_CTRL_FORCE_SDS_ABLTY_MASK                                                     (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_FORCE_SDS_ABLTY_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FEFI_SEL_OFFSET                                                      (25)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FEFI_SEL_MASK                                                        (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FEFI_SEL_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_FORCE_MSTR_SLV_OFFSET                                                    (24)
  #define RTL9310_MAC_FORCE_MODE_CTRL_FORCE_MSTR_SLV_MASK                                                      (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_FORCE_MSTR_SLV_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_10G_EN_OFFSET                                                        (23)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_10G_EN_MASK                                                          (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_10G_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_5G_EN_OFFSET                                                         (22)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_5G_EN_MASK                                                           (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_5G_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_2P5G_EN_OFFSET                                                       (21)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_2P5G_EN_MASK                                                         (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_2P5G_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET                                                      (20)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_MASK                                                        (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_1000M_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_500M_EN_OFFSET                                                       (19)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_500M_EN_MASK                                                         (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_500M_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET                                                       (18)
  #define RTL9310_MAC_FORCE_MODE_CTRL_EEE_100M_EN_MASK                                                         (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_EEE_100M_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_RX_PAUSE_EN_OFFSET                                                   (17)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_RX_PAUSE_EN_MASK                                                     (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_RX_PAUSE_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_TX_PAUSE_EN_OFFSET                                                   (16)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_TX_PAUSE_EN_MASK                                                     (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_TX_PAUSE_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_SPD_SEL_OFFSET                                                       (12)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_SPD_SEL_MASK                                                         (0xF << RTL9310_MAC_FORCE_MODE_CTRL_SMI_SPD_SEL_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_DUP_SEL_OFFSET                                                       (11)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_DUP_SEL_MASK                                                         (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_DUP_SEL_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_OFFSET                                                   (10)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_MASK                                                     (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_OFFSET                                                    (9)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_MASK                                                      (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FEFI_EN_OFFSET                                                 (7)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FEFI_EN_MASK                                                   (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FEFI_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MSTR_SLV_EN_OFFSET                                             (6)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MSTR_SLV_EN_MASK                                               (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MSTR_SLV_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_EEE_EN_OFFSET                                                  (5)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_EEE_EN_MASK                                                    (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_EEE_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FC_EN_OFFSET                                                   (4)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FC_EN_MASK                                                     (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_FC_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_SPD_EN_OFFSET                                                  (3)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_SPD_EN_MASK                                                    (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_SPD_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_DUP_EN_OFFSET                                                  (2)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_DUP_EN_MASK                                                    (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_DUP_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_EN_OFFSET                                                (1)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_EN_MASK                                                  (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_MEDIA_EN_OFFSET)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_EN_OFFSET                                                 (0)
  #define RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_EN_MASK                                                   (0x1 << RTL9310_MAC_FORCE_MODE_CTRL_SMI_FORCE_LINK_EN_OFFSET)

#define RTL9310_MAC_RLFD_EN_ADDR(port)                                                                         (0xEB0 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_MAC_RLFD_EN_RLFD_EN_OFFSET(port)                                                             (port % 0x20)
  #define RTL9310_MAC_RLFD_EN_RLFD_EN_MASK(port)                                                               (0x1 << RTL9310_MAC_RLFD_EN_RLFD_EN_OFFSET(port))

#define RTL9310_MAC_RLFD_STS_ADDR(port)                                                                        (0xEB8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_RLFD_STS_RLFD_STS_OFFSET(port)                                                           (port % 0x20)
  #define RTL9310_MAC_RLFD_STS_RLFD_STS_MASK(port)                                                             (0x1 << RTL9310_MAC_RLFD_STS_RLFD_STS_OFFSET(port))

#define RTL9310_MAC_LINK_STS_ADDR(port)                                                                        (0xEC0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_LINK_STS_LINK_STS_OFFSET(port)                                                           (port % 0x20)
  #define RTL9310_MAC_LINK_STS_LINK_STS_MASK(port)                                                             (0x1 << RTL9310_MAC_LINK_STS_LINK_STS_OFFSET(port))

#define RTL9310_MAC_LINK_MEDIA_STS_ADDR(port)                                                                  (0xEC8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_LINK_MEDIA_STS_MEDIA_STS_OFFSET(port)                                                    (port % 0x20)
  #define RTL9310_MAC_LINK_MEDIA_STS_MEDIA_STS_MASK(port)                                                      (0x1 << RTL9310_MAC_LINK_MEDIA_STS_MEDIA_STS_OFFSET(port))

#define RTL9310_MAC_LINK_SPD_STS_ADDR(port)                                                                    (0xED0 + (((port >> 3) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_LINK_SPD_STS_SPD_STS_OFFSET(port)                                                        ((port & 0x7) << 2)
  #define RTL9310_MAC_LINK_SPD_STS_SPD_STS_MASK(port)                                                          (0xF << RTL9310_MAC_LINK_SPD_STS_SPD_STS_OFFSET(port))

#define RTL9310_MAC_LINK_DUP_STS_ADDR(port)                                                                    (0xEF0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_LINK_DUP_STS_DUP_STS_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_MAC_LINK_DUP_STS_DUP_STS_MASK(port)                                                          (0x1 << RTL9310_MAC_LINK_DUP_STS_DUP_STS_OFFSET(port))

#define RTL9310_MAC_TX_PAUSE_STS_ADDR(port)                                                                    (0xEF8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_TX_PAUSE_STS_TX_PAUSE_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_MAC_TX_PAUSE_STS_TX_PAUSE_STS_MASK(port)                                                     (0x1 << RTL9310_MAC_TX_PAUSE_STS_TX_PAUSE_STS_OFFSET(port))

#define RTL9310_MAC_RX_PAUSE_STS_ADDR(port)                                                                    (0xF00 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_RX_PAUSE_STS_RX_PAUSE_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_MAC_RX_PAUSE_STS_RX_PAUSE_STS_MASK(port)                                                     (0x1 << RTL9310_MAC_RX_PAUSE_STS_RX_PAUSE_STS_OFFSET(port))

#define RTL9310_MAC_EEE_ABLTY_ADDR(port)                                                                       (0xF08 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_EEE_ABLTY_EEE_ABLTY_OFFSET(port)                                                         (port % 0x20)
  #define RTL9310_MAC_EEE_ABLTY_EEE_ABLTY_MASK(port)                                                           (0x1 << RTL9310_MAC_EEE_ABLTY_EEE_ABLTY_OFFSET(port))

#define RTL9310_MAC_MSTR_SLV_STS_ADDR(port)                                                                    (0xF10 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_MAC_MSTR_SLV_STS_MSTR_SLV_STS_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_MAC_MSTR_SLV_STS_MSTR_SLV_STS_MASK(port)                                                     (0x1 << RTL9310_MAC_MSTR_SLV_STS_MSTR_SLV_STS_OFFSET(port))

#define RTL9310_FEFI_STS_ADDR(port)                                                                            (0xF18 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_FEFI_STS_FEFI_STS_OFFSET(port)                                                               (port % 0x20)
  #define RTL9310_FEFI_STS_FEFI_STS_MASK(port)                                                                 (0x1 << RTL9310_FEFI_STS_FEFI_STS_OFFSET(port))

#define RTL9310_FORCE_MAC_SPD_ADDR(port)                                                                       (0xF20 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_FORCE_MAC_SPD_FORCE_MAC_SPD_OFFSET(port)                                                     (port % 0x20)
  #define RTL9310_FORCE_MAC_SPD_FORCE_MAC_SPD_MASK(port)                                                       (0x1 << RTL9310_FORCE_MAC_SPD_FORCE_MAC_SPD_OFFSET(port))

#define RTL9310_SPD_FORCE_VAL_ADDR(port)                                                                       (0xF28 + (((port >> 3) << 2))) /* port: 0-56 */
  #define RTL9310_SPD_FORCE_VAL_SPD_FORCE_VAL_OFFSET(port)                                                     ((port & 0x7) << 2)
  #define RTL9310_SPD_FORCE_VAL_SPD_FORCE_VAL_MASK(port)                                                       (0xF << RTL9310_SPD_FORCE_VAL_SPD_FORCE_VAL_OFFSET(port))

#define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_ADDR(port)                                                            (0x5554 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET                                              (28)
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_MASK                                                (0x1 << RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_TAG_INC_OFFSET)
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET                                         (14)
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_MASK                                           (0x3FFF << RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_100M_10M_SEL_OFFSET)
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET                                   (0)
  #define RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_MASK                                     (0x3FFF << RTL9310_MAC_L2_PORT_MAX_LEN_CTRL_MAX_LEN_1G_2P5G_5G_10G_SEL_OFFSET)

#define RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_ADDR                                                                   (0x1368)
  #define RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_RX_MAX_LEN_OFFSET                                           (14)
  #define RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_RX_MAX_LEN_MASK                                             (0x3FFF << RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_RX_MAX_LEN_OFFSET)
  #define RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET                                           (0)
  #define RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_MASK                                             (0x3FFF << RTL9310_MAC_L2_CPU_MAX_LEN_CTRL_CPU_PORT_TX_MAX_LEN_OFFSET)

#define RTL9310_MAC_SERDES_MODE_CTRL_ADDR(index)                                                               (0x136C + (((index) << 2))) /* index: 0-13 */
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC10G_SERDES_MODE_OFFSET                                               (9)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC10G_SERDES_MODE_MASK                                                 (0x7 << RTL9310_MAC_SERDES_MODE_CTRL_MAC10G_SERDES_MODE_OFFSET)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC5G_SERDES_MODE_OFFSET                                                (6)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC5G_SERDES_MODE_MASK                                                  (0x7 << RTL9310_MAC_SERDES_MODE_CTRL_MAC5G_SERDES_MODE_OFFSET)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC2P5G_SERDES_MODE_OFFSET                                              (3)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC2P5G_SERDES_MODE_MASK                                                (0x7 << RTL9310_MAC_SERDES_MODE_CTRL_MAC2P5G_SERDES_MODE_OFFSET)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC1G_SERDES_MODE_OFFSET                                                (0)
  #define RTL9310_MAC_SERDES_MODE_CTRL_MAC1G_SERDES_MODE_MASK                                                  (0x7 << RTL9310_MAC_SERDES_MODE_CTRL_MAC1G_SERDES_MODE_OFFSET)

#define RTL9310_MAC_GROUP0_1_CTRL_ADDR                                                                         (0x13A4)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC_10G_EN_OFFSET                                                   (30)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_5G_EN_OFFSET                                                   (29)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_5G_EN_OFFSET                                                   (28)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_2P5G_EN_OFFSET                                                 (27)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_2P5G_EN_OFFSET                                                 (26)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_2P5G_EN_OFFSET                                                 (25)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_2P5G_EN_OFFSET                                                 (24)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC7_1G_EN_OFFSET                                                   (23)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC7_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC6_1G_EN_OFFSET                                                   (22)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC6_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC5_1G_EN_OFFSET                                                   (21)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC5_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC4_1G_EN_OFFSET                                                   (20)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC4_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_1G_EN_OFFSET                                                   (19)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_1G_EN_OFFSET                                                   (18)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_1G_EN_OFFSET                                                   (17)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_1G_EN_OFFSET                                                   (16)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP1_MAC0_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC_10G_EN_OFFSET                                                   (14)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_5G_EN_OFFSET                                                   (13)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_5G_EN_OFFSET                                                   (12)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_2P5G_EN_OFFSET                                                 (11)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_2P5G_EN_OFFSET                                                 (10)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_2P5G_EN_OFFSET                                                 (9)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_2P5G_EN_OFFSET                                                 (8)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC7_1G_EN_OFFSET                                                   (7)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC7_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC6_1G_EN_OFFSET                                                   (6)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC6_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC5_1G_EN_OFFSET                                                   (5)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC5_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC4_1G_EN_OFFSET                                                   (4)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC4_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_1G_EN_OFFSET                                                   (3)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_1G_EN_OFFSET                                                   (2)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_1G_EN_OFFSET                                                   (1)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_1G_EN_OFFSET                                                   (0)
  #define RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP0_1_CTRL_GROUP0_MAC0_1G_EN_OFFSET)

#define RTL9310_MAC_GROUP2_3_CTRL_ADDR                                                                         (0x13A8)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC_10G_EN_OFFSET                                                   (30)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_5G_EN_OFFSET                                                   (29)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_5G_EN_OFFSET                                                   (28)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_2P5G_EN_OFFSET                                                 (27)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_2P5G_EN_OFFSET                                                 (26)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_2P5G_EN_OFFSET                                                 (25)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_2P5G_EN_OFFSET                                                 (24)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC7_1G_EN_OFFSET                                                   (23)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC7_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC6_1G_EN_OFFSET                                                   (22)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC6_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC5_1G_EN_OFFSET                                                   (21)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC5_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC4_1G_EN_OFFSET                                                   (20)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC4_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_1G_EN_OFFSET                                                   (19)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_1G_EN_OFFSET                                                   (18)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_1G_EN_OFFSET                                                   (17)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_1G_EN_OFFSET                                                   (16)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP3_MAC0_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC_10G_EN_OFFSET                                                   (14)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_5G_EN_OFFSET                                                   (13)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_5G_EN_OFFSET                                                   (12)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_2P5G_EN_OFFSET                                                 (11)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_2P5G_EN_OFFSET                                                 (10)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_2P5G_EN_OFFSET                                                 (9)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_2P5G_EN_OFFSET                                                 (8)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC7_1G_EN_OFFSET                                                   (7)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC7_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC6_1G_EN_OFFSET                                                   (6)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC6_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC5_1G_EN_OFFSET                                                   (5)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC5_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC4_1G_EN_OFFSET                                                   (4)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC4_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_1G_EN_OFFSET                                                   (3)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_1G_EN_OFFSET                                                   (2)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_1G_EN_OFFSET                                                   (1)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_1G_EN_OFFSET                                                   (0)
  #define RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP2_3_CTRL_GROUP2_MAC0_1G_EN_OFFSET)

#define RTL9310_MAC_GROUP4_CTRL_ADDR                                                                           (0x13AC)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC_10G_EN_OFFSET                                                     (14)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC_10G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_5G_EN_OFFSET                                                     (13)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_5G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_5G_EN_OFFSET                                                     (12)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_5G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_2P5G_EN_OFFSET                                                   (11)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_2P5G_EN_OFFSET                                                   (10)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_2P5G_EN_OFFSET                                                   (9)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_2P5G_EN_OFFSET                                                   (8)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC7_1G_EN_OFFSET                                                     (7)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC7_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC6_1G_EN_OFFSET                                                     (6)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC6_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC5_1G_EN_OFFSET                                                     (5)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC5_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC4_1G_EN_OFFSET                                                     (4)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC4_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_1G_EN_OFFSET                                                     (3)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_1G_EN_OFFSET                                                     (2)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_1G_EN_OFFSET                                                     (1)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_1G_EN_OFFSET                                                     (0)
  #define RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP4_CTRL_GROUP4_MAC0_1G_EN_OFFSET)

#define RTL9310_MAC_GROUP5_CTRL_ADDR                                                                           (0x13B0)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC_10G_EN_OFFSET                                                     (18)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC_10G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_5G_EN_OFFSET                                                     (17)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_5G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_5G_EN_OFFSET                                                     (16)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_5G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_2P5G_EN_OFFSET                                                   (15)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_2P5G_EN_OFFSET                                                   (14)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_2P5G_EN_OFFSET                                                   (13)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_2P5G_EN_OFFSET                                                   (12)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_2P5G_EN_OFFSET                                                   (11)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_2P5G_EN_OFFSET                                                   (10)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_2P5G_EN_OFFSET                                                   (9)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_2P5G_EN_OFFSET                                                   (8)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_2P5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_1G_EN_OFFSET                                                     (7)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC7_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_1G_EN_OFFSET                                                     (6)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC6_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_1G_EN_OFFSET                                                     (5)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC5_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_1G_EN_OFFSET                                                     (4)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC4_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_1G_EN_OFFSET                                                     (3)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC3_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_1G_EN_OFFSET                                                     (2)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC2_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_1G_EN_OFFSET                                                     (1)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_1G_EN_OFFSET                                                     (0)
  #define RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_1G_EN_MASK                                                       (0x1 << RTL9310_MAC_GROUP5_CTRL_GROUP5_MAC0_1G_EN_OFFSET)

#define RTL9310_MAC_GROUP6_7_CTRL_ADDR                                                                         (0x13B4)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC_10G_EN_OFFSET                                                   (22)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_5G_EN_OFFSET                                                   (21)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_5G_EN_OFFSET                                                   (20)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_2P5G_EN_OFFSET                                                 (19)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_2P5G_EN_OFFSET                                                 (18)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_1G_EN_OFFSET                                                   (17)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_1G_EN_OFFSET                                                   (16)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP7_MAC0_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC_10G_EN_OFFSET                                                   (6)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC_10G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_5G_EN_OFFSET                                                   (5)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_5G_EN_OFFSET                                                   (4)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_2P5G_EN_OFFSET                                                 (3)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_2P5G_EN_OFFSET                                                 (2)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_1G_EN_OFFSET                                                   (1)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC1_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_1G_EN_OFFSET                                                   (0)
  #define RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP6_7_CTRL_GROUP6_MAC0_1G_EN_OFFSET)

#define RTL9310_MAC_GROUP8_11_CTRL_ADDR                                                                        (0x13B8)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_10G_EN_OFFSET                                                 (15)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_10G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_5G_EN_OFFSET                                                  (14)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_5G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_2P5G_EN_OFFSET                                                (13)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_2P5G_EN_MASK                                                  (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_1G_EN_OFFSET                                                  (12)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_1G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP11_MAC_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_10G_EN_OFFSET                                                 (11)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_10G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_5G_EN_OFFSET                                                  (10)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_5G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_2P5G_EN_OFFSET                                                (9)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_2P5G_EN_MASK                                                  (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_1G_EN_OFFSET                                                  (8)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_1G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP10_MAC_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_10G_EN_OFFSET                                                  (7)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_10G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_5G_EN_OFFSET                                                   (6)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_2P5G_EN_OFFSET                                                 (5)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_1G_EN_OFFSET                                                   (4)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP9_MAC_1G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_10G_EN_OFFSET                                                  (3)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_10G_EN_MASK                                                    (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_10G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_5G_EN_OFFSET                                                   (2)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_5G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_2P5G_EN_OFFSET                                                 (1)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_2P5G_EN_MASK                                                   (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_2P5G_EN_OFFSET)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_1G_EN_OFFSET                                                   (0)
  #define RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_1G_EN_MASK                                                     (0x1 << RTL9310_MAC_GROUP8_11_CTRL_GROUP8_MAC_1G_EN_OFFSET)

#define RTL9310_PROT_SERDSE_MUX_CTRL_0_ADDR                                                                    (0x13BC)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P47_GMII_SEL_OFFSET                                                   (31)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P47_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P47_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P46_GMII_SEL_OFFSET                                                   (30)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P46_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P46_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P45_GMII_SEL_OFFSET                                                   (29)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P45_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P45_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P44_GMII_SEL_OFFSET                                                   (28)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P44_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P44_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P43_GMII_SEL_OFFSET                                                   (27)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P43_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P43_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P42_GMII_SEL_OFFSET                                                   (26)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P42_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P42_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P37_GMII_SEL_OFFSET                                                   (25)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P37_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P37_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P36_GMII_SEL_OFFSET                                                   (24)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P36_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P36_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P29_GMII_SEL_OFFSET                                                   (23)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P29_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P29_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P28_GMII_SEL_OFFSET                                                   (22)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P28_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P28_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P21_GMII_SEL_OFFSET                                                   (21)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P21_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P21_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P20_GMII_SEL_OFFSET                                                   (20)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P20_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P20_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P15_GMII_SEL_OFFSET                                                   (19)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P15_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P15_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P14_GMII_SEL_OFFSET                                                   (18)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P14_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P14_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P13_GMII_SEL_OFFSET                                                   (16)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P13_GMII_SEL_MASK                                                     (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P13_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P12_GMII_SEL_OFFSET                                                   (14)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P12_GMII_SEL_MASK                                                     (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P12_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P11_GMII_SEL_OFFSET                                                   (13)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P11_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P11_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P10_GMII_SEL_OFFSET                                                   (12)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P10_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P10_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P9_GMII_SEL_OFFSET                                                    (11)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P9_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P9_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P8_GMII_SEL_OFFSET                                                    (10)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P8_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P8_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P7_GMII_SEL_OFFSET                                                    (9)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P7_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P7_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P6_GMII_SEL_OFFSET                                                    (8)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P6_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P6_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P5_GMII_SEL_OFFSET                                                    (6)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P5_GMII_SEL_MASK                                                      (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P5_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P4_GMII_SEL_OFFSET                                                    (4)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P4_GMII_SEL_MASK                                                      (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P4_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P3_GMII_SEL_OFFSET                                                    (3)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P3_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P2_GMII_SEL_OFFSET                                                    (2)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P2_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P1_GMII_SEL_OFFSET                                                    (1)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P1_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P1_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P0_GMII_SEL_OFFSET                                                    (0)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_0_P0_GMII_SEL_MASK                                                      (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_0_P0_GMII_SEL_OFFSET)

#define RTL9310_PROT_SERDSE_MUX_CTRL_1_ADDR                                                                    (0x13C0)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES9_0_GMII_SEL_OFFSET                                             (21)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES9_0_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES9_0_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_3_GMII_SEL_OFFSET                                             (20)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_3_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_2_GMII_SEL_OFFSET                                             (19)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_2_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES7_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_3_GMII_SEL_OFFSET                                             (18)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_3_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_2_GMII_SEL_OFFSET                                             (17)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_2_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES6_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_3_GMII_SEL_OFFSET                                             (16)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_3_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_2_GMII_SEL_OFFSET                                             (15)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_2_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES5_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_3_GMII_SEL_OFFSET                                             (14)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_3_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_2_GMII_SEL_OFFSET                                             (13)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_2_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES4_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_3_GMII_SEL_OFFSET                                             (11)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_3_GMII_SEL_MASK                                               (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_2_GMII_SEL_OFFSET                                             (9)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_2_GMII_SEL_MASK                                               (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_1_GMII_SEL_OFFSET                                             (8)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_1_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_1_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_0_GMII_SEL_OFFSET                                             (7)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_0_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES3_0_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_3_GMII_SEL_OFFSET                                             (5)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_3_GMII_SEL_MASK                                               (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_3_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_2_GMII_SEL_OFFSET                                             (3)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_2_GMII_SEL_MASK                                               (0x3 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_2_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_1_GMII_SEL_OFFSET                                             (2)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_1_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_1_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_0_GMII_SEL_OFFSET                                             (1)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_0_GMII_SEL_MASK                                               (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_SERDES2_0_GMII_SEL_OFFSET)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_P50_GMII_SEL_OFFSET                                                   (0)
  #define RTL9310_PROT_SERDSE_MUX_CTRL_1_P50_GMII_SEL_MASK                                                     (0x1 << RTL9310_PROT_SERDSE_MUX_CTRL_1_P50_GMII_SEL_OFFSET)

#define RTL9310_FIB_UNIDIR_CTRL_ADDR(port)                                                                     (0x13C4 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_FIB_UNIDIR_CTRL_FIB_UNIDIR_EN_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_FIB_UNIDIR_CTRL_FIB_UNIDIR_EN_MASK(port)                                                     (0x1 << RTL9310_FIB_UNIDIR_CTRL_FIB_UNIDIR_EN_OFFSET(port))

#define RTL9310_MAC_DBG_SEL_CTRL_ADDR                                                                          (0x5634)
  #define RTL9310_MAC_DBG_SEL_CTRL_MAC_DBG_SEL_OFFSET                                                          (0)
  #define RTL9310_MAC_DBG_SEL_CTRL_MAC_DBG_SEL_MASK                                                            (0xFFFFFFFF << RTL9310_MAC_DBG_SEL_CTRL_MAC_DBG_SEL_OFFSET)

#define RTL9310_SDS_ABLTY_ADDR                                                                                 (0xF48)
  #define RTL9310_SDS_ABLTY_SDS_ABLTY_OFFSET                                                                   (0)
  #define RTL9310_SDS_ABLTY_SDS_ABLTY_MASK                                                                     (0xFFFF << RTL9310_SDS_ABLTY_SDS_ABLTY_OFFSET)

#define RTL9310_RXDV_H_ADDR                                                                                    (0xF4C)
  #define RTL9310_RXDV_H_RXDV_H_OFFSET                                                                         (0)
  #define RTL9310_RXDV_H_RXDV_H_MASK                                                                           (0xFFFFFF << RTL9310_RXDV_H_RXDV_H_OFFSET)

#define RTL9310_RXDV_L_ADDR                                                                                    (0xF50)
  #define RTL9310_RXDV_L_RXDV_L_OFFSET                                                                         (0)
  #define RTL9310_RXDV_L_RXDV_L_MASK                                                                           (0xFFFFFFFF << RTL9310_RXDV_L_RXDV_L_OFFSET)

#define RTL9310_TX_IDLE_H_ADDR                                                                                 (0xF54)
  #define RTL9310_TX_IDLE_H_TX_IDLE_H_OFFSET                                                                   (0)
  #define RTL9310_TX_IDLE_H_TX_IDLE_H_MASK                                                                     (0xFFFFFF << RTL9310_TX_IDLE_H_TX_IDLE_H_OFFSET)

#define RTL9310_TX_IDLE_L_ADDR                                                                                 (0xF58)
  #define RTL9310_TX_IDLE_L_TX_IDLE_L_OFFSET                                                                   (0)
  #define RTL9310_TX_IDLE_L_TX_IDLE_L_MASK                                                                     (0xFFFFFFFF << RTL9310_TX_IDLE_L_TX_IDLE_L_OFFSET)

#define RTL9310_PHY_UNIDIR_H_ADDR                                                                              (0xF5C)
  #define RTL9310_PHY_UNIDIR_H_PHY_UNIDIR_H_OFFSET                                                             (0)
  #define RTL9310_PHY_UNIDIR_H_PHY_UNIDIR_H_MASK                                                               (0xFFFFFF << RTL9310_PHY_UNIDIR_H_PHY_UNIDIR_H_OFFSET)

#define RTL9310_PHY_UNIDIR_L_ADDR                                                                              (0xF60)
  #define RTL9310_PHY_UNIDIR_L_PHY_UNIDIR_L_OFFSET                                                             (0)
  #define RTL9310_PHY_UNIDIR_L_PHY_UNIDIR_L_MASK                                                               (0xFFFFFFFF << RTL9310_PHY_UNIDIR_L_PHY_UNIDIR_L_OFFSET)

#define RTL9310_MACRX_DUPDET_H_ADDR                                                                            (0xF64)
  #define RTL9310_MACRX_DUPDET_H_MACRX_DUPDET_H_OFFSET                                                         (0)
  #define RTL9310_MACRX_DUPDET_H_MACRX_DUPDET_H_MASK                                                           (0xFFFFFF << RTL9310_MACRX_DUPDET_H_MACRX_DUPDET_H_OFFSET)

#define RTL9310_MACRX_DUPDET_L_ADDR                                                                            (0xF68)
  #define RTL9310_MACRX_DUPDET_L_MACRX_DUPDET_L_OFFSET                                                         (0)
  #define RTL9310_MACRX_DUPDET_L_MACRX_DUPDET_L_MASK                                                           (0xFFFFFFFF << RTL9310_MACRX_DUPDET_L_MACRX_DUPDET_L_OFFSET)

#define RTL9310_FRC_RXDV_H_ADDR                                                                                (0xF6C)
  #define RTL9310_FRC_RXDV_H_CFG_FRC_RXDV_H_OFFSET                                                             (0)
  #define RTL9310_FRC_RXDV_H_CFG_FRC_RXDV_H_MASK                                                               (0xFFFFFF << RTL9310_FRC_RXDV_H_CFG_FRC_RXDV_H_OFFSET)

#define RTL9310_FRC_RXDV_L_ADDR                                                                                (0xF70)
  #define RTL9310_FRC_RXDV_L_CFG_FRC_RXDV_L_OFFSET                                                             (0)
  #define RTL9310_FRC_RXDV_L_CFG_FRC_RXDV_L_MASK                                                               (0xFFFFFFFF << RTL9310_FRC_RXDV_L_CFG_FRC_RXDV_L_OFFSET)

#define RTL9310_FRC_TX_IDLE_H_ADDR                                                                             (0xF74)
  #define RTL9310_FRC_TX_IDLE_H_CFG_FRC_TX_IDLE_H_OFFSET                                                       (0)
  #define RTL9310_FRC_TX_IDLE_H_CFG_FRC_TX_IDLE_H_MASK                                                         (0xFFFFFF << RTL9310_FRC_TX_IDLE_H_CFG_FRC_TX_IDLE_H_OFFSET)

#define RTL9310_FRC_TX_IDLE_L_ADDR                                                                             (0xF78)
  #define RTL9310_FRC_TX_IDLE_L_CFG_FRC_TX_IDLE_L_OFFSET                                                       (0)
  #define RTL9310_FRC_TX_IDLE_L_CFG_FRC_TX_IDLE_L_MASK                                                         (0xFFFFFFFF << RTL9310_FRC_TX_IDLE_L_CFG_FRC_TX_IDLE_L_OFFSET)

#define RTL9310_FRC_PHY_UNIDIR_H_ADDR                                                                          (0xF7C)
  #define RTL9310_FRC_PHY_UNIDIR_H_CFG_FRC_PHY_UNIDIR_H_OFFSET                                                 (0)
  #define RTL9310_FRC_PHY_UNIDIR_H_CFG_FRC_PHY_UNIDIR_H_MASK                                                   (0xFFFFFF << RTL9310_FRC_PHY_UNIDIR_H_CFG_FRC_PHY_UNIDIR_H_OFFSET)

#define RTL9310_FRC_PHY_UNIDIR_L_ADDR                                                                          (0xF80)
  #define RTL9310_FRC_PHY_UNIDIR_L_CFG_FRC_PHY_UNIDIR_L_OFFSET                                                 (0)
  #define RTL9310_FRC_PHY_UNIDIR_L_CFG_FRC_PHY_UNIDIR_L_MASK                                                   (0xFFFFFFFF << RTL9310_FRC_PHY_UNIDIR_L_CFG_FRC_PHY_UNIDIR_L_OFFSET)

#define RTL9310_FRC_MACRX_DUPDET_H_ADDR                                                                        (0xF84)
  #define RTL9310_FRC_MACRX_DUPDET_H_CFG_FRC_MACRX_DUPDET_H_OFFSET                                             (0)
  #define RTL9310_FRC_MACRX_DUPDET_H_CFG_FRC_MACRX_DUPDET_H_MASK                                               (0xFFFFFF << RTL9310_FRC_MACRX_DUPDET_H_CFG_FRC_MACRX_DUPDET_H_OFFSET)

#define RTL9310_FRC_MACRX_DUPDET_L_ADDR                                                                        (0xF88)
  #define RTL9310_FRC_MACRX_DUPDET_L_CFG_FRC_MACRX_DUPDET_L_OFFSET                                             (0)
  #define RTL9310_FRC_MACRX_DUPDET_L_CFG_FRC_MACRX_DUPDET_L_MASK                                               (0xFFFFFFFF << RTL9310_FRC_MACRX_DUPDET_L_CFG_FRC_MACRX_DUPDET_L_OFFSET)

#define RTL9310_FRCV_RXDV_H_ADDR                                                                               (0xF8C)
  #define RTL9310_FRCV_RXDV_H_CFG_FRCV_RXDV_H_OFFSET                                                           (0)
  #define RTL9310_FRCV_RXDV_H_CFG_FRCV_RXDV_H_MASK                                                             (0xFFFFFF << RTL9310_FRCV_RXDV_H_CFG_FRCV_RXDV_H_OFFSET)

#define RTL9310_FRCV_RXDV_L_ADDR                                                                               (0xF90)
  #define RTL9310_FRCV_RXDV_L_CFG_FRCV_RXDV_L_OFFSET                                                           (0)
  #define RTL9310_FRCV_RXDV_L_CFG_FRCV_RXDV_L_MASK                                                             (0xFFFFFFFF << RTL9310_FRCV_RXDV_L_CFG_FRCV_RXDV_L_OFFSET)

#define RTL9310_FRCV_TX_IDLE_H_ADDR                                                                            (0xF94)
  #define RTL9310_FRCV_TX_IDLE_H_CFG_FRCV_TX_IDLE_H_OFFSET                                                     (0)
  #define RTL9310_FRCV_TX_IDLE_H_CFG_FRCV_TX_IDLE_H_MASK                                                       (0xFFFFFF << RTL9310_FRCV_TX_IDLE_H_CFG_FRCV_TX_IDLE_H_OFFSET)

#define RTL9310_FRCV_TX_IDLE_L_ADDR                                                                            (0xF98)
  #define RTL9310_FRCV_TX_IDLE_L_CFG_FRCV_TX_IDLE_L_OFFSET                                                     (0)
  #define RTL9310_FRCV_TX_IDLE_L_CFG_FRCV_TX_IDLE_L_MASK                                                       (0xFFFFFFFF << RTL9310_FRCV_TX_IDLE_L_CFG_FRCV_TX_IDLE_L_OFFSET)

#define RTL9310_FRCV_PHY_UNIDIR_H_ADDR                                                                         (0xF9C)
  #define RTL9310_FRCV_PHY_UNIDIR_H_CFG_FRCV_PHY_UNIDIR_H_OFFSET                                               (0)
  #define RTL9310_FRCV_PHY_UNIDIR_H_CFG_FRCV_PHY_UNIDIR_H_MASK                                                 (0xFFFFFF << RTL9310_FRCV_PHY_UNIDIR_H_CFG_FRCV_PHY_UNIDIR_H_OFFSET)

#define RTL9310_FRCV_PHY_UNIDIR_L_ADDR                                                                         (0xFA0)
  #define RTL9310_FRCV_PHY_UNIDIR_L_CFG_FRCV_PHY_UNIDIR_L_OFFSET                                               (0)
  #define RTL9310_FRCV_PHY_UNIDIR_L_CFG_FRCV_PHY_UNIDIR_L_MASK                                                 (0xFFFFFFFF << RTL9310_FRCV_PHY_UNIDIR_L_CFG_FRCV_PHY_UNIDIR_L_OFFSET)

#define RTL9310_FRCV_MACRX_DUPDET_H_ADDR                                                                       (0xFA4)
  #define RTL9310_FRCV_MACRX_DUPDET_H_CFG_FRCV_MACRX_DUPDET_H_OFFSET                                           (0)
  #define RTL9310_FRCV_MACRX_DUPDET_H_CFG_FRCV_MACRX_DUPDET_H_MASK                                             (0xFFFFFF << RTL9310_FRCV_MACRX_DUPDET_H_CFG_FRCV_MACRX_DUPDET_H_OFFSET)

#define RTL9310_FRCV_MACRX_DUPDET_L_ADDR                                                                       (0xFA8)
  #define RTL9310_FRCV_MACRX_DUPDET_L_CFG_FRCV_MACRX_DUPDET_L_OFFSET                                           (0)
  #define RTL9310_FRCV_MACRX_DUPDET_L_CFG_FRCV_MACRX_DUPDET_L_MASK                                             (0xFFFFFFFF << RTL9310_FRCV_MACRX_DUPDET_L_CFG_FRCV_MACRX_DUPDET_L_OFFSET)

/*
 * Feature: PHY & Serdes
 */
#define RTL9310_SERDES_MODE_CTRL_ADDR(index)                                                                   (0x13CC + (((index >> 2) << 2))) /* index: 0-13 */
  #define RTL9310_SERDES_MODE_CTRL_SERDES_IF_OFFSET(index)                                                     ((index & 0x3) << 3)
  #define RTL9310_SERDES_MODE_CTRL_SERDES_IF_MASK(index)                                                       (0xFF << RTL9310_SERDES_MODE_CTRL_SERDES_IF_OFFSET(index))

#define RTL9310_SERDES_INDRT_ACCESS_CTRL_ADDR                                                                  (0x5638)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_REG_OFFSET                                                          (13)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_REG_MASK                                                            (0x1F << RTL9310_SERDES_INDRT_ACCESS_CTRL_REG_OFFSET)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_PAGE_OFFSET                                                         (7)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_PAGE_MASK                                                           (0x3F << RTL9310_SERDES_INDRT_ACCESS_CTRL_PAGE_OFFSET)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_INDEX_OFFSET                                                        (2)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_INDEX_MASK                                                          (0x1F << RTL9310_SERDES_INDRT_ACCESS_CTRL_INDEX_OFFSET)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_RWOP_OFFSET                                                         (1)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_RWOP_MASK                                                           (0x1 << RTL9310_SERDES_INDRT_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_CMD_OFFSET                                                          (0)
  #define RTL9310_SERDES_INDRT_ACCESS_CTRL_CMD_MASK                                                            (0x1 << RTL9310_SERDES_INDRT_ACCESS_CTRL_CMD_OFFSET)

#define RTL9310_SERDES_INDRT_DATA_CTRL_ADDR                                                                    (0x563C)
  #define RTL9310_SERDES_INDRT_DATA_CTRL_DATA_OFFSET                                                           (0)
  #define RTL9310_SERDES_INDRT_DATA_CTRL_DATA_MASK                                                             (0xFFFF << RTL9310_SERDES_INDRT_DATA_CTRL_DATA_OFFSET)

#define RTL9310_SERDES_BC_CTRL_ADDR                                                                            (0x5640)
  #define RTL9310_SERDES_BC_CTRL_SERDES_BC_EN_OFFSET                                                           (5)
  #define RTL9310_SERDES_BC_CTRL_SERDES_BC_EN_MASK                                                             (0x3FFFFFF << RTL9310_SERDES_BC_CTRL_SERDES_BC_EN_OFFSET)
  #define RTL9310_SERDES_BC_CTRL_SERDES_BC_ID_OFFSET                                                           (0)
  #define RTL9310_SERDES_BC_CTRL_SERDES_BC_ID_MASK                                                             (0x1F << RTL9310_SERDES_BC_CTRL_SERDES_BC_ID_OFFSET)

#define RTL9310_SERDES_UNIDIR_CTRL_ADDR                                                                        (0x13DC)
  #define RTL9310_SERDES_UNIDIR_CTRL_SDS_UNIDIR_TX_ABLE_OFFSET                                                 (12)
  #define RTL9310_SERDES_UNIDIR_CTRL_SDS_UNIDIR_TX_ABLE_MASK                                                   (0x3FFF << RTL9310_SERDES_UNIDIR_CTRL_SDS_UNIDIR_TX_ABLE_OFFSET)
  #define RTL9310_SERDES_UNIDIR_CTRL_CFG_UNIDIR_EN_TGXR_OFFSET                                                 (0)
  #define RTL9310_SERDES_UNIDIR_CTRL_CFG_UNIDIR_EN_TGXR_MASK                                                   (0xFFF << RTL9310_SERDES_UNIDIR_CTRL_CFG_UNIDIR_EN_TGXR_OFFSET)

#define RTL9310_SERDES_MISC_CTRL0_ADDR                                                                         (0x13E0)
  #define RTL9310_SERDES_MISC_CTRL0_SDS_FRC_LD_OFFSET                                                          (14)
  #define RTL9310_SERDES_MISC_CTRL0_SDS_FRC_LD_MASK                                                            (0x3FFF << RTL9310_SERDES_MISC_CTRL0_SDS_FRC_LD_OFFSET)
  #define RTL9310_SERDES_MISC_CTRL0_SDS_ISO_ON_OFFSET                                                          (0)
  #define RTL9310_SERDES_MISC_CTRL0_SDS_ISO_ON_MASK                                                            (0x3FFF << RTL9310_SERDES_MISC_CTRL0_SDS_ISO_ON_OFFSET)

#define RTL9310_SERDES_MISC_CTRL1_ADDR                                                                         (0x13E4)
  #define RTL9310_SERDES_MISC_CTRL1_SEL_ORI_312P5_OFFSET                                                       (0)
  #define RTL9310_SERDES_MISC_CTRL1_SEL_ORI_312P5_MASK                                                         (0xFFF << RTL9310_SERDES_MISC_CTRL1_SEL_ORI_312P5_OFFSET)

#define RTL9310_USXGMII_SUBMODE_CTRL_ADDR(index)                                                               (0x13E8 + (((index) - 2 / 6) << 2)) /* index: 2-13 */
  #define RTL9310_USXGMII_SUBMODE_CTRL_USXGMII_SUBMODE_OFFSET(index)                                           (((index) - 2% 0x6) * 5)
  #define RTL9310_USXGMII_SUBMODE_CTRL_USXGMII_SUBMODE_MASK(index)                                             (0x1F << RTL9310_USXGMII_SUBMODE_CTRL_USXGMII_SUBMODE_OFFSET(index))

/*
 * Feature: Power Saving
 */
#define RTL9310_EEE_PORT_TX_EN_ADDR(port)                                                                      (0x5644 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEE_PORT_TX_EN_EEE_PORT_TX_EN_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_EEE_PORT_TX_EN_EEE_PORT_TX_EN_MASK(port)                                                     (0x1 << RTL9310_EEE_PORT_TX_EN_EEE_PORT_TX_EN_OFFSET(port))

#define RTL9310_EEE_PORT_RX_EN_ADDR(port)                                                                      (0x564C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEE_PORT_RX_EN_EEE_PORT_RX_EN_OFFSET(port)                                                   (port % 0x20)
  #define RTL9310_EEE_PORT_RX_EN_EEE_PORT_RX_EN_MASK(port)                                                     (0x1 << RTL9310_EEE_PORT_RX_EN_EEE_PORT_RX_EN_OFFSET(port))

#define RTL9310_EEE_MISC_CTRL0_ADDR                                                                            (0x5654)
  #define RTL9310_EEE_MISC_CTRL0_EEE_EN_FC_EFCT_OFFSET                                                         (4)
  #define RTL9310_EEE_MISC_CTRL0_EEE_EN_FC_EFCT_MASK                                                           (0x1 << RTL9310_EEE_MISC_CTRL0_EEE_EN_FC_EFCT_OFFSET)
  #define RTL9310_EEE_MISC_CTRL0_EEE_REF_RXLPI_OFFSET                                                          (3)
  #define RTL9310_EEE_MISC_CTRL0_EEE_REF_RXLPI_MASK                                                            (0x1 << RTL9310_EEE_MISC_CTRL0_EEE_REF_RXLPI_OFFSET)
  #define RTL9310_EEE_MISC_CTRL0_EEE_LINK_UP_DELAY_OFFSET                                                      (1)
  #define RTL9310_EEE_MISC_CTRL0_EEE_LINK_UP_DELAY_MASK                                                        (0x3 << RTL9310_EEE_MISC_CTRL0_EEE_LINK_UP_DELAY_OFFSET)
  #define RTL9310_EEE_MISC_CTRL0_EEE_TX_WAKE_SEL_OFFSET                                                        (0)
  #define RTL9310_EEE_MISC_CTRL0_EEE_TX_WAKE_SEL_MASK                                                          (0x1 << RTL9310_EEE_MISC_CTRL0_EEE_TX_WAKE_SEL_OFFSET)

#define RTL9310_EEE_MISC_CTRL1_ADDR                                                                            (0x2154)
  #define RTL9310_EEE_MISC_CTRL1_EEE_LOW_Q_THR_OFFSET                                                          (8)
  #define RTL9310_EEE_MISC_CTRL1_EEE_LOW_Q_THR_MASK                                                            (0xFFF << RTL9310_EEE_MISC_CTRL1_EEE_LOW_Q_THR_OFFSET)
  #define RTL9310_EEE_MISC_CTRL1_EEE_HIGH_Q_OFFSET                                                             (0)
  #define RTL9310_EEE_MISC_CTRL1_EEE_HIGH_Q_MASK                                                               (0xFF << RTL9310_EEE_MISC_CTRL1_EEE_HIGH_Q_OFFSET)

#define RTL9310_EEE_TX_MINIFG_CTRL0_ADDR                                                                       (0x5658)
  #define RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_GELITE_OFFSET                                          (16)
  #define RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_GELITE_MASK                                            (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_GELITE_OFFSET)
  #define RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_FE_OFFSET                                              (0)
  #define RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_FE_MASK                                                (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL0_EEE_TX_LPI_MINIPG_FE_OFFSET)

#define RTL9310_EEE_TX_MINIFG_CTRL1_ADDR                                                                       (0x565C)
  #define RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_10G_OFFSET                                             (16)
  #define RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_10G_MASK                                               (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_10G_OFFSET)
  #define RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_GE_OFFSET                                              (0)
  #define RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_GE_MASK                                                (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL1_EEE_TX_LPI_MINIPG_GE_OFFSET)

#define RTL9310_EEE_TX_MINIFG_CTRL2_ADDR                                                                       (0x5660)
  #define RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_5G_OFFSET                                              (16)
  #define RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_5G_MASK                                                (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_5G_OFFSET)
  #define RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_2P5G_OFFSET                                            (0)
  #define RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_2P5G_MASK                                              (0xFFFF << RTL9310_EEE_TX_MINIFG_CTRL2_EEE_TX_LPI_MINIPG_2P5G_OFFSET)

#define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_ADDR                                                                (0x5664)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_5G_OFFSET                                    (28)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_5G_MASK                                      (0x1 << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_5G_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_10G_OFFSET                                   (27)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_10G_MASK                                     (0x1 << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_10G_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_2P5G_OFFSET                                  (26)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_2P5G_MASK                                    (0x1 << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_2P5G_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GE_OFFSET                                    (25)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GE_MASK                                      (0x1 << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GE_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GELITE_OFFSET                                (24)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GELITE_MASK                                  (0x1 << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_GELITE_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_10G_OFFSET                             (16)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_10G_MASK                               (0xFF << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_10G_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GE_OFFSET                              (8)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GE_MASK                                (0xFF << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GE_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET                          (0)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GELITE_MASK                            (0xFF << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL0_EEE_WAIT_RX_INACTIVE_TIMER_GELITE_OFFSET)

#define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_ADDR                                                                (0x5668)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_5G_OFFSET                              (8)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_5G_MASK                                (0xFF << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_5G_OFFSET)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET                            (0)
  #define RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_2P5G_MASK                              (0xFF << RTL9310_EEE_WAIT_RX_INACTIVE_CTRL1_EEE_WAIT_RX_INACTIVE_TIMER_2P5G_OFFSET)

#define RTL9310_EEE_MULTIWAKE_CTRL_ADDR                                                                        (0x566C)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_PORTS_OFFSET                                                (5)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_PORTS_MASK                                                  (0x7 << RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_PORTS_OFFSET)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_INTLV_OFFSET                                                (3)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_INTLV_MASK                                                  (0x3 << RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_INTLV_OFFSET)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_TIME_UNIT_OFFSET                                            (1)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_TIME_UNIT_MASK                                              (0x3 << RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_TIME_UNIT_OFFSET)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_EN_OFFSET                                                   (0)
  #define RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_EN_MASK                                                     (0x1 << RTL9310_EEE_MULTIWAKE_CTRL_EEE_MULTIWAKE_EN_OFFSET)

#define RTL9310_EEE_TX_TIMER_100M_CTRL_ADDR                                                                    (0x5670)
  #define RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_LOW_Q_TX_DELAY_FE_OFFSET                                          (8)
  #define RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_LOW_Q_TX_DELAY_FE_MASK                                            (0xFFF << RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_LOW_Q_TX_DELAY_FE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_TX_WAKE_TIMER_FE_OFFSET                                           (0)
  #define RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_TX_WAKE_TIMER_FE_MASK                                             (0xFF << RTL9310_EEE_TX_TIMER_100M_CTRL_EEE_TX_WAKE_TIMER_FE_OFFSET)

#define RTL9310_EEE_TX_TIMER_GELITE_CTRL_ADDR                                                                  (0x5674)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET                               (20)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GELITE_MASK                                 (0xFF << RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GELITE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_LOW_Q_TX_DELAY_GELITE_OFFSET                                    (8)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_LOW_Q_TX_DELAY_GELITE_MASK                                      (0xFFF << RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_LOW_Q_TX_DELAY_GELITE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_WAKE_TIMER_GELITE_OFFSET                                     (0)
  #define RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_WAKE_TIMER_GELITE_MASK                                       (0xFF << RTL9310_EEE_TX_TIMER_GELITE_CTRL_EEE_TX_WAKE_TIMER_GELITE_OFFSET)

#define RTL9310_EEE_TX_TIMER_GIGA_CTRL_ADDR                                                                    (0x5678)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GE_OFFSET                                     (20)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GE_MASK                                       (0xFF << RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_TX_PAUSE_WAKE_TIMER_GE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_LOW_Q_TX_DELAY_GE_OFFSET                                          (8)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_LOW_Q_TX_DELAY_GE_MASK                                            (0xFFF << RTL9310_EEE_TX_TIMER_GIGA_CTRL_EEE_LOW_Q_TX_DELAY_GE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET                                               (0)
  #define RTL9310_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_MASK                                                 (0xFF << RTL9310_EEE_TX_TIMER_GIGA_CTRL_TX_WAKE_TIMER_GE_OFFSET)

#define RTL9310_EEE_TX_TIMER_2P5G_CTRL_ADDR                                                                    (0x567C)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET                                   (20)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_2P5G_MASK                                     (0xFF << RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_2P5G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_LOW_Q_TX_DELAY_2P5G_OFFSET                                        (8)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_LOW_Q_TX_DELAY_2P5G_MASK                                          (0xFFF << RTL9310_EEE_TX_TIMER_2P5G_CTRL_EEE_LOW_Q_TX_DELAY_2P5G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET                                             (0)
  #define RTL9310_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_MASK                                               (0xFF << RTL9310_EEE_TX_TIMER_2P5G_CTRL_TX_WAKE_TIMER_2P5G_OFFSET)

#define RTL9310_EEE_TX_TIMER_5G_CTRL_ADDR                                                                      (0x5680)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_5G_OFFSET                                       (20)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_5G_MASK                                         (0xFF << RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_5G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_LOW_Q_TX_DELAY_5G_OFFSET                                            (8)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_LOW_Q_TX_DELAY_5G_MASK                                              (0xFFF << RTL9310_EEE_TX_TIMER_5G_CTRL_EEE_LOW_Q_TX_DELAY_5G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET                                                 (0)
  #define RTL9310_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_MASK                                                   (0xFF << RTL9310_EEE_TX_TIMER_5G_CTRL_TX_WAKE_TIMER_5G_OFFSET)

#define RTL9310_EEE_TX_TIMER_10G_CTRL_ADDR                                                                     (0x5684)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_10G_OFFSET                                     (20)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_10G_MASK                                       (0xFF << RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_PAUSE_WAKE_TIMER_10G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_LOW_Q_TX_DELAY_10G_OFFSET                                          (8)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_LOW_Q_TX_DELAY_10G_MASK                                            (0xFFF << RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_LOW_Q_TX_DELAY_10G_OFFSET)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_WAKE_TIMER_10G_OFFSET                                           (0)
  #define RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_WAKE_TIMER_10G_MASK                                             (0xFF << RTL9310_EEE_TX_TIMER_10G_CTRL_EEE_TX_WAKE_TIMER_10G_OFFSET)

#define RTL9310_EEE_PORT_TX_STS_ADDR(port)                                                                     (0x5688 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEE_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port)                                                 (port % 0x20)
  #define RTL9310_EEE_PORT_TX_STS_EEE_EEEP_TX_STS_MASK(port)                                                   (0x1 << RTL9310_EEE_PORT_TX_STS_EEE_EEEP_TX_STS_OFFSET(port))

#define RTL9310_EEE_PORT_RX_STS_ADDR(port)                                                                     (0x5690 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEE_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port)                                                 (port % 0x20)
  #define RTL9310_EEE_PORT_RX_STS_EEE_EEEP_RX_STS_MASK(port)                                                   (0x1 << RTL9310_EEE_PORT_RX_STS_EEE_EEEP_RX_STS_OFFSET(port))

#define RTL9310_EEEP_PORT_TX_EN_CTRL_ADDR(port)                                                                (0x5698 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEEP_PORT_TX_EN_CTRL_EEEP_PORT_TX_EN_OFFSET(port)                                            (port % 0x20)
  #define RTL9310_EEEP_PORT_TX_EN_CTRL_EEEP_PORT_TX_EN_MASK(port)                                              (0x1 << RTL9310_EEEP_PORT_TX_EN_CTRL_EEEP_PORT_TX_EN_OFFSET(port))

#define RTL9310_EEEP_PORT_RX_EN_CTRL_ADDR(port)                                                                (0x56A0 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEEP_PORT_RX_EN_CTRL_EEEP_PORT_RX_EN_OFFSET(port)                                            (port % 0x20)
  #define RTL9310_EEEP_PORT_RX_EN_CTRL_EEEP_PORT_RX_EN_MASK(port)                                              (0x1 << RTL9310_EEEP_PORT_RX_EN_CTRL_EEEP_PORT_RX_EN_OFFSET(port))

#define RTL9310_EEEP_PORT_1000M_EN_CTRL_ADDR(port)                                                             (0x56A8 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEEP_PORT_1000M_EN_CTRL_EEEP_PORT_1000M_EN_OFFSET(port)                                      (port % 0x20)
  #define RTL9310_EEEP_PORT_1000M_EN_CTRL_EEEP_PORT_1000M_EN_MASK(port)                                        (0x1 << RTL9310_EEEP_PORT_1000M_EN_CTRL_EEEP_PORT_1000M_EN_OFFSET(port))

#define RTL9310_EEEP_PORT_500M_EN_CTRL_ADDR(port)                                                              (0x56B0 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEEP_PORT_500M_EN_CTRL_EEEP_PORT_500M_EN_OFFSET(port)                                        (port % 0x20)
  #define RTL9310_EEEP_PORT_500M_EN_CTRL_EEEP_PORT_500M_EN_MASK(port)                                          (0x1 << RTL9310_EEEP_PORT_500M_EN_CTRL_EEEP_PORT_500M_EN_OFFSET(port))

#define RTL9310_EEEP_PORT_100M_EN_CTRL_ADDR(port)                                                              (0x56B8 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_EEEP_PORT_100M_EN_CTRL_EEEP_PORT_100M_EN_OFFSET(port)                                        (port % 0x20)
  #define RTL9310_EEEP_PORT_100M_EN_CTRL_EEEP_PORT_100M_EN_MASK(port)                                          (0x1 << RTL9310_EEEP_PORT_100M_EN_CTRL_EEEP_PORT_100M_EN_OFFSET(port))

#define RTL9310_EEEP_SLV_EN_CTRL_ADDR                                                                          (0x56C0)
  #define RTL9310_EEEP_SLV_EN_CTRL_EEEP_SLAVE_EN_OFFSET                                                        (0)
  #define RTL9310_EEEP_SLV_EN_CTRL_EEEP_SLAVE_EN_MASK                                                          (0x1 << RTL9310_EEEP_SLV_EN_CTRL_EEEP_SLAVE_EN_OFFSET)

#define RTL9310_EEEP_TIMER_UNIT_CTRL_ADDR                                                                      (0x56C4)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_GIGA_OFFSET                                             (4)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_GIGA_MASK                                               (0x3 << RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_GIGA_OFFSET)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_500M_OFFSET                                             (2)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_500M_MASK                                               (0x3 << RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_500M_OFFSET)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_100M_OFFSET                                             (0)
  #define RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_100M_MASK                                               (0x3 << RTL9310_EEEP_TIMER_UNIT_CTRL_EEEP_TIMER_UNIT_100M_OFFSET)

#define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_ADDR                                                                   (0x56C8)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_GIGA_OFFSET                                       (16)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_GIGA_MASK                                         (0xFF << RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_500M_OFFSET                                       (8)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_500M_MASK                                         (0xFF << RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_100M_OFFSET                                       (0)
  #define RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_100M_MASK                                         (0xFF << RTL9310_EEEP_TX_WAKE_TIMER_CTRL_EEEP_TX_WAKE_TIMER_100M_OFFSET)

#define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_ADDR                                                                   (0x56CC)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_GIGA_OFFSET                                       (16)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_GIGA_MASK                                         (0xFF << RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_500M_OFFSET                                       (8)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_500M_MASK                                         (0xFF << RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_100M_OFFSET                                       (0)
  #define RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_100M_MASK                                         (0xFF << RTL9310_EEEP_TX_IDLE_TIMER_CTRL_EEEP_TX_IDLE_TIMER_100M_OFFSET)

#define RTL9310_EEEP_TX_RATE_100M_CTRL_ADDR                                                                    (0x56D0)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_THR_100M_OFFSET                                          (9)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_THR_100M_MASK                                            (0xFFFF << RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_THR_100M_OFFSET)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_TIMER_100M_OFFSET                                        (1)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_TIMER_100M_MASK                                          (0xFF << RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_TIMER_100M_OFFSET)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_EN_100M_OFFSET                                           (0)
  #define RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_EN_100M_MASK                                             (0x1 << RTL9310_EEEP_TX_RATE_100M_CTRL_EEEP_TX_RATE_EN_100M_OFFSET)

#define RTL9310_EEEP_TX_RATE_500M_CTRL_ADDR                                                                    (0x56D4)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_THR_500M_OFFSET                                          (9)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_THR_500M_MASK                                            (0xFFFF << RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_THR_500M_OFFSET)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_TIMER_500M_OFFSET                                        (1)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_TIMER_500M_MASK                                          (0xFF << RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_EN_500M_OFFSET                                           (0)
  #define RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_EN_500M_MASK                                             (0x1 << RTL9310_EEEP_TX_RATE_500M_CTRL_EEEP_TX_RATE_EN_500M_OFFSET)

#define RTL9310_EEEP_TX_RATE_GIGA_CTRL_ADDR                                                                    (0x56D8)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_THR_GIGA_OFFSET                                          (9)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_THR_GIGA_MASK                                            (0xFFFF << RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_THR_GIGA_OFFSET)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_TIMER_GIGA_OFFSET                                        (1)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_TIMER_GIGA_MASK                                          (0xFF << RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_EN_GIGA_OFFSET                                           (0)
  #define RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_EN_GIGA_MASK                                             (0x1 << RTL9310_EEEP_TX_RATE_GIGA_CTRL_EEEP_TX_RATE_EN_GIGA_OFFSET)

#define RTL9310_EEEP_RX_SLEEP_STEP_CTRL_ADDR                                                                   (0x56DC)
  #define RTL9310_EEEP_RX_SLEEP_STEP_CTRL_EEEP_RX_SLEEP_STEP_MAX_OFFSET                                        (0)
  #define RTL9310_EEEP_RX_SLEEP_STEP_CTRL_EEEP_RX_SLEEP_STEP_MAX_MASK                                          (0xFF << RTL9310_EEEP_RX_SLEEP_STEP_CTRL_EEEP_RX_SLEEP_STEP_MAX_OFFSET)

#define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_ADDR                                                                   (0x56E0)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_GIGA_OFFSET                                       (16)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_GIGA_MASK                                         (0xFF << RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_500M_OFFSET                                       (8)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_500M_MASK                                         (0xFF << RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_100M_OFFSET                                       (0)
  #define RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_100M_MASK                                         (0xFF << RTL9310_EEEP_RX_IDLE_TIMER_CTRL_EEEP_RX_IDLE_TIMER_100M_OFFSET)

#define RTL9310_EEEP_RX_TIMER_100M_CTRL_ADDR                                                                   (0x56E4)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_WAKE_TIMER_100M_OFFSET                                       (24)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_WAKE_TIMER_100M_MASK                                         (0xFF << RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_WAKE_TIMER_100M_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_MIN_SLEEP_TIMER_100M_OFFSET                                  (16)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_MIN_SLEEP_TIMER_100M_MASK                                    (0xFF << RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_MIN_SLEEP_TIMER_100M_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_SLEEP_TIMER_100M_OFFSET                                      (8)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_SLEEP_TIMER_100M_MASK                                        (0xFF << RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_SLEEP_TIMER_100M_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_PAUSE_ON_TIMER_100M_OFFSET                                   (0)
  #define RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_PAUSE_ON_TIMER_100M_MASK                                     (0xFF << RTL9310_EEEP_RX_TIMER_100M_CTRL_EEEP_RX_PAUSE_ON_TIMER_100M_OFFSET)

#define RTL9310_EEEP_RX_TIMER_500M_CTRL0_ADDR                                                                  (0x56E8)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_WAKE_TIMER_500M_MASTER_OFFSET                               (24)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_WAKE_TIMER_500M_MASTER_MASK                                 (0xFF << RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_WAKE_TIMER_500M_MASTER_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_500M_OFFSET                                 (16)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_500M_MASK                                   (0xFF << RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_SLEEP_TIMER_500M_OFFSET                                     (8)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_SLEEP_TIMER_500M_MASK                                       (0xFF << RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_SLEEP_TIMER_500M_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_PAUSE_ON_TIMER_500M_OFFSET                                  (0)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_PAUSE_ON_TIMER_500M_MASK                                    (0xFF << RTL9310_EEEP_RX_TIMER_500M_CTRL0_EEEP_RX_PAUSE_ON_TIMER_500M_OFFSET)

#define RTL9310_EEEP_RX_TIMER_500M_CTRL1_ADDR                                                                  (0x56EC)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL1_EEEP_RX_WAKE_TIMER_500M_SLAVE_OFFSET                                (0)
  #define RTL9310_EEEP_RX_TIMER_500M_CTRL1_EEEP_RX_WAKE_TIMER_500M_SLAVE_MASK                                  (0xFF << RTL9310_EEEP_RX_TIMER_500M_CTRL1_EEEP_RX_WAKE_TIMER_500M_SLAVE_OFFSET)

#define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_ADDR                                                                  (0x56F0)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_WAKE_TIMER_GIGA_MASTER_OFFSET                               (24)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_WAKE_TIMER_GIGA_MASTER_MASK                                 (0xFF << RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_WAKE_TIMER_GIGA_MASTER_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_GIGA_OFFSET                                 (16)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_GIGA_MASK                                   (0xFF << RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_MIN_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_SLEEP_TIMER_GIGA_OFFSET                                     (8)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_SLEEP_TIMER_GIGA_MASK                                       (0xFF << RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_SLEEP_TIMER_GIGA_OFFSET)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_PAUSE_ON_TIMER_GIGA_OFFSET                                  (0)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_PAUSE_ON_TIMER_GIGA_MASK                                    (0xFF << RTL9310_EEEP_RX_TIMER_GIGA_CTRL0_EEEP_RX_PAUSE_ON_TIMER_GIGA_OFFSET)

#define RTL9310_EEEP_RX_TIMER_GIGA_CTRL1_ADDR                                                                  (0x56F4)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL1_EEEP_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET                                (0)
  #define RTL9310_EEEP_RX_TIMER_GIGA_CTRL1_EEEP_RX_WAKE_TIMER_GIGA_SLAVE_MASK                                  (0xFF << RTL9310_EEEP_RX_TIMER_GIGA_CTRL1_EEEP_RX_WAKE_TIMER_GIGA_SLAVE_OFFSET)

#define RTL9310_EEEP_RX_RATE_100M_CTRL_ADDR                                                                    (0x56F8)
  #define RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_THR_100M_OFFSET                                          (8)
  #define RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_THR_100M_MASK                                            (0xFFFF << RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_THR_100M_OFFSET)
  #define RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_TIMER_100M_OFFSET                                        (0)
  #define RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_TIMER_100M_MASK                                          (0xFF << RTL9310_EEEP_RX_RATE_100M_CTRL_EEEP_RX_RATE_TIMER_100M_OFFSET)

#define RTL9310_EEEP_RX_RATE_500M_CTRL_ADDR                                                                    (0x56FC)
  #define RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_THR_500M_OFFSET                                          (8)
  #define RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_THR_500M_MASK                                            (0xFFFF << RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_THR_500M_OFFSET)
  #define RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_TIMER_500M_OFFSET                                        (0)
  #define RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_TIMER_500M_MASK                                          (0xFF << RTL9310_EEEP_RX_RATE_500M_CTRL_EEEP_RX_RATE_TIMER_500M_OFFSET)

#define RTL9310_EEEP_RX_RATE_GIGA_CTRL_ADDR                                                                    (0x5700)
  #define RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_THR_GIGA_OFFSET                                          (8)
  #define RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_THR_GIGA_MASK                                            (0xFFFF << RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_THR_GIGA_OFFSET)
  #define RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_TIMER_GIGA_OFFSET                                        (0)
  #define RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_TIMER_GIGA_MASK                                          (0xFF << RTL9310_EEEP_RX_RATE_GIGA_CTRL_EEEP_RX_RATE_TIMER_GIGA_OFFSET)

#define RTL9310_PS_SLOW_SYSCLK_CTRL_ADDR                                                                       (0x13F0)
  #define RTL9310_PS_SLOW_SYSCLK_CTRL_DBG_SYSCLK_DIV_OFFSET                                                    (4)
  #define RTL9310_PS_SLOW_SYSCLK_CTRL_DBG_SYSCLK_DIV_MASK                                                      (0x7 << RTL9310_PS_SLOW_SYSCLK_CTRL_DBG_SYSCLK_DIV_OFFSET)
  #define RTL9310_PS_SLOW_SYSCLK_CTRL_SLOW_DOWN_SYSCLK_EN_OFFSET                                               (0)
  #define RTL9310_PS_SLOW_SYSCLK_CTRL_SLOW_DOWN_SYSCLK_EN_MASK                                                 (0x1 << RTL9310_PS_SLOW_SYSCLK_CTRL_SLOW_DOWN_SYSCLK_EN_OFFSET)

#define RTL9310_PS_SERDES_OFF_MODE_CTRL_ADDR                                                                   (0x13F4)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS13_CLK_OFFSET                                               (13)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS13_CLK_MASK                                                 (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS13_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS12_CLK_OFFSET                                               (12)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS12_CLK_MASK                                                 (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS12_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS11_CLK_OFFSET                                               (11)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS11_CLK_MASK                                                 (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS11_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS10_CLK_OFFSET                                               (10)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS10_CLK_MASK                                                 (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS10_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS9_CLK_OFFSET                                                (9)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS9_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS9_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS8_CLK_OFFSET                                                (8)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS8_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS8_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS7_CLK_OFFSET                                                (7)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS7_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS7_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS6_CLK_OFFSET                                                (6)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS6_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS6_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS5_CLK_OFFSET                                                (5)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS5_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS5_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS4_CLK_OFFSET                                                (4)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS4_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS4_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS3_CLK_OFFSET                                                (3)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS3_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS3_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS2_CLK_OFFSET                                                (2)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS2_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS2_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS1_CLK_OFFSET                                                (1)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS1_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS1_CLK_OFFSET)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS0_CLK_OFFSET                                                (0)
  #define RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS0_CLK_MASK                                                  (0x1 << RTL9310_PS_SERDES_OFF_MODE_CTRL_GATED_SDS0_CLK_OFFSET)

#define RTL9310_PS_SOC_CTRL_ADDR                                                                               (0x13F8)
  #define RTL9310_PS_SOC_CTRL_PCIE_PWR_DOWN_OFFSET                                                             (1)
  #define RTL9310_PS_SOC_CTRL_PCIE_PWR_DOWN_MASK                                                               (0x1 << RTL9310_PS_SOC_CTRL_PCIE_PWR_DOWN_OFFSET)
  #define RTL9310_PS_SOC_CTRL_SOC_SLEEP_OFFSET                                                                 (0)
  #define RTL9310_PS_SOC_CTRL_SOC_SLEEP_MASK                                                                   (0x1 << RTL9310_PS_SOC_CTRL_SOC_SLEEP_OFFSET)

/*
 * Feature: Cable Doctor
 */
/*
 * Feature: 802.1Q VLAN & QinQ
 */
#define RTL9310_VLAN_TAG_TPID_CTRL_ADDR(index)                                                                 (0x13FC + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_VLAN_TAG_TPID_CTRL_OTPID_OFFSET                                                              (16)
  #define RTL9310_VLAN_TAG_TPID_CTRL_OTPID_MASK                                                                (0xFFFF << RTL9310_VLAN_TAG_TPID_CTRL_OTPID_OFFSET)
  #define RTL9310_VLAN_TAG_TPID_CTRL_ITPID_OFFSET                                                              (0)
  #define RTL9310_VLAN_TAG_TPID_CTRL_ITPID_MASK                                                                (0xFFFF << RTL9310_VLAN_TAG_TPID_CTRL_ITPID_OFFSET)

#define RTL9310_VLAN_ETAG_TPID_CTRL_ADDR                                                                       (0x51C)
  #define RTL9310_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET                                                             (0)
  #define RTL9310_VLAN_ETAG_TPID_CTRL_ETPID_MASK                                                               (0xFFFF << RTL9310_VLAN_ETAG_TPID_CTRL_ETPID_OFFSET)

#define RTL9310_VLAN_PORT_OTAG_TPID_CMP_MSK_ADDR(port)                                                         (0x600C + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9310_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_MASK                                               (0xF << RTL9310_VLAN_PORT_OTAG_TPID_CMP_MSK_OTPID_CMP_MSK_OFFSET)

#define RTL9310_VLAN_PORT_ITAG_TPID_CMP_MSK_ADDR(port)                                                         (0x6010 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET                                             (0)
  #define RTL9310_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_MASK                                               (0xF << RTL9310_VLAN_PORT_ITAG_TPID_CMP_MSK_ITPID_CMP_MSK_OFFSET)

#define RTL9310_VLAN_PORT_ETAG_TPID_CMP_ADDR(port)                                                             (0x520 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET(port)                                               (port % 0x20)
  #define RTL9310_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_MASK(port)                                                 (0x1 << RTL9310_VLAN_PORT_ETAG_TPID_CMP_ETPID_CMP_OFFSET(port))

#define RTL9310_VLAN_PORT_AFT_ADDR(port)                                                                       (0x9400 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET                                                       (3)
  #define RTL9310_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9310_VLAN_PORT_AFT_OTAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9310_VLAN_PORT_AFT_OTAG_TAG_ACCEPT_OFFSET                                                         (2)
  #define RTL9310_VLAN_PORT_AFT_OTAG_TAG_ACCEPT_MASK                                                           (0x1 << RTL9310_VLAN_PORT_AFT_OTAG_TAG_ACCEPT_OFFSET)
  #define RTL9310_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET                                                       (1)
  #define RTL9310_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_MASK                                                         (0x1 << RTL9310_VLAN_PORT_AFT_ITAG_UNTAG_ACCEPT_OFFSET)
  #define RTL9310_VLAN_PORT_AFT_ITAG_TAG_ACCEPT_OFFSET                                                         (0)
  #define RTL9310_VLAN_PORT_AFT_ITAG_TAG_ACCEPT_MASK                                                           (0x1 << RTL9310_VLAN_PORT_AFT_ITAG_TAG_ACCEPT_OFFSET)

#define RTL9310_VLAN_CTRL_ADDR                                                                                 (0x94E4)
  #define RTL9310_VLAN_CTRL_STP_LEAK_EN_OFFSET                                                                 (30)
  #define RTL9310_VLAN_CTRL_STP_LEAK_EN_MASK                                                                   (0x1 << RTL9310_VLAN_CTRL_STP_LEAK_EN_OFFSET)
  #define RTL9310_VLAN_CTRL_LEAK_EN_OFFSET                                                                     (29)
  #define RTL9310_VLAN_CTRL_LEAK_EN_MASK                                                                       (0x1 << RTL9310_VLAN_CTRL_LEAK_EN_OFFSET)
  #define RTL9310_VLAN_CTRL_SVL_FID_SRC_OFFSET                                                                 (28)
  #define RTL9310_VLAN_CTRL_SVL_FID_SRC_MASK                                                                   (0x1 << RTL9310_VLAN_CTRL_SVL_FID_SRC_OFFSET)
  #define RTL9310_VLAN_CTRL_MC_SVL_FID_OFFSET                                                                  (16)
  #define RTL9310_VLAN_CTRL_MC_SVL_FID_MASK                                                                    (0xFFF << RTL9310_VLAN_CTRL_MC_SVL_FID_OFFSET)
  #define RTL9310_VLAN_CTRL_UC_SVL_FID_OFFSET                                                                  (4)
  #define RTL9310_VLAN_CTRL_UC_SVL_FID_MASK                                                                    (0xFFF << RTL9310_VLAN_CTRL_UC_SVL_FID_OFFSET)
  #define RTL9310_VLAN_CTRL_OCFI_ACT_OFFSET                                                                    (2)
  #define RTL9310_VLAN_CTRL_OCFI_ACT_MASK                                                                      (0x3 << RTL9310_VLAN_CTRL_OCFI_ACT_OFFSET)
  #define RTL9310_VLAN_CTRL_ICFI_ACT_OFFSET                                                                    (0)
  #define RTL9310_VLAN_CTRL_ICFI_ACT_MASK                                                                      (0x3 << RTL9310_VLAN_CTRL_ICFI_ACT_OFFSET)

#define RTL9310_VLAN_PORT_IGR_CTRL_ADDR(port)                                                                  (0x94E8 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_IGR_CTRL_SA_LRN_MODE_OFFSET                                                        (29)
  #define RTL9310_VLAN_PORT_IGR_CTRL_SA_LRN_MODE_MASK                                                          (0x1 << RTL9310_VLAN_PORT_IGR_CTRL_SA_LRN_MODE_OFFSET)
  #define RTL9310_VLAN_PORT_IGR_CTRL_PRIVATE_VLAN_EN_OFFSET                                                    (28)
  #define RTL9310_VLAN_PORT_IGR_CTRL_PRIVATE_VLAN_EN_MASK                                                      (0x1 << RTL9310_VLAN_PORT_IGR_CTRL_PRIVATE_VLAN_EN_OFFSET)
  #define RTL9310_VLAN_PORT_IGR_CTRL_OPVID_FMT_OFFSET                                                          (26)
  #define RTL9310_VLAN_PORT_IGR_CTRL_OPVID_FMT_MASK                                                            (0x3 << RTL9310_VLAN_PORT_IGR_CTRL_OPVID_FMT_OFFSET)
  #define RTL9310_VLAN_PORT_IGR_CTRL_OPVID_OFFSET                                                              (14)
  #define RTL9310_VLAN_PORT_IGR_CTRL_OPVID_MASK                                                                (0xFFF << RTL9310_VLAN_PORT_IGR_CTRL_OPVID_OFFSET)
  #define RTL9310_VLAN_PORT_IGR_CTRL_IPVID_FMT_OFFSET                                                          (12)
  #define RTL9310_VLAN_PORT_IGR_CTRL_IPVID_FMT_MASK                                                            (0x3 << RTL9310_VLAN_PORT_IGR_CTRL_IPVID_FMT_OFFSET)
  #define RTL9310_VLAN_PORT_IGR_CTRL_IPVID_OFFSET                                                              (0)
  #define RTL9310_VLAN_PORT_IGR_CTRL_IPVID_MASK                                                                (0xFFF << RTL9310_VLAN_PORT_IGR_CTRL_IPVID_OFFSET)

#define RTL9310_VLAN_PORT_FWD_CTRL_ADDR(port)                                                                  (0x95CC + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET                                                            (3)
  #define RTL9310_VLAN_PORT_FWD_CTRL_DBL_TAG_MASK                                                              (0x1 << RTL9310_VLAN_PORT_FWD_CTRL_DBL_TAG_OFFSET)
  #define RTL9310_VLAN_PORT_FWD_CTRL_OTAG_OFFSET                                                               (2)
  #define RTL9310_VLAN_PORT_FWD_CTRL_OTAG_MASK                                                                 (0x1 << RTL9310_VLAN_PORT_FWD_CTRL_OTAG_OFFSET)
  #define RTL9310_VLAN_PORT_FWD_CTRL_ITAG_OFFSET                                                               (1)
  #define RTL9310_VLAN_PORT_FWD_CTRL_ITAG_MASK                                                                 (0x1 << RTL9310_VLAN_PORT_FWD_CTRL_ITAG_OFFSET)
  #define RTL9310_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET                                                              (0)
  #define RTL9310_VLAN_PORT_FWD_CTRL_UNTAG_MASK                                                                (0x1 << RTL9310_VLAN_PORT_FWD_CTRL_UNTAG_OFFSET)

#define RTL9310_VLAN_APP_PKT_CTRL_ADDR                                                                         (0x96B0)
  #define RTL9310_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET                                                         (15)
  #define RTL9310_VLAN_APP_PKT_CTRL_ARP_REP_ACT_MASK                                                           (0x7 << RTL9310_VLAN_APP_PKT_CTRL_ARP_REP_ACT_OFFSET)
  #define RTL9310_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET                                                         (12)
  #define RTL9310_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_MASK                                                           (0x7 << RTL9310_VLAN_APP_PKT_CTRL_ARP_REQ_ACT_OFFSET)
  #define RTL9310_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET                                                           (9)
  #define RTL9310_VLAN_APP_PKT_CTRL_DHCP6_ACT_MASK                                                             (0x7 << RTL9310_VLAN_APP_PKT_CTRL_DHCP6_ACT_OFFSET)
  #define RTL9310_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET                                                            (6)
  #define RTL9310_VLAN_APP_PKT_CTRL_DHCP_ACT_MASK                                                              (0x7 << RTL9310_VLAN_APP_PKT_CTRL_DHCP_ACT_OFFSET)
  #define RTL9310_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET                                                             (3)
  #define RTL9310_VLAN_APP_PKT_CTRL_MLD_ACT_MASK                                                               (0x7 << RTL9310_VLAN_APP_PKT_CTRL_MLD_ACT_OFFSET)
  #define RTL9310_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET                                                            (0)
  #define RTL9310_VLAN_APP_PKT_CTRL_IGMP_ACT_MASK                                                              (0x7 << RTL9310_VLAN_APP_PKT_CTRL_IGMP_ACT_OFFSET)

#define RTL9310_VLAN_PORT_IGR_FLTR_ADDR(port)                                                                  (0x96B4 + (((port >> 4) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port)                                                 ((port & 0xF) << 1)
  #define RTL9310_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_MASK(port)                                                   (0x3 << RTL9310_VLAN_PORT_IGR_FLTR_IGR_FLTR_ACT_OFFSET(port))

#define RTL9310_VLAN_PORT_EGR_FLTR_ADDR(port)                                                                  (0x96C4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_MASK(port)                                                    (0x1 << RTL9310_VLAN_PORT_EGR_FLTR_EGR_FLTR_EN_OFFSET(port))

#define RTL9310_VLAN_PORT_TAG_CTRL_ADDR(port)                                                                  (0x4860 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_STS_OFFSET                                                       (12)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_STS_MASK                                                         (0x3 << RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_STS_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_STS_OFFSET                                                       (10)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_STS_MASK                                                         (0x3 << RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_STS_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_KEEP_OFFSET                                                      (9)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_KEEP_MASK                                                        (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_EGR_OTAG_KEEP_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_KEEP_OFFSET                                                      (8)
  #define RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_KEEP_MASK                                                        (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_EGR_ITAG_KEEP_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_IGR_OTAG_KEEP_OFFSET                                                      (7)
  #define RTL9310_VLAN_PORT_TAG_CTRL_IGR_OTAG_KEEP_MASK                                                        (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_IGR_OTAG_KEEP_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_IGR_ITAG_KEEP_OFFSET                                                      (6)
  #define RTL9310_VLAN_PORT_TAG_CTRL_IGR_ITAG_KEEP_MASK                                                        (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_IGR_ITAG_KEEP_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_OTPID_IDX_OFFSET                                                          (4)
  #define RTL9310_VLAN_PORT_TAG_CTRL_OTPID_IDX_MASK                                                            (0x3 << RTL9310_VLAN_PORT_TAG_CTRL_OTPID_IDX_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_OTPID_KEEP_OFFSET                                                         (3)
  #define RTL9310_VLAN_PORT_TAG_CTRL_OTPID_KEEP_MASK                                                           (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_OTPID_KEEP_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_ITPID_IDX_OFFSET                                                          (1)
  #define RTL9310_VLAN_PORT_TAG_CTRL_ITPID_IDX_MASK                                                            (0x3 << RTL9310_VLAN_PORT_TAG_CTRL_ITPID_IDX_OFFSET)
  #define RTL9310_VLAN_PORT_TAG_CTRL_ITPID_KEEP_OFFSET                                                         (0)
  #define RTL9310_VLAN_PORT_TAG_CTRL_ITPID_KEEP_MASK                                                           (0x1 << RTL9310_VLAN_PORT_TAG_CTRL_ITPID_KEEP_OFFSET)

/*
 * Feature: VLAN Profile
 */
#define RTL9310_VLAN_PROFILE_SET_ADDR(index)                                                                   (0x9800 + (((index) * 28))) /* index: 0-15 */
  #define RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_LRN_OFFSET                                                        (206)
  #define RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_LRN_MASK                                                          (0x3 << RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_LRN_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_ACT_OFFSET                                                        (203)
  #define RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_ACT_MASK                                                          (0x7 << RTL9310_VLAN_PROFILE_SET_L2_NEW_SA_ACT_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_MODE_OFFSET                                                     (202)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_MODE_MASK                                                       (0x1 << RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_MODE_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_MODE_OFFSET                                                    (201)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_MODE_MASK                                                      (0x1 << RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_MODE_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_BRIDGE_LU_MIS_ACT_OFFSET                                               (198)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_BRIDGE_LU_MIS_ACT_MASK                                                 (0x7 << RTL9310_VLAN_PROFILE_SET_L2MC_BRIDGE_LU_MIS_ACT_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_LU_MIS_ACT_OFFSET                                               (195)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_LU_MIS_ACT_MASK                                                 (0x7 << RTL9310_VLAN_PROFILE_SET_IPMC_BRIDGE_LU_MIS_ACT_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_LU_MIS_ACT_OFFSET                                              (192)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_LU_MIS_ACT_MASK                                                (0x7 << RTL9310_VLAN_PROFILE_SET_IP6MC_BRIDGE_LU_MIS_ACT_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_52_32_OFFSET                                             (160)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_52_32_MASK                                               (0x1FFFFFF << RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_52_32_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_31_0_OFFSET                                              (128)
  #define RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_31_0_MASK                                                (0xFFFFFFFF << RTL9310_VLAN_PROFILE_SET_L2MC_UNKN_FLD_PMSK_31_0_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_52_32_OFFSET                                             (96)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_52_32_MASK                                               (0x1FFFFFF << RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_52_32_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_31_0_OFFSET                                              (64)
  #define RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_31_0_MASK                                                (0xFFFFFFFF << RTL9310_VLAN_PROFILE_SET_IPMC_UNKN_FLD_PMSK_31_0_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_52_32_OFFSET                                            (32)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_52_32_MASK                                              (0x1FFFFFF << RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_52_32_OFFSET)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_31_0_OFFSET                                             (0)
  #define RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_31_0_MASK                                               (0xFFFFFFFF << RTL9310_VLAN_PROFILE_SET_IP6MC_UNKN_FLD_PMSK_31_0_OFFSET)

/*
 * Feature: (IEEE802.1v) Protocol-based VLAN
 */
#define RTL9310_VLAN_PPB_VLAN_SET_ADDR(index)                                                                  (0xC000 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET                                                          (16)
  #define RTL9310_VLAN_PPB_VLAN_SET_FRAME_TYPE_MASK                                                            (0x3 << RTL9310_VLAN_PPB_VLAN_SET_FRAME_TYPE_OFFSET)
  #define RTL9310_VLAN_PPB_VLAN_SET_ETHER_TYPE_OFFSET                                                          (0)
  #define RTL9310_VLAN_PPB_VLAN_SET_ETHER_TYPE_MASK                                                            (0xFFFF << RTL9310_VLAN_PPB_VLAN_SET_ETHER_TYPE_OFFSET)

#define RTL9310_VLAN_PORT_PPB_VLAN_SET_ADDR(index1, index2)                                                    (0xC020 + (index1 << 5) + (((index2) << 2))) /* index1: 0-56, index2: 0-7 */
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET                                                      (17)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_MASK                                                        (0x1 << RTL9310_VLAN_PORT_PPB_VLAN_SET_VLAN_TYPE_OFFSET)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET                                                         (16)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_AS_MASK                                                           (0x1 << RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_AS_OFFSET)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET                                                            (13)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_MASK                                                              (0x7 << RTL9310_VLAN_PORT_PPB_VLAN_SET_PRI_OFFSET)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET                                                         (12)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_AS_MASK                                                           (0x1 << RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_AS_OFFSET)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET                                                            (0)
  #define RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_MASK                                                              (0xFFF << RTL9310_VLAN_PORT_PPB_VLAN_SET_VID_OFFSET)

/*
 * Feature: MAC-based VLAN
 */
/*
 * Feature: IP-subnet-based VLAN
 */
/*
 * Feature: VLAN Range Check
 */
#define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0x9C00 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0x9C80 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

#define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_ADDR(index)                                                         (0x9D00 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_TYPE_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_UPPER_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_2_LOWER_OFFSET)

#define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_ADDR(index)                                                         (0x9D80 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_TYPE_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_UPPER_OFFSET)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_IGR_VID_RNG_CHK_SET_3_LOWER_OFFSET)

#define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_ADDR(index)                                                         (0x4944 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_TYPE_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_UPPER_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_0_LOWER_OFFSET)

#define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_ADDR(index)                                                         (0x49C4 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_TYPE_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_UPPER_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_1_LOWER_OFFSET)

#define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_ADDR(index)                                                         (0x4A44 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_TYPE_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_UPPER_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_2_LOWER_OFFSET)

#define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_ADDR(index)                                                         (0x4AC4 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_TYPE_OFFSET                                                       (24)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_TYPE_MASK                                                         (0x1 << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_TYPE_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_UPPER_OFFSET                                                      (12)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_UPPER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_UPPER_OFFSET)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_LOWER_OFFSET                                                      (0)
  #define RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_LOWER_MASK                                                        (0xFFF << RTL9310_VLAN_EGR_VID_RNG_CHK_SET_3_LOWER_OFFSET)

/*
 * Feature: VLAN Translation
 */
#define RTL9310_VLAN_IVC_BLK_CTRL_ADDR(index)                                                                  (0x9E00 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9310_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index)                                                         ((index & 0xF) << 1)
  #define RTL9310_VLAN_IVC_BLK_CTRL_MODE_MASK(index)                                                           (0x3 << RTL9310_VLAN_IVC_BLK_CTRL_MODE_OFFSET(index))

#define RTL9310_VLAN_L2TBL_CNVT_CTRL_ADDR                                                                      (0x96CC)
  #define RTL9310_VLAN_L2TBL_CNVT_CTRL_GLB_VID_CNVT_EN_OFFSET                                                  (0)
  #define RTL9310_VLAN_L2TBL_CNVT_CTRL_GLB_VID_CNVT_EN_MASK                                                    (0x1 << RTL9310_VLAN_L2TBL_CNVT_CTRL_GLB_VID_CNVT_EN_OFFSET)

#define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_ADDR(port)                                                           (0x96D0 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_CNVT_EN_OFFSET                                                 (3)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_CNVT_EN_MASK                                                   (0x1 << RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_CNVT_EN_OFFSET)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET                                                 (2)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_MASK                                                   (0x1 << RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_PRI_TAG_ACT_OFFSET)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SELECT_OFFSET                                                  (1)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SELECT_MASK                                                    (0x1 << RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_SELECT_OFFSET)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_CNVT_EN_OFFSET                                                 (0)
  #define RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_CNVT_EN_MASK                                                   (0x1 << RTL9310_VLAN_PORT_L2TBL_CNVT_CTRL_VID_CNVT_EN_OFFSET)

#define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_3_ADDR(index)                                                       (0x97B4 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_3_PRI_CNVT_EN_OFFSET(index)                                       (index % 0x20)
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_3_PRI_CNVT_EN_MASK(index)                                         (0x1 << RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_3_PRI_CNVT_EN_OFFSET(index))

#define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_2_ADDR(index)                                                       (0x97C4 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_2_PRI_TAG_ACT_OFFSET(index)                                       (index % 0x20)
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_2_PRI_TAG_ACT_MASK(index)                                         (0x1 << RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_2_PRI_TAG_ACT_OFFSET(index))

#define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_1_ADDR(index)                                                       (0x97D4 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_1_VID_SELECT_OFFSET(index)                                        (index % 0x20)
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_1_VID_SELECT_MASK(index)                                          (0x1 << RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_1_VID_SELECT_OFFSET(index))

#define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_0_ADDR(index)                                                       (0x97E4 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_0_VID_CNVT_EN_OFFSET(index)                                       (index % 0x20)
  #define RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_0_VID_CNVT_EN_MASK(index)                                         (0x1 << RTL9310_VLAN_TRUNK_L2TBL_CNVT_CTRL_0_VID_CNVT_EN_OFFSET(index))

#define RTL9310_VLAN_PORT_IVC_CTRL_ADDR(port)                                                                  (0x9E04 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                  (5)
  #define RTL9310_VLAN_PORT_IVC_CTRL_VID_RANGE_SET_IDX_MASK                                                    (0x3 << RTL9310_VLAN_PORT_IVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9310_VLAN_PORT_IVC_CTRL_IVC_EN_OFFSET                                                             (4)
  #define RTL9310_VLAN_PORT_IVC_CTRL_IVC_EN_MASK                                                               (0x1 << RTL9310_VLAN_PORT_IVC_CTRL_IVC_EN_OFFSET)
  #define RTL9310_VLAN_PORT_IVC_CTRL_IP_VLAN_EN_OFFSET                                                         (3)
  #define RTL9310_VLAN_PORT_IVC_CTRL_IP_VLAN_EN_MASK                                                           (0x1 << RTL9310_VLAN_PORT_IVC_CTRL_IP_VLAN_EN_OFFSET)
  #define RTL9310_VLAN_PORT_IVC_CTRL_MAC_VLAN_EN_OFFSET                                                        (2)
  #define RTL9310_VLAN_PORT_IVC_CTRL_MAC_VLAN_EN_MASK                                                          (0x1 << RTL9310_VLAN_PORT_IVC_CTRL_MAC_VLAN_EN_OFFSET)
  #define RTL9310_VLAN_PORT_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                   (1)
  #define RTL9310_VLAN_PORT_IVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                     (0x1 << RTL9310_VLAN_PORT_IVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9310_VLAN_PORT_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                   (0)
  #define RTL9310_VLAN_PORT_IVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                     (0x1 << RTL9310_VLAN_PORT_IVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9310_VLAN_PORT_EVC_CTRL_ADDR(port)                                                                  (0x4B44 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_VLAN_PORT_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET                                                  (3)
  #define RTL9310_VLAN_PORT_EVC_CTRL_VID_RANGE_SET_IDX_MASK                                                    (0x3 << RTL9310_VLAN_PORT_EVC_CTRL_VID_RANGE_SET_IDX_OFFSET)
  #define RTL9310_VLAN_PORT_EVC_CTRL_EVC_EN_OFFSET                                                             (2)
  #define RTL9310_VLAN_PORT_EVC_CTRL_EVC_EN_MASK                                                               (0x1 << RTL9310_VLAN_PORT_EVC_CTRL_EVC_EN_OFFSET)
  #define RTL9310_VLAN_PORT_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET                                                   (1)
  #define RTL9310_VLAN_PORT_EVC_CTRL_OTAG_LU_MIS_DROP_MASK                                                     (0x1 << RTL9310_VLAN_PORT_EVC_CTRL_OTAG_LU_MIS_DROP_OFFSET)
  #define RTL9310_VLAN_PORT_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET                                                   (0)
  #define RTL9310_VLAN_PORT_EVC_CTRL_ITAG_LU_MIS_DROP_MASK                                                     (0x1 << RTL9310_VLAN_PORT_EVC_CTRL_ITAG_LU_MIS_DROP_OFFSET)

#define RTL9310_VLAN_IVC_ENTRY_INDICATION_ADDR(index)                                                          (0x9EE8 + (((index >> 5) << 2))) /* index: 0-2047 */
  #define RTL9310_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9310_VLAN_IVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9310_VLAN_IVC_ENTRY_INDICATION_HIT_OFFSET(index))

#define RTL9310_VLAN_EVC_ENTRY_INDICATION_ADDR(index)                                                          (0x4C28 + (((index >> 5) << 2))) /* index: 0-1023 */
  #define RTL9310_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index)                                                  (index % 0x20)
  #define RTL9310_VLAN_EVC_ENTRY_INDICATION_HIT_MASK(index)                                                    (0x1 << RTL9310_VLAN_EVC_ENTRY_INDICATION_HIT_OFFSET(index))

#define RTL9310_VLAN_IVC_ENTRY_INDICATION_AGGR_ADDR(index)                                                     (0x9FE8 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_VLAN_IVC_ENTRY_INDICATION_AGGR_HIT_MSK_OFFSET                                                (0)
  #define RTL9310_VLAN_IVC_ENTRY_INDICATION_AGGR_HIT_MSK_MASK                                                  (0xFFFFFFFF << RTL9310_VLAN_IVC_ENTRY_INDICATION_AGGR_HIT_MSK_OFFSET)

#define RTL9310_VLAN_EVC_ENTRY_INDICATION_AGGR_ADDR                                                            (0x4CA8)
  #define RTL9310_VLAN_EVC_ENTRY_INDICATION_AGGR_HIT_MSK_OFFSET                                                (0)
  #define RTL9310_VLAN_EVC_ENTRY_INDICATION_AGGR_HIT_MSK_MASK                                                  (0xFFFFFFFF << RTL9310_VLAN_EVC_ENTRY_INDICATION_AGGR_HIT_MSK_OFFSET)

/*
 * Feature: RMA
 */
#define RTL9310_RMA_CTRL_0_ADDR                                                                                (0x8800)
  #define RTL9310_RMA_CTRL_0_RMA_0F_ACT_OFFSET                                                                 (30)
  #define RTL9310_RMA_CTRL_0_RMA_0F_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0F_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_0E_ACT_OFFSET                                                                 (28)
  #define RTL9310_RMA_CTRL_0_RMA_0E_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0E_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_0D_ACT_OFFSET                                                                 (26)
  #define RTL9310_RMA_CTRL_0_RMA_0D_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0D_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_0C_ACT_OFFSET                                                                 (24)
  #define RTL9310_RMA_CTRL_0_RMA_0C_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0C_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_0B_ACT_OFFSET                                                                 (22)
  #define RTL9310_RMA_CTRL_0_RMA_0B_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0B_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_0A_ACT_OFFSET                                                                 (20)
  #define RTL9310_RMA_CTRL_0_RMA_0A_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_0A_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_09_ACT_OFFSET                                                                 (18)
  #define RTL9310_RMA_CTRL_0_RMA_09_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_09_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_08_ACT_OFFSET                                                                 (16)
  #define RTL9310_RMA_CTRL_0_RMA_08_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_08_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_07_ACT_OFFSET                                                                 (14)
  #define RTL9310_RMA_CTRL_0_RMA_07_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_07_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_06_ACT_OFFSET                                                                 (12)
  #define RTL9310_RMA_CTRL_0_RMA_06_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_06_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_05_ACT_OFFSET                                                                 (10)
  #define RTL9310_RMA_CTRL_0_RMA_05_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_05_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_04_ACT_OFFSET                                                                 (8)
  #define RTL9310_RMA_CTRL_0_RMA_04_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_04_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_03_ACT_OFFSET                                                                 (6)
  #define RTL9310_RMA_CTRL_0_RMA_03_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_03_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_02_ACT_OFFSET                                                                 (4)
  #define RTL9310_RMA_CTRL_0_RMA_02_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_02_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_0_RMA_01_ACT_OFFSET                                                                 (2)
  #define RTL9310_RMA_CTRL_0_RMA_01_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_0_RMA_01_ACT_OFFSET)

#define RTL9310_RMA_CTRL_1_ADDR                                                                                (0x8804)
  #define RTL9310_RMA_CTRL_1_RMA_1F_ACT_OFFSET                                                                 (30)
  #define RTL9310_RMA_CTRL_1_RMA_1F_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1F_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_1E_ACT_OFFSET                                                                 (28)
  #define RTL9310_RMA_CTRL_1_RMA_1E_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1E_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_1D_ACT_OFFSET                                                                 (26)
  #define RTL9310_RMA_CTRL_1_RMA_1D_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1D_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_1C_ACT_OFFSET                                                                 (24)
  #define RTL9310_RMA_CTRL_1_RMA_1C_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1C_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_1B_ACT_OFFSET                                                                 (22)
  #define RTL9310_RMA_CTRL_1_RMA_1B_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1B_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_1A_ACT_OFFSET                                                                 (20)
  #define RTL9310_RMA_CTRL_1_RMA_1A_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_1A_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_19_ACT_OFFSET                                                                 (18)
  #define RTL9310_RMA_CTRL_1_RMA_19_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_19_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_18_ACT_OFFSET                                                                 (16)
  #define RTL9310_RMA_CTRL_1_RMA_18_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_18_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_17_ACT_OFFSET                                                                 (14)
  #define RTL9310_RMA_CTRL_1_RMA_17_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_17_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_16_ACT_OFFSET                                                                 (12)
  #define RTL9310_RMA_CTRL_1_RMA_16_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_16_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_15_ACT_OFFSET                                                                 (10)
  #define RTL9310_RMA_CTRL_1_RMA_15_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_15_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_14_ACT_OFFSET                                                                 (8)
  #define RTL9310_RMA_CTRL_1_RMA_14_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_14_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_13_ACT_OFFSET                                                                 (6)
  #define RTL9310_RMA_CTRL_1_RMA_13_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_13_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_12_ACT_OFFSET                                                                 (4)
  #define RTL9310_RMA_CTRL_1_RMA_12_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_12_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_11_ACT_OFFSET                                                                 (2)
  #define RTL9310_RMA_CTRL_1_RMA_11_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_11_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_1_RMA_10_ACT_OFFSET                                                                 (0)
  #define RTL9310_RMA_CTRL_1_RMA_10_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_1_RMA_10_ACT_OFFSET)

#define RTL9310_RMA_CTRL_2_ADDR                                                                                (0x8808)
  #define RTL9310_RMA_CTRL_2_RMA_2F_ACT_OFFSET                                                                 (30)
  #define RTL9310_RMA_CTRL_2_RMA_2F_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2F_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_2E_ACT_OFFSET                                                                 (28)
  #define RTL9310_RMA_CTRL_2_RMA_2E_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2E_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_2D_ACT_OFFSET                                                                 (26)
  #define RTL9310_RMA_CTRL_2_RMA_2D_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2D_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_2C_ACT_OFFSET                                                                 (24)
  #define RTL9310_RMA_CTRL_2_RMA_2C_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2C_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_2B_ACT_OFFSET                                                                 (22)
  #define RTL9310_RMA_CTRL_2_RMA_2B_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2B_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_2A_ACT_OFFSET                                                                 (20)
  #define RTL9310_RMA_CTRL_2_RMA_2A_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_2A_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_29_ACT_OFFSET                                                                 (18)
  #define RTL9310_RMA_CTRL_2_RMA_29_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_29_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_28_ACT_OFFSET                                                                 (16)
  #define RTL9310_RMA_CTRL_2_RMA_28_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_28_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_27_ACT_OFFSET                                                                 (14)
  #define RTL9310_RMA_CTRL_2_RMA_27_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_27_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_26_ACT_OFFSET                                                                 (12)
  #define RTL9310_RMA_CTRL_2_RMA_26_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_26_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_25_ACT_OFFSET                                                                 (10)
  #define RTL9310_RMA_CTRL_2_RMA_25_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_25_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_24_ACT_OFFSET                                                                 (8)
  #define RTL9310_RMA_CTRL_2_RMA_24_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_24_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_23_ACT_OFFSET                                                                 (6)
  #define RTL9310_RMA_CTRL_2_RMA_23_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_23_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_22_ACT_OFFSET                                                                 (4)
  #define RTL9310_RMA_CTRL_2_RMA_22_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_22_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_21_ACT_OFFSET                                                                 (2)
  #define RTL9310_RMA_CTRL_2_RMA_21_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_21_ACT_OFFSET)
  #define RTL9310_RMA_CTRL_2_RMA_20_ACT_OFFSET                                                                 (0)
  #define RTL9310_RMA_CTRL_2_RMA_20_ACT_MASK                                                                   (0x3 << RTL9310_RMA_CTRL_2_RMA_20_ACT_OFFSET)

#define RTL9310_RMA_MIRROR_CTRL_ADDR                                                                           (0x880C)
  #define RTL9310_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET                                                            (0)
  #define RTL9310_RMA_MIRROR_CTRL_MIRROR_ACT_MASK                                                              (0x1 << RTL9310_RMA_MIRROR_CTRL_MIRROR_ACT_OFFSET)

#define RTL9310_RMA_SMAC_LRN_CTRL_ADDR(port)                                                                   (0x8810 + (((port >> 5) << 2))) /* port: 0-47 */
  #define RTL9310_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port)                                                           (port % 0x20)
  #define RTL9310_RMA_SMAC_LRN_CTRL_LRN_MASK(port)                                                             (0x1 << RTL9310_RMA_SMAC_LRN_CTRL_LRN_OFFSET(port))

#define RTL9310_RMA_MGN_LRN_CTRL_ADDR                                                                          (0x8818)
  #define RTL9310_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET                                                              (2)
  #define RTL9310_RMA_MGN_LRN_CTRL_PTP_LRN_MASK                                                                (0x1 << RTL9310_RMA_MGN_LRN_CTRL_PTP_LRN_OFFSET)
  #define RTL9310_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET                                                             (1)
  #define RTL9310_RMA_MGN_LRN_CTRL_LLDP_LRN_MASK                                                               (0x1 << RTL9310_RMA_MGN_LRN_CTRL_LLDP_LRN_OFFSET)
  #define RTL9310_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET                                                            (0)
  #define RTL9310_RMA_MGN_LRN_CTRL_EAPOL_LRN_MASK                                                              (0x1 << RTL9310_RMA_MGN_LRN_CTRL_EAPOL_LRN_OFFSET)

#define RTL9310_RMA_PORT_BPDU_CTRL_ADDR(port)                                                                  (0x881C + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9310_RMA_PORT_BPDU_CTRL_ACT_MASK(port)                                                            (0x7 << RTL9310_RMA_PORT_BPDU_CTRL_ACT_OFFSET(port))

#define RTL9310_RMA_PORT_PTP_CTRL_ADDR(port)                                                                   (0x8834 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET                                                             (2)
  #define RTL9310_RMA_PORT_PTP_CTRL_UDP_ACT_MASK                                                               (0x3 << RTL9310_RMA_PORT_PTP_CTRL_UDP_ACT_OFFSET)
  #define RTL9310_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET                                                            (0)
  #define RTL9310_RMA_PORT_PTP_CTRL_ETH2_ACT_MASK                                                              (0x3 << RTL9310_RMA_PORT_PTP_CTRL_ETH2_ACT_OFFSET)

#define RTL9310_RMA_PORT_LLDP_CTRL_ADDR(port)                                                                  (0x8918 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9310_RMA_PORT_LLDP_CTRL_ACT_MASK(port)                                                            (0x7 << RTL9310_RMA_PORT_LLDP_CTRL_ACT_OFFSET(port))

#define RTL9310_RMA_PORT_EAPOL_CTRL_ADDR(port)                                                                 (0x8930 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port)                                                         ((port % 0xA) * 3)
  #define RTL9310_RMA_PORT_EAPOL_CTRL_ACT_MASK(port)                                                           (0x7 << RTL9310_RMA_PORT_EAPOL_CTRL_ACT_OFFSET(port))

#define RTL9310_RMA_FLD_PMSK_ADDR                                                                              (0x8948)
  #define RTL9310_RMA_FLD_PMSK_PMSK_1_OFFSET                                                                   (32)
  #define RTL9310_RMA_FLD_PMSK_PMSK_1_MASK                                                                     (0x1FFFFFF << RTL9310_RMA_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_RMA_FLD_PMSK_PMSK_0_OFFSET                                                                   (0)
  #define RTL9310_RMA_FLD_PMSK_PMSK_0_MASK                                                                     (0xFFFFFFFF << RTL9310_RMA_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_RMA_BPDU_FLD_PMSK_ADDR                                                                         (0x8950)
  #define RTL9310_RMA_BPDU_FLD_PMSK_PMSK_1_OFFSET                                                              (32)
  #define RTL9310_RMA_BPDU_FLD_PMSK_PMSK_1_MASK                                                                (0x1FFFFFF << RTL9310_RMA_BPDU_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_RMA_BPDU_FLD_PMSK_PMSK_0_OFFSET                                                              (0)
  #define RTL9310_RMA_BPDU_FLD_PMSK_PMSK_0_MASK                                                                (0xFFFFFFFF << RTL9310_RMA_BPDU_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_RMA_EAPOL_FLD_PMSK_ADDR                                                                        (0x8958)
  #define RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_1_OFFSET                                                             (32)
  #define RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_1_MASK                                                               (0x1FFFFFF << RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_0_OFFSET                                                             (0)
  #define RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_0_MASK                                                               (0xFFFFFFFF << RTL9310_RMA_EAPOL_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_RMA_LLDP_FLD_PMSK_ADDR                                                                         (0x8960)
  #define RTL9310_RMA_LLDP_FLD_PMSK_PMSK_1_OFFSET                                                              (32)
  #define RTL9310_RMA_LLDP_FLD_PMSK_PMSK_1_MASK                                                                (0x1FFFFFF << RTL9310_RMA_LLDP_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_RMA_LLDP_FLD_PMSK_PMSK_0_OFFSET                                                              (0)
  #define RTL9310_RMA_LLDP_FLD_PMSK_PMSK_0_MASK                                                                (0xFFFFFFFF << RTL9310_RMA_LLDP_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_RMA_USR_DEF_FLD_PMSK_ADDR                                                                      (0x8968)
  #define RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_1_OFFSET                                                           (32)
  #define RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_1_MASK                                                             (0x1FFFFFF << RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_0_OFFSET                                                           (0)
  #define RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_0_MASK                                                             (0xFFFFFFFF << RTL9310_RMA_USR_DEF_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_RMA_USR_DEF_CTRL_ADDR(index)                                                                   (0x8970 + (((index) * 20))) /* index: 0-3 */
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET                                                          (128)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_HI_MASK                                                            (0xFFFF << RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_HI_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET                                                          (96)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_LO_MASK                                                            (0xFFFFFFFF << RTL9310_RMA_USR_DEF_CTRL_ADDR_MAX_LO_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET                                                          (64)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_HI_MASK                                                            (0xFFFF << RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_HI_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET                                                          (32)
  #define RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_LO_MASK                                                            (0xFFFFFFFF << RTL9310_RMA_USR_DEF_CTRL_ADDR_MIN_LO_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET                                                           (9)
  #define RTL9310_RMA_USR_DEF_CTRL_ETHER_TYPE_MASK                                                             (0xFFFF << RTL9310_RMA_USR_DEF_CTRL_ETHER_TYPE_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET                                                          (8)
  #define RTL9310_RMA_USR_DEF_CTRL_BYPASS_VLAN_MASK                                                            (0x1 << RTL9310_RMA_USR_DEF_CTRL_BYPASS_VLAN_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_LRN_OFFSET                                                                  (7)
  #define RTL9310_RMA_USR_DEF_CTRL_LRN_MASK                                                                    (0x1 << RTL9310_RMA_USR_DEF_CTRL_LRN_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET                                                           (6)
  #define RTL9310_RMA_USR_DEF_CTRL_BYPASS_STP_MASK                                                             (0x1 << RTL9310_RMA_USR_DEF_CTRL_BYPASS_STP_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_ACT_OFFSET                                                                  (3)
  #define RTL9310_RMA_USR_DEF_CTRL_ACT_MASK                                                                    (0x7 << RTL9310_RMA_USR_DEF_CTRL_ACT_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_TYPE_OFFSET                                                                 (1)
  #define RTL9310_RMA_USR_DEF_CTRL_TYPE_MASK                                                                   (0x3 << RTL9310_RMA_USR_DEF_CTRL_TYPE_OFFSET)
  #define RTL9310_RMA_USR_DEF_CTRL_EN_OFFSET                                                                   (0)
  #define RTL9310_RMA_USR_DEF_CTRL_EN_MASK                                                                     (0x1 << RTL9310_RMA_USR_DEF_CTRL_EN_OFFSET)

/*
 * Feature: Link Aggregation
 */
#define RTL9310_TRK_ID_CTRL_ADDR(index)                                                                        (0xB800 + (((index) << 2))) /* index: 0-51 */
  #define RTL9310_TRK_ID_CTRL_TRK_VALID_OFFSET                                                                 (7)
  #define RTL9310_TRK_ID_CTRL_TRK_VALID_MASK                                                                   (0x1 << RTL9310_TRK_ID_CTRL_TRK_VALID_OFFSET)
  #define RTL9310_TRK_ID_CTRL_TRK_ID_OFFSET                                                                    (0)
  #define RTL9310_TRK_ID_CTRL_TRK_ID_MASK                                                                      (0x7F << RTL9310_TRK_ID_CTRL_TRK_ID_OFFSET)

#define RTL9310_TRK_MBR_CTRL_ADDR(index)                                                                       (0xB8D0 + (((index) << 3))) /* index: 0-51 */
  #define RTL9310_TRK_MBR_CTRL_TRK_PPM_55_32_OFFSET                                                            (32)
  #define RTL9310_TRK_MBR_CTRL_TRK_PPM_55_32_MASK                                                              (0xFFFFFF << RTL9310_TRK_MBR_CTRL_TRK_PPM_55_32_OFFSET)
  #define RTL9310_TRK_MBR_CTRL_TRK_PPM_31_0_OFFSET                                                             (0)
  #define RTL9310_TRK_MBR_CTRL_TRK_PPM_31_0_MASK                                                               (0xFFFFFFFF << RTL9310_TRK_MBR_CTRL_TRK_PPM_31_0_OFFSET)

#define RTL9310_TRK_HASH_CTRL_ADDR(index)                                                                      (0xBA70 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_TRK_HASH_CTRL_L3_HASH_MSK_OFFSET                                                             (4)
  #define RTL9310_TRK_HASH_CTRL_L3_HASH_MSK_MASK                                                               (0x3FF << RTL9310_TRK_HASH_CTRL_L3_HASH_MSK_OFFSET)
  #define RTL9310_TRK_HASH_CTRL_L2_HASH_MSK_OFFSET                                                             (0)
  #define RTL9310_TRK_HASH_CTRL_L2_HASH_MSK_MASK                                                               (0xF << RTL9310_TRK_HASH_CTRL_L2_HASH_MSK_OFFSET)

#define RTL9310_TRK_CTRL_ADDR                                                                                  (0xBA78)
  #define RTL9310_TRK_CTRL_LINK_DOWN_AVOID_OFFSET                                                              (6)
  #define RTL9310_TRK_CTRL_LINK_DOWN_AVOID_MASK                                                                (0x1 << RTL9310_TRK_CTRL_LINK_DOWN_AVOID_OFFSET)
  #define RTL9310_TRK_CTRL_CONGST_AVOID_OFFSET                                                                 (5)
  #define RTL9310_TRK_CTRL_CONGST_AVOID_MASK                                                                   (0x1 << RTL9310_TRK_CTRL_CONGST_AVOID_OFFSET)
  #define RTL9310_TRK_CTRL_LOCAL_FIRST_OFFSET                                                                  (4)
  #define RTL9310_TRK_CTRL_LOCAL_FIRST_MASK                                                                    (0x1 << RTL9310_TRK_CTRL_LOCAL_FIRST_OFFSET)
  #define RTL9310_TRK_CTRL_STK_HASH_CAL_OFFSET                                                                 (3)
  #define RTL9310_TRK_CTRL_STK_HASH_CAL_MASK                                                                   (0x1 << RTL9310_TRK_CTRL_STK_HASH_CAL_OFFSET)
  #define RTL9310_TRK_CTRL_TRK_STAND_ALONE_MODE_OFFSET                                                         (2)
  #define RTL9310_TRK_CTRL_TRK_STAND_ALONE_MODE_MASK                                                           (0x1 << RTL9310_TRK_CTRL_TRK_STAND_ALONE_MODE_OFFSET)
  #define RTL9310_TRK_CTRL_SEP_PORT_SEL_OFFSET                                                                 (1)
  #define RTL9310_TRK_CTRL_SEP_PORT_SEL_MASK                                                                   (0x1 << RTL9310_TRK_CTRL_SEP_PORT_SEL_OFFSET)
  #define RTL9310_TRK_CTRL_NON_TMN_TUNNEL_HASH_SEL_OFFSET                                                      (0)
  #define RTL9310_TRK_CTRL_NON_TMN_TUNNEL_HASH_SEL_MASK                                                        (0x1 << RTL9310_TRK_CTRL_NON_TMN_TUNNEL_HASH_SEL_OFFSET)

#define RTL9310_TRK_SHFT_CTRL_ADDR                                                                             (0xBA7C)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_OFFSET                                                   (27)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_MASK                                                     (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_FLOW_LABEL_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_OFFSET                                                        (24)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_MASK                                                          (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_PROTO_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET                                                      (21)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_MASK                                                        (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4DPORT_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET                                                      (18)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_MASK                                                        (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_L4SPORT_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET                                                          (15)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DIP_MASK                                                            (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DIP_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET                                                          (12)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SIP_MASK                                                            (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SIP_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_OFFSET                                                         (9)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_MASK                                                           (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_VLAN_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET                                                         (6)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_MASK                                                           (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_DMAC_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET                                                         (3)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_MASK                                                           (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SMAC_OFFSET)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET                                                          (0)
  #define RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SPP_MASK                                                            (0x7 << RTL9310_TRK_SHFT_CTRL_SHIFT_BITS_SPP_OFFSET)

#define RTL9310_TRK_LOCAL_TBL_REFRESH_ADDR                                                                     (0xBA80)
  #define RTL9310_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_OFFSET                                           (0)
  #define RTL9310_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_MASK                                             (0x1 << RTL9310_TRK_LOCAL_TBL_REFRESH_TRK_LOCAL_TBL_REFRESH_OFFSET)

#define RTL9310_TRK_LOCAL_TBL_ADDR(index)                                                                      (0xBA84 + (((index) * 20))) /* index: 0-51 */
  #define RTL9310_TRK_LOCAL_TBL_NUM_TX_CANDI_OFFSET                                                            (137)
  #define RTL9310_TRK_LOCAL_TBL_NUM_TX_CANDI_MASK                                                              (0xF << RTL9310_TRK_LOCAL_TBL_NUM_TX_CANDI_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_OFFSET                                                         (136)
  #define RTL9310_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9310_TRK_LOCAL_TBL_L2_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_OFFSET                                                        (135)
  #define RTL9310_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_MASK                                                          (0x1 << RTL9310_TRK_LOCAL_TBL_IP4_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_OFFSET                                                        (134)
  #define RTL9310_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_MASK                                                          (0x1 << RTL9310_TRK_LOCAL_TBL_IP6_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT7_OFFSET                                                               (128)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT7_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT7_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT6_OFFSET                                                               (120)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT6_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT6_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT5_OFFSET                                                               (114)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT5_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT5_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT4_OFFSET                                                               (108)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT4_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT4_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT3_OFFSET                                                               (102)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT3_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT3_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT2_OFFSET                                                               (96)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT2_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT2_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT1_OFFSET                                                               (86)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT1_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT1_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT0_OFFSET                                                               (80)
  #define RTL9310_TRK_LOCAL_TBL_TRK_PORT0_MASK                                                                 (0x3F << RTL9310_TRK_LOCAL_TBL_TRK_PORT0_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_SEP_FLOOD_PORT_OFFSET                                                          (74)
  #define RTL9310_TRK_LOCAL_TBL_SEP_FLOOD_PORT_MASK                                                            (0x3F << RTL9310_TRK_LOCAL_TBL_SEP_FLOOD_PORT_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_SEP_KWN_MC_PORT_OFFSET                                                         (68)
  #define RTL9310_TRK_LOCAL_TBL_SEP_KWN_MC_PORT_MASK                                                           (0x3F << RTL9310_TRK_LOCAL_TBL_SEP_KWN_MC_PORT_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_NUM_AVL_TX_CANDI_OFFSET                                                        (64)
  #define RTL9310_TRK_LOCAL_TBL_NUM_AVL_TX_CANDI_MASK                                                          (0xF << RTL9310_TRK_LOCAL_TBL_NUM_AVL_TX_CANDI_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT7_OFFSET                                                           (56)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT7_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT7_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT6_OFFSET                                                           (50)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT6_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT6_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT5_OFFSET                                                           (44)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT5_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT5_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT4_OFFSET                                                           (38)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT4_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT4_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT3_OFFSET                                                           (32)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT3_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT3_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT2_OFFSET                                                           (24)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT2_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT2_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT1_OFFSET                                                           (18)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT1_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT1_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT0_OFFSET                                                           (12)
  #define RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT0_MASK                                                             (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_TRK_PORT0_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_SEP_FLOOD_PORT_OFFSET                                                      (6)
  #define RTL9310_TRK_LOCAL_TBL_AVL_SEP_FLOOD_PORT_MASK                                                        (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_SEP_FLOOD_PORT_OFFSET)
  #define RTL9310_TRK_LOCAL_TBL_AVL_SEP_KWN_MC_PORT_OFFSET                                                     (0)
  #define RTL9310_TRK_LOCAL_TBL_AVL_SEP_KWN_MC_PORT_MASK                                                       (0x3F << RTL9310_TRK_LOCAL_TBL_AVL_SEP_KWN_MC_PORT_OFFSET)

#define RTL9310_TRK_STK_CTRL_ADDR(index)                                                                       (0xBE94 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_TRK_STK_CTRL_L2_HASH_MSK_IDX_OFFSET                                                          (18)
  #define RTL9310_TRK_STK_CTRL_L2_HASH_MSK_IDX_MASK                                                            (0x1 << RTL9310_TRK_STK_CTRL_L2_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_STK_CTRL_IP4_HASH_MSK_IDX_OFFSET                                                         (17)
  #define RTL9310_TRK_STK_CTRL_IP4_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9310_TRK_STK_CTRL_IP4_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_STK_CTRL_IP6_HASH_MSK_IDX_OFFSET                                                         (16)
  #define RTL9310_TRK_STK_CTRL_IP6_HASH_MSK_IDX_MASK                                                           (0x1 << RTL9310_TRK_STK_CTRL_IP6_HASH_MSK_IDX_OFFSET)
  #define RTL9310_TRK_STK_CTRL_STK_TRK_PPM_OFFSET                                                              (0)
  #define RTL9310_TRK_STK_CTRL_STK_TRK_PPM_MASK                                                                (0xFFFF << RTL9310_TRK_STK_CTRL_STK_TRK_PPM_OFFSET)

#define RTL9310_LOCAL_PORT_TRK_MAP_ADDR(port)                                                                  (0x4CAC + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_OFFSET                                                         (7)
  #define RTL9310_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_MASK                                                           (0x1 << RTL9310_LOCAL_PORT_TRK_MAP_IS_TRK_MBR_OFFSET)
  #define RTL9310_LOCAL_PORT_TRK_MAP_TRK_ID_OFFSET                                                             (0)
  #define RTL9310_LOCAL_PORT_TRK_MAP_TRK_ID_MASK                                                               (0x7F << RTL9310_LOCAL_PORT_TRK_MAP_TRK_ID_OFFSET)

/*
 * Feature: Spanning Tree
 */
#define RTL9310_ST_CTRL_ADDR                                                                                   (0x8000)
  #define RTL9310_ST_CTRL_MSTI_MODE_OFFSET                                                                     (0)
  #define RTL9310_ST_CTRL_MSTI_MODE_MASK                                                                       (0x1 << RTL9310_ST_CTRL_MSTI_MODE_OFFSET)

/*
 * Feature: Port Isolation
 */
#define RTL9310_PORT_ISO_RESTRICT_ROUTE_CTRL_ADDR                                                              (0x8100)
  #define RTL9310_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET                                           (0)
  #define RTL9310_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_MASK                                             (0x1 << RTL9310_PORT_ISO_RESTRICT_ROUTE_CTRL_RESTRICT_ROUTE_OFFSET)

#define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_ADDR(index)                                                          (0x8A00 + (((index) * 12))) /* index: 0-31 */
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_1_OFFSET                                                (64)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_1_MASK                                                  (0x1FFFFFF << RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_1_OFFSET)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_0_OFFSET                                                (32)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_0_MASK                                                  (0xFFFFFFFF << RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VB_ISO_MBR_0_OFFSET)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET                                                   (13)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_MASK                                                     (0xFFF << RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_UPPER_OFFSET)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET                                                   (1)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_MASK                                                     (0xFFF << RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VID_LOWER_OFFSET)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET                                                       (0)
  #define RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_MASK                                                         (0x1 << RTL9310_PORT_ISO_VB_ISO_PMSK_CTRL_VALID_OFFSET)

#define RTL9310_PORT_ISO_VB_EGR_CTRL_ADDR(port)                                                                (0x8B80 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_MASK(port)                                            (0x1 << RTL9310_PORT_ISO_VB_EGR_CTRL_VB_ISO_EGR_BYPASS_OFFSET(port))

/*
 * Feature: MAC Forwarding Control
 */
#define RTL9310_L2_CTRL_ADDR                                                                                   (0xC800)
  #define RTL9310_L2_CTRL_ECID_RPF_FAIL_ACT_OFFSET                                                             (16)
  #define RTL9310_L2_CTRL_ECID_RPF_FAIL_ACT_MASK                                                               (0x7 << RTL9310_L2_CTRL_ECID_RPF_FAIL_ACT_OFFSET)
  #define RTL9310_L2_CTRL_PE_LM_FLTR_OFFSET                                                                    (15)
  #define RTL9310_L2_CTRL_PE_LM_FLTR_MASK                                                                      (0x1 << RTL9310_L2_CTRL_PE_LM_FLTR_OFFSET)
  #define RTL9310_L2_CTRL_L2_CNT_PROTECT_EN_OFFSET                                                             (14)
  #define RTL9310_L2_CTRL_L2_CNT_PROTECT_EN_MASK                                                               (0x1 << RTL9310_L2_CTRL_L2_CNT_PROTECT_EN_OFFSET)
  #define RTL9310_L2_CTRL_L2_STT_MV_REF_OFFSET                                                                 (13)
  #define RTL9310_L2_CTRL_L2_STT_MV_REF_MASK                                                                   (0x1 << RTL9310_L2_CTRL_L2_STT_MV_REF_OFFSET)
  #define RTL9310_L2_CTRL_LUTCAM_EN_OFFSET                                                                     (12)
  #define RTL9310_L2_CTRL_LUTCAM_EN_MASK                                                                       (0x1 << RTL9310_L2_CTRL_LUTCAM_EN_OFFSET)
  #define RTL9310_L2_CTRL_STK_AUTO_LRN_OFFSET                                                                  (11)
  #define RTL9310_L2_CTRL_STK_AUTO_LRN_MASK                                                                    (0x1 << RTL9310_L2_CTRL_STK_AUTO_LRN_OFFSET)
  #define RTL9310_L2_CTRL_HASH_FULL_ACT_OFFSET                                                                 (8)
  #define RTL9310_L2_CTRL_HASH_FULL_ACT_MASK                                                                   (0x7 << RTL9310_L2_CTRL_HASH_FULL_ACT_OFFSET)
  #define RTL9310_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET                                                             (7)
  #define RTL9310_L2_CTRL_LINK_DOWN_P_INVLD_MASK                                                               (0x1 << RTL9310_L2_CTRL_LINK_DOWN_P_INVLD_OFFSET)
  #define RTL9310_L2_CTRL_MC_BC_SA_ACT_OFFSET                                                                  (5)
  #define RTL9310_L2_CTRL_MC_BC_SA_ACT_MASK                                                                    (0x3 << RTL9310_L2_CTRL_MC_BC_SA_ACT_OFFSET)
  #define RTL9310_L2_CTRL_ZERO_SA_ACT_OFFSET                                                                   (3)
  #define RTL9310_L2_CTRL_ZERO_SA_ACT_MASK                                                                     (0x3 << RTL9310_L2_CTRL_ZERO_SA_ACT_OFFSET)
  #define RTL9310_L2_CTRL_ZERO_SA_LRN_OFFSET                                                                   (2)
  #define RTL9310_L2_CTRL_ZERO_SA_LRN_MASK                                                                     (0x1 << RTL9310_L2_CTRL_ZERO_SA_LRN_OFFSET)
  #define RTL9310_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET                                                             (1)
  #define RTL9310_L2_CTRL_L2_HASH_ALGO_BLK1_MASK                                                               (0x1 << RTL9310_L2_CTRL_L2_HASH_ALGO_BLK1_OFFSET)
  #define RTL9310_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET                                                             (0)
  #define RTL9310_L2_CTRL_L2_HASH_ALGO_BLK0_MASK                                                               (0x1 << RTL9310_L2_CTRL_L2_HASH_ALGO_BLK0_OFFSET)

#define RTL9310_L2_AGE_CTRL_ADDR                                                                               (0xC804)
  #define RTL9310_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_OFFSET                                                  (25)
  #define RTL9310_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_MASK                                                    (0x1 << RTL9310_L2_AGE_CTRL_KEEP_AGE_OUT_ENTRY_VALID_OFFSET)
  #define RTL9310_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET                                                               (22)
  #define RTL9310_L2_AGE_CTRL_SUS_AGE_MAX_MASK                                                                 (0x7 << RTL9310_L2_AGE_CTRL_SUS_AGE_MAX_OFFSET)
  #define RTL9310_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET                                                              (21)
  #define RTL9310_L2_AGE_CTRL_FAST_AGE_OUT_MASK                                                                (0x1 << RTL9310_L2_AGE_CTRL_FAST_AGE_OUT_OFFSET)
  #define RTL9310_L2_AGE_CTRL_AGE_UNIT_OFFSET                                                                  (0)
  #define RTL9310_L2_AGE_CTRL_AGE_UNIT_MASK                                                                    (0x1FFFFF << RTL9310_L2_AGE_CTRL_AGE_UNIT_OFFSET)

#define RTL9310_L2_PORT_AGE_CTRL_ADDR(port)                                                                    (0xC808 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port)                                                         (port % 0x20)
  #define RTL9310_L2_PORT_AGE_CTRL_AGE_EN_MASK(port)                                                           (0x1 << RTL9310_L2_PORT_AGE_CTRL_AGE_EN_OFFSET(port))

#define RTL9310_L2_TRK_AGE_CTRL_ADDR(index)                                                                    (0xC810 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(index)                                                         (index % 0x20)
  #define RTL9310_L2_TRK_AGE_CTRL_AGE_EN_MASK(index)                                                           (0x1 << RTL9310_L2_TRK_AGE_CTRL_AGE_EN_OFFSET(index))

#define RTL9310_L2_PORT_SALRN_ADDR(port)                                                                       (0xC820 + (((port >> 4) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_SALRN_SALRN_OFFSET(port)                                                             ((port & 0xF) << 1)
  #define RTL9310_L2_PORT_SALRN_SALRN_MASK(port)                                                               (0x3 << RTL9310_L2_PORT_SALRN_SALRN_OFFSET(port))

#define RTL9310_L2_PORT_NEW_SA_FWD_ADDR(port)                                                                  (0xC830 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port)                                                   ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_MASK(port)                                                     (0x7 << RTL9310_L2_PORT_NEW_SA_FWD_NEW_SA_FWD_OFFSET(port))

#define RTL9310_L2_PORT_DYN_MV_ACT_ADDR(port)                                                                  (0xC848 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_DYN_MV_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_DYN_MV_ACT_ACT_MASK(port)                                                            (0x7 << RTL9310_L2_PORT_DYN_MV_ACT_ACT_OFFSET(port))

#define RTL9310_L2_PORT_DYN_MV_LRN_ADDR(port)                                                                  (0xC860 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_DYN_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x20)
  #define RTL9310_L2_PORT_DYN_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9310_L2_PORT_DYN_MV_LRN_LRN_OFFSET(port))

#define RTL9310_L2_PORT_STT_MV_ACT_ADDR(port)                                                                  (0xC868 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_STT_MV_ACT_ACT_OFFSET(port)                                                          ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_STT_MV_ACT_ACT_MASK(port)                                                            (0x7 << RTL9310_L2_PORT_STT_MV_ACT_ACT_OFFSET(port))

#define RTL9310_L2_PORT_STT_MV_LRN_ADDR(port)                                                                  (0xC880 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_STT_MV_LRN_LRN_OFFSET(port)                                                          (port % 0x20)
  #define RTL9310_L2_PORT_STT_MV_LRN_LRN_MASK(port)                                                            (0x1 << RTL9310_L2_PORT_STT_MV_LRN_LRN_OFFSET(port))

#define RTL9310_L2_TRK_STT_MV_ACT_ADDR(index)                                                                  (0xC888 + (((index / 10) << 2))) /* index: 0-127 */
  #define RTL9310_L2_TRK_STT_MV_ACT_ACT_OFFSET(index)                                                          ((index % 0xA) * 3)
  #define RTL9310_L2_TRK_STT_MV_ACT_ACT_MASK(index)                                                            (0x7 << RTL9310_L2_TRK_STT_MV_ACT_ACT_OFFSET(index))

#define RTL9310_L2_TRK_STT_MV_LRN_ADDR(index)                                                                  (0xC8BC + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_L2_TRK_STT_MV_LRN_LRN_OFFSET(index)                                                          (index % 0x20)
  #define RTL9310_L2_TRK_STT_MV_LRN_LRN_MASK(index)                                                            (0x1 << RTL9310_L2_TRK_STT_MV_LRN_LRN_OFFSET(index))

#define RTL9310_L2_GLB_STT_PORT_MV_ACT_ADDR                                                                    (0xC8CC)
  #define RTL9310_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET                                                            (0)
  #define RTL9310_L2_GLB_STT_PORT_MV_ACT_ACT_MASK                                                              (0x7 << RTL9310_L2_GLB_STT_PORT_MV_ACT_ACT_OFFSET)

#define RTL9310_L2_GLB_STT_PORT_MV_LRN_ADDR                                                                    (0xC8D0)
  #define RTL9310_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET                                                            (0)
  #define RTL9310_L2_GLB_STT_PORT_MV_LRN_LRN_MASK                                                              (0x1 << RTL9310_L2_GLB_STT_PORT_MV_LRN_LRN_OFFSET)

#define RTL9310_L2_PORT_MV_FORBID_ADDR(port)                                                                   (0xC8D4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_MV_FORBID_EN_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_L2_PORT_MV_FORBID_EN_MASK(port)                                                              (0x1 << RTL9310_L2_PORT_MV_FORBID_EN_OFFSET(port))

#define RTL9310_L2_TRK_MV_FORBID_ADDR(index)                                                                   (0xC8DC + (((index / 26) << 2))) /* index: 0-25 */
  #define RTL9310_L2_TRK_MV_FORBID_EN_OFFSET(index)                                                            (index % 0x1A)
  #define RTL9310_L2_TRK_MV_FORBID_EN_MASK(index)                                                              (0x1 << RTL9310_L2_TRK_MV_FORBID_EN_OFFSET(index))

#define RTL9310_L2_PORT_MV_FORBID_CTRL_ADDR                                                                    (0xC8E0)
  #define RTL9310_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET                                                     (0)
  #define RTL9310_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_MASK                                                       (0x3 << RTL9310_L2_PORT_MV_FORBID_CTRL_FORBID_ACT_OFFSET)

#define RTL9310_L2_PORT_SABLK_CTRL_ADDR(port)                                                                  (0xC8E4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_SABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x20)
  #define RTL9310_L2_PORT_SABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9310_L2_PORT_SABLK_CTRL_EN_OFFSET(port))

#define RTL9310_L2_PORT_DABLK_CTRL_ADDR(port)                                                                  (0xC8EC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_DABLK_CTRL_EN_OFFSET(port)                                                           (port % 0x20)
  #define RTL9310_L2_PORT_DABLK_CTRL_EN_MASK(port)                                                             (0x1 << RTL9310_L2_PORT_DABLK_CTRL_EN_OFFSET(port))

#define RTL9310_L2_UNKN_UC_FLD_PMSK_ADDR                                                                       (0xC8F4)
  #define RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_1_OFFSET                                                            (32)
  #define RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_1_MASK                                                              (0x1FFFFFF << RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_0_OFFSET                                                            (0)
  #define RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_0_MASK                                                              (0xFFFFFFFF << RTL9310_L2_UNKN_UC_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_L2_BC_FLD_PMSK_ADDR                                                                            (0xC8FC)
  #define RTL9310_L2_BC_FLD_PMSK_PMSK_1_OFFSET                                                                 (32)
  #define RTL9310_L2_BC_FLD_PMSK_PMSK_1_MASK                                                                   (0x1FFFFFF << RTL9310_L2_BC_FLD_PMSK_PMSK_1_OFFSET)
  #define RTL9310_L2_BC_FLD_PMSK_PMSK_0_OFFSET                                                                 (0)
  #define RTL9310_L2_BC_FLD_PMSK_PMSK_0_MASK                                                                   (0xFFFFFFFF << RTL9310_L2_BC_FLD_PMSK_PMSK_0_OFFSET)

#define RTL9310_L2_PORT_UC_LM_ACT_ADDR(port)                                                                   (0xC904 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_UC_LM_ACT_ACT_OFFSET(port)                                                           ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_UC_LM_ACT_ACT_MASK(port)                                                             (0x7 << RTL9310_L2_PORT_UC_LM_ACT_ACT_OFFSET(port))

#define RTL9310_L2_PORT_L2_MC_LM_ACT_ADDR(port)                                                                (0xC91C + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port)                                                        ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_L2_MC_LM_ACT_ACT_MASK(port)                                                          (0x7 << RTL9310_L2_PORT_L2_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9310_L2_PORT_IP4_MC_LM_ACT_ADDR(port)                                                               (0xC934 + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_IP4_MC_LM_ACT_ACT_MASK(port)                                                         (0x7 << RTL9310_L2_PORT_IP4_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9310_L2_PORT_IP6_MC_LM_ACT_ADDR(port)                                                               (0xC94C + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port)                                                       ((port % 0xA) * 3)
  #define RTL9310_L2_PORT_IP6_MC_LM_ACT_ACT_MASK(port)                                                         (0x7 << RTL9310_L2_PORT_IP6_MC_LM_ACT_ACT_OFFSET(port))

#define RTL9310_L2_LRN_CONSTRT_CTRL_ADDR                                                                       (0xC964)
  #define RTL9310_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                       (3)
  #define RTL9310_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                         (0xFFFF << RTL9310_L2_LRN_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9310_L2_LRN_CONSTRT_CTRL_ACT_OFFSET                                                               (0)
  #define RTL9310_L2_LRN_CONSTRT_CTRL_ACT_MASK                                                                 (0x7 << RTL9310_L2_LRN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9310_L2_LRN_CONSTRT_CNT_ADDR                                                                        (0xC968)
  #define RTL9310_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET                                                            (0)
  #define RTL9310_L2_LRN_CONSTRT_CNT_LRN_CNT_MASK                                                              (0xFFFF << RTL9310_L2_LRN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9310_L2_LRN_PORT_CONSTRT_CTRL_ADDR(port)                                                            (0xC96C + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                  (3)
  #define RTL9310_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                    (0xFFFF << RTL9310_L2_LRN_PORT_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9310_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET                                                          (0)
  #define RTL9310_L2_LRN_PORT_CONSTRT_CTRL_ACT_MASK                                                            (0x7 << RTL9310_L2_LRN_PORT_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9310_L2_LRN_PORT_CONSTRT_CNT_ADDR(port)                                                             (0xCA50 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9310_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_MASK                                                         (0xFFFF << RTL9310_L2_LRN_PORT_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9310_L2_LRN_TRK_CONSTRT_CTRL_ADDR(index)                                                            (0xCB34 + (((index) << 2))) /* index: 0-25 */
  #define RTL9310_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET                                                   (3)
  #define RTL9310_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_MASK                                                     (0xFFFF << RTL9310_L2_LRN_TRK_CONSTRT_CTRL_CONSTRT_NUM_OFFSET)
  #define RTL9310_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET                                                           (0)
  #define RTL9310_L2_LRN_TRK_CONSTRT_CTRL_ACT_MASK                                                             (0x7 << RTL9310_L2_LRN_TRK_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9310_L2_LRN_TRK_CONSTRT_CNT_ADDR(index)                                                             (0xCB9C + (((index) << 2))) /* index: 0-25 */
  #define RTL9310_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET                                                        (0)
  #define RTL9310_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_MASK                                                          (0xFFFF << RTL9310_L2_LRN_TRK_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_ADDR(index)                                                          (0xCC04 + (((index) << 3))) /* index: 0-31 */
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET                                                        (32)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_MASK                                                          (0xFFF << RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_FVID_OFFSET)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET                                                     (16)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_MASK                                                       (0x7F << RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_PORT_ID_OFFSET)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET                                                 (0)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_MASK                                                   (0xFFFF << RTL9310_L2_LRN_VLAN_CONSTRT_ENTRY_CONSTRT_NUM_OFFSET)

#define RTL9310_L2_LRN_VLAN_CONSTRT_CNT_ADDR(index)                                                            (0xCD04 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET                                                       (0)
  #define RTL9310_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_MASK                                                         (0xFFFF << RTL9310_L2_LRN_VLAN_CONSTRT_CNT_LRN_CNT_OFFSET)

#define RTL9310_L2_VLAN_CONSTRT_CTRL_ADDR                                                                      (0xCD84)
  #define RTL9310_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET                                                              (0)
  #define RTL9310_L2_VLAN_CONSTRT_CTRL_ACT_MASK                                                                (0x7 << RTL9310_L2_VLAN_CONSTRT_CTRL_ACT_OFFSET)

#define RTL9310_L2_CONSTRT_PORT_CNT_DBG_ADDR(port)                                                             (0xCD88 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port)                                         (port % 0x20)
  #define RTL9310_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_MASK(port)                                           (0x1 << RTL9310_L2_CONSTRT_PORT_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(port))

#define RTL9310_L2_CONSTRT_TRK_CNT_DBG_ADDR(index)                                                             (0xCD90 + (((index / 26) << 2))) /* index: 0-25 */
  #define RTL9310_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index)                                         (index % 0x1A)
  #define RTL9310_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_MASK(index)                                           (0x1 << RTL9310_L2_CONSTRT_TRK_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index))

#define RTL9310_L2_CONSTRT_SYS_CNT_DBG_ADDR                                                                    (0xCD94)
  #define RTL9310_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET                                                (0)
  #define RTL9310_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_MASK                                                  (0x1 << RTL9310_L2_CONSTRT_SYS_CNT_DBG_BELOW_ZERO_FLAG_OFFSET)

#define RTL9310_L2_CONSTRT_VLAN_CNT_DBG_ADDR(index)                                                            (0xCD98 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9310_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index)                                        (index % 0x20)
  #define RTL9310_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_MASK(index)                                          (0x1 << RTL9310_L2_CONSTRT_VLAN_CNT_DBG_BELOW_ZERO_FLAG_OFFSET(index))

#define RTL9310_L2_TBL_FLUSH_CTRL_ADDR                                                                         (0xCD9C)
  #define RTL9310_L2_TBL_FLUSH_CTRL_STS_OFFSET                                                                 (60)
  #define RTL9310_L2_TBL_FLUSH_CTRL_STS_MASK                                                                   (0x1 << RTL9310_L2_TBL_FLUSH_CTRL_STS_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_ACT_OFFSET                                                                 (59)
  #define RTL9310_L2_TBL_FLUSH_CTRL_ACT_MASK                                                                   (0x1 << RTL9310_L2_TBL_FLUSH_CTRL_ACT_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET                                                            (58)
  #define RTL9310_L2_TBL_FLUSH_CTRL_FVID_CMP_MASK                                                              (0x1 << RTL9310_L2_TBL_FLUSH_CTRL_FVID_CMP_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET                                                         (57)
  #define RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_MASK                                                           (0x1 << RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_CMP_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET                                                            (56)
  #define RTL9310_L2_TBL_FLUSH_CTRL_PORT_CMP_MASK                                                              (0x1 << RTL9310_L2_TBL_FLUSH_CTRL_PORT_CMP_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET                                                          (54)
  #define RTL9310_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9310_L2_TBL_FLUSH_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET                                                             (43)
  #define RTL9310_L2_TBL_FLUSH_CTRL_PORT_ID_MASK                                                               (0x7FF << RTL9310_L2_TBL_FLUSH_CTRL_PORT_ID_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET                                                   (32)
  #define RTL9310_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_MASK                                                     (0x7FF << RTL9310_L2_TBL_FLUSH_CTRL_REPLACING_PORT_ID_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_FVID_OFFSET                                                                (20)
  #define RTL9310_L2_TBL_FLUSH_CTRL_FVID_MASK                                                                  (0xFFF << RTL9310_L2_TBL_FLUSH_CTRL_FVID_OFFSET)
  #define RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET                                                             (0)
  #define RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_MASK                                                               (0xFFFFF << RTL9310_L2_TBL_FLUSH_CTRL_AGG_VID_OFFSET)

#define RTL9310_L2_SRC_P_FLTR_ADDR(port)                                                                       (0xCDA4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port)                                                       (port % 0x20)
  #define RTL9310_L2_SRC_P_FLTR_SRC_FLTR_EN_MASK(port)                                                         (0x1 << RTL9310_L2_SRC_P_FLTR_SRC_FLTR_EN_OFFSET(port))

#define RTL9310_L2_SA_ACT_REF_ADDR(port)                                                                       (0xCDAC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_L2_SA_ACT_REF_SRC_OFFSET(port)                                                               (port % 0x20)
  #define RTL9310_L2_SA_ACT_REF_SRC_MASK(port)                                                                 (0x1 << RTL9310_L2_SA_ACT_REF_SRC_OFFSET(port))

#define RTL9310_L2_HASH_FULL_CNT_ADDR                                                                          (0xCDB4)
  #define RTL9310_L2_HASH_FULL_CNT_CNT_OFFSET                                                                  (0)
  #define RTL9310_L2_HASH_FULL_CNT_CNT_MASK                                                                    (0xFFFF << RTL9310_L2_HASH_FULL_CNT_CNT_OFFSET)

#define RTL9310_L2_CAM_ENTRY_STS_ADDR(index)                                                                   (0xCDB8 + (((index >> 5) << 2))) /* index: 0-127 */
  #define RTL9310_L2_CAM_ENTRY_STS_VALID_OFFSET(index)                                                         (index % 0x20)
  #define RTL9310_L2_CAM_ENTRY_STS_VALID_MASK(index)                                                           (0x1 << RTL9310_L2_CAM_ENTRY_STS_VALID_OFFSET(index))

/*
 * Feature: L2 & IP Multicast
 */
/*
 * Feature: L2 Entry Notification
 */
#define RTL9310_L2_NTFY_CTRL_ADDR                                                                              (0xCDC8)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_AGE_OUT_EN_OFFSET                                                      (23)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_AGE_OUT_EN_MASK                                                        (0x1 << RTL9310_L2_NTFY_CTRL_DYN_NTFY_AGE_OUT_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_PORT_MV_EN_OFFSET                                                      (22)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_PORT_MV_EN_MASK                                                        (0x1 << RTL9310_L2_NTFY_CTRL_DYN_NTFY_PORT_MV_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_NEW_LRN_EN_OFFSET                                                      (21)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_NEW_LRN_EN_MASK                                                        (0x1 << RTL9310_L2_NTFY_CTRL_DYN_NTFY_NEW_LRN_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_NTFY_DST_TPYE_OFFSET                                                            (19)
  #define RTL9310_L2_NTFY_CTRL_NTFY_DST_TPYE_MASK                                                              (0x3 << RTL9310_L2_NTFY_CTRL_NTFY_DST_TPYE_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_HASHFULL_NTFY_EN_OFFSET                                                         (18)
  #define RTL9310_L2_NTFY_CTRL_HASHFULL_NTFY_EN_MASK                                                           (0x1 << RTL9310_L2_NTFY_CTRL_HASHFULL_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_OFFSET                                                         (17)
  #define RTL9310_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_MASK                                                           (0x1 << RTL9310_L2_NTFY_CTRL_LD_FLUSH_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_TAGSTS_NTFY_EN_OFFSET                                                           (16)
  #define RTL9310_L2_NTFY_CTRL_TAGSTS_NTFY_EN_MASK                                                             (0x1 << RTL9310_L2_NTFY_CTRL_TAGSTS_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_SUS_NTFY_EN_OFFSET                                                              (15)
  #define RTL9310_L2_NTFY_CTRL_SUS_NTFY_EN_MASK                                                                (0x1 << RTL9310_L2_NTFY_CTRL_SUS_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_DASABLK_NTFY_EN_OFFSET                                                          (14)
  #define RTL9310_L2_NTFY_CTRL_DASABLK_NTFY_EN_MASK                                                            (0x1 << RTL9310_L2_NTFY_CTRL_DASABLK_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_STTC_NTFY_EN_OFFSET                                                             (13)
  #define RTL9310_L2_NTFY_CTRL_STTC_NTFY_EN_MASK                                                               (0x1 << RTL9310_L2_NTFY_CTRL_STTC_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_EN_OFFSET                                                              (12)
  #define RTL9310_L2_NTFY_CTRL_DYN_NTFY_EN_MASK                                                                (0x1 << RTL9310_L2_NTFY_CTRL_DYN_NTFY_EN_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_BP_THR_OFFSET                                                                   (1)
  #define RTL9310_L2_NTFY_CTRL_BP_THR_MASK                                                                     (0x7FF << RTL9310_L2_NTFY_CTRL_BP_THR_OFFSET)
  #define RTL9310_L2_NTFY_CTRL_NTFY_EN_OFFSET                                                                  (0)
  #define RTL9310_L2_NTFY_CTRL_NTFY_EN_MASK                                                                    (0x1 << RTL9310_L2_NTFY_CTRL_NTFY_EN_OFFSET)

#define RTL9310_L2_NTFY_PKT_CTRL_ADDR                                                                          (0x5704)
  #define RTL9310_L2_NTFY_PKT_CTRL_ITAGIF_OFFSET                                                               (14)
  #define RTL9310_L2_NTFY_PKT_CTRL_ITAGIF_MASK                                                                 (0x1 << RTL9310_L2_NTFY_PKT_CTRL_ITAGIF_OFFSET)
  #define RTL9310_L2_NTFY_PKT_CTRL_MAX_EVENT_OFFSET                                                            (7)
  #define RTL9310_L2_NTFY_PKT_CTRL_MAX_EVENT_MASK                                                              (0x7F << RTL9310_L2_NTFY_PKT_CTRL_MAX_EVENT_OFFSET)
  #define RTL9310_L2_NTFY_PKT_CTRL_MIN_LEN_OFFSET                                                              (0)
  #define RTL9310_L2_NTFY_PKT_CTRL_MIN_LEN_MASK                                                                (0x7F << RTL9310_L2_NTFY_PKT_CTRL_MIN_LEN_OFFSET)

#define RTL9310_L2_NTFY_PKT_TIMEOUT_ADDR                                                                       (0x5708)
  #define RTL9310_L2_NTFY_PKT_TIMEOUT_TIMEOUT_OFFSET                                                           (0)
  #define RTL9310_L2_NTFY_PKT_TIMEOUT_TIMEOUT_MASK                                                             (0xFFFFF << RTL9310_L2_NTFY_PKT_TIMEOUT_TIMEOUT_OFFSET)

#define RTL9310_L2_NTFY_PKT_MAC_ADDR                                                                           (0x570C)
  #define RTL9310_L2_NTFY_PKT_MAC_DMAC_HI_OFFSET                                                               (96)
  #define RTL9310_L2_NTFY_PKT_MAC_DMAC_HI_MASK                                                                 (0xFFFF << RTL9310_L2_NTFY_PKT_MAC_DMAC_HI_OFFSET)
  #define RTL9310_L2_NTFY_PKT_MAC_DMAC_LO_OFFSET                                                               (64)
  #define RTL9310_L2_NTFY_PKT_MAC_DMAC_LO_MASK                                                                 (0xFFFFFFFF << RTL9310_L2_NTFY_PKT_MAC_DMAC_LO_OFFSET)
  #define RTL9310_L2_NTFY_PKT_MAC_SMAC_HI_OFFSET                                                               (32)
  #define RTL9310_L2_NTFY_PKT_MAC_SMAC_HI_MASK                                                                 (0xFFFF << RTL9310_L2_NTFY_PKT_MAC_SMAC_HI_OFFSET)
  #define RTL9310_L2_NTFY_PKT_MAC_SMAC_LO_OFFSET                                                               (0)
  #define RTL9310_L2_NTFY_PKT_MAC_SMAC_LO_MASK                                                                 (0xFFFFFFFF << RTL9310_L2_NTFY_PKT_MAC_SMAC_LO_OFFSET)

#define RTL9310_L2_NTFY_PKT_ITAG_ADDR                                                                          (0x571C)
  #define RTL9310_L2_NTFY_PKT_ITAG_ITAG_OFFSET                                                                 (0)
  #define RTL9310_L2_NTFY_PKT_ITAG_ITAG_MASK                                                                   (0xFFFFFFFF << RTL9310_L2_NTFY_PKT_ITAG_ITAG_OFFSET)

#define RTL9310_L2_NTFY_RST_ADDR                                                                               (0x140C)
  #define RTL9310_L2_NTFY_RST_RST_OFFSET                                                                       (0)
  #define RTL9310_L2_NTFY_RST_RST_MASK                                                                         (0x1 << RTL9310_L2_NTFY_RST_RST_OFFSET)

#define RTL9310_L2_NTFY_PKT_MAGIC_NUM_ADDR                                                                     (0x580)
  #define RTL9310_L2_NTFY_PKT_MAGIC_NUM_NUM_OFFSET                                                             (0)
  #define RTL9310_L2_NTFY_PKT_MAGIC_NUM_NUM_MASK                                                               (0xFF << RTL9310_L2_NTFY_PKT_MAGIC_NUM_NUM_OFFSET)

#define RTL9310_L2_NTFY_RING_BASE_ADDR_ADDR                                                                    (0x9DC)
  #define RTL9310_L2_NTFY_RING_BASE_ADDR_BASE_ADDR_OFFSET                                                      (0)
  #define RTL9310_L2_NTFY_RING_BASE_ADDR_BASE_ADDR_MASK                                                        (0xFFFFFFFF << RTL9310_L2_NTFY_RING_BASE_ADDR_BASE_ADDR_OFFSET)

#define RTL9310_L2_NTFY_RING_CUR_ADDR_ADDR                                                                     (0x9E0)
  #define RTL9310_L2_NTFY_RING_CUR_ADDR_CUR_ADDR_OFFSET                                                        (0)
  #define RTL9310_L2_NTFY_RING_CUR_ADDR_CUR_ADDR_MASK                                                          (0xFFFFFFFF << RTL9310_L2_NTFY_RING_CUR_ADDR_CUR_ADDR_OFFSET)

#define RTL9310_L2_NTFY_IF_INTR_MSK_ADDR                                                                       (0x9E4)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_DONE_OFFSET                                                         (2)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_DONE_MASK                                                           (0x1 << RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_DONE_OFFSET)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET                                                  (1)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_MASK                                                    (0x1 << RTL9310_L2_NTFY_IF_INTR_MSK_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                            (0)
  #define RTL9310_L2_NTFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_MASK                                              (0x1 << RTL9310_L2_NTFY_IF_INTR_MSK_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9310_L2_NTFY_IF_INTR_STS_ADDR                                                                       (0x9E8)
  #define RTL9310_L2_NTFY_IF_INTR_STS_NTFY_DONE_OFFSET                                                         (2)
  #define RTL9310_L2_NTFY_IF_INTR_STS_NTFY_DONE_MASK                                                           (0x1 << RTL9310_L2_NTFY_IF_INTR_STS_NTFY_DONE_OFFSET)
  #define RTL9310_L2_NTFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET                                                  (1)
  #define RTL9310_L2_NTFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_MASK                                                    (0x1 << RTL9310_L2_NTFY_IF_INTR_STS_NTFY_BUF_RUN_OUT_OFFSET)
  #define RTL9310_L2_NTFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET                                            (0)
  #define RTL9310_L2_NTFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_MASK                                              (0x1 << RTL9310_L2_NTFY_IF_INTR_STS_LOCAL_NTFY_BUF_RUN_OUT_OFFSET)

#define RTL9310_L2_NTFY_NIC_FIFO_STS_ADDR                                                                      (0x9EC)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_FIFO_EMPTY_OFFSET                                                       (24)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_FIFO_EMPTY_MASK                                                         (0x1 << RTL9310_L2_NTFY_NIC_FIFO_STS_FIFO_EMPTY_OFFSET)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_PEAK_OFFSET                                                             (12)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_PEAK_MASK                                                               (0xFFF << RTL9310_L2_NTFY_NIC_FIFO_STS_PEAK_OFFSET)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_CNT_OFFSET                                                              (0)
  #define RTL9310_L2_NTFY_NIC_FIFO_STS_CNT_MASK                                                                (0xFFF << RTL9310_L2_NTFY_NIC_FIFO_STS_CNT_OFFSET)

#define RTL9310_L2_NTFY_PKT_FIFO_STS_ADDR                                                                      (0x584)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_FIFO_EMPTY_OFFSET                                                       (24)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_FIFO_EMPTY_MASK                                                         (0x1 << RTL9310_L2_NTFY_PKT_FIFO_STS_FIFO_EMPTY_OFFSET)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_PEAK_OFFSET                                                             (12)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_PEAK_MASK                                                               (0xFFF << RTL9310_L2_NTFY_PKT_FIFO_STS_PEAK_OFFSET)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_CNT_OFFSET                                                              (0)
  #define RTL9310_L2_NTFY_PKT_FIFO_STS_CNT_MASK                                                                (0xFFF << RTL9310_L2_NTFY_PKT_FIFO_STS_CNT_OFFSET)

#define RTL9310_L2_NTFY_NIC_TIMEOUT_ADDR                                                                       (0x9F0)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET                                            (17)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_SPDUP_MASK                                              (0x1 << RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_SPDUP_OFFSET)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_EN_OFFSET                                               (16)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_EN_MASK                                                 (0x1 << RTL9310_L2_NTFY_NIC_TIMEOUT_CFG_L2MSG_TMROUT_EN_OFFSET)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_TIMEOUT_OFFSET                                                           (0)
  #define RTL9310_L2_NTFY_NIC_TIMEOUT_TIMEOUT_MASK                                                             (0xFFFF << RTL9310_L2_NTFY_NIC_TIMEOUT_TIMEOUT_OFFSET)

#define RTL9310_L2_NTFY_PKT_QUE_ID_ADDR                                                                        (0x588)
  #define RTL9310_L2_NTFY_PKT_QUE_ID_QID_OFFSET                                                                (0)
  #define RTL9310_L2_NTFY_PKT_QUE_ID_QID_MASK                                                                  (0x1F << RTL9310_L2_NTFY_PKT_QUE_ID_QID_OFFSET)

#define RTL9310_L2_NTFY_NIC_MSG_CNT_SEL_ADDR                                                                   (0x9F4)
  #define RTL9310_L2_NTFY_NIC_MSG_CNT_SEL_MAX_EVENT_OFFSET                                                     (0)
  #define RTL9310_L2_NTFY_NIC_MSG_CNT_SEL_MAX_EVENT_MASK                                                       (0x7FF << RTL9310_L2_NTFY_NIC_MSG_CNT_SEL_MAX_EVENT_OFFSET)

#define RTL9310_L2_NTFY_DBG_PKT_CNT_ADDR                                                                       (0x58C)
  #define RTL9310_L2_NTFY_DBG_PKT_CNT_CNT_OFFSET                                                               (0)
  #define RTL9310_L2_NTFY_DBG_PKT_CNT_CNT_MASK                                                                 (0xFFFFFFFF << RTL9310_L2_NTFY_DBG_PKT_CNT_CNT_OFFSET)

#define RTL9310_L2_NTFY_DBG_EVENT_CNT_ADDR                                                                     (0x590)
  #define RTL9310_L2_NTFY_DBG_EVENT_CNT_CNT_OFFSET                                                             (0)
  #define RTL9310_L2_NTFY_DBG_EVENT_CNT_CNT_MASK                                                               (0xFFFFFFFF << RTL9310_L2_NTFY_DBG_EVENT_CNT_CNT_OFFSET)

#define RTL9310_L2_NTFY_BP_STS_ADDR                                                                            (0xCDCC)
  #define RTL9310_L2_NTFY_BP_STS_FLAG_OFFSET                                                                   (1)
  #define RTL9310_L2_NTFY_BP_STS_FLAG_MASK                                                                     (0x1 << RTL9310_L2_NTFY_BP_STS_FLAG_OFFSET)
  #define RTL9310_L2_NTFY_BP_STS_STS_OFFSET                                                                    (0)
  #define RTL9310_L2_NTFY_BP_STS_STS_MASK                                                                      (0x1 << RTL9310_L2_NTFY_BP_STS_STS_OFFSET)

/*
 * Feature: L2 Misc.
 */
/*
 * Feature: Storm Control
 */
#define RTL9310_STORM_CTRL_ADDR                                                                                (0xB000)
  #define RTL9310_STORM_CTRL_INC_BYPASS_PKT_OFFSET                                                             (10)
  #define RTL9310_STORM_CTRL_INC_BYPASS_PKT_MASK                                                               (0x1 << RTL9310_STORM_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9310_STORM_CTRL_INC_IFG_OFFSET                                                                    (9)
  #define RTL9310_STORM_CTRL_INC_IFG_MASK                                                                      (0x1 << RTL9310_STORM_CTRL_INC_IFG_OFFSET)
  #define RTL9310_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET                                                           (8)
  #define RTL9310_STORM_CTRL_ARP_VLAN_CONSTRT_MASK                                                             (0x1 << RTL9310_STORM_CTRL_ARP_VLAN_CONSTRT_OFFSET)
  #define RTL9310_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET                                                          (7)
  #define RTL9310_STORM_CTRL_DHCP_VLAN_CONSTRT_MASK                                                            (0x1 << RTL9310_STORM_CTRL_DHCP_VLAN_CONSTRT_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_RIP_OFFSET                                                                  (6)
  #define RTL9310_STORM_CTRL_ADMIT_RIP_MASK                                                                    (0x1 << RTL9310_STORM_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_DHCP_OFFSET                                                                 (5)
  #define RTL9310_STORM_CTRL_ADMIT_DHCP_MASK                                                                   (0x1 << RTL9310_STORM_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_ARPREQ_OFFSET                                                               (4)
  #define RTL9310_STORM_CTRL_ADMIT_ARPREQ_MASK                                                                 (0x1 << RTL9310_STORM_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_RMA_OFFSET                                                                  (3)
  #define RTL9310_STORM_CTRL_ADMIT_RMA_MASK                                                                    (0x1 << RTL9310_STORM_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_BPDU_OFFSET                                                                 (2)
  #define RTL9310_STORM_CTRL_ADMIT_BPDU_MASK                                                                   (0x1 << RTL9310_STORM_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_RTKPKT_OFFSET                                                               (1)
  #define RTL9310_STORM_CTRL_ADMIT_RTKPKT_MASK                                                                 (0x1 << RTL9310_STORM_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9310_STORM_CTRL_ADMIT_IGMP_OFFSET                                                                 (0)
  #define RTL9310_STORM_CTRL_ADMIT_IGMP_MASK                                                                   (0x1 << RTL9310_STORM_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9310_STORM_LB_CTRL_ADDR                                                                             (0xB004)
  #define RTL9310_STORM_LB_CTRL_TICK_OFFSET                                                                    (16)
  #define RTL9310_STORM_LB_CTRL_TICK_MASK                                                                      (0xFFFF << RTL9310_STORM_LB_CTRL_TICK_OFFSET)
  #define RTL9310_STORM_LB_CTRL_TKN_OFFSET                                                                     (0)
  #define RTL9310_STORM_LB_CTRL_TKN_MASK                                                                       (0xFFFF << RTL9310_STORM_LB_CTRL_TKN_OFFSET)

#define RTL9310_STORM_LB_PPS_CTRL_ADDR                                                                         (0xB008)
  #define RTL9310_STORM_LB_PPS_CTRL_TICK_OFFSET                                                                (4)
  #define RTL9310_STORM_LB_PPS_CTRL_TICK_MASK                                                                  (0xFFF << RTL9310_STORM_LB_PPS_CTRL_TICK_OFFSET)
  #define RTL9310_STORM_LB_PPS_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9310_STORM_LB_PPS_CTRL_TKN_MASK                                                                   (0xF << RTL9310_STORM_LB_PPS_CTRL_TKN_OFFSET)

#define RTL9310_STORM_LB_PROTO_CTRL_ADDR                                                                       (0xA000)
  #define RTL9310_STORM_LB_PROTO_CTRL_TICK_OFFSET                                                              (0)
  #define RTL9310_STORM_LB_PROTO_CTRL_TICK_MASK                                                                (0xFFFFFFFF << RTL9310_STORM_LB_PROTO_CTRL_TICK_OFFSET)

#define RTL9310_STORM_PORT_CTRL_ADDR(port)                                                                     (0xB00C + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_CTRL_MODE_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_STORM_PORT_CTRL_MODE_MASK(port)                                                              (0x1 << RTL9310_STORM_PORT_CTRL_MODE_OFFSET(port))

#define RTL9310_STORM_PORT_UC_CTRL_ADDR(port)                                                                  (0xB014 + (((port) << 3))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_UC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9310_STORM_PORT_UC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9310_STORM_PORT_UC_CTRL_TYPE_OFFSET)
  #define RTL9310_STORM_PORT_UC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9310_STORM_PORT_UC_CTRL_EN_MASK                                                                   (0x1 << RTL9310_STORM_PORT_UC_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_UC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9310_STORM_PORT_UC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9310_STORM_PORT_UC_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_UC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9310_STORM_PORT_UC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9310_STORM_PORT_UC_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_UC_LB_RST_ADDR(port)                                                                (0xB1DC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_UC_LB_RST_RST_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_STORM_PORT_UC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9310_STORM_PORT_UC_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_UC_EXCEED_FLAG_ADDR(port)                                                           (0xB1E4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_STORM_PORT_UC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9310_STORM_PORT_UC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_MC_CTRL_ADDR(port)                                                                  (0xB1EC + (((port) << 3))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_MC_CTRL_TYPE_OFFSET                                                               (57)
  #define RTL9310_STORM_PORT_MC_CTRL_TYPE_MASK                                                                 (0x1 << RTL9310_STORM_PORT_MC_CTRL_TYPE_OFFSET)
  #define RTL9310_STORM_PORT_MC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9310_STORM_PORT_MC_CTRL_EN_MASK                                                                   (0x1 << RTL9310_STORM_PORT_MC_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_MC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9310_STORM_PORT_MC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9310_STORM_PORT_MC_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_MC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9310_STORM_PORT_MC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9310_STORM_PORT_MC_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_MC_LB_RST_ADDR(port)                                                                (0xB3B4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_MC_LB_RST_RST_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_STORM_PORT_MC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9310_STORM_PORT_MC_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_MC_EXCEED_FLAG_ADDR(port)                                                           (0xB3BC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_STORM_PORT_MC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9310_STORM_PORT_MC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_BC_CTRL_ADDR(port)                                                                  (0xB3C4 + (((port) << 3))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_BC_CTRL_EN_OFFSET                                                                 (56)
  #define RTL9310_STORM_PORT_BC_CTRL_EN_MASK                                                                   (0x1 << RTL9310_STORM_PORT_BC_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_BC_CTRL_RATE_OFFSET                                                               (32)
  #define RTL9310_STORM_PORT_BC_CTRL_RATE_MASK                                                                 (0xFFFFFF << RTL9310_STORM_PORT_BC_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_BC_CTRL_BURST_OFFSET                                                              (0)
  #define RTL9310_STORM_PORT_BC_CTRL_BURST_MASK                                                                (0xFFFF << RTL9310_STORM_PORT_BC_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_BC_LB_RST_ADDR(port)                                                                (0xB58C + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_BC_LB_RST_RST_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_STORM_PORT_BC_LB_RST_RST_MASK(port)                                                          (0x1 << RTL9310_STORM_PORT_BC_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_BC_EXCEED_FLAG_ADDR(port)                                                           (0xB594 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_STORM_PORT_BC_EXCEED_FLAG_FLAG_MASK(port)                                                    (0x1 << RTL9310_STORM_PORT_BC_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_ADDR(port)                                                          (0xA004 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_EN_MASK                                                           (0x1 << RTL9310_STORM_PORT_PROTO_DHCP_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_RATE_MASK                                                         (0x1FF << RTL9310_STORM_PORT_PROTO_DHCP_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9310_STORM_PORT_PROTO_DHCP_CTRL_BURST_MASK                                                        (0xFF << RTL9310_STORM_PORT_PROTO_DHCP_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_PROTO_DHCP_LB_RST_ADDR(port)                                                        (0xA0E8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port)                                                (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_DHCP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9310_STORM_PORT_PROTO_DHCP_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_ADDR(port)                                                   (0xA0F0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9310_STORM_PORT_PROTO_DHCP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_ADDR(port)                                                          (0xA0F8 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET                                                         (20)
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_EN_MASK                                                           (0x1 << RTL9310_STORM_PORT_PROTO_BPDU_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_RATE_MASK                                                         (0x1FF << RTL9310_STORM_PORT_PROTO_BPDU_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9310_STORM_PORT_PROTO_BPDU_CTRL_BURST_MASK                                                        (0xFF << RTL9310_STORM_PORT_PROTO_BPDU_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_PROTO_BPDU_LB_RST_ADDR(port)                                                        (0xA1DC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port)                                                (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_BPDU_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9310_STORM_PORT_PROTO_BPDU_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_ADDR(port)                                                   (0xA1E4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9310_STORM_PORT_PROTO_BPDU_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_ADDR(port)                                                          (0xA1EC + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET                                                         (20)
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_EN_MASK                                                           (0x1 << RTL9310_STORM_PORT_PROTO_IGMP_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET                                                       (8)
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_RATE_MASK                                                         (0x1FF << RTL9310_STORM_PORT_PROTO_IGMP_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET                                                      (0)
  #define RTL9310_STORM_PORT_PROTO_IGMP_CTRL_BURST_MASK                                                        (0xFF << RTL9310_STORM_PORT_PROTO_IGMP_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_PROTO_IGMP_LB_RST_ADDR(port)                                                        (0xA2D0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port)                                                (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_IGMP_LB_RST_RST_MASK(port)                                                  (0x1 << RTL9310_STORM_PORT_PROTO_IGMP_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_ADDR(port)                                                   (0xA2D8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port)                                          (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_MASK(port)                                            (0x1 << RTL9310_STORM_PORT_PROTO_IGMP_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_ARP_CTRL_ADDR(port)                                                           (0xA2E0 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET                                                          (20)
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_EN_MASK                                                            (0x1 << RTL9310_STORM_PORT_PROTO_ARP_CTRL_EN_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET                                                        (8)
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_RATE_MASK                                                          (0x1FF << RTL9310_STORM_PORT_PROTO_ARP_CTRL_RATE_OFFSET)
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET                                                       (0)
  #define RTL9310_STORM_PORT_PROTO_ARP_CTRL_BURST_MASK                                                         (0xFF << RTL9310_STORM_PORT_PROTO_ARP_CTRL_BURST_OFFSET)

#define RTL9310_STORM_PORT_PROTO_ARP_LB_RST_ADDR(port)                                                         (0xA3C4 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port)                                                 (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_ARP_LB_RST_RST_MASK(port)                                                   (0x1 << RTL9310_STORM_PORT_PROTO_ARP_LB_RST_RST_OFFSET(port))

#define RTL9310_STORM_PORT_PROTO_ARP_EXCEED_FLAG_ADDR(port)                                                    (0xA3CC + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port)                                           (port % 0x20)
  #define RTL9310_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_MASK(port)                                             (0x1 << RTL9310_STORM_PORT_PROTO_ARP_EXCEED_FLAG_FLAG_OFFSET(port))

/*
 * Feature: Ingress Bandwidth Control
 */
#define RTL9310_IGBW_CTRL_ADDR                                                                                 (0xE000)
  #define RTL9310_IGBW_CTRL_INC_BYPASS_PKT_OFFSET                                                              (8)
  #define RTL9310_IGBW_CTRL_INC_BYPASS_PKT_MASK                                                                (0x1 << RTL9310_IGBW_CTRL_INC_BYPASS_PKT_OFFSET)
  #define RTL9310_IGBW_CTRL_INC_IFG_OFFSET                                                                     (7)
  #define RTL9310_IGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9310_IGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_RIP_OFFSET                                                                   (6)
  #define RTL9310_IGBW_CTRL_ADMIT_RIP_MASK                                                                     (0x1 << RTL9310_IGBW_CTRL_ADMIT_RIP_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_DHCP_OFFSET                                                                  (5)
  #define RTL9310_IGBW_CTRL_ADMIT_DHCP_MASK                                                                    (0x1 << RTL9310_IGBW_CTRL_ADMIT_DHCP_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_ARPREQ_OFFSET                                                                (4)
  #define RTL9310_IGBW_CTRL_ADMIT_ARPREQ_MASK                                                                  (0x1 << RTL9310_IGBW_CTRL_ADMIT_ARPREQ_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_RMA_OFFSET                                                                   (3)
  #define RTL9310_IGBW_CTRL_ADMIT_RMA_MASK                                                                     (0x1 << RTL9310_IGBW_CTRL_ADMIT_RMA_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_BPDU_OFFSET                                                                  (2)
  #define RTL9310_IGBW_CTRL_ADMIT_BPDU_MASK                                                                    (0x1 << RTL9310_IGBW_CTRL_ADMIT_BPDU_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_RTKPKT_OFFSET                                                                (1)
  #define RTL9310_IGBW_CTRL_ADMIT_RTKPKT_MASK                                                                  (0x1 << RTL9310_IGBW_CTRL_ADMIT_RTKPKT_OFFSET)
  #define RTL9310_IGBW_CTRL_ADMIT_IGMP_OFFSET                                                                  (0)
  #define RTL9310_IGBW_CTRL_ADMIT_IGMP_MASK                                                                    (0x1 << RTL9310_IGBW_CTRL_ADMIT_IGMP_OFFSET)

#define RTL9310_IGBW_LB_CTRL_ADDR                                                                              (0xE004)
  #define RTL9310_IGBW_LB_CTRL_TICK_OFFSET                                                                     (16)
  #define RTL9310_IGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9310_IGBW_LB_CTRL_TICK_OFFSET)
  #define RTL9310_IGBW_LB_CTRL_TKN_OFFSET                                                                      (0)
  #define RTL9310_IGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9310_IGBW_LB_CTRL_TKN_OFFSET)

#define RTL9310_IGBW_PORT_CTRL_ADDR(port)                                                                      (0xE008 + (((port) << 3))) /* port: 0-56 */
  #define RTL9310_IGBW_PORT_CTRL_EN_OFFSET                                                                     (52)
  #define RTL9310_IGBW_PORT_CTRL_EN_MASK                                                                       (0x1 << RTL9310_IGBW_PORT_CTRL_EN_OFFSET)
  #define RTL9310_IGBW_PORT_CTRL_RATE_OFFSET                                                                   (32)
  #define RTL9310_IGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9310_IGBW_PORT_CTRL_RATE_OFFSET)
  #define RTL9310_IGBW_PORT_CTRL_BURST_OFFSET                                                                  (0)
  #define RTL9310_IGBW_PORT_CTRL_BURST_MASK                                                                    (0xFFFF << RTL9310_IGBW_PORT_CTRL_BURST_OFFSET)

#define RTL9310_IGBW_PORT_LB_RST_ADDR(port)                                                                    (0xE1D0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_IGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_IGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9310_IGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9310_IGBW_PORT_EXCEED_FLAG_ADDR(port)                                                               (0xE1D8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port)                                                      (port % 0x20)
  #define RTL9310_IGBW_PORT_EXCEED_FLAG_FLAG_MASK(port)                                                        (0x1 << RTL9310_IGBW_PORT_EXCEED_FLAG_FLAG_OFFSET(port))

#define RTL9310_IGBW_PORT_FC_CTRL_ADDR(port)                                                                   (0xE1E0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_IGBW_PORT_FC_CTRL_EN_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_IGBW_PORT_FC_CTRL_EN_MASK(port)                                                              (0x1 << RTL9310_IGBW_PORT_FC_CTRL_EN_OFFSET(port))

#define RTL9310_IGBW_Q_DROP_THR_ADDR(index)                                                                    (0xE1E8 + (((index) << 2))) /* index: 0-2 */
  #define RTL9310_IGBW_Q_DROP_THR_HIGH_OFFSET                                                                  (16)
  #define RTL9310_IGBW_Q_DROP_THR_HIGH_MASK                                                                    (0x1FFF << RTL9310_IGBW_Q_DROP_THR_HIGH_OFFSET)
  #define RTL9310_IGBW_Q_DROP_THR_LOW_OFFSET                                                                   (0)
  #define RTL9310_IGBW_Q_DROP_THR_LOW_MASK                                                                     (0x1FFF << RTL9310_IGBW_Q_DROP_THR_LOW_OFFSET)

#define RTL9310_IGBW_PORT_Q_CTRL_ADDR(index1, index2)                                                          (0xE1F4 + (index1 * 24) + (((index2) << 3))) /* index1: 0-56, index2: 0-2 */
  #define RTL9310_IGBW_PORT_Q_CTRL_FIX_BW_EN_OFFSET                                                            (53)
  #define RTL9310_IGBW_PORT_Q_CTRL_FIX_BW_EN_MASK                                                              (0x1 << RTL9310_IGBW_PORT_Q_CTRL_FIX_BW_EN_OFFSET)
  #define RTL9310_IGBW_PORT_Q_CTRL_BW_EN_OFFSET                                                                (52)
  #define RTL9310_IGBW_PORT_Q_CTRL_BW_EN_MASK                                                                  (0x1 << RTL9310_IGBW_PORT_Q_CTRL_BW_EN_OFFSET)
  #define RTL9310_IGBW_PORT_Q_CTRL_RATE_OFFSET                                                                 (32)
  #define RTL9310_IGBW_PORT_Q_CTRL_RATE_MASK                                                                   (0xFFFFF << RTL9310_IGBW_PORT_Q_CTRL_RATE_OFFSET)
  #define RTL9310_IGBW_PORT_Q_CTRL_BURST_OFFSET                                                                (0)
  #define RTL9310_IGBW_PORT_Q_CTRL_BURST_MASK                                                                  (0xFFFF << RTL9310_IGBW_PORT_Q_CTRL_BURST_OFFSET)

#define RTL9310_IGBW_PORT_Q_LB_RST_ADDR(index1, index2)                                                        (0xE74C + (index1 << 2) + (((index2 / 3) << 2))) /* index1: 0-56, index2: 0-2 */
  #define RTL9310_IGBW_PORT_Q_LB_RST_RST_OFFSET(index2)                                                        (index2 % 0x3)
  #define RTL9310_IGBW_PORT_Q_LB_RST_RST_MASK(index2)                                                          (0x1 << RTL9310_IGBW_PORT_Q_LB_RST_RST_OFFSET(index2))

#define RTL9310_IGBW_PORT_Q_LB_EXCEED_FLAG_ADDR(index1, index2)                                                (0xE830 + (index1 << 2) + (((index2 / 3) << 2))) /* index1: 0-56, index2: 0-2 */
  #define RTL9310_IGBW_PORT_Q_LB_EXCEED_FLAG_FLAG_OFFSET(index2)                                               (index2 % 0x3)
  #define RTL9310_IGBW_PORT_Q_LB_EXCEED_FLAG_FLAG_MASK(index2)                                                 (0x1 << RTL9310_IGBW_PORT_Q_LB_EXCEED_FLAG_FLAG_OFFSET(index2))

#define RTL9310_IGBW_PORT_SCHED_ADDR(index1, index2)                                                           (0xE914 + (index1 * 12) + (((index2) << 2))) /* index1: 0-56, index2: 0-2 */
  #define RTL9310_IGBW_PORT_SCHED_SP_OFFSET                                                                    (8)
  #define RTL9310_IGBW_PORT_SCHED_SP_MASK                                                                      (0x1 << RTL9310_IGBW_PORT_SCHED_SP_OFFSET)
  #define RTL9310_IGBW_PORT_SCHED_WEIGHT_OFFSET                                                                (0)
  #define RTL9310_IGBW_PORT_SCHED_WEIGHT_MASK                                                                  (0x1F << RTL9310_IGBW_PORT_SCHED_WEIGHT_OFFSET)

#define RTL9310_IGBW_RATE_10M_CTRL_ADDR                                                                        (0xEBC0)
  #define RTL9310_IGBW_RATE_10M_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9310_IGBW_RATE_10M_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9310_IGBW_RATE_10M_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_100M_CTRL_ADDR                                                                       (0xEBC4)
  #define RTL9310_IGBW_RATE_100M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9310_IGBW_RATE_100M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9310_IGBW_RATE_100M_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_500M_CTRL_ADDR                                                                       (0xEBC8)
  #define RTL9310_IGBW_RATE_500M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9310_IGBW_RATE_500M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9310_IGBW_RATE_500M_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_1G_CTRL_ADDR                                                                         (0xEBCC)
  #define RTL9310_IGBW_RATE_1G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9310_IGBW_RATE_1G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9310_IGBW_RATE_1G_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_1250M_CTRL_ADDR                                                                      (0xEBD0)
  #define RTL9310_IGBW_RATE_1250M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9310_IGBW_RATE_1250M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9310_IGBW_RATE_1250M_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_2500M_CTRL_ADDR                                                                      (0xEBD4)
  #define RTL9310_IGBW_RATE_2500M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9310_IGBW_RATE_2500M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9310_IGBW_RATE_2500M_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_5G_CTRL_ADDR                                                                         (0xEBD8)
  #define RTL9310_IGBW_RATE_5G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9310_IGBW_RATE_5G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9310_IGBW_RATE_5G_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_RATE_10G_CTRL_ADDR                                                                        (0xEBDC)
  #define RTL9310_IGBW_RATE_10G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9310_IGBW_RATE_10G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9310_IGBW_RATE_10G_CTRL_RATE_OFFSET)

#define RTL9310_IGBW_PAGE_CNT_CTRL_ADDR                                                                        (0xEBE0)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_RST_OFFSET                                                                (9)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_RST_MASK                                                                  (0x1 << RTL9310_IGBW_PAGE_CNT_CTRL_RST_OFFSET)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_PORT_RST_OFFSET                                                           (8)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_PORT_RST_MASK                                                             (0x1 << RTL9310_IGBW_PAGE_CNT_CTRL_PORT_RST_OFFSET)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_PORT_IDX_OFFSET                                                           (0)
  #define RTL9310_IGBW_PAGE_CNT_CTRL_PORT_IDX_MASK                                                             (0x3F << RTL9310_IGBW_PAGE_CNT_CTRL_PORT_IDX_OFFSET)

#define RTL9310_IGBW_Q_PAGE_CNT_ADDR(index)                                                                    (0xEBE4 + (((index) << 2))) /* index: 0-2 */
  #define RTL9310_IGBW_Q_PAGE_CNT_MAX_CNT_OFFSET                                                               (16)
  #define RTL9310_IGBW_Q_PAGE_CNT_MAX_CNT_MASK                                                                 (0x1FFF << RTL9310_IGBW_Q_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_IGBW_Q_PAGE_CNT_CNT_OFFSET                                                                   (0)
  #define RTL9310_IGBW_Q_PAGE_CNT_CNT_MASK                                                                     (0x1FFF << RTL9310_IGBW_Q_PAGE_CNT_CNT_OFFSET)

#define RTL9310_IGBW_ADMIT_Q_PAGE_CNT_ADDR                                                                     (0xEBF0)
  #define RTL9310_IGBW_ADMIT_Q_PAGE_CNT_MAX_CNT_OFFSET                                                         (16)
  #define RTL9310_IGBW_ADMIT_Q_PAGE_CNT_MAX_CNT_MASK                                                           (0x1FFF << RTL9310_IGBW_ADMIT_Q_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_IGBW_ADMIT_Q_PAGE_CNT_CNT_OFFSET                                                             (0)
  #define RTL9310_IGBW_ADMIT_Q_PAGE_CNT_CNT_MASK                                                               (0x1FFF << RTL9310_IGBW_ADMIT_Q_PAGE_CNT_CNT_OFFSET)

#define RTL9310_IGBW_DROP_Q_PAGE_CNT_ADDR                                                                      (0xEBF4)
  #define RTL9310_IGBW_DROP_Q_PAGE_CNT_MAX_CNT_OFFSET                                                          (16)
  #define RTL9310_IGBW_DROP_Q_PAGE_CNT_MAX_CNT_MASK                                                            (0x1FFF << RTL9310_IGBW_DROP_Q_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_IGBW_DROP_Q_PAGE_CNT_CNT_OFFSET                                                              (0)
  #define RTL9310_IGBW_DROP_Q_PAGE_CNT_CNT_MASK                                                                (0x1FFF << RTL9310_IGBW_DROP_Q_PAGE_CNT_CNT_OFFSET)

#define RTL9310_IGBW_WFQ_LB_CTRL_ADDR                                                                          (0xEBF8)
  #define RTL9310_IGBW_WFQ_LB_CTRL_TICK_OFFSET                                                                 (16)
  #define RTL9310_IGBW_WFQ_LB_CTRL_TICK_MASK                                                                   (0xFFFF << RTL9310_IGBW_WFQ_LB_CTRL_TICK_OFFSET)
  #define RTL9310_IGBW_WFQ_LB_CTRL_TKN_OFFSET                                                                  (0)
  #define RTL9310_IGBW_WFQ_LB_CTRL_TKN_MASK                                                                    (0xFFFF << RTL9310_IGBW_WFQ_LB_CTRL_TKN_OFFSET)

/*
 * Feature: Egress Bandwidth Control
 */
#define RTL9310_EGBW_ENCAP_CTRL_ADDR                                                                           (0x4D8C)
  #define RTL9310_EGBW_ENCAP_CTRL_CPU_TAG_FEED_BACK_OFFSET                                                     (0)
  #define RTL9310_EGBW_ENCAP_CTRL_CPU_TAG_FEED_BACK_MASK                                                       (0x1 << RTL9310_EGBW_ENCAP_CTRL_CPU_TAG_FEED_BACK_OFFSET)

#define RTL9310_EGBW_CTRL_ADDR                                                                                 (0x2158)
  #define RTL9310_EGBW_CTRL_INC_IFG_OFFSET                                                                     (1)
  #define RTL9310_EGBW_CTRL_INC_IFG_MASK                                                                       (0x1 << RTL9310_EGBW_CTRL_INC_IFG_OFFSET)
  #define RTL9310_EGBW_CTRL_RATE_MODE_CPU_OFFSET                                                               (0)
  #define RTL9310_EGBW_CTRL_RATE_MODE_CPU_MASK                                                                 (0x1 << RTL9310_EGBW_CTRL_RATE_MODE_CPU_OFFSET)

#define RTL9310_EGBW_CPU_PPS_LB_CTRL_ADDR                                                                      (0x215C)
  #define RTL9310_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET                                                             (8)
  #define RTL9310_EGBW_CPU_PPS_LB_CTRL_TICK_MASK                                                               (0xFFFFFF << RTL9310_EGBW_CPU_PPS_LB_CTRL_TICK_OFFSET)
  #define RTL9310_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET                                                              (0)
  #define RTL9310_EGBW_CPU_PPS_LB_CTRL_TKN_MASK                                                                (0xFF << RTL9310_EGBW_CPU_PPS_LB_CTRL_TKN_OFFSET)

#define RTL9310_EGBW_LB_CTRL_ADDR                                                                              (0x2160)
  #define RTL9310_EGBW_LB_CTRL_TICK_OFFSET                                                                     (16)
  #define RTL9310_EGBW_LB_CTRL_TICK_MASK                                                                       (0xFFFF << RTL9310_EGBW_LB_CTRL_TICK_OFFSET)
  #define RTL9310_EGBW_LB_CTRL_TKN_OFFSET                                                                      (0)
  #define RTL9310_EGBW_LB_CTRL_TKN_MASK                                                                        (0xFFFF << RTL9310_EGBW_LB_CTRL_TKN_OFFSET)

#define RTL9310_EGBW_PORT_CTRL_ADDR(port)                                                                      (0x2164 + (((port) << 3))) /* port: 0-56 */
  #define RTL9310_EGBW_PORT_CTRL_EN_OFFSET                                                                     (52)
  #define RTL9310_EGBW_PORT_CTRL_EN_MASK                                                                       (0x1 << RTL9310_EGBW_PORT_CTRL_EN_OFFSET)
  #define RTL9310_EGBW_PORT_CTRL_RATE_OFFSET                                                                   (32)
  #define RTL9310_EGBW_PORT_CTRL_RATE_MASK                                                                     (0xFFFFF << RTL9310_EGBW_PORT_CTRL_RATE_OFFSET)
  #define RTL9310_EGBW_PORT_CTRL_BURST_OFFSET                                                                  (0)
  #define RTL9310_EGBW_PORT_CTRL_BURST_MASK                                                                    (0xFFFF << RTL9310_EGBW_PORT_CTRL_BURST_OFFSET)

#define RTL9310_EGBW_PORT_LB_RST_ADDR(port)                                                                    (0x232C + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_EGBW_PORT_LB_RST_RST_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_EGBW_PORT_LB_RST_RST_MASK(port)                                                              (0x1 << RTL9310_EGBW_PORT_LB_RST_RST_OFFSET(port))

#define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET0_ADDR(index1, index2)                                               (0x2334 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-51, index2: 0-7 */
  #define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_OFFSET(index2)                                               (index2 % 0x8)
  #define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_MASK(index2)                                                 (0x1 << RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET0_RST_OFFSET(index2))

#define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET1_ADDR(index1, index2)                                               (0x2404 + ((index1 - 52) << 2) + (((index2 / 12) << 2))) /* index1: 52-55, index2: 0-11 */
  #define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_OFFSET(index2)                                               (index2 % 0xC)
  #define RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_MASK(index2)                                                 (0x1 << RTL9310_EGBW_PORT_Q_MAX_LB_RST_SET1_RST_OFFSET(index2))

#define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_ADDR(index)                                                             (0x2414 + (((index) << 3))) /* index: 0-31 */
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET                                                             (52)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_EN_MASK                                                               (0x1 << RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_EN_OFFSET)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET                                                           (32)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_RATE_MASK                                                             (0xFFFFF << RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_RATE_OFFSET)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET                                                          (0)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_BURST_MASK                                                            (0xFFFF << RTL9310_EGBW_CPU_Q_MAX_LB_CTRL_BURST_OFFSET)

#define RTL9310_EGBW_CPU_Q_MAX_LB_RST_ADDR(index)                                                              (0x2514 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9310_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index)                                                      (index % 0x20)
  #define RTL9310_EGBW_CPU_Q_MAX_LB_RST_RST_MASK(index)                                                        (0x1 << RTL9310_EGBW_CPU_Q_MAX_LB_RST_RST_OFFSET(index))

#define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET0_ADDR(index1, index2)                                           (0x2518 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-51, index2: 0-7 */
  #define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET0_RST_OFFSET(index2)                                           (index2 % 0x8)
  #define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET0_RST_MASK(index2)                                             (0x1 << RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET0_RST_OFFSET(index2))

#define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET1_ADDR(index1, index2)                                           (0x25E8 + ((index1 - 52) << 2) + (((index2 / 12) << 2))) /* index1: 52-55, index2: 0-11 */
  #define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET1_RST_OFFSET(index2)                                           (index2 % 0xC)
  #define RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET1_RST_MASK(index2)                                             (0x1 << RTL9310_EGBW_PORT_Q_ASSURED_LB_RST_SET1_RST_OFFSET(index2))

#define RTL9310_EGBW_RATE_10M_CTRL_ADDR                                                                        (0x25F8)
  #define RTL9310_EGBW_RATE_10M_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9310_EGBW_RATE_10M_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9310_EGBW_RATE_10M_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_100M_CTRL_ADDR                                                                       (0x25FC)
  #define RTL9310_EGBW_RATE_100M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9310_EGBW_RATE_100M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9310_EGBW_RATE_100M_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_500M_CTRL_ADDR                                                                       (0x2600)
  #define RTL9310_EGBW_RATE_500M_CTRL_RATE_OFFSET                                                              (0)
  #define RTL9310_EGBW_RATE_500M_CTRL_RATE_MASK                                                                (0xFFFFF << RTL9310_EGBW_RATE_500M_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_1G_CTRL_ADDR                                                                         (0x2604)
  #define RTL9310_EGBW_RATE_1G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9310_EGBW_RATE_1G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9310_EGBW_RATE_1G_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_1250M_CTRL_ADDR                                                                      (0x2608)
  #define RTL9310_EGBW_RATE_1250M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9310_EGBW_RATE_1250M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9310_EGBW_RATE_1250M_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_2500M_CTRL_ADDR                                                                      (0x260C)
  #define RTL9310_EGBW_RATE_2500M_CTRL_RATE_OFFSET                                                             (0)
  #define RTL9310_EGBW_RATE_2500M_CTRL_RATE_MASK                                                               (0xFFFFF << RTL9310_EGBW_RATE_2500M_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_5G_CTRL_ADDR                                                                         (0x2610)
  #define RTL9310_EGBW_RATE_5G_CTRL_RATE_OFFSET                                                                (0)
  #define RTL9310_EGBW_RATE_5G_CTRL_RATE_MASK                                                                  (0xFFFFF << RTL9310_EGBW_RATE_5G_CTRL_RATE_OFFSET)

#define RTL9310_EGBW_RATE_10G_CTRL_ADDR                                                                        (0x2614)
  #define RTL9310_EGBW_RATE_10G_CTRL_RATE_OFFSET                                                               (0)
  #define RTL9310_EGBW_RATE_10G_CTRL_RATE_MASK                                                                 (0xFFFFF << RTL9310_EGBW_RATE_10G_CTRL_RATE_OFFSET)

/*
 * Feature: Meter Marker
 */
#define RTL9310_METER_GLB_CTRL_ADDR                                                                            (0x411C)
  #define RTL9310_METER_GLB_CTRL_TRTCM_TYPE_OFFSET                                                             (2)
  #define RTL9310_METER_GLB_CTRL_TRTCM_TYPE_MASK                                                               (0x1 << RTL9310_METER_GLB_CTRL_TRTCM_TYPE_OFFSET)
  #define RTL9310_METER_GLB_CTRL_SRTCM_SMART_TKN_OFFSET                                                        (1)
  #define RTL9310_METER_GLB_CTRL_SRTCM_SMART_TKN_MASK                                                          (0x1 << RTL9310_METER_GLB_CTRL_SRTCM_SMART_TKN_OFFSET)
  #define RTL9310_METER_GLB_CTRL_INCL_PREIFG_OFFSET                                                            (0)
  #define RTL9310_METER_GLB_CTRL_INCL_PREIFG_MASK                                                              (0x1 << RTL9310_METER_GLB_CTRL_INCL_PREIFG_OFFSET)

#define RTL9310_METER_LB_EXCEED_STS_ADDR(index1, index2)                                                       (0x4120 + (index1 << 2) + (((index2 >> 5) << 2))) /* index1: 0-15, index2: 0-31 */
  #define RTL9310_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2)                                                 (index2 % 0x20)
  #define RTL9310_METER_LB_EXCEED_STS_LB_EXCEED_MASK(index2)                                                   (0x1 << RTL9310_METER_LB_EXCEED_STS_LB_EXCEED_OFFSET(index2))

#define RTL9310_METER_LB_GLB_EXCEED_STS_ADDR                                                                   (0x4160)
  #define RTL9310_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET                                                     (0)
  #define RTL9310_METER_LB_GLB_EXCEED_STS_LB_EXCEED_MASK                                                       (0xFFFFFFFF << RTL9310_METER_LB_GLB_EXCEED_STS_LB_EXCEED_OFFSET)

#define RTL9310_METER_CNTR_CTRL_ADDR                                                                           (0x4164)
  #define RTL9310_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET                                                         (3)
  #define RTL9310_METER_CNTR_CTRL_CNT_METER_IDX_MASK                                                           (0x1FF << RTL9310_METER_CNTR_CTRL_CNT_METER_IDX_OFFSET)
  #define RTL9310_METER_CNTR_CTRL_UNIT_OFFSET                                                                  (1)
  #define RTL9310_METER_CNTR_CTRL_UNIT_MASK                                                                    (0x3 << RTL9310_METER_CNTR_CTRL_UNIT_OFFSET)
  #define RTL9310_METER_CNTR_CTRL_CNTR_CLR_OFFSET                                                              (0)
  #define RTL9310_METER_CNTR_CTRL_CNTR_CLR_MASK                                                                (0x1 << RTL9310_METER_CNTR_CTRL_CNTR_CLR_OFFSET)

#define RTL9310_METER_GREEN_CNTR_STS_ADDR                                                                      (0x4168)
  #define RTL9310_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET                                                       (0)
  #define RTL9310_METER_GREEN_CNTR_STS_GREEN_CNTR_MASK                                                         (0xFFFFFFFF << RTL9310_METER_GREEN_CNTR_STS_GREEN_CNTR_OFFSET)

#define RTL9310_METER_YELLOW_CNTR_STS_ADDR                                                                     (0x416C)
  #define RTL9310_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET                                                     (0)
  #define RTL9310_METER_YELLOW_CNTR_STS_YELLOW_CNTR_MASK                                                       (0xFFFFFFFF << RTL9310_METER_YELLOW_CNTR_STS_YELLOW_CNTR_OFFSET)

#define RTL9310_METER_RED_CNTR_STS_ADDR                                                                        (0x4170)
  #define RTL9310_METER_RED_CNTR_STS_RED_CNTR_OFFSET                                                           (0)
  #define RTL9310_METER_RED_CNTR_STS_RED_CNTR_MASK                                                             (0xFFFFFFFF << RTL9310_METER_RED_CNTR_STS_RED_CNTR_OFFSET)

#define RTL9310_METER_TOTAL_CNTR_STS_ADDR                                                                      (0x4174)
  #define RTL9310_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET                                                       (0)
  #define RTL9310_METER_TOTAL_CNTR_STS_TOTAL_CNTR_MASK                                                         (0xFFFFFFFF << RTL9310_METER_TOTAL_CNTR_STS_TOTAL_CNTR_OFFSET)

#define RTL9310_METER_BYTE_TB_CTRL_ADDR                                                                        (0x4178)
  #define RTL9310_METER_BYTE_TB_CTRL_TICK_PERIOD_OFFSET                                                        (16)
  #define RTL9310_METER_BYTE_TB_CTRL_TICK_PERIOD_MASK                                                          (0xFFFF << RTL9310_METER_BYTE_TB_CTRL_TICK_PERIOD_OFFSET)
  #define RTL9310_METER_BYTE_TB_CTRL_TKN_OFFSET                                                                (0)
  #define RTL9310_METER_BYTE_TB_CTRL_TKN_MASK                                                                  (0xFFFF << RTL9310_METER_BYTE_TB_CTRL_TKN_OFFSET)

#define RTL9310_METER_PKT_TB_CTRL_ADDR                                                                         (0x417C)
  #define RTL9310_METER_PKT_TB_CTRL_TICK_PERIOD_OFFSET                                                         (16)
  #define RTL9310_METER_PKT_TB_CTRL_TICK_PERIOD_MASK                                                           (0xFFFF << RTL9310_METER_PKT_TB_CTRL_TICK_PERIOD_OFFSET)
  #define RTL9310_METER_PKT_TB_CTRL_TKN_OFFSET                                                                 (0)
  #define RTL9310_METER_PKT_TB_CTRL_TKN_MASK                                                                   (0xFFFF << RTL9310_METER_PKT_TB_CTRL_TKN_OFFSET)

/*
 * Feature: FlowControl & Backpressure
 */
#define RTL9310_FC_CTRL_ADDR                                                                                   (0x5048)
  #define RTL9310_FC_CTRL_GUAR_PAGE_EN_OFFSET                                                                  (0)
  #define RTL9310_FC_CTRL_GUAR_PAGE_EN_MASK                                                                    (0x1 << RTL9310_FC_CTRL_GUAR_PAGE_EN_OFFSET)

#define RTL9310_FC_PORT_ACT_CTRL_ADDR(port)                                                                    (0x504C + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_FC_PORT_ACT_CTRL_ACT_OFFSET                                                                  (24)
  #define RTL9310_FC_PORT_ACT_CTRL_ACT_MASK                                                                    (0x1 << RTL9310_FC_PORT_ACT_CTRL_ACT_OFFSET)
  #define RTL9310_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET                                                       (0)
  #define RTL9310_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_MASK                                                         (0x1FFF << RTL9310_FC_PORT_ACT_CTRL_ALLOW_PAGE_CNT_OFFSET)

#define RTL9310_FC_GLB_SYS_UTIL_THR_ADDR                                                                       (0x5130)
  #define RTL9310_FC_GLB_SYS_UTIL_THR_THR_OFFSET                                                               (0)
  #define RTL9310_FC_GLB_SYS_UTIL_THR_THR_MASK                                                                 (0x1FFF << RTL9310_FC_GLB_SYS_UTIL_THR_THR_OFFSET)

#define RTL9310_FC_GLB_DROP_THR_ADDR                                                                           (0x5134)
  #define RTL9310_FC_GLB_DROP_THR_DROP_ALL_OFFSET                                                              (0)
  #define RTL9310_FC_GLB_DROP_THR_DROP_ALL_MASK                                                                (0x1FFF << RTL9310_FC_GLB_DROP_THR_DROP_ALL_OFFSET)

#define RTL9310_FC_GLB_HI_THR_ADDR                                                                             (0x5138)
  #define RTL9310_FC_GLB_HI_THR_ON_OFFSET                                                                      (16)
  #define RTL9310_FC_GLB_HI_THR_ON_MASK                                                                        (0x1FFF << RTL9310_FC_GLB_HI_THR_ON_OFFSET)
  #define RTL9310_FC_GLB_HI_THR_OFF_OFFSET                                                                     (0)
  #define RTL9310_FC_GLB_HI_THR_OFF_MASK                                                                       (0x1FFF << RTL9310_FC_GLB_HI_THR_OFF_OFFSET)

#define RTL9310_FC_GLB_LO_THR_ADDR                                                                             (0x513C)
  #define RTL9310_FC_GLB_LO_THR_ON_OFFSET                                                                      (16)
  #define RTL9310_FC_GLB_LO_THR_ON_MASK                                                                        (0x1FFF << RTL9310_FC_GLB_LO_THR_ON_OFFSET)
  #define RTL9310_FC_GLB_LO_THR_OFF_OFFSET                                                                     (0)
  #define RTL9310_FC_GLB_LO_THR_OFF_MASK                                                                       (0x1FFF << RTL9310_FC_GLB_LO_THR_OFF_OFFSET)

#define RTL9310_FC_GLB_FCOFF_HI_THR_ADDR                                                                       (0x5140)
  #define RTL9310_FC_GLB_FCOFF_HI_THR_ON_OFFSET                                                                (16)
  #define RTL9310_FC_GLB_FCOFF_HI_THR_ON_MASK                                                                  (0x1FFF << RTL9310_FC_GLB_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9310_FC_GLB_FCOFF_HI_THR_OFF_OFFSET                                                               (0)
  #define RTL9310_FC_GLB_FCOFF_HI_THR_OFF_MASK                                                                 (0x1FFF << RTL9310_FC_GLB_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9310_FC_GLB_FCOFF_LO_THR_ADDR                                                                       (0x5144)
  #define RTL9310_FC_GLB_FCOFF_LO_THR_ON_OFFSET                                                                (16)
  #define RTL9310_FC_GLB_FCOFF_LO_THR_ON_MASK                                                                  (0x1FFF << RTL9310_FC_GLB_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9310_FC_GLB_FCOFF_LO_THR_OFF_OFFSET                                                               (0)
  #define RTL9310_FC_GLB_FCOFF_LO_THR_OFF_MASK                                                                 (0x1FFF << RTL9310_FC_GLB_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9310_FC_JUMBO_HI_THR_ADDR                                                                           (0x5148)
  #define RTL9310_FC_JUMBO_HI_THR_ON_OFFSET                                                                    (16)
  #define RTL9310_FC_JUMBO_HI_THR_ON_MASK                                                                      (0x1FFF << RTL9310_FC_JUMBO_HI_THR_ON_OFFSET)
  #define RTL9310_FC_JUMBO_HI_THR_OFF_OFFSET                                                                   (0)
  #define RTL9310_FC_JUMBO_HI_THR_OFF_MASK                                                                     (0x1FFF << RTL9310_FC_JUMBO_HI_THR_OFF_OFFSET)

#define RTL9310_FC_JUMBO_LO_THR_ADDR                                                                           (0x514C)
  #define RTL9310_FC_JUMBO_LO_THR_ON_OFFSET                                                                    (16)
  #define RTL9310_FC_JUMBO_LO_THR_ON_MASK                                                                      (0x1FFF << RTL9310_FC_JUMBO_LO_THR_ON_OFFSET)
  #define RTL9310_FC_JUMBO_LO_THR_OFF_OFFSET                                                                   (0)
  #define RTL9310_FC_JUMBO_LO_THR_OFF_MASK                                                                     (0x1FFF << RTL9310_FC_JUMBO_LO_THR_OFF_OFFSET)

#define RTL9310_FC_JUMBO_FCOFF_HI_THR_ADDR                                                                     (0x5150)
  #define RTL9310_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET                                                              (16)
  #define RTL9310_FC_JUMBO_FCOFF_HI_THR_ON_MASK                                                                (0x1FFF << RTL9310_FC_JUMBO_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9310_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET                                                             (0)
  #define RTL9310_FC_JUMBO_FCOFF_HI_THR_OFF_MASK                                                               (0x1FFF << RTL9310_FC_JUMBO_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9310_FC_JUMBO_FCOFF_LO_THR_ADDR                                                                     (0x5154)
  #define RTL9310_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET                                                              (16)
  #define RTL9310_FC_JUMBO_FCOFF_LO_THR_ON_MASK                                                                (0x1FFF << RTL9310_FC_JUMBO_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9310_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET                                                             (0)
  #define RTL9310_FC_JUMBO_FCOFF_LO_THR_OFF_MASK                                                               (0x1FFF << RTL9310_FC_JUMBO_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9310_FC_JUMBO_THR_ADJUST_ADDR                                                                       (0x5158)
  #define RTL9310_FC_JUMBO_THR_ADJUST_EN_OFFSET                                                                (31)
  #define RTL9310_FC_JUMBO_THR_ADJUST_EN_MASK                                                                  (0x1 << RTL9310_FC_JUMBO_THR_ADJUST_EN_OFFSET)
  #define RTL9310_FC_JUMBO_THR_ADJUST_STS_OFFSET                                                               (30)
  #define RTL9310_FC_JUMBO_THR_ADJUST_STS_MASK                                                                 (0x1 << RTL9310_FC_JUMBO_THR_ADJUST_STS_OFFSET)
  #define RTL9310_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET                                                           (16)
  #define RTL9310_FC_JUMBO_THR_ADJUST_PKT_LEN_MASK                                                             (0x3FFF << RTL9310_FC_JUMBO_THR_ADJUST_PKT_LEN_OFFSET)
  #define RTL9310_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET                                                 (0)
  #define RTL9310_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_MASK                                                   (0x1FFF << RTL9310_FC_JUMBO_THR_ADJUST_SYS_USED_PAGE_THR_OFFSET)

#define RTL9310_FC_PORT_HI_THR_ADDR(index)                                                                     (0x515C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_FC_PORT_HI_THR_ON_OFFSET                                                                     (16)
  #define RTL9310_FC_PORT_HI_THR_ON_MASK                                                                       (0x1FFF << RTL9310_FC_PORT_HI_THR_ON_OFFSET)
  #define RTL9310_FC_PORT_HI_THR_OFF_OFFSET                                                                    (0)
  #define RTL9310_FC_PORT_HI_THR_OFF_MASK                                                                      (0x1FFF << RTL9310_FC_PORT_HI_THR_OFF_OFFSET)

#define RTL9310_FC_PORT_LO_THR_ADDR(index)                                                                     (0x516C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_FC_PORT_LO_THR_ON_OFFSET                                                                     (16)
  #define RTL9310_FC_PORT_LO_THR_ON_MASK                                                                       (0x1FFF << RTL9310_FC_PORT_LO_THR_ON_OFFSET)
  #define RTL9310_FC_PORT_LO_THR_OFF_OFFSET                                                                    (0)
  #define RTL9310_FC_PORT_LO_THR_OFF_MASK                                                                      (0x1FFF << RTL9310_FC_PORT_LO_THR_OFF_OFFSET)

#define RTL9310_FC_PORT_FCOFF_HI_THR_ADDR(index)                                                               (0x517C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_FC_PORT_FCOFF_HI_THR_ON_OFFSET                                                               (16)
  #define RTL9310_FC_PORT_FCOFF_HI_THR_ON_MASK                                                                 (0x1FFF << RTL9310_FC_PORT_FCOFF_HI_THR_ON_OFFSET)
  #define RTL9310_FC_PORT_FCOFF_HI_THR_OFF_OFFSET                                                              (0)
  #define RTL9310_FC_PORT_FCOFF_HI_THR_OFF_MASK                                                                (0x1FFF << RTL9310_FC_PORT_FCOFF_HI_THR_OFF_OFFSET)

#define RTL9310_FC_PORT_FCOFF_LO_THR_ADDR(index)                                                               (0x518C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_FC_PORT_FCOFF_LO_THR_ON_OFFSET                                                               (16)
  #define RTL9310_FC_PORT_FCOFF_LO_THR_ON_MASK                                                                 (0x1FFF << RTL9310_FC_PORT_FCOFF_LO_THR_ON_OFFSET)
  #define RTL9310_FC_PORT_FCOFF_LO_THR_OFF_OFFSET                                                              (0)
  #define RTL9310_FC_PORT_FCOFF_LO_THR_OFF_MASK                                                                (0x1FFF << RTL9310_FC_PORT_FCOFF_LO_THR_OFF_OFFSET)

#define RTL9310_FC_PORT_GUAR_THR_ADDR(index)                                                                   (0x519C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_FC_PORT_GUAR_THR_THR_OFFSET                                                                  (0)
  #define RTL9310_FC_PORT_GUAR_THR_THR_MASK                                                                    (0x1FFF << RTL9310_FC_PORT_GUAR_THR_THR_OFFSET)

#define RTL9310_FC_PORT_THR_SET_SEL_ADDR(port)                                                                 (0x51AC + (((port >> 4) << 2))) /* port: 0-56 */
  #define RTL9310_FC_PORT_THR_SET_SEL_IDX_OFFSET(port)                                                         ((port & 0xF) << 1)
  #define RTL9310_FC_PORT_THR_SET_SEL_IDX_MASK(port)                                                           (0x3 << RTL9310_FC_PORT_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9310_FC_PORT_EGR_DROP_CTRL_ADDR(port)                                                               (0xA800 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_EGR_DROP_ALGO_OFFSET                                                   (2)
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_EGR_DROP_ALGO_MASK                                                     (0x1 << RTL9310_FC_PORT_EGR_DROP_CTRL_EGR_DROP_ALGO_OFFSET)
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET                                                     (1)
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_MASK                                                       (0x1 << RTL9310_FC_PORT_EGR_DROP_CTRL_REF_RXCNGST_OFFSET)
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET                                                    (0)
  #define RTL9310_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_MASK                                                      (0x1 << RTL9310_FC_PORT_EGR_DROP_CTRL_HOL_PRVNT_EN_OFFSET)

#define RTL9310_FC_HOL_PRVNT_CTRL_ADDR                                                                         (0xA8E4)
  #define RTL9310_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET                                                               (3)
  #define RTL9310_FC_HOL_PRVNT_CTRL_BC_EN_MASK                                                                 (0x1 << RTL9310_FC_HOL_PRVNT_CTRL_BC_EN_OFFSET)
  #define RTL9310_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET                                                            (2)
  #define RTL9310_FC_HOL_PRVNT_CTRL_L2_MC_EN_MASK                                                              (0x1 << RTL9310_FC_HOL_PRVNT_CTRL_L2_MC_EN_OFFSET)
  #define RTL9310_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET                                                            (1)
  #define RTL9310_FC_HOL_PRVNT_CTRL_IP_MC_EN_MASK                                                              (0x1 << RTL9310_FC_HOL_PRVNT_CTRL_IP_MC_EN_OFFSET)
  #define RTL9310_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET                                                          (0)
  #define RTL9310_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_MASK                                                            (0x1 << RTL9310_FC_HOL_PRVNT_CTRL_UNKN_UC_EN_OFFSET)

#define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_ADDR(index1, index2)                                        (0xA8E8 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-51, index2: 0-7 */
  #define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_OFFSET(index2)                                         (index2 % 0x8)
  #define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_MASK(index2)                                           (0x1 << RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET0_EN_OFFSET(index2))

#define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_ADDR(index1, index2)                                        (0xA9B8 + ((index1 - 52) << 2) + (((index2 / 12) << 2))) /* index1: 52-55, index2: 0-11 */
  #define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_OFFSET(index2)                                         (index2 % 0xC)
  #define RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_MASK(index2)                                           (0x1 << RTL9310_FC_PORT_Q_EGR_FORCE_DROP_CTRL_SET1_EN_OFFSET(index2))

#define RTL9310_FC_CPU_Q_EGR_FORCE_DROP_CTRL_ADDR(index)                                                       (0xA9C8 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9310_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index)                                                (index % 0x20)
  #define RTL9310_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_MASK(index)                                                  (0x1 << RTL9310_FC_CPU_Q_EGR_FORCE_DROP_CTRL_EN_OFFSET(index))

#define RTL9310_FC_Q_EGR_DROP_THR_ADDR(index1, index2)                                                         (0x2618 + (index1 * 12) + (((index2) << 2))) /* index1: 0-11, index2: 0-2 */
  #define RTL9310_FC_Q_EGR_DROP_THR_ON_OFFSET                                                                  (16)
  #define RTL9310_FC_Q_EGR_DROP_THR_ON_MASK                                                                    (0x1FFF << RTL9310_FC_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9310_FC_Q_EGR_DROP_THR_OFF_OFFSET                                                                 (0)
  #define RTL9310_FC_Q_EGR_DROP_THR_OFF_MASK                                                                   (0x1FFF << RTL9310_FC_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9310_FC_CPU_Q_EGR_DROP_THR_ADDR(index)                                                              (0x26A8 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET                                                              (16)
  #define RTL9310_FC_CPU_Q_EGR_DROP_THR_ON_MASK                                                                (0x1FFF << RTL9310_FC_CPU_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9310_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET                                                             (0)
  #define RTL9310_FC_CPU_Q_EGR_DROP_THR_OFF_MASK                                                               (0x1FFF << RTL9310_FC_CPU_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9310_FC_PORT_EGR_DROP_THR_SET_SEL_ADDR(port)                                                        (0x2728 + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9310_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_MASK(port)                                                  (0x3 << RTL9310_FC_PORT_EGR_DROP_THR_SET_SEL_IDX_OFFSET(port))

#define RTL9310_FC_LB_PORT_CTRL_ADDR                                                                           (0xA9CC)
  #define RTL9310_FC_LB_PORT_CTRL_FORCE_DROP_EN_OFFSET                                                         (1)
  #define RTL9310_FC_LB_PORT_CTRL_FORCE_DROP_EN_MASK                                                           (0x1 << RTL9310_FC_LB_PORT_CTRL_FORCE_DROP_EN_OFFSET)
  #define RTL9310_FC_LB_PORT_CTRL_REF_RXCNGST_OFFSET                                                           (0)
  #define RTL9310_FC_LB_PORT_CTRL_REF_RXCNGST_MASK                                                             (0x1 << RTL9310_FC_LB_PORT_CTRL_REF_RXCNGST_OFFSET)

#define RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_ADDR                                                                 (0x2738)
  #define RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_ON_OFFSET                                                          (16)
  #define RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_ON_MASK                                                            (0x1FFF << RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_ON_OFFSET)
  #define RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_OFF_OFFSET                                                         (0)
  #define RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_OFF_MASK                                                           (0x1FFF << RTL9310_FC_LB_PORT_Q_EGR_DROP_THR_OFF_OFFSET)

#define RTL9310_FC_REPCT_FCOFF_THR_ADDR                                                                        (0x8180)
  #define RTL9310_FC_REPCT_FCOFF_THR_DROP_ON_OFFSET                                                            (16)
  #define RTL9310_FC_REPCT_FCOFF_THR_DROP_ON_MASK                                                              (0x1FFF << RTL9310_FC_REPCT_FCOFF_THR_DROP_ON_OFFSET)
  #define RTL9310_FC_REPCT_FCOFF_THR_DROP_OFF_OFFSET                                                           (0)
  #define RTL9310_FC_REPCT_FCOFF_THR_DROP_OFF_MASK                                                             (0x1FFF << RTL9310_FC_REPCT_FCOFF_THR_DROP_OFF_OFFSET)

#define RTL9310_FC_GLB_PAGE_CNT_ADDR                                                                           (0x51BC)
  #define RTL9310_FC_GLB_PAGE_CNT_MAX_CNT_OFFSET                                                               (16)
  #define RTL9310_FC_GLB_PAGE_CNT_MAX_CNT_MASK                                                                 (0x1FFF << RTL9310_FC_GLB_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_GLB_PAGE_CNT_CNT_OFFSET                                                                   (0)
  #define RTL9310_FC_GLB_PAGE_CNT_CNT_MASK                                                                     (0x1FFF << RTL9310_FC_GLB_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_PB_PAGE_CNT_ADDR                                                                            (0x51C0)
  #define RTL9310_FC_PB_PAGE_CNT_MAX_CNT_OFFSET                                                                (16)
  #define RTL9310_FC_PB_PAGE_CNT_MAX_CNT_MASK                                                                  (0x1FFF << RTL9310_FC_PB_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_PB_PAGE_CNT_CNT_OFFSET                                                                    (0)
  #define RTL9310_FC_PB_PAGE_CNT_CNT_MASK                                                                      (0x1FFF << RTL9310_FC_PB_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_PORT_PAGE_CNT_ADDR(port)                                                                    (0x51C4 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_FC_PORT_PAGE_CNT_MAX_CNT_OFFSET                                                              (16)
  #define RTL9310_FC_PORT_PAGE_CNT_MAX_CNT_MASK                                                                (0x1FFF << RTL9310_FC_PORT_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_PORT_PAGE_CNT_CNT_OFFSET                                                                  (0)
  #define RTL9310_FC_PORT_PAGE_CNT_CNT_MASK                                                                    (0x1FFF << RTL9310_FC_PORT_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_CPU_EGR_PAGE_CNT_ADDR                                                                       (0x273C)
  #define RTL9310_FC_CPU_EGR_PAGE_CNT_MAX_CNT_OFFSET                                                           (16)
  #define RTL9310_FC_CPU_EGR_PAGE_CNT_MAX_CNT_MASK                                                             (0x3FFF << RTL9310_FC_CPU_EGR_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_CPU_EGR_PAGE_CNT_CNT_OFFSET                                                               (0)
  #define RTL9310_FC_CPU_EGR_PAGE_CNT_CNT_MASK                                                                 (0x3FFF << RTL9310_FC_CPU_EGR_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_CPU_Q_EGR_PAGE_CNT_ADDR(index)                                                              (0x2740 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_FC_CPU_Q_EGR_PAGE_CNT_MAX_CNT_OFFSET                                                         (16)
  #define RTL9310_FC_CPU_Q_EGR_PAGE_CNT_MAX_CNT_MASK                                                           (0x3FFF << RTL9310_FC_CPU_Q_EGR_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_CPU_Q_EGR_PAGE_CNT_CNT_OFFSET                                                             (0)
  #define RTL9310_FC_CPU_Q_EGR_PAGE_CNT_CNT_MASK                                                               (0x3FFF << RTL9310_FC_CPU_Q_EGR_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_ADDR                                                               (0x8184)
  #define RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_MAX_CNT_OFFSET                                                   (16)
  #define RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_MAX_CNT_MASK                                                     (0x1FFF << RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_CNT_OFFSET                                                       (0)
  #define RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_CNT_MASK                                                         (0x1FFF << RTL9310_FC_ALE_NON_REPCT_Q_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_ADDR                                                                   (0x8188)
  #define RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_MAX_CNT_OFFSET                                                       (16)
  #define RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_MAX_CNT_MASK                                                         (0x1FFF << RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_CNT_OFFSET                                                           (0)
  #define RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_CNT_MASK                                                             (0x1FFF << RTL9310_FC_ALE_REPCT_Q_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_REPCT_FCON_PAGE_CNT_ADDR                                                                    (0x818C)
  #define RTL9310_FC_REPCT_FCON_PAGE_CNT_MAX_CNT_OFFSET                                                        (16)
  #define RTL9310_FC_REPCT_FCON_PAGE_CNT_MAX_CNT_MASK                                                          (0x1FFF << RTL9310_FC_REPCT_FCON_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_REPCT_FCON_PAGE_CNT_CNT_OFFSET                                                            (0)
  #define RTL9310_FC_REPCT_FCON_PAGE_CNT_CNT_MASK                                                              (0x1FFF << RTL9310_FC_REPCT_FCON_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_REPCT_FCOFF_PAGE_CNT_ADDR                                                                   (0x8190)
  #define RTL9310_FC_REPCT_FCOFF_PAGE_CNT_MAX_CNT_OFFSET                                                       (16)
  #define RTL9310_FC_REPCT_FCOFF_PAGE_CNT_MAX_CNT_MASK                                                         (0x1FFF << RTL9310_FC_REPCT_FCOFF_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_REPCT_FCOFF_PAGE_CNT_CNT_OFFSET                                                           (0)
  #define RTL9310_FC_REPCT_FCOFF_PAGE_CNT_CNT_MASK                                                             (0x1FFF << RTL9310_FC_REPCT_FCOFF_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_REPCT_FCOFF_DROP_CNT_ADDR                                                                   (0x8194)
  #define RTL9310_FC_REPCT_FCOFF_DROP_CNT_REPCT_HSA_FREE_CNT_OFFSET                                            (16)
  #define RTL9310_FC_REPCT_FCOFF_DROP_CNT_REPCT_HSA_FREE_CNT_MASK                                              (0xF << RTL9310_FC_REPCT_FCOFF_DROP_CNT_REPCT_HSA_FREE_CNT_OFFSET)
  #define RTL9310_FC_REPCT_FCOFF_DROP_CNT_CNT_OFFSET                                                           (0)
  #define RTL9310_FC_REPCT_FCOFF_DROP_CNT_CNT_MASK                                                             (0xFFFF << RTL9310_FC_REPCT_FCOFF_DROP_CNT_CNT_OFFSET)

#define RTL9310_FC_HSA_PAGE_CNT_ADDR                                                                           (0x27C0)
  #define RTL9310_FC_HSA_PAGE_CNT_MAX_CNT_OFFSET                                                               (16)
  #define RTL9310_FC_HSA_PAGE_CNT_MAX_CNT_MASK                                                                 (0xFFF << RTL9310_FC_HSA_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_HSA_PAGE_CNT_CNT_OFFSET                                                                   (0)
  #define RTL9310_FC_HSA_PAGE_CNT_CNT_MASK                                                                     (0xFFF << RTL9310_FC_HSA_PAGE_CNT_CNT_OFFSET)

#define RTL9310_FC_DUMMY_PORT_THR_SET_SEL_ADDR(index)                                                          (0x52A8 + (((index >> 1) << 2))) /* index: 0-1 */
  #define RTL9310_FC_DUMMY_PORT_THR_SET_SEL_IDX_OFFSET(index)                                                  ((index & 0x1) << 1)
  #define RTL9310_FC_DUMMY_PORT_THR_SET_SEL_IDX_MASK(index)                                                    (0x3 << RTL9310_FC_DUMMY_PORT_THR_SET_SEL_IDX_OFFSET(index))

#define RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_ADDR(index)                                                         (0x52AC + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_MAX_CNT_OFFSET                                                    (16)
  #define RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_MAX_CNT_MASK                                                      (0x1FFF << RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_MAX_CNT_OFFSET)
  #define RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_CNT_OFFSET                                                        (0)
  #define RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_CNT_MASK                                                          (0x1FFF << RTL9310_FC_DUMMY_PORT_IGR_PAGE_CNT_CNT_OFFSET)

/*
 * Feature: Congestion Avoidance
 */
#define RTL9310_SWRED_Q_DROP_RATE_ADDR(index1, index2)                                                         (0x27C4 + (index1 << 2) + (((index2 / 3) << 2))) /* index1: 0-11, index2: 0-2 */
  #define RTL9310_SWRED_Q_DROP_RATE_RATE_OFFSET(index2)                                                        ((index2 % 0x3) << 3)
  #define RTL9310_SWRED_Q_DROP_RATE_RATE_MASK(index2)                                                          (0xFF << RTL9310_SWRED_Q_DROP_RATE_RATE_OFFSET(index2))

#define RTL9310_SWRED_Q_THR_ADDR(index1, index2)                                                               (0x27F4 + (index1 * 12) + (((index2) << 2))) /* index1: 0-11, index2: 0-2 */
  #define RTL9310_SWRED_Q_THR_MAX_OFFSET                                                                       (16)
  #define RTL9310_SWRED_Q_THR_MAX_MASK                                                                         (0x1FFF << RTL9310_SWRED_Q_THR_MAX_OFFSET)
  #define RTL9310_SWRED_Q_THR_MIN_OFFSET                                                                       (0)
  #define RTL9310_SWRED_Q_THR_MIN_MASK                                                                         (0x1FFF << RTL9310_SWRED_Q_THR_MIN_OFFSET)

#define RTL9310_SWRED_DROP_CNTR_PIDX_ADDR(index)                                                               (0x8600 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9310_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index)                                              ((index & 0x3) * 6)
  #define RTL9310_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_MASK(index)                                                (0x3F << RTL9310_SWRED_DROP_CNTR_PIDX_PORT_IDX_GRP_OFFSET(index))

#define RTL9310_SWRED_DROP_CNTR_CIDX_ADDR(index)                                                               (0x8604 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9310_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index)                                             ((index & 0x3) << 1)
  #define RTL9310_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_MASK(index)                                               (0x3 << RTL9310_SWRED_DROP_CNTR_CIDX_COLOR_IDX_GRP_OFFSET(index))

#define RTL9310_SWRED_DROP_CNTR_ADDR(index)                                                                    (0x8608 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9310_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index)                                                  ((index & 0x1) << 4)
  #define RTL9310_SWRED_DROP_CNTR_DROP_CNTR_GRP_MASK(index)                                                    (0xFFFF << RTL9310_SWRED_DROP_CNTR_DROP_CNTR_GRP_OFFSET(index))

#define RTL9310_SWRED_DROP_CNTR_RST_ADDR                                                                       (0x8610)
  #define RTL9310_SWRED_DROP_CNTR_RST_RST_OFFSET                                                               (0)
  #define RTL9310_SWRED_DROP_CNTR_RST_RST_MASK                                                                 (0x1 << RTL9310_SWRED_DROP_CNTR_RST_RST_OFFSET)

#define RTL9310_SC_PORT_TIMER_ADDR(port)                                                                       (0x6014 + (((port) << 7))) /* port: 0-55 */
  #define RTL9310_SC_PORT_TIMER_CNGST_TMR_H_OFFSET                                                             (20)
  #define RTL9310_SC_PORT_TIMER_CNGST_TMR_H_MASK                                                               (0xF << RTL9310_SC_PORT_TIMER_CNGST_TMR_H_OFFSET)
  #define RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_H_OFFSET                                                    (16)
  #define RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_H_MASK                                                      (0xF << RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_H_OFFSET)
  #define RTL9310_SC_PORT_TIMER_CNGST_TMR_OFFSET                                                               (4)
  #define RTL9310_SC_PORT_TIMER_CNGST_TMR_MASK                                                                 (0xF << RTL9310_SC_PORT_TIMER_CNGST_TMR_OFFSET)
  #define RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_OFFSET                                                      (0)
  #define RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_MASK                                                        (0xF << RTL9310_SC_PORT_TIMER_CNGST_SUST_TMR_LMT_OFFSET)

#define RTL9310_SC_DRAIN_OUT_THR_ADDR                                                                          (0x2884)
  #define RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_H_OFFSET                                                      (16)
  #define RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_H_MASK                                                        (0x1FFF << RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_H_OFFSET)
  #define RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_OFFSET                                                        (0)
  #define RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_MASK                                                          (0x1FFF << RTL9310_SC_DRAIN_OUT_THR_DRAIN_OUT_THR_OFFSET)

/*
 * Feature: Ingress Priority Decision
 */
#define RTL9310_PRI_SEL_CTRL_ADDR                                                                              (0x9000)
  #define RTL9310_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET                                                        (11)
  #define RTL9310_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_MASK                                                          (0x1 << RTL9310_PRI_SEL_CTRL_PORT_PRI_REMAP_EN_OFFSET)
  #define RTL9310_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET                                                  (10)
  #define RTL9310_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_MASK                                                    (0x1 << RTL9310_PRI_SEL_CTRL_PROTO_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9310_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET                                                 (9)
  #define RTL9310_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_MASK                                                   (0x1 << RTL9310_PRI_SEL_CTRL_MAC_IP_VLAN_PRI_REMAP_EN_OFFSET)
  #define RTL9310_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET                                                            (8)
  #define RTL9310_PRI_SEL_CTRL_DSCP_INVLD_EN_MASK                                                              (0x1 << RTL9310_PRI_SEL_CTRL_DSCP_INVLD_EN_OFFSET)
  #define RTL9310_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET                                                           (0)
  #define RTL9310_PRI_SEL_CTRL_DSCP_INVLD_VAL_MASK                                                             (0x3F << RTL9310_PRI_SEL_CTRL_DSCP_INVLD_VAL_OFFSET)

#define RTL9310_PRI_SEL_PORT_CTRL_ADDR(port)                                                                   (0x9004 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port)                                        (port % 0x20)
  #define RTL9310_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_MASK(port)                                          (0x1 << RTL9310_PRI_SEL_PORT_CTRL_PORT_PRI_REMAP_TBL_SEL_OFFSET(port))

#define RTL9310_PRI_SEL_REMAP_PORT_ADDR(port)                                                                  (0x900C + (((port / 10) << 2))) /* port: 0-56 */
  #define RTL9310_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port)                                                  ((port % 0xA) * 3)
  #define RTL9310_PRI_SEL_REMAP_PORT_INTPRI_PORT_MASK(port)                                                    (0x7 << RTL9310_PRI_SEL_REMAP_PORT_INTPRI_PORT_OFFSET(port))

#define RTL9310_PRI_SEL_REMAP_IPRI_CFI0_ADDR(index)                                                            (0x9024 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_MASK(index)                                         (0x7 << RTL9310_PRI_SEL_REMAP_IPRI_CFI0_INTPRI_CFI0_IPRI_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_IPRI_CFI1_ADDR(index)                                                            (0x9028 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_MASK(index)                                         (0x7 << RTL9310_PRI_SEL_REMAP_IPRI_CFI1_INTPRI_CFI1_IPRI_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_OPRI_DEI0_ADDR(index)                                                            (0x902C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_MASK(index)                                         (0x7 << RTL9310_PRI_SEL_REMAP_OPRI_DEI0_INTPRI_DEI0_OPRI_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_OPRI_DEI1_ADDR(index)                                                            (0x9030 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index)                                       ((index & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_MASK(index)                                         (0x7 << RTL9310_PRI_SEL_REMAP_OPRI_DEI1_INTPRI_DEI1_OPRI_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_DSCP_ADDR(index)                                                                 (0x9034 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9310_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index)                                                 ((index % 0xA) * 3)
  #define RTL9310_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_MASK(index)                                                   (0x7 << RTL9310_PRI_SEL_REMAP_DSCP_INTPRI_DSCP_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_11E_ADDR(index)                                                                  (0x9050 + (((index / 10) << 2))) /* index: 0-15 */
  #define RTL9310_PRI_SEL_REMAP_11E_INTPRI_11E_OFFSET(index)                                                   ((index % 0xA) * 3)
  #define RTL9310_PRI_SEL_REMAP_11E_INTPRI_11E_MASK(index)                                                     (0x7 << RTL9310_PRI_SEL_REMAP_11E_INTPRI_11E_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_MPLS_ADDR(index)                                                                 (0x9058 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_MPLS_INTPRI_MPLS_TC_OFFSET(index)                                              ((index & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_MPLS_INTPRI_MPLS_TC_MASK(index)                                                (0x7 << RTL9310_PRI_SEL_REMAP_MPLS_INTPRI_MPLS_TC_OFFSET(index))

#define RTL9310_PRI_SEL_REMAP_1BR_ADDR(index1, index2)                                                         (0x905C + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-1, index2: 0-7 */
  #define RTL9310_PRI_SEL_REMAP_1BR_INTPRI_1BR_OFFSET(index2)                                                  ((index2 & 0x7) * 3)
  #define RTL9310_PRI_SEL_REMAP_1BR_INTPRI_1BR_MASK(index2)                                                    (0x7 << RTL9310_PRI_SEL_REMAP_1BR_INTPRI_1BR_OFFSET(index2))

#define RTL9310_PRI_SEL_PORT_TBL_IDX_CTRL_ADDR(port)                                                           (0x9064 + (((port >> 4) << 2))) /* port: 0-56 */
  #define RTL9310_PRI_SEL_PORT_TBL_IDX_CTRL_IDX_OFFSET(port)                                                   ((port & 0xF) << 1)
  #define RTL9310_PRI_SEL_PORT_TBL_IDX_CTRL_IDX_MASK(port)                                                     (0x3 << RTL9310_PRI_SEL_PORT_TBL_IDX_CTRL_IDX_OFFSET(port))

#define RTL9310_PRI_SEL_TBL_CTRL_ADDR(index)                                                                   (0x9074 + (((index) << 3))) /* index: 0-3 */
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_1BR_OFFSET                                                               (44)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_1BR_MASK                                                                 (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_1BR_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_MPLS_OFFSET                                                              (40)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_MPLS_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_MPLS_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_11E_OFFSET                                                               (36)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_11E_MASK                                                                 (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_11E_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_TUNNEL_OFFSET                                                            (32)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_TUNNEL_MASK                                                              (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_TUNNEL_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET                                                              (28)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_ROUT_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_ROUT_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET                                                        (24)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_MASK                                                          (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_PROTO_VLAN_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET                                                          (20)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_MASK                                                            (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_MAC_VLAN_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET                                                              (16)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_OTAG_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET                                                              (12)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_ITAG_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET                                                              (8)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_DSCP_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_DSCP_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_VACL_OFFSET                                                              (4)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_VACL_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_VACL_OFFSET)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET                                                              (0)
  #define RTL9310_PRI_SEL_TBL_CTRL_WT_PORT_MASK                                                                (0xF << RTL9310_PRI_SEL_TBL_CTRL_WT_PORT_OFFSET)

#define RTL9310_DP_SEL_REMAP_ITAG_CFI0_ADDR(index)                                                             (0x9094 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9310_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_MASK(index)                                              (0x3 << RTL9310_DP_SEL_REMAP_ITAG_CFI0_DP_CFI0_IPRI_OFFSET(index))

#define RTL9310_DP_SEL_REMAP_ITAG_CFI1_ADDR(index)                                                             (0x9098 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9310_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_MASK(index)                                              (0x3 << RTL9310_DP_SEL_REMAP_ITAG_CFI1_DP_CFI1_IPRI_OFFSET(index))

#define RTL9310_DP_SEL_REMAP_OTAG_DEI0_ADDR(index)                                                             (0x909C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_OPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9310_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_OPRI_MASK(index)                                              (0x3 << RTL9310_DP_SEL_REMAP_OTAG_DEI0_DP_DEI0_OPRI_OFFSET(index))

#define RTL9310_DP_SEL_REMAP_OTAG_DEI1_ADDR(index)                                                             (0x90A0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_OPRI_OFFSET(index)                                            ((index & 0x7) << 1)
  #define RTL9310_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_OPRI_MASK(index)                                              (0x3 << RTL9310_DP_SEL_REMAP_OTAG_DEI1_DP_DEI1_OPRI_OFFSET(index))

#define RTL9310_DP_SEL_REMAP_DSCP_ADDR(index)                                                                  (0x90A4 + (((index >> 4) << 2))) /* index: 0-63 */
  #define RTL9310_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index)                                                      ((index & 0xF) << 1)
  #define RTL9310_DP_SEL_REMAP_DSCP_DP_DSCP_MASK(index)                                                        (0x3 << RTL9310_DP_SEL_REMAP_DSCP_DP_DSCP_OFFSET(index))

#define RTL9310_DP_SEL_REMAP_MPLS_ADDR(index)                                                                  (0x90B4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_DP_SEL_REMAP_MPLS_DP_TC_OFFSET(index)                                                        ((index & 0x7) << 1)
  #define RTL9310_DP_SEL_REMAP_MPLS_DP_TC_MASK(index)                                                          (0x3 << RTL9310_DP_SEL_REMAP_MPLS_DP_TC_OFFSET(index))

#define RTL9310_DP_SEL_PORT_TBL_CTRL_ADDR(port)                                                                (0x90B8 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_MPLS_OFFSET                                                          (12)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_MPLS_MASK                                                            (0x3 << RTL9310_DP_SEL_PORT_TBL_CTRL_WT_MPLS_OFFSET)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET                                                          (8)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_OTAG_MASK                                                            (0x3 << RTL9310_DP_SEL_PORT_TBL_CTRL_WT_OTAG_OFFSET)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET                                                          (4)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_ITAG_MASK                                                            (0x3 << RTL9310_DP_SEL_PORT_TBL_CTRL_WT_ITAG_OFFSET)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET                                                          (0)
  #define RTL9310_DP_SEL_PORT_TBL_CTRL_WT_DSCP_MASK                                                            (0x3 << RTL9310_DP_SEL_PORT_TBL_CTRL_WT_DSCP_OFFSET)

/*
 * Feature: Scheduling & Queue Management
 */
#define RTL9310_QM_INTPRI2QID_CTRL_ADDR(index)                                                                 (0xA9D0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_QM_INTPRI2QID_CTRL_QID_OFFSET(index)                                                         ((index & 0x7) * 3)
  #define RTL9310_QM_INTPRI2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9310_QM_INTPRI2QID_CTRL_QID_OFFSET(index))

#define RTL9310_QM_CPUQID2QID_CTRL_ADDR(index)                                                                 (0xA9D4 + (((index / 10) << 2))) /* index: 0-31 */
  #define RTL9310_QM_CPUQID2QID_CTRL_QID_OFFSET(index)                                                         ((index % 0xA) * 3)
  #define RTL9310_QM_CPUQID2QID_CTRL_QID_MASK(index)                                                           (0x7 << RTL9310_QM_CPUQID2QID_CTRL_QID_OFFSET(index))

#define RTL9310_QM_CPUQID2XGSQID_CTRL_ADDR(index)                                                              (0xA9E4 + (((index >> 3) << 2))) /* index: 0-31 */
  #define RTL9310_QM_CPUQID2XGSQID_CTRL_QID_OFFSET(index)                                                      ((index & 0x7) << 2)
  #define RTL9310_QM_CPUQID2XGSQID_CTRL_QID_MASK(index)                                                        (0xF << RTL9310_QM_CPUQID2XGSQID_CTRL_QID_OFFSET(index))

#define RTL9310_QM_RSN2CPUQID_CTRL_0_ADDR                                                                      (0xA9F4)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_OFFSET                                                     (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_MASK                                                       (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_CPU2CPU_TALK_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_TTL_EXCPT_OFFSET                                                        (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_TTL_EXCPT_MASK                                                          (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_TTL_EXCPT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_OF_TBL_LU_MISS_OFFSET                                                   (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_OF_TBL_LU_MISS_MASK                                                     (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_OF_TBL_LU_MISS_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_INVLD_CAPWAP_HDR_OFFSET                                                 (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_INVLD_CAPWAP_HDR_MASK                                                   (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_INVLD_CAPWAP_HDR_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_CTRL_PKT_OFFSET                                                  (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_CTRL_PKT_MASK                                                    (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_CTRL_PKT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_TT_EXCPT_OFFSET                                                  (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_TT_EXCPT_MASK                                                    (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_0_CAPWAP_TT_EXCPT_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_1_ADDR                                                                      (0xA9F8)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_OAMPDU_OFFSET                                                           (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_OAMPDU_MASK                                                             (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_OAMPDU_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_OFFSET                                                              (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_MASK                                                                (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_ETHDM_OFFSET                                                        (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_ETHDM_MASK                                                          (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_CFM_ETHDM_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_PASR_EXCPT_OFFSET                                                       (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_PASR_EXCPT_MASK                                                         (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_PASR_EXCPT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_MALFORM_PKT_OFFSET                                                      (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_MALFORM_PKT_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_MALFORM_PKT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_IP_MAC_BINDING_OFFSET                                                   (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_1_IP_MAC_BINDING_MASK                                                     (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_1_IP_MAC_BINDING_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_2_ADDR                                                                      (0xA9FC)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_L3_IPUC_RPF_OFFSET                                                      (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_L3_IPUC_RPF_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_L3_IPUC_RPF_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_INN_OUTER_CFI_EQL_1_OFFSET                                              (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_INN_OUTER_CFI_EQL_1_MASK                                                (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_INN_OUTER_CFI_EQL_1_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IVC_OFFSET                                                              (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IVC_MASK                                                                (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_IVC_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IGR_VLAN_FLTR_OFFSET                                                    (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IGR_VLAN_FLTR_MASK                                                      (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_IGR_VLAN_FLTR_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_L2_UC_MC_BRIDGE_LU_MISS_OFFSET                                          (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_L2_UC_MC_BRIDGE_LU_MISS_MASK                                            (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_L2_UC_MC_BRIDGE_LU_MISS_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IP4_IP6_BRIDGE_LU_MISS_OFFSET                                           (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_2_IP4_IP6_BRIDGE_LU_MISS_MASK                                             (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_2_IP4_IP6_BRIDGE_LU_MISS_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_3_ADDR                                                                      (0xAA00)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_PTP_OFFSET                                                              (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_PTP_MASK                                                                (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_PTP_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_USR_DEF_OFFSET                                                      (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_USR_DEF_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_USR_DEF_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_EST_TX_LEN_EXCEED_OFFSET                                                (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_EST_TX_LEN_EXCEED_MASK                                                  (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_EST_TX_LEN_EXCEED_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_EST_MISMATCH_OFFSET                                                     (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_EST_MISMATCH_MASK                                                       (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_EST_MISMATCH_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_ECID_EQ_PCID_OFFSET                                                     (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_ECID_EQ_PCID_MASK                                                       (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_ECID_EQ_PCID_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_BPDU_OFFSET                                                         (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_BPDU_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_3_RMA_BPDU_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_4_ADDR                                                                      (0xAA04)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LACP_OFFSET                                                         (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LACP_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LACP_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LLDP_OFFSET                                                         (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LLDP_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_LLDP_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_EAPOL_OFFSET                                                        (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_EAPOL_MASK                                                          (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_EAPOL_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_XX_OFFSET                                                           (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_XX_MASK                                                             (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_RMA_XX_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_MAC_IF_OFFSET                                                      (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_MAC_IF_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_MAC_IF_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_IP_CHK_OFFSET                                                      (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_IP_CHK_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_4_TUNL_IP_CHK_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_5_ADDR                                                                      (0xAA08)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTER_MAC_IF_OFFSET                                                    (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTER_MAC_IF_MASK                                                      (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTER_MAC_IF_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NON_IP_PKT_OFFSET                                               (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NON_IP_PKT_MASK                                                 (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_L3_IPUC_NON_IP_PKT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_IP4_IP6_HDR_ERR_OFFSET                                                  (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_IP4_IP6_HDR_ERR_MASK                                                    (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_IP4_IP6_HDR_ERR_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTING_IP_CHK_OFFSET                                                   (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTING_IP_CHK_MASK                                                     (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_ROUTING_IP_CHK_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET                                     (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_L3_ROUTING_DIP_DMAC_MISMATCH_MASK                                       (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_L3_ROUTING_DIP_DMAC_MISMATCH_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_IP6_UC_MC_HOP_BY_HOP_OFFSET                                             (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_5_IP6_UC_MC_HOP_BY_HOP_MASK                                               (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_5_IP6_UC_MC_HOP_BY_HOP_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_6_ADDR                                                                      (0xAA0C)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP6_UC_MC_ROUTING_HDR_OFFSET                                            (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP6_UC_MC_ROUTING_HDR_MASK                                              (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_IP6_UC_MC_ROUTING_HDR_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP_OPT_OFFSET                                                       (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP_OPT_MASK                                                         (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP_OPT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET                                       (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP6_MC_ROUTING_LU_MISS_MASK                                         (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_IP4_IP6_MC_ROUTING_LU_MISS_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_NULL_ROUTE_OFFSET                                               (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_NULL_ROUTE_MASK                                                 (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_NULL_ROUTE_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_PBR_NULL_ROUTE_OFFSET                                           (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_PBR_NULL_ROUTE_MASK                                             (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_L3_IPUC_PBR_NULL_ROUTE_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_UC_HOST_ROUTE_OFFSET                                                 (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_6_L3_UC_HOST_ROUTE_MASK                                                   (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_6_L3_UC_HOST_ROUTE_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_7_ADDR                                                                      (0xAA10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_UC_NET_ROUTE_OFFSET                                                  (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_UC_NET_ROUTE_MASK                                                    (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_L3_UC_NET_ROUTE_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_BRIDGE_ENTRY_OFFSET                                               (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_BRIDGE_ENTRY_MASK                                                 (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_BRIDGE_ENTRY_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_ROUTE_ENTRY_OFFSET                                                (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_ROUTE_ENTRY_MASK                                                  (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_L3_MC_ROUTE_ENTRY_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_IPMC_RPF_OFFSET                                                      (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_L3_IPMC_RPF_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_L3_IPMC_RPF_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_ERR_ACT_OFFSET                                         (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_ERR_ACT_MASK                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_ERR_ACT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET                                     (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_AGE_OUT_ACT_MASK                                       (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_7_ROUTING_EXCPT_NH_AGE_OUT_ACT_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_8_ADDR                                                                      (0xAA14)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_ROUTING_EXCPT_ROUTE_TO_TUNNEL_ACT_OFFSET                                (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_ROUTING_EXCPT_ROUTE_TO_TUNNEL_ACT_MASK                                  (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_ROUTING_EXCPT_ROUTE_TO_TUNNEL_ACT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IP4_IP6_ICMP_REDRT_OFFSET                                               (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IP4_IP6_ICMP_REDRT_MASK                                                 (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_IP4_IP6_ICMP_REDRT_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_MTU_OFFSET                                                         (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_MTU_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_MTU_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_MTU_OFFSET                                                         (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_MTU_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_MTU_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_TTL_OFFSET                                                         (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_TTL_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_IPUC_TTL_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_TTL_OFFSET                                                         (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_TTL_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_8_IPMC_TTL_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_9_ADDR                                                                      (0xAA18)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_IGMP_MLD_OFFSET                                                         (25)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_IGMP_MLD_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_IGMP_MLD_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_DHCP_DHCP6_OFFSET                                                       (20)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_DHCP_DHCP6_MASK                                                         (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_DHCP_DHCP6_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_ARP_REQ_REP_OFFSET                                                      (15)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_ARP_REQ_REP_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_ARP_REQ_REP_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_NEIGHBOR_DISCOVER_OFFSET                                                (10)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_NEIGHBOR_DISCOVER_MASK                                                  (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_NEIGHBOR_DISCOVER_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_IP4_IP6_RSV_ADDR_OFFSET                                                 (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_IP4_IP6_RSV_ADDR_MASK                                                   (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_IP4_IP6_RSV_ADDR_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_MPLS_EXCPT_OFFSET                                                       (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_9_MPLS_EXCPT_MASK                                                         (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_9_MPLS_EXCPT_OFFSET)

#define RTL9310_QM_RSN2CPUQID_CTRL_10_ADDR                                                                     (0xAA1C)
  #define RTL9310_QM_RSN2CPUQID_CTRL_10_L2_NTFY_OFFSET                                                         (5)
  #define RTL9310_QM_RSN2CPUQID_CTRL_10_L2_NTFY_MASK                                                           (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_10_L2_NTFY_OFFSET)
  #define RTL9310_QM_RSN2CPUQID_CTRL_10_NORMAL_FWD_OFFSET                                                      (0)
  #define RTL9310_QM_RSN2CPUQID_CTRL_10_NORMAL_FWD_MASK                                                        (0x1F << RTL9310_QM_RSN2CPUQID_CTRL_10_NORMAL_FWD_OFFSET)

#define RTL9310_QM_FLAG2CPUQID_CTRL_0_ADDR                                                                     (0xAA20)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET                                                         (25)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_MAC_CST_MASK                                                           (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_MAC_CST_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET                                                          (20)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_NEW_SA_MASK                                                            (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_NEW_SA_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET                                                      (15)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_MASK                                                        (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_PMV_FORBID_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET                                                     (10)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_MASK                                                       (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_STTC_PMV_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET                                                      (5)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_MASK                                                        (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_L2_DYN_PMV_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET                                                       (0)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_MASK                                                         (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_0_HASH_FULL_OFFSET)

#define RTL9310_QM_FLAG2CPUQID_CTRL_1_ADDR                                                                     (0xAA24)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET                                                      (25)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_MASK                                                        (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_INVALID_SA_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET                                                        (20)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_MASK                                                          (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_ATK_TYPE_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET                                                         (15)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_MASK                                                           (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_ACL_HIT_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_OF_HIT_OFFSET                                                          (10)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_OF_HIT_MASK                                                            (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_OF_HIT_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_TT_HIT_OFFSET                                                          (5)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_TT_HIT_MASK                                                            (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_TT_HIT_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET                                                         (0)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_MASK                                                           (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_1_MIR_HIT_OFFSET)

#define RTL9310_QM_FLAG2CPUQID_CTRL_2_ADDR                                                                     (0xAA28)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_L2_ERR_PKT_OFFSET                                                      (10)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_L2_ERR_PKT_MASK                                                        (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_2_L2_ERR_PKT_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_L3_ERR_PKT_OFFSET                                                      (5)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_L3_ERR_PKT_MASK                                                        (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_2_L3_ERR_PKT_OFFSET)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_SFLOW_OFFSET                                                           (0)
  #define RTL9310_QM_FLAG2CPUQID_CTRL_2_SFLOW_MASK                                                             (0x1F << RTL9310_QM_FLAG2CPUQID_CTRL_2_SFLOW_OFFSET)

#define RTL9310_SCHED_PORT_Q_CTRL_SET0_ADDR(index1, index2)                                                    (0x2888 + (index1 << 5) + (((index2) << 2))) /* index1: 0-51, index2: 0-7 */
  #define RTL9310_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_OFFSET                                                      (8)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_MASK                                                        (0x1 << RTL9310_SCHED_PORT_Q_CTRL_SET0_STRICT_EN_OFFSET)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET0_WEIGHT_OFFSET                                                         (0)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET0_WEIGHT_MASK                                                           (0x7F << RTL9310_SCHED_PORT_Q_CTRL_SET0_WEIGHT_OFFSET)

#define RTL9310_SCHED_PORT_Q_CTRL_SET1_ADDR(index1, index2)                                                    (0x2F08 + ((index1 - 52) * 48) + (((index2) << 2))) /* index1: 52-55, index2: 0-11 */
  #define RTL9310_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_OFFSET                                                      (8)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_MASK                                                        (0x1 << RTL9310_SCHED_PORT_Q_CTRL_SET1_STRICT_EN_OFFSET)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET1_WEIGHT_OFFSET                                                         (0)
  #define RTL9310_SCHED_PORT_Q_CTRL_SET1_WEIGHT_MASK                                                           (0x7F << RTL9310_SCHED_PORT_Q_CTRL_SET1_WEIGHT_OFFSET)

#define RTL9310_SCHED_CPU_Q_CTRL_ADDR(index)                                                                   (0x2FC8 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET                                                            (8)
  #define RTL9310_SCHED_CPU_Q_CTRL_STRICT_EN_MASK                                                              (0x1 << RTL9310_SCHED_CPU_Q_CTRL_STRICT_EN_OFFSET)
  #define RTL9310_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET                                                               (0)
  #define RTL9310_SCHED_CPU_Q_CTRL_WEIGHT_MASK                                                                 (0x7F << RTL9310_SCHED_CPU_Q_CTRL_WEIGHT_OFFSET)

#define RTL9310_SCHED_PORT_ALGO_CTRL_ADDR(port)                                                                (0x3048 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port)                                                 (port % 0x20)
  #define RTL9310_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_MASK(port)                                                   (0x1 << RTL9310_SCHED_PORT_ALGO_CTRL_SCHED_TYPE_OFFSET(port))

#define RTL9310_SCHED_CTRL_ADDR                                                                                (0x3050)
  #define RTL9310_SCHED_CTRL_MAX_Q_PKT_TH_OFFSET                                                               (0)
  #define RTL9310_SCHED_CTRL_MAX_Q_PKT_TH_MASK                                                                 (0xF << RTL9310_SCHED_CTRL_MAX_Q_PKT_TH_OFFSET)

#define RTL9310_WFQ_LB_CTRL_ADDR                                                                               (0x3054)
  #define RTL9310_WFQ_LB_CTRL_TICK_OFFSET                                                                      (24)
  #define RTL9310_WFQ_LB_CTRL_TICK_MASK                                                                        (0xFF << RTL9310_WFQ_LB_CTRL_TICK_OFFSET)
  #define RTL9310_WFQ_LB_CTRL_SPD_UP_REFILL_OFFSET                                                             (16)
  #define RTL9310_WFQ_LB_CTRL_SPD_UP_REFILL_MASK                                                               (0x1 << RTL9310_WFQ_LB_CTRL_SPD_UP_REFILL_OFFSET)
  #define RTL9310_WFQ_LB_CTRL_TKN_OFFSET                                                                       (0)
  #define RTL9310_WFQ_LB_CTRL_TKN_MASK                                                                         (0xFFFF << RTL9310_WFQ_LB_CTRL_TKN_OFFSET)

/*
 * Feature: Remarking
 */
#define RTL9310_RMK_CTRL_ADDR                                                                                  (0x4D90)
  #define RTL9310_RMK_CTRL_IPRI_RMK_SRC_OFFSET                                                                 (8)
  #define RTL9310_RMK_CTRL_IPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9310_RMK_CTRL_IPRI_RMK_SRC_OFFSET)
  #define RTL9310_RMK_CTRL_OPRI_RMK_SRC_OFFSET                                                                 (6)
  #define RTL9310_RMK_CTRL_OPRI_RMK_SRC_MASK                                                                   (0x3 << RTL9310_RMK_CTRL_OPRI_RMK_SRC_OFFSET)
  #define RTL9310_RMK_CTRL_DEI_RMK_SRC_OFFSET                                                                  (5)
  #define RTL9310_RMK_CTRL_DEI_RMK_SRC_MASK                                                                    (0x1 << RTL9310_RMK_CTRL_DEI_RMK_SRC_OFFSET)
  #define RTL9310_RMK_CTRL_DSCP_RMK_SRC_OFFSET                                                                 (2)
  #define RTL9310_RMK_CTRL_DSCP_RMK_SRC_MASK                                                                   (0x7 << RTL9310_RMK_CTRL_DSCP_RMK_SRC_OFFSET)
  #define RTL9310_RMK_CTRL_IPRI_DFLT_CFG_OFFSET                                                                (1)
  #define RTL9310_RMK_CTRL_IPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9310_RMK_CTRL_IPRI_DFLT_CFG_OFFSET)
  #define RTL9310_RMK_CTRL_OPRI_DFLT_CFG_OFFSET                                                                (0)
  #define RTL9310_RMK_CTRL_OPRI_DFLT_CFG_MASK                                                                  (0x1 << RTL9310_RMK_CTRL_OPRI_DFLT_CFG_OFFSET)

#define RTL9310_RMK_PORT_CTRL_ADDR(port)                                                                       (0x4D94 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET                                                         (4)
  #define RTL9310_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_MASK                                                           (0x1 << RTL9310_RMK_PORT_CTRL_DEI_RMK_TAG_SEL_OFFSET)
  #define RTL9310_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET                                                              (3)
  #define RTL9310_RMK_PORT_CTRL_DEI_RMK_EN_MASK                                                                (0x1 << RTL9310_RMK_PORT_CTRL_DEI_RMK_EN_OFFSET)
  #define RTL9310_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET                                                             (2)
  #define RTL9310_RMK_PORT_CTRL_DSCP_RMK_EN_MASK                                                               (0x1 << RTL9310_RMK_PORT_CTRL_DSCP_RMK_EN_OFFSET)
  #define RTL9310_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET                                                             (1)
  #define RTL9310_RMK_PORT_CTRL_OPRI_RMK_EN_MASK                                                               (0x1 << RTL9310_RMK_PORT_CTRL_OPRI_RMK_EN_OFFSET)
  #define RTL9310_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET                                                             (0)
  #define RTL9310_RMK_PORT_CTRL_IPRI_RMK_EN_MASK                                                               (0x1 << RTL9310_RMK_PORT_CTRL_IPRI_RMK_EN_OFFSET)

#define RTL9310_RMK_INTPRI2IPRI_CTRL_ADDR(index)                                                               (0x4E78 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9310_RMK_INTPRI2IPRI_CTRL_IPRI_MASK(index)                                                        (0x7 << RTL9310_RMK_INTPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9310_RMK_IPRI2IPRI_CTRL_ADDR(index)                                                                 (0x4E7C + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9310_RMK_IPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_IPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9310_RMK_OPRI2IPRI_CTRL_ADDR(index)                                                                 (0x4E80 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9310_RMK_OPRI2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_OPRI2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9310_RMK_DSCP2IPRI_CTRL_ADDR(index)                                                                 (0x4E84 + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9310_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9310_RMK_DSCP2IPRI_CTRL_IPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_DSCP2IPRI_CTRL_IPRI_OFFSET(index))

#define RTL9310_RMK_INTPRI2OPRI_CTRL_ADDR(index)                                                               (0x4EA0 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                      ((index & 0x7) * 3)
  #define RTL9310_RMK_INTPRI2OPRI_CTRL_OPRI_MASK(index)                                                        (0x7 << RTL9310_RMK_INTPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9310_RMK_IPRI2OPRI_CTRL_ADDR(index)                                                                 (0x4EA4 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9310_RMK_IPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_IPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9310_RMK_OPRI2OPRI_CTRL_ADDR(index)                                                                 (0x4EA8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index & 0x7) * 3)
  #define RTL9310_RMK_OPRI2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_OPRI2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9310_RMK_DSCP2OPRI_CTRL_ADDR(index)                                                                 (0x4EAC + (((index / 10) << 2))) /* index: 0-63 */
  #define RTL9310_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index)                                                        ((index % 0xA) * 3)
  #define RTL9310_RMK_DSCP2OPRI_CTRL_OPRI_MASK(index)                                                          (0x7 << RTL9310_RMK_DSCP2OPRI_CTRL_OPRI_OFFSET(index))

#define RTL9310_RMK_INTPRI2DEI_CTRL_ADDR(index)                                                                (0x4EC8 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index)                                                        (index % 0x8)
  #define RTL9310_RMK_INTPRI2DEI_CTRL_DEI_MASK(index)                                                          (0x1 << RTL9310_RMK_INTPRI2DEI_CTRL_DEI_OFFSET(index))

#define RTL9310_RMK_DP2DEI_CTRL_ADDR(index)                                                                    (0x4ECC + (((index / 3) << 2))) /* index: 0-2 */
  #define RTL9310_RMK_DP2DEI_CTRL_DEI_OFFSET(index)                                                            (index % 0x3)
  #define RTL9310_RMK_DP2DEI_CTRL_DEI_MASK(index)                                                              (0x1 << RTL9310_RMK_DP2DEI_CTRL_DEI_OFFSET(index))

#define RTL9310_RMK_INTPRI2DSCP_CTRL_ADDR(index)                                                               (0x4ED0 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                      ((index % 0x5) * 6)
  #define RTL9310_RMK_INTPRI2DSCP_CTRL_DSCP_MASK(index)                                                        (0x3F << RTL9310_RMK_INTPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9310_RMK_IPRI2DSCP_CTRL_ADDR(index)                                                                 (0x4ED8 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9310_RMK_IPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9310_RMK_IPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9310_RMK_OPRI2DSCP_CTRL_ADDR(index)                                                                 (0x4EE0 + (((index / 5) << 2))) /* index: 0-7 */
  #define RTL9310_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9310_RMK_OPRI2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9310_RMK_OPRI2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9310_RMK_DSCP2DSCP_CTRL_ADDR(index)                                                                 (0x4EE8 + (((index / 5) << 2))) /* index: 0-63 */
  #define RTL9310_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index)                                                        ((index % 0x5) * 6)
  #define RTL9310_RMK_DSCP2DSCP_CTRL_DSCP_MASK(index)                                                          (0x3F << RTL9310_RMK_DSCP2DSCP_CTRL_DSCP_OFFSET(index))

#define RTL9310_RMK_DPINTPRI2DSCP_CTRL_ADDR(index1, index2)                                                    (0x4F1C + (index1 << 3) + (((index2 / 5) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL9310_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2)                                                   ((index2 % 0x5) * 6)
  #define RTL9310_RMK_DPINTPRI2DSCP_CTRL_DSCP_MASK(index2)                                                     (0x3F << RTL9310_RMK_DPINTPRI2DSCP_CTRL_DSCP_OFFSET(index2))

/*
 * Feature: 802.1Qav
 */
#define RTL9310_AVB_PORT_CLASS_A_EN_ADDR(port)                                                                 (0x8C14 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_AVB_PORT_CLASS_A_EN_EN_OFFSET(port)                                                          (port % 0x20)
  #define RTL9310_AVB_PORT_CLASS_A_EN_EN_MASK(port)                                                            (0x1 << RTL9310_AVB_PORT_CLASS_A_EN_EN_OFFSET(port))

#define RTL9310_AVB_PORT_CLASS_B_EN_ADDR(port)                                                                 (0x8C1C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_AVB_PORT_CLASS_B_EN_EN_OFFSET(port)                                                          (port % 0x20)
  #define RTL9310_AVB_PORT_CLASS_B_EN_EN_MASK(port)                                                            (0x1 << RTL9310_AVB_PORT_CLASS_B_EN_EN_OFFSET(port))

#define RTL9310_AVB_PORT_CLASS_A_EN_MAC_ADDR(port)                                                             (0x4F34 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port)                                                      (port % 0x20)
  #define RTL9310_AVB_PORT_CLASS_A_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL9310_AVB_PORT_CLASS_A_EN_MAC_EN_OFFSET(port))

#define RTL9310_AVB_PORT_CLASS_B_EN_MAC_ADDR(port)                                                             (0x4F3C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port)                                                      (port % 0x20)
  #define RTL9310_AVB_PORT_CLASS_B_EN_MAC_EN_MASK(port)                                                        (0x1 << RTL9310_AVB_PORT_CLASS_B_EN_MAC_EN_OFFSET(port))

#define RTL9310_AVB_CTRL_ADDR                                                                                  (0x8004)
  #define RTL9310_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET                                                     (15)
  #define RTL9310_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_MASK                                                       (0x7 << RTL9310_AVB_CTRL_CLASS_NON_B_REDIRECT_QID_OFFSET)
  #define RTL9310_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET                                                     (12)
  #define RTL9310_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_MASK                                                       (0x7 << RTL9310_AVB_CTRL_CLASS_NON_A_REDIRECT_QID_OFFSET)
  #define RTL9310_AVB_CTRL_CLASS_B_QID_OFFSET                                                                  (9)
  #define RTL9310_AVB_CTRL_CLASS_B_QID_MASK                                                                    (0x7 << RTL9310_AVB_CTRL_CLASS_B_QID_OFFSET)
  #define RTL9310_AVB_CTRL_CLASS_A_QID_OFFSET                                                                  (6)
  #define RTL9310_AVB_CTRL_CLASS_A_QID_MASK                                                                    (0x7 << RTL9310_AVB_CTRL_CLASS_A_QID_OFFSET)
  #define RTL9310_AVB_CTRL_CLASS_B_PRI_OFFSET                                                                  (3)
  #define RTL9310_AVB_CTRL_CLASS_B_PRI_MASK                                                                    (0x7 << RTL9310_AVB_CTRL_CLASS_B_PRI_OFFSET)
  #define RTL9310_AVB_CTRL_CLASS_A_PRI_OFFSET                                                                  (0)
  #define RTL9310_AVB_CTRL_CLASS_A_PRI_MASK                                                                    (0x7 << RTL9310_AVB_CTRL_CLASS_A_PRI_OFFSET)

#define RTL9310_AVB_CTRL_MAC_ADDR                                                                              (0x4F44)
  #define RTL9310_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET                                                      (3)
  #define RTL9310_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_MASK                                                        (0x7 << RTL9310_AVB_CTRL_MAC_CLASS_NON_B_RMK_PRI_OFFSET)
  #define RTL9310_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET                                                      (0)
  #define RTL9310_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_MASK                                                        (0x7 << RTL9310_AVB_CTRL_MAC_CLASS_NON_A_RMK_PRI_OFFSET)

/*
 * Feature: Layer 3 Routing
 */
#define RTL9310_L3_IP_ROUTE_CTRL_ADDR                                                                          (0xF000)
  #define RTL9310_L3_IP_ROUTE_CTRL_NON_IP_ACT_OFFSET                                                           (10)
  #define RTL9310_L3_IP_ROUTE_CTRL_NON_IP_ACT_MASK                                                             (0x3 << RTL9310_L3_IP_ROUTE_CTRL_NON_IP_ACT_OFFSET)
  #define RTL9310_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET                                                        (9)
  #define RTL9310_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_MASK                                                          (0x1 << RTL9310_L3_IP_ROUTE_CTRL_URPF_BASE_SEL_OFFSET)
  #define RTL9310_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET                                                       (6)
  #define RTL9310_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_MASK                                                         (0x7 << RTL9310_L3_IP_ROUTE_CTRL_NH_AGE_OUT_ACT_OFFSET)
  #define RTL9310_L3_IP_ROUTE_CTRL_NH_ERR_ACT_OFFSET                                                           (4)
  #define RTL9310_L3_IP_ROUTE_CTRL_NH_ERR_ACT_MASK                                                             (0x3 << RTL9310_L3_IP_ROUTE_CTRL_NH_ERR_ACT_OFFSET)
  #define RTL9310_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET                                                      (2)
  #define RTL9310_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_MASK                                                        (0x3 << RTL9310_L3_IP_ROUTE_CTRL_IP6_HDR_ERR_ACT_OFFSET)
  #define RTL9310_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET                                                       (0)
  #define RTL9310_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_MASK                                                         (0x3 << RTL9310_L3_IP_ROUTE_CTRL_IP_HDR_ERR_ACT_OFFSET)

#define RTL9310_L3_HOST_TBL_CTRL_ADDR                                                                          (0xF004)
  #define RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET                                                    (5)
  #define RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET                                                    (4)
  #define RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9310_L3_HOST_TBL_CTRL_MC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET                                                    (3)
  #define RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_MASK                                                      (0x1 << RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_1_OFFSET)
  #define RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET                                                    (2)
  #define RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_MASK                                                      (0x1 << RTL9310_L3_HOST_TBL_CTRL_UC_HASH_ALG_SEL_0_OFFSET)
  #define RTL9310_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_OFFSET                                           (1)
  #define RTL9310_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_MASK                                             (0x1 << RTL9310_L3_HOST_TBL_CTRL_LU_FORCE_MODE_HASH_KEY_SEL_OFFSET)
  #define RTL9310_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET                                                          (0)
  #define RTL9310_L3_HOST_TBL_CTRL_LU_MODE_SEL_MASK                                                            (0x1 << RTL9310_L3_HOST_TBL_CTRL_LU_MODE_SEL_OFFSET)

#define RTL9310_L3_IPUC_ROUTE_CTRL_ADDR                                                                        (0xF008)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                  (18)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                    (0x1 << RTL9310_L3_IPUC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (16)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (14)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (11)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x7 << RTL9310_L3_IPUC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET                                                        (9)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_MASK                                                          (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_MC_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET                                                        (7)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_MASK                                                          (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_DMAC_BC_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (5)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                        (3)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                          (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x3 << RTL9310_L3_IPUC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9310_L3_IPUC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9310_L3_IPUC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9310_L3_IP6UC_ROUTE_CTRL_ADDR                                                                       (0xF00C)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                 (22)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                   (0x1 << RTL9310_L3_IP6UC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (20)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (18)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (15)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x7 << RTL9310_L3_IP6UC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (12)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x7 << RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (9)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x7 << RTL9310_L3_IP6UC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (7)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (5)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET                                                       (3)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_MASK                                                         (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_DIP_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x3 << RTL9310_L3_IP6UC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9310_L3_IP6UC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9310_L3_IP6UC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9310_L3_IPMC_ROUTE_CTRL_ADDR                                                                        (0xF010)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                  (15)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                    (0x1 << RTL9310_L3_IPMC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                       (13)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IPMC_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                       (11)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IPMC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_SRC_INTF_FLTR_EN_OFFSET                                                   (10)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_SRC_INTF_FLTR_EN_MASK                                                     (0x1 << RTL9310_L3_IPMC_ROUTE_CTRL_SRC_INTF_FLTR_EN_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET                                                        (7)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_MASK                                                          (0x7 << RTL9310_L3_IPMC_ROUTE_CTRL_HDR_OPT_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                  (5)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                    (0x3 << RTL9310_L3_IPMC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                       (3)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                         (0x3 << RTL9310_L3_IPMC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                        (1)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                          (0x3 << RTL9310_L3_IPMC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET                                                             (0)
  #define RTL9310_L3_IPMC_ROUTE_CTRL_GLB_EN_MASK                                                               (0x1 << RTL9310_L3_IPMC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9310_L3_IP6MC_ROUTE_CTRL_ADDR                                                                       (0xF014)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET                                                 (21)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_MASK                                                   (0x1 << RTL9310_L3_IP6MC_ROUTE_CTRL_PKT_TO_CPU_TARGET_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET                                                       (19)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_MASK                                                         (0x3 << RTL9310_L3_IP6MC_ROUTE_CTRL_HL_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                      (17)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                        (0x3 << RTL9310_L3_IP6MC_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_SRC_INTF_FLTR_EN_OFFSET                                                  (16)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_SRC_INTF_FLTR_EN_MASK                                                    (0x1 << RTL9310_L3_IP6MC_ROUTE_CTRL_SRC_INTF_FLTR_EN_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET                                                     (13)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_MASK                                                       (0x7 << RTL9310_L3_IP6MC_ROUTE_CTRL_HDR_ROUTE_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET                                                       (10)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_MASK                                                         (0x7 << RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ERR_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET                                                           (7)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ACT_MASK                                                             (0x7 << RTL9310_L3_IP6MC_ROUTE_CTRL_HBH_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET                                                 (5)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_MASK                                                   (0x3 << RTL9310_L3_IP6MC_ROUTE_CTRL_DMAC_MISMATCH_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET                                                      (3)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_MASK                                                        (0x3 << RTL9310_L3_IP6MC_ROUTE_CTRL_ZERO_SIP_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET                                                       (1)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_MASK                                                         (0x3 << RTL9310_L3_IP6MC_ROUTE_CTRL_BAD_SIP_ACT_OFFSET)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET                                                            (0)
  #define RTL9310_L3_IP6MC_ROUTE_CTRL_GLB_EN_MASK                                                              (0x1 << RTL9310_L3_IP6MC_ROUTE_CTRL_GLB_EN_OFFSET)

#define RTL9310_L3_PORT_IP_ROUTE_CTRL_ADDR(port)                                                               (0xF018 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                   (3)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                     (0x7 << RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                   (2)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                     (0x1 << RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                              (1)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                                (0x1 << RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                     (0)
  #define RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_MASK                                                       (0x1 << RTL9310_L3_PORT_IP_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9310_L3_PORT_IP6_ROUTE_CTRL_ADDR(port)                                                              (0xF0FC + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET                                                  (3)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_MASK                                                    (0x7 << RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_FAIL_ACT_OFFSET)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET                                                  (2)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_MASK                                                    (0x1 << RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_MODE_OFFSET)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET                                             (1)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_MASK                                               (0x1 << RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_DFLT_ROUTE_EN_OFFSET)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET                                                    (0)
  #define RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_MASK                                                      (0x1 << RTL9310_L3_PORT_IP6_ROUTE_CTRL_URPF_CHK_EN_OFFSET)

#define RTL9310_L3_INTF_IP_MTU_ADDR(index)                                                                     (0xF1E0 + (((index) << 2))) /* index: 0-15 */
  #define RTL9310_L3_INTF_IP_MTU_MTU_OFFSET                                                                    (0)
  #define RTL9310_L3_INTF_IP_MTU_MTU_MASK                                                                      (0x3FFF << RTL9310_L3_INTF_IP_MTU_MTU_OFFSET)

#define RTL9310_L3_INTF_IP6_MTU_ADDR(index)                                                                    (0xF220 + (((index) << 2))) /* index: 0-15 */
  #define RTL9310_L3_INTF_IP6_MTU_MTU_OFFSET                                                                   (0)
  #define RTL9310_L3_INTF_IP6_MTU_MTU_MASK                                                                     (0x3FFF << RTL9310_L3_INTF_IP6_MTU_MTU_OFFSET)

#define RTL9310_L3_ENTRY_MV_CTRL_ADDR                                                                          (0xF260)
  #define RTL9310_L3_ENTRY_MV_CTRL_TO_OFFSET                                                                   (16)
  #define RTL9310_L3_ENTRY_MV_CTRL_TO_MASK                                                                     (0x3FFF << RTL9310_L3_ENTRY_MV_CTRL_TO_OFFSET)
  #define RTL9310_L3_ENTRY_MV_CTRL_FROM_OFFSET                                                                 (2)
  #define RTL9310_L3_ENTRY_MV_CTRL_FROM_MASK                                                                   (0x3FFF << RTL9310_L3_ENTRY_MV_CTRL_FROM_OFFSET)
  #define RTL9310_L3_ENTRY_MV_CTRL_CMD_OFFSET                                                                  (1)
  #define RTL9310_L3_ENTRY_MV_CTRL_CMD_MASK                                                                    (0x1 << RTL9310_L3_ENTRY_MV_CTRL_CMD_OFFSET)
  #define RTL9310_L3_ENTRY_MV_CTRL_EXEC_OFFSET                                                                 (0)
  #define RTL9310_L3_ENTRY_MV_CTRL_EXEC_MASK                                                                   (0x1 << RTL9310_L3_ENTRY_MV_CTRL_EXEC_OFFSET)

#define RTL9310_L3_ENTRY_MV_PARAM_ADDR                                                                         (0xF264)
  #define RTL9310_L3_ENTRY_MV_PARAM_LEN_OFFSET                                                                 (0)
  #define RTL9310_L3_ENTRY_MV_PARAM_LEN_MASK                                                                   (0x3FFF << RTL9310_L3_ENTRY_MV_PARAM_LEN_OFFSET)

#define RTL9310_L3_ECMP_HASH_CTRL_ADDR                                                                         (0xF268)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_BIT_OFFSET_OFFSET                                                 (19)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_BIT_OFFSET_MASK                                                   (0x3 << RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_BIT_OFFSET_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_BIT_OFFSET_OFFSET                                                 (17)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_BIT_OFFSET_MASK                                                   (0x3 << RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_BIT_OFFSET_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_DIP_BIT_OFFSET_OFFSET                                                      (15)
  #define RTL9310_L3_ECMP_HASH_CTRL_DIP_BIT_OFFSET_MASK                                                        (0x3 << RTL9310_L3_ECMP_HASH_CTRL_DIP_BIT_OFFSET_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_SIP_BIT_OFFSET_OFFSET                                                      (13)
  #define RTL9310_L3_ECMP_HASH_CTRL_SIP_BIT_OFFSET_MASK                                                        (0x3 << RTL9310_L3_ECMP_HASH_CTRL_SIP_BIT_OFFSET_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_INC_OFFSET                                                        (12)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_INC_MASK                                                          (0x1 << RTL9310_L3_ECMP_HASH_CTRL_L4_DPORT_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_INC_OFFSET                                                        (11)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_INC_MASK                                                          (0x1 << RTL9310_L3_ECMP_HASH_CTRL_L4_SPORT_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_PROTO_INC_OFFSET                                                        (10)
  #define RTL9310_L3_ECMP_HASH_CTRL_L4_PROTO_INC_MASK                                                          (0x1 << RTL9310_L3_ECMP_HASH_CTRL_L4_PROTO_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_IP6_LABEL_INC_OFFSET                                                       (9)
  #define RTL9310_L3_ECMP_HASH_CTRL_IP6_LABEL_INC_MASK                                                         (0x1 << RTL9310_L3_ECMP_HASH_CTRL_IP6_LABEL_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_DSCP_INC_OFFSET                                                            (8)
  #define RTL9310_L3_ECMP_HASH_CTRL_DSCP_INC_MASK                                                              (0x1 << RTL9310_L3_ECMP_HASH_CTRL_DSCP_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_DIP_INC_OFFSET                                                             (7)
  #define RTL9310_L3_ECMP_HASH_CTRL_DIP_INC_MASK                                                               (0x1 << RTL9310_L3_ECMP_HASH_CTRL_DIP_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_SIP_INC_OFFSET                                                             (6)
  #define RTL9310_L3_ECMP_HASH_CTRL_SIP_INC_MASK                                                               (0x1 << RTL9310_L3_ECMP_HASH_CTRL_SIP_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_TRUNK_ID_INC_OFFSET                                                        (5)
  #define RTL9310_L3_ECMP_HASH_CTRL_TRUNK_ID_INC_MASK                                                          (0x1 << RTL9310_L3_ECMP_HASH_CTRL_TRUNK_ID_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_RX_PORT_INC_OFFSET                                                         (4)
  #define RTL9310_L3_ECMP_HASH_CTRL_RX_PORT_INC_MASK                                                           (0x1 << RTL9310_L3_ECMP_HASH_CTRL_RX_PORT_INC_OFFSET)
  #define RTL9310_L3_ECMP_HASH_CTRL_UNIVERSAL_ID_OFFSET                                                        (0)
  #define RTL9310_L3_ECMP_HASH_CTRL_UNIVERSAL_ID_MASK                                                          (0xF << RTL9310_L3_ECMP_HASH_CTRL_UNIVERSAL_ID_OFFSET)

#define RTL9310_L3_MONT_CNTR_CTRL_ADDR(index)                                                                  (0xF26C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_L3_MONT_CNTR_CTRL_RST_OFFSET                                                                 (17)
  #define RTL9310_L3_MONT_CNTR_CTRL_RST_MASK                                                                   (0x1 << RTL9310_L3_MONT_CNTR_CTRL_RST_OFFSET)
  #define RTL9310_L3_MONT_CNTR_CTRL_LATCH_OFFSET                                                               (16)
  #define RTL9310_L3_MONT_CNTR_CTRL_LATCH_MASK                                                                 (0x1 << RTL9310_L3_MONT_CNTR_CTRL_LATCH_OFFSET)
  #define RTL9310_L3_MONT_CNTR_CTRL_MODE_OFFSET                                                                (15)
  #define RTL9310_L3_MONT_CNTR_CTRL_MODE_MASK                                                                  (0x1 << RTL9310_L3_MONT_CNTR_CTRL_MODE_OFFSET)
  #define RTL9310_L3_MONT_CNTR_CTRL_INDEX_OFFSET                                                               (0)
  #define RTL9310_L3_MONT_CNTR_CTRL_INDEX_MASK                                                                 (0x7FFF << RTL9310_L3_MONT_CNTR_CTRL_INDEX_OFFSET)

#define RTL9310_L3_MONT_CNTR_DATA_ADDR(index)                                                                  (0xF27C + (((index) << 3))) /* index: 0-3 */
  #define RTL9310_L3_MONT_CNTR_DATA_CNT_HI_OFFSET                                                              (32)
  #define RTL9310_L3_MONT_CNTR_DATA_CNT_HI_MASK                                                                (0x3FF << RTL9310_L3_MONT_CNTR_DATA_CNT_HI_OFFSET)
  #define RTL9310_L3_MONT_CNTR_DATA_CNT_LO_OFFSET                                                              (0)
  #define RTL9310_L3_MONT_CNTR_DATA_CNT_LO_MASK                                                                (0xFFFFFFFF << RTL9310_L3_MONT_CNTR_DATA_CNT_LO_OFFSET)

#define RTL9310_L3_HW_LU_KEY_CTRL_ADDR                                                                         (0xF29C)
  #define RTL9310_L3_HW_LU_KEY_CTRL_TEST_MODE_OFFSET                                                           (25)
  #define RTL9310_L3_HW_LU_KEY_CTRL_TEST_MODE_MASK                                                             (0x1 << RTL9310_L3_HW_LU_KEY_CTRL_TEST_MODE_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_ROUND_OFFSET                                                               (24)
  #define RTL9310_L3_HW_LU_KEY_CTRL_ROUND_MASK                                                                 (0x1 << RTL9310_L3_HW_LU_KEY_CTRL_ROUND_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET                                                          (22)
  #define RTL9310_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_MASK                                                            (0x3 << RTL9310_L3_HW_LU_KEY_CTRL_ENTRY_TYPE_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET                                                           (21)
  #define RTL9310_L3_HW_LU_KEY_CTRL_IPMC_TYPE_MASK                                                             (0x1 << RTL9310_L3_HW_LU_KEY_CTRL_IPMC_TYPE_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_VRF_OFFSET                                                                 (13)
  #define RTL9310_L3_HW_LU_KEY_CTRL_VRF_MASK                                                                   (0xFF << RTL9310_L3_HW_LU_KEY_CTRL_VRF_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_MC_KEY_SEL_OFFSET                                                          (12)
  #define RTL9310_L3_HW_LU_KEY_CTRL_MC_KEY_SEL_MASK                                                            (0x1 << RTL9310_L3_HW_LU_KEY_CTRL_MC_KEY_SEL_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_CTRL_VID_INTF_ID_OFFSET                                                         (0)
  #define RTL9310_L3_HW_LU_KEY_CTRL_VID_INTF_ID_MASK                                                           (0xFFF << RTL9310_L3_HW_LU_KEY_CTRL_VID_INTF_ID_OFFSET)

#define RTL9310_L3_HW_LU_KEY_SIP_CTRL_ADDR                                                                     (0xF2A0)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP3_OFFSET                                                             (96)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP3_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP3_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP2_OFFSET                                                             (64)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP2_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP2_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP1_OFFSET                                                             (32)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP1_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP1_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP_OFFSET                                                              (0)
  #define RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP_MASK                                                                (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_SIP_CTRL_IP_OFFSET)

#define RTL9310_L3_HW_LU_KEY_DIP_CTRL_ADDR                                                                     (0xF2B0)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET                                                             (96)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP3_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP3_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET                                                             (64)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP2_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP2_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET                                                             (32)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP1_MASK                                                               (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP1_OFFSET)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET                                                              (0)
  #define RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP_MASK                                                                (0xFFFFFFFF << RTL9310_L3_HW_LU_KEY_DIP_CTRL_IP_OFFSET)

#define RTL9310_L3_HW_LU_CTRL_ADDR                                                                             (0xF2C0)
  #define RTL9310_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET                                                               (15)
  #define RTL9310_L3_HW_LU_CTRL_EXEC_TCAM_MASK                                                                 (0x1 << RTL9310_L3_HW_LU_CTRL_EXEC_TCAM_OFFSET)
  #define RTL9310_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET                                                             (14)
  #define RTL9310_L3_HW_LU_CTRL_RESULT_TCAM_MASK                                                               (0x1 << RTL9310_L3_HW_LU_CTRL_RESULT_TCAM_OFFSET)
  #define RTL9310_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET                                                          (0)
  #define RTL9310_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_MASK                                                            (0x3FFF << RTL9310_L3_HW_LU_CTRL_ENTRY_IDX_TCAM_OFFSET)

/*
 * Feature: Layer 3 Misc
 */
/*
 * Feature: IP Tunnel
 */
#define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_ADDR                                                                   (0xF2C4)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_FAIL_TRAP_OFFSET                                          (15)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_FAIL_TRAP_MASK                                            (0x3 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_FAIL_TRAP_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_CHK_OFFSET                                                (14)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_CHK_MASK                                                  (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6RD_DIP_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_FAIL_TRAP_OFFSET                                         (12)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_FAIL_TRAP_MASK                                           (0x3 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_FAIL_TRAP_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_CHK_OFFSET                                               (11)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_CHK_MASK                                                 (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_DIP_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_FAIL_TRAP_OFFSET                                         (9)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_FAIL_TRAP_MASK                                           (0x3 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_FAIL_TRAP_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_CHK_OFFSET                                               (8)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_CHK_MASK                                                 (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_6TO4_SIP_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_FAIL_TRAP_OFFSET                                       (6)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_FAIL_TRAP_MASK                                         (0x3 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_FAIL_TRAP_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_MAP_CHK_OFFSET                                         (5)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_MAP_CHK_MASK                                           (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_MAP_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_TYPE_CHK_OFFSET                                        (4)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_TYPE_CHK_MASK                                          (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_ISATAP_SIP_TYPE_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_FAIL_TRAP_OFFSET                                          (2)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_FAIL_TRAP_MASK                                            (0x3 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_FAIL_TRAP_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4MAP_CHK_OFFSET                                         (1)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4MAP_CHK_MASK                                           (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4MAP_CHK_OFFSET)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4CMPT_CHK_OFFSET                                        (0)
  #define RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4CMPT_CHK_MASK                                          (0x1 << RTL9310_TUNNEL_IP_ADDR_CHK_CTRL_TT_IP6_SIP_IP4CMPT_CHK_OFFSET)

#define RTL9310_TUNNEL_ROUTE_CTRL_ADDR                                                                         (0xF2C8)
  #define RTL9310_TUNNEL_ROUTE_CTRL_ROUTE_TO_TUNNEL_ACT_OFFSET                                                 (4)
  #define RTL9310_TUNNEL_ROUTE_CTRL_ROUTE_TO_TUNNEL_ACT_MASK                                                   (0x3 << RTL9310_TUNNEL_ROUTE_CTRL_ROUTE_TO_TUNNEL_ACT_OFFSET)
  #define RTL9310_TUNNEL_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET                                                        (2)
  #define RTL9310_TUNNEL_ROUTE_CTRL_TTL_FAIL_ACT_MASK                                                          (0x3 << RTL9310_TUNNEL_ROUTE_CTRL_TTL_FAIL_ACT_OFFSET)
  #define RTL9310_TUNNEL_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET                                                        (0)
  #define RTL9310_TUNNEL_ROUTE_CTRL_MTU_FAIL_ACT_MASK                                                          (0x3 << RTL9310_TUNNEL_ROUTE_CTRL_MTU_FAIL_ACT_OFFSET)

#define RTL9310_TUNNEL_IP_IDENTIFICATION_ADDR                                                                  (0x4F48)
  #define RTL9310_TUNNEL_IP_IDENTIFICATION_ID_OFFSET                                                           (0)
  #define RTL9310_TUNNEL_IP_IDENTIFICATION_ID_MASK                                                             (0xFFFF << RTL9310_TUNNEL_IP_IDENTIFICATION_ID_OFFSET)

#define RTL9310_TUNNEL_6RD_DOMAIN_ADDR(index)                                                                  (0xF2CC + (((index) * 12))) /* index: 0-1 */
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_HI_OFFSET                                                           (64)
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_HI_MASK                                                             (0xFFFFFFFF << RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_HI_OFFSET)
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LO_OFFSET                                                           (33)
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LO_MASK                                                             (0x7FFFFFFF << RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LO_OFFSET)
  #define RTL9310_TUNNEL_6RD_DOMAIN_IPV4_MASK_LEN_OFFSET                                                       (6)
  #define RTL9310_TUNNEL_6RD_DOMAIN_IPV4_MASK_LEN_MASK                                                         (0x1F << RTL9310_TUNNEL_6RD_DOMAIN_IPV4_MASK_LEN_OFFSET)
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LEN_OFFSET                                                          (0)
  #define RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LEN_MASK                                                            (0x3F << RTL9310_TUNNEL_6RD_DOMAIN_PREFIX_LEN_OFFSET)

#define RTL9310_TUNNEL_QOS_PROFILE_ADDR(index)                                                                 (0x100 + (((index) << 2))) /* index: 0-63 */
  #define RTL9310_TUNNEL_QOS_PROFILE_OPRI_OFFSET                                                               (15)
  #define RTL9310_TUNNEL_QOS_PROFILE_OPRI_MASK                                                                 (0x7 << RTL9310_TUNNEL_QOS_PROFILE_OPRI_OFFSET)
  #define RTL9310_TUNNEL_QOS_PROFILE_OPRI_SRC_OFFSET                                                           (13)
  #define RTL9310_TUNNEL_QOS_PROFILE_OPRI_SRC_MASK                                                             (0x3 << RTL9310_TUNNEL_QOS_PROFILE_OPRI_SRC_OFFSET)
  #define RTL9310_TUNNEL_QOS_PROFILE_IPRI_OFFSET                                                               (10)
  #define RTL9310_TUNNEL_QOS_PROFILE_IPRI_MASK                                                                 (0x7 << RTL9310_TUNNEL_QOS_PROFILE_IPRI_OFFSET)
  #define RTL9310_TUNNEL_QOS_PROFILE_IPRI_SRC_OFFSET                                                           (8)
  #define RTL9310_TUNNEL_QOS_PROFILE_IPRI_SRC_MASK                                                             (0x3 << RTL9310_TUNNEL_QOS_PROFILE_IPRI_SRC_OFFSET)
  #define RTL9310_TUNNEL_QOS_PROFILE_DSCP_OFFSET                                                               (2)
  #define RTL9310_TUNNEL_QOS_PROFILE_DSCP_MASK                                                                 (0x3F << RTL9310_TUNNEL_QOS_PROFILE_DSCP_OFFSET)
  #define RTL9310_TUNNEL_QOS_PROFILE_DSCP_SRC_OFFSET                                                           (0)
  #define RTL9310_TUNNEL_QOS_PROFILE_DSCP_SRC_MASK                                                             (0x3 << RTL9310_TUNNEL_QOS_PROFILE_DSCP_SRC_OFFSET)

#define RTL9310_TUNNEL_VXLAN_CTRL_ADDR                                                                         (0x528)
  #define RTL9310_TUNNEL_VXLAN_CTRL_UDP_SPORT_PARSE_EN_OFFSET                                                  (16)
  #define RTL9310_TUNNEL_VXLAN_CTRL_UDP_SPORT_PARSE_EN_MASK                                                    (0x1 << RTL9310_TUNNEL_VXLAN_CTRL_UDP_SPORT_PARSE_EN_OFFSET)
  #define RTL9310_TUNNEL_VXLAN_CTRL_UDP_PORT_OFFSET                                                            (0)
  #define RTL9310_TUNNEL_VXLAN_CTRL_UDP_PORT_MASK                                                              (0xFFFF << RTL9310_TUNNEL_VXLAN_CTRL_UDP_PORT_OFFSET)

/*
 * Feature: MPLS/VPLS
 */
#define RTL9310_MPLS_GLB_CTRL_ADDR                                                                             (0xF2E4)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_0_15_ACT_OFFSET                                                          (5)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_0_15_ACT_MASK                                                            (0x1 << RTL9310_MPLS_GLB_CTRL_LABEL_0_15_ACT_OFFSET)
  #define RTL9310_MPLS_GLB_CTRL_TTL_FAIL_OFFSET                                                                (4)
  #define RTL9310_MPLS_GLB_CTRL_TTL_FAIL_MASK                                                                  (0x1 << RTL9310_MPLS_GLB_CTRL_TTL_FAIL_OFFSET)
  #define RTL9310_MPLS_GLB_CTRL_HASH_SEL_OFFSET                                                                (3)
  #define RTL9310_MPLS_GLB_CTRL_HASH_SEL_MASK                                                                  (0x1 << RTL9310_MPLS_GLB_CTRL_HASH_SEL_OFFSET)
  #define RTL9310_MPLS_GLB_CTRL_CPU_SEL_OFFSET                                                                 (2)
  #define RTL9310_MPLS_GLB_CTRL_CPU_SEL_MASK                                                                   (0x1 << RTL9310_MPLS_GLB_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_NUM_EXCEED_OFFSET                                                        (1)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_NUM_EXCEED_MASK                                                          (0x1 << RTL9310_MPLS_GLB_CTRL_LABEL_NUM_EXCEED_OFFSET)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_UNKW_OFFSET                                                              (0)
  #define RTL9310_MPLS_GLB_CTRL_LABEL_UNKW_MASK                                                                (0x1 << RTL9310_MPLS_GLB_CTRL_LABEL_UNKW_OFFSET)

#define RTL9310_MPLS_PARSE_CTRL_ADDR                                                                           (0x52C)
  #define RTL9310_MPLS_PARSE_CTRL_CTRL_WORD_EN_OFFSET                                                          (0)
  #define RTL9310_MPLS_PARSE_CTRL_CTRL_WORD_EN_MASK                                                            (0x1 << RTL9310_MPLS_PARSE_CTRL_CTRL_WORD_EN_OFFSET)

#define RTL9310_MPLS_ENCAP_CTRL_ADDR                                                                           (0x4F4C)
  #define RTL9310_MPLS_ENCAP_CTRL_CTRL_WORD_ADD_OFFSET                                                         (0)
  #define RTL9310_MPLS_ENCAP_CTRL_CTRL_WORD_ADD_MASK                                                           (0x1 << RTL9310_MPLS_ENCAP_CTRL_CTRL_WORD_ADD_OFFSET)

#define RTL9310_MPLS_DPINTPRI2TC_CTRL_ADDR(index1, index2)                                                     (0x4F50 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL9310_MPLS_DPINTPRI2TC_CTRL_TC_OFFSET(index2)                                                      ((index2 & 0x7) * 3)
  #define RTL9310_MPLS_DPINTPRI2TC_CTRL_TC_MASK(index2)                                                        (0x7 << RTL9310_MPLS_DPINTPRI2TC_CTRL_TC_OFFSET(index2))

/*
 * Feature: MIB Control
 */
#define RTL9310_STAT_RST_ADDR                                                                                  (0x7EF4)
  #define RTL9310_STAT_RST_RST_MIB_VAL_OFFSET                                                                  (1)
  #define RTL9310_STAT_RST_RST_MIB_VAL_MASK                                                                    (0x1 << RTL9310_STAT_RST_RST_MIB_VAL_OFFSET)
  #define RTL9310_STAT_RST_RST_GLB_MIB_OFFSET                                                                  (0)
  #define RTL9310_STAT_RST_RST_GLB_MIB_MASK                                                                    (0x1 << RTL9310_STAT_RST_RST_GLB_MIB_OFFSET)

#define RTL9310_STAT_PORT_RST_ADDR                                                                             (0x7EF8)
  #define RTL9310_STAT_PORT_RST_RST_PORT_FLAG_OFFSET                                                           (6)
  #define RTL9310_STAT_PORT_RST_RST_PORT_FLAG_MASK                                                             (0x1 << RTL9310_STAT_PORT_RST_RST_PORT_FLAG_OFFSET)
  #define RTL9310_STAT_PORT_RST_RST_PORT_MIB_OFFSET                                                            (0)
  #define RTL9310_STAT_PORT_RST_RST_PORT_MIB_MASK                                                              (0x3F << RTL9310_STAT_PORT_RST_RST_PORT_MIB_OFFSET)

#define RTL9310_STAT_CTRL_ADDR                                                                                 (0x5720)
  #define RTL9310_STAT_CTRL_TX_MULTIPKT_CNT_PAUSE_OFFSET                                                       (4)
  #define RTL9310_STAT_CTRL_TX_MULTIPKT_CNT_PAUSE_MASK                                                         (0x1 << RTL9310_STAT_CTRL_TX_MULTIPKT_CNT_PAUSE_OFFSET)
  #define RTL9310_STAT_CTRL_TX_STACK_CNT_HDR_OFFSET                                                            (3)
  #define RTL9310_STAT_CTRL_TX_STACK_CNT_HDR_MASK                                                              (0x1 << RTL9310_STAT_CTRL_TX_STACK_CNT_HDR_OFFSET)
  #define RTL9310_STAT_CTRL_RX_STACK_CNT_HDR_OFFSET                                                            (2)
  #define RTL9310_STAT_CTRL_RX_STACK_CNT_HDR_MASK                                                              (0x1 << RTL9310_STAT_CTRL_RX_STACK_CNT_HDR_OFFSET)
  #define RTL9310_STAT_CTRL_TX_CNT_TAG_OFFSET                                                                  (1)
  #define RTL9310_STAT_CTRL_TX_CNT_TAG_MASK                                                                    (0x1 << RTL9310_STAT_CTRL_TX_CNT_TAG_OFFSET)
  #define RTL9310_STAT_CTRL_RX_CNT_TAG_OFFSET                                                                  (0)
  #define RTL9310_STAT_CTRL_RX_CNT_TAG_MASK                                                                    (0x1 << RTL9310_STAT_CTRL_RX_CNT_TAG_OFFSET)

#define RTL9310_STAT_CNT_SET1_CTRL_ADDR                                                                        (0x5724)
  #define RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET                                                   (16)
  #define RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_MASK                                                     (0x3FFF << RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MAX_OFFSET)
  #define RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET                                                   (0)
  #define RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_MASK                                                     (0x3FFF << RTL9310_STAT_CNT_SET1_CTRL_CNT_SET1_LEN_MIN_OFFSET)

#define RTL9310_STAT_CNT_SET0_CTRL_ADDR                                                                        (0x5728)
  #define RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET                                                   (16)
  #define RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_MASK                                                     (0x3FFF << RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MAX_OFFSET)
  #define RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET                                                   (0)
  #define RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_MASK                                                     (0x3FFF << RTL9310_STAT_CNT_SET0_CTRL_CNT_SET0_LEN_MIN_OFFSET)

#define RTL9310_CFG_DMY_MIB_0_ADDR                                                                             (0x7EFC)
  #define RTL9310_CFG_DMY_MIB_0_CFG_DMY_0_OFFSET                                                               (0)
  #define RTL9310_CFG_DMY_MIB_0_CFG_DMY_0_MASK                                                                 (0xFFFFFFFF << RTL9310_CFG_DMY_MIB_0_CFG_DMY_0_OFFSET)

#define RTL9310_CFG_DMY_MIB_1_ADDR                                                                             (0x7F00)
  #define RTL9310_CFG_DMY_MIB_1_CFG_DMY_1_OFFSET                                                               (0)
  #define RTL9310_CFG_DMY_MIB_1_CFG_DMY_1_MASK                                                                 (0xFFFFFFFF << RTL9310_CFG_DMY_MIB_1_CFG_DMY_1_OFFSET)

#define RTL9310_CFG_DMY_MIB_2_ADDR                                                                             (0x7F04)
  #define RTL9310_CFG_DMY_MIB_2_CFG_DMY_2_OFFSET                                                               (0)
  #define RTL9310_CFG_DMY_MIB_2_CFG_DMY_2_MASK                                                                 (0xFFFFFFFF << RTL9310_CFG_DMY_MIB_2_CFG_DMY_2_OFFSET)

#define RTL9310_CFG_DMY_MIB_3_ADDR                                                                             (0x7F08)
  #define RTL9310_CFG_DMY_MIB_3_CFG_DMY_3_OFFSET                                                               (0)
  #define RTL9310_CFG_DMY_MIB_3_CFG_DMY_3_MASK                                                                 (0xFFFFFFFF << RTL9310_CFG_DMY_MIB_3_CFG_DMY_3_OFFSET)

#define RTL9310_CFG_DMY_MIB_4_ADDR                                                                             (0x7F0C)
  #define RTL9310_CFG_DMY_MIB_4_CFG_DMY_4_OFFSET                                                               (0)
  #define RTL9310_CFG_DMY_MIB_4_CFG_DMY_4_MASK                                                                 (0xFFFFFFFF << RTL9310_CFG_DMY_MIB_4_CFG_DMY_4_OFFSET)

#define RTL9310_STAT_SRAM_CTRL_ADDR                                                                            (0x7F10)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS2_OFFSET                                                                (22)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS2_MASK                                                                  (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_LS2_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS1_OFFSET                                                                (21)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS1_MASK                                                                  (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_LS1_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS0_OFFSET                                                                (20)
  #define RTL9310_STAT_SRAM_CTRL_MEM_LS0_MASK                                                                  (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_LS0_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM2_OFFSET                                                                (16)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM2_MASK                                                                  (0xF << RTL9310_STAT_SRAM_CTRL_MEM_RM2_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM1_OFFSET                                                                (12)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM1_MASK                                                                  (0xF << RTL9310_STAT_SRAM_CTRL_MEM_RM1_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM0_OFFSET                                                                (8)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RM0_MASK                                                                  (0xF << RTL9310_STAT_SRAM_CTRL_MEM_RM0_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME2_OFFSET                                                               (5)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME2_MASK                                                                 (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_RME2_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME1_OFFSET                                                               (4)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME1_MASK                                                                 (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_RME1_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME0_OFFSET                                                               (3)
  #define RTL9310_STAT_SRAM_CTRL_MEM_RME0_MASK                                                                 (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_RME0_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST2_OFFSET                                                              (2)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST2_MASK                                                                (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_TEST2_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST1_OFFSET                                                              (1)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST1_MASK                                                                (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_TEST1_OFFSET)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST0_OFFSET                                                              (0)
  #define RTL9310_STAT_SRAM_CTRL_MEM_TEST0_MASK                                                                (0x1 << RTL9310_STAT_SRAM_CTRL_MEM_TEST0_OFFSET)

/*
 * Feature: MIB Counter
 */
#define RTL9310_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_ADDR                                                   (0x7F14)
  #define RTL9310_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET                   (0)
  #define RTL9310_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_MASK                     (0xFFFFFFFF << RTL9310_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_dot1dTpLearnedEntryDiscards_OFFSET)

/*
 * Feature: Flow-based Counter
 */
/*
 * Feature: Private Counter
 */
/*
 * Feature: Debug Counter
 */
#define RTL9310_STAT_PRVTE_DBG_CNTR0_ADDR                                                                      (0xD800)
  #define RTL9310_STAT_PRVTE_DBG_CNTR0_REASON_0_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR0_REASON_0_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR0_REASON_0_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR1_ADDR                                                                      (0xD804)
  #define RTL9310_STAT_PRVTE_DBG_CNTR1_REASON_1_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR1_REASON_1_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR1_REASON_1_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR2_ADDR                                                                      (0xD808)
  #define RTL9310_STAT_PRVTE_DBG_CNTR2_REASON_2_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR2_REASON_2_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR2_REASON_2_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR3_ADDR                                                                      (0xD80C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR3_REASON_3_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR3_REASON_3_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR3_REASON_3_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR4_ADDR                                                                      (0xD810)
  #define RTL9310_STAT_PRVTE_DBG_CNTR4_REASON_4_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR4_REASON_4_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR4_REASON_4_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR5_ADDR                                                                      (0xD814)
  #define RTL9310_STAT_PRVTE_DBG_CNTR5_REASON_5_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR5_REASON_5_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR5_REASON_5_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR6_ADDR                                                                      (0xD818)
  #define RTL9310_STAT_PRVTE_DBG_CNTR6_REASON_6_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR6_REASON_6_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR6_REASON_6_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR7_ADDR                                                                      (0xD81C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR7_REASON_7_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR7_REASON_7_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR7_REASON_7_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR8_ADDR                                                                      (0xD820)
  #define RTL9310_STAT_PRVTE_DBG_CNTR8_REASON_8_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR8_REASON_8_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR8_REASON_8_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR9_ADDR                                                                      (0xD824)
  #define RTL9310_STAT_PRVTE_DBG_CNTR9_REASON_9_OFFSET                                                         (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR9_REASON_9_MASK                                                           (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR9_REASON_9_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR10_ADDR                                                                     (0xD828)
  #define RTL9310_STAT_PRVTE_DBG_CNTR10_REASON_10_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR10_REASON_10_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR10_REASON_10_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR11_ADDR                                                                     (0xD82C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR11_REASON_11_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR11_REASON_11_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR11_REASON_11_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR12_ADDR                                                                     (0xD830)
  #define RTL9310_STAT_PRVTE_DBG_CNTR12_REASON_12_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR12_REASON_12_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR12_REASON_12_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR13_ADDR                                                                     (0xD834)
  #define RTL9310_STAT_PRVTE_DBG_CNTR13_REASON_13_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR13_REASON_13_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR13_REASON_13_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR14_ADDR                                                                     (0xD838)
  #define RTL9310_STAT_PRVTE_DBG_CNTR14_REASON_14_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR14_REASON_14_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR14_REASON_14_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR15_ADDR                                                                     (0xD83C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR15_REASON_15_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR15_REASON_15_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR15_REASON_15_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR16_ADDR                                                                     (0xD840)
  #define RTL9310_STAT_PRVTE_DBG_CNTR16_REASON_16_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR16_REASON_16_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR16_REASON_16_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR17_ADDR                                                                     (0xD844)
  #define RTL9310_STAT_PRVTE_DBG_CNTR17_REASON_17_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR17_REASON_17_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR17_REASON_17_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR18_ADDR                                                                     (0xD848)
  #define RTL9310_STAT_PRVTE_DBG_CNTR18_REASON_18_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR18_REASON_18_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR18_REASON_18_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR19_ADDR                                                                     (0xD84C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR19_REASON_19_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR19_REASON_19_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR19_REASON_19_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR20_ADDR                                                                     (0xD850)
  #define RTL9310_STAT_PRVTE_DBG_CNTR20_REASON_20_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR20_REASON_20_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR20_REASON_20_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR21_ADDR                                                                     (0xD854)
  #define RTL9310_STAT_PRVTE_DBG_CNTR21_REASON_21_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR21_REASON_21_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR21_REASON_21_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR22_ADDR                                                                     (0xD858)
  #define RTL9310_STAT_PRVTE_DBG_CNTR22_REASON_22_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR22_REASON_22_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR22_REASON_22_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR23_ADDR                                                                     (0xD85C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR23_REASON_23_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR23_REASON_23_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR23_REASON_23_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR24_ADDR                                                                     (0xD860)
  #define RTL9310_STAT_PRVTE_DBG_CNTR24_REASON_24_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR24_REASON_24_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR24_REASON_24_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR25_ADDR                                                                     (0xD864)
  #define RTL9310_STAT_PRVTE_DBG_CNTR25_REASON_25_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR25_REASON_25_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR25_REASON_25_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR26_ADDR                                                                     (0xD868)
  #define RTL9310_STAT_PRVTE_DBG_CNTR26_REASON_26_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR26_REASON_26_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR26_REASON_26_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR27_ADDR                                                                     (0xD86C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR27_REASON_27_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR27_REASON_27_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR27_REASON_27_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR28_ADDR                                                                     (0xD870)
  #define RTL9310_STAT_PRVTE_DBG_CNTR28_REASON_28_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR28_REASON_28_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR28_REASON_28_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR29_ADDR                                                                     (0xD874)
  #define RTL9310_STAT_PRVTE_DBG_CNTR29_REASON_29_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR29_REASON_29_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR29_REASON_29_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR30_ADDR                                                                     (0xD878)
  #define RTL9310_STAT_PRVTE_DBG_CNTR30_REASON_30_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR30_REASON_30_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR30_REASON_30_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR31_ADDR                                                                     (0xD87C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR31_REASON_31_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR31_REASON_31_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR31_REASON_31_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR32_ADDR                                                                     (0xD880)
  #define RTL9310_STAT_PRVTE_DBG_CNTR32_REASON_32_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR32_REASON_32_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR32_REASON_32_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR33_ADDR                                                                     (0xD884)
  #define RTL9310_STAT_PRVTE_DBG_CNTR33_REASON_33_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR33_REASON_33_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR33_REASON_33_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR34_ADDR                                                                     (0xD888)
  #define RTL9310_STAT_PRVTE_DBG_CNTR34_REASON_34_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR34_REASON_34_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR34_REASON_34_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR35_ADDR                                                                     (0xD88C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR35_REASON_35_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR35_REASON_35_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR35_REASON_35_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR36_ADDR                                                                     (0xD890)
  #define RTL9310_STAT_PRVTE_DBG_CNTR36_REASON_36_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR36_REASON_36_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR36_REASON_36_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR37_ADDR                                                                     (0xD894)
  #define RTL9310_STAT_PRVTE_DBG_CNTR37_REASON_37_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR37_REASON_37_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR37_REASON_37_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR38_ADDR                                                                     (0xD898)
  #define RTL9310_STAT_PRVTE_DBG_CNTR38_REASON_38_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR38_REASON_38_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR38_REASON_38_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR39_ADDR                                                                     (0xD89C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR39_REASON_39_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR39_REASON_39_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR39_REASON_39_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR40_ADDR                                                                     (0xD8A0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR40_REASON_40_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR40_REASON_40_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR40_REASON_40_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR41_ADDR                                                                     (0xD8A4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR41_REASON_41_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR41_REASON_41_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR41_REASON_41_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR42_ADDR                                                                     (0xD8A8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR42_REASON_42_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR42_REASON_42_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR42_REASON_42_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR43_ADDR                                                                     (0xD8AC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR43_REASON_43_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR43_REASON_43_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR43_REASON_43_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR44_ADDR                                                                     (0xD8B0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR44_REASON_44_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR44_REASON_44_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR44_REASON_44_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR45_ADDR                                                                     (0xD8B4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR45_REASON_45_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR45_REASON_45_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR45_REASON_45_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR46_ADDR                                                                     (0xD8B8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR46_REASON_46_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR46_REASON_46_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR46_REASON_46_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR47_ADDR                                                                     (0xD8BC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR47_REASON_47_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR47_REASON_47_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR47_REASON_47_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR48_ADDR                                                                     (0xD8C0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR48_REASON_48_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR48_REASON_48_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR48_REASON_48_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR49_ADDR                                                                     (0xD8C4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR49_REASON_49_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR49_REASON_49_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR49_REASON_49_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR50_ADDR                                                                     (0xD8C8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR50_REASON_50_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR50_REASON_50_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR50_REASON_50_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR51_ADDR                                                                     (0xD8CC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR51_REASON_51_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR51_REASON_51_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR51_REASON_51_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR52_ADDR                                                                     (0xD8D0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR52_REASON_52_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR52_REASON_52_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR52_REASON_52_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR53_ADDR                                                                     (0xD8D4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR53_REASON_53_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR53_REASON_53_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR53_REASON_53_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR54_ADDR                                                                     (0xD8D8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR54_REASON_54_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR54_REASON_54_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR54_REASON_54_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR55_ADDR                                                                     (0xD8DC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR55_REASON_55_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR55_REASON_55_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR55_REASON_55_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR56_ADDR                                                                     (0xD8E0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR56_REASON_56_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR56_REASON_56_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR56_REASON_56_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR57_ADDR                                                                     (0xD8E4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR57_REASON_57_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR57_REASON_57_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR57_REASON_57_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR58_ADDR                                                                     (0xD8E8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR58_REASON_58_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR58_REASON_58_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR58_REASON_58_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR59_ADDR                                                                     (0xD8EC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR59_REASON_59_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR59_REASON_59_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR59_REASON_59_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR60_ADDR                                                                     (0xD8F0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR60_REASON_60_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR60_REASON_60_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR60_REASON_60_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR61_ADDR                                                                     (0xD8F4)
  #define RTL9310_STAT_PRVTE_DBG_CNTR61_REASON_61_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR61_REASON_61_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR61_REASON_61_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR62_ADDR                                                                     (0xD8F8)
  #define RTL9310_STAT_PRVTE_DBG_CNTR62_REASON_62_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR62_REASON_62_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR62_REASON_62_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR63_ADDR                                                                     (0xD8FC)
  #define RTL9310_STAT_PRVTE_DBG_CNTR63_REASON_63_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR63_REASON_63_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR63_REASON_63_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR64_ADDR                                                                     (0xD900)
  #define RTL9310_STAT_PRVTE_DBG_CNTR64_REASON_64_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR64_REASON_64_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR64_REASON_64_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR65_ADDR                                                                     (0xD904)
  #define RTL9310_STAT_PRVTE_DBG_CNTR65_REASON_65_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR65_REASON_65_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR65_REASON_65_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR66_ADDR                                                                     (0xD908)
  #define RTL9310_STAT_PRVTE_DBG_CNTR66_REASON_66_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR66_REASON_66_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR66_REASON_66_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR67_ADDR                                                                     (0xD90C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR67_REASON_67_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR67_REASON_67_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR67_REASON_67_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR68_ADDR                                                                     (0xD910)
  #define RTL9310_STAT_PRVTE_DBG_CNTR68_REASON_68_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR68_REASON_68_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR68_REASON_68_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR69_ADDR                                                                     (0xD914)
  #define RTL9310_STAT_PRVTE_DBG_CNTR69_REASON_69_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR69_REASON_69_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR69_REASON_69_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR70_ADDR                                                                     (0xD918)
  #define RTL9310_STAT_PRVTE_DBG_CNTR70_REASON_70_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR70_REASON_70_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR70_REASON_70_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR71_ADDR                                                                     (0xD91C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR71_REASON_71_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR71_REASON_71_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR71_REASON_71_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR72_ADDR                                                                     (0xD920)
  #define RTL9310_STAT_PRVTE_DBG_CNTR72_REASON_72_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR72_REASON_72_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR72_REASON_72_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR73_ADDR                                                                     (0xD924)
  #define RTL9310_STAT_PRVTE_DBG_CNTR73_REASON_73_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR73_REASON_73_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR73_REASON_73_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR74_ADDR                                                                     (0xD928)
  #define RTL9310_STAT_PRVTE_DBG_CNTR74_REASON_74_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR74_REASON_74_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR74_REASON_74_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR75_ADDR                                                                     (0xD92C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR75_REASON_75_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR75_REASON_75_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR75_REASON_75_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR76_ADDR                                                                     (0xD930)
  #define RTL9310_STAT_PRVTE_DBG_CNTR76_REASON_76_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR76_REASON_76_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR76_REASON_76_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR77_ADDR                                                                     (0xD934)
  #define RTL9310_STAT_PRVTE_DBG_CNTR77_REASON_77_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR77_REASON_77_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR77_REASON_77_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR78_ADDR                                                                     (0xD938)
  #define RTL9310_STAT_PRVTE_DBG_CNTR78_REASON_78_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR78_REASON_78_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR78_REASON_78_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR79_ADDR                                                                     (0xD93C)
  #define RTL9310_STAT_PRVTE_DBG_CNTR79_REASON_79_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR79_REASON_79_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR79_REASON_79_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_CNTR80_ADDR                                                                     (0xD940)
  #define RTL9310_STAT_PRVTE_DBG_CNTR80_REASON_80_OFFSET                                                       (0)
  #define RTL9310_STAT_PRVTE_DBG_CNTR80_REASON_80_MASK                                                         (0xFFFF << RTL9310_STAT_PRVTE_DBG_CNTR80_REASON_80_OFFSET)

/*
 * Feature: Mirroring
 */
#define RTL9310_MIR_CTRL_ADDR(index)                                                                           (0xAF00 + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_MIR_CTRL_MTP_DEV_OFFSET                                                                      (15)
  #define RTL9310_MIR_CTRL_MTP_DEV_MASK                                                                        (0xF << RTL9310_MIR_CTRL_MTP_DEV_OFFSET)
  #define RTL9310_MIR_CTRL_MTP_PORT_OFFSET                                                                     (9)
  #define RTL9310_MIR_CTRL_MTP_PORT_MASK                                                                       (0x3F << RTL9310_MIR_CTRL_MTP_PORT_OFFSET)
  #define RTL9310_MIR_CTRL_MTP_IS_TRK_OFFSET                                                                   (8)
  #define RTL9310_MIR_CTRL_MTP_IS_TRK_MASK                                                                     (0x1 << RTL9310_MIR_CTRL_MTP_IS_TRK_OFFSET)
  #define RTL9310_MIR_CTRL_TRAFFIC_SEL_OFFSET                                                                  (7)
  #define RTL9310_MIR_CTRL_TRAFFIC_SEL_MASK                                                                    (0x1 << RTL9310_MIR_CTRL_TRAFFIC_SEL_OFFSET)
  #define RTL9310_MIR_CTRL_MTP_TX_ISO_OFFSET                                                                   (6)
  #define RTL9310_MIR_CTRL_MTP_TX_ISO_MASK                                                                     (0x1 << RTL9310_MIR_CTRL_MTP_TX_ISO_OFFSET)
  #define RTL9310_MIR_CTRL_MIR_MODE_OFFSET                                                                     (5)
  #define RTL9310_MIR_CTRL_MIR_MODE_MASK                                                                       (0x1 << RTL9310_MIR_CTRL_MIR_MODE_OFFSET)
  #define RTL9310_MIR_CTRL_MIR_RX_TX_SEL_OFFSET                                                                (4)
  #define RTL9310_MIR_CTRL_MIR_RX_TX_SEL_MASK                                                                  (0x1 << RTL9310_MIR_CTRL_MIR_RX_TX_SEL_OFFSET)
  #define RTL9310_MIR_CTRL_MTP_SELF_FLTER_OFFSET                                                               (3)
  #define RTL9310_MIR_CTRL_MTP_SELF_FLTER_MASK                                                                 (0x1 << RTL9310_MIR_CTRL_MTP_SELF_FLTER_OFFSET)
  #define RTL9310_MIR_CTRL_MIR_OP_OFFSET                                                                       (2)
  #define RTL9310_MIR_CTRL_MIR_OP_MASK                                                                         (0x1 << RTL9310_MIR_CTRL_MIR_OP_OFFSET)
  #define RTL9310_MIR_CTRL_MIR_TYPE_OFFSET                                                                     (0)
  #define RTL9310_MIR_CTRL_MIR_TYPE_MASK                                                                       (0x3 << RTL9310_MIR_CTRL_MIR_TYPE_OFFSET)

#define RTL9310_MIR_SPM_CTRL_ADDR(index)                                                                       (0xAF10 + (((index) << 3))) /* index: 0-3 */
  #define RTL9310_MIR_SPM_CTRL_SPM_56_32_OFFSET                                                                (32)
  #define RTL9310_MIR_SPM_CTRL_SPM_56_32_MASK                                                                  (0x1FFFFFF << RTL9310_MIR_SPM_CTRL_SPM_56_32_OFFSET)
  #define RTL9310_MIR_SPM_CTRL_SPM_31_0_OFFSET                                                                 (0)
  #define RTL9310_MIR_SPM_CTRL_SPM_31_0_MASK                                                                   (0xFFFFFFFF << RTL9310_MIR_SPM_CTRL_SPM_31_0_OFFSET)

#define RTL9310_MIR_DPM_CTRL_ADDR(index)                                                                       (0xAF30 + (((index) << 3))) /* index: 0-3 */
  #define RTL9310_MIR_DPM_CTRL_DPM_56_32_OFFSET                                                                (32)
  #define RTL9310_MIR_DPM_CTRL_DPM_56_32_MASK                                                                  (0x1FFFFFF << RTL9310_MIR_DPM_CTRL_DPM_56_32_OFFSET)
  #define RTL9310_MIR_DPM_CTRL_DPM_31_0_OFFSET                                                                 (0)
  #define RTL9310_MIR_DPM_CTRL_DPM_31_0_MASK                                                                   (0xFFFFFFFF << RTL9310_MIR_DPM_CTRL_DPM_31_0_OFFSET)

#define RTL9310_MIR_SAMPLE_RATE_CTRL_ADDR(index)                                                               (0xAF50 + (((index >> 1) << 2))) /* index: 0-3 */
  #define RTL9310_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index)                                               ((index & 0x1) << 4)
  #define RTL9310_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_MASK(index)                                                 (0xFFFF << RTL9310_MIR_SAMPLE_RATE_CTRL_SAMPLE_RATE_OFFSET(index))

#define RTL9310_MIR_QID_CTRL_ADDR                                                                              (0xAF58)
  #define RTL9310_MIR_QID_CTRL_MIR_QID_OFFSET                                                                  (1)
  #define RTL9310_MIR_QID_CTRL_MIR_QID_MASK                                                                    (0x7 << RTL9310_MIR_QID_CTRL_MIR_QID_OFFSET)
  #define RTL9310_MIR_QID_CTRL_MIR_QID_EN_OFFSET                                                               (0)
  #define RTL9310_MIR_QID_CTRL_MIR_QID_EN_MASK                                                                 (0x1 << RTL9310_MIR_QID_CTRL_MIR_QID_EN_OFFSET)

/*
 * Feature: RSPAN
 */
#define RTL9310_MIR_RSPAN_VLAN_CTRL_ADDR(index)                                                                (0x1410 + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET                                                    (16)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_MASK                                                      (0xFFFF << RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_TPID_OFFSET)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET                                                     (13)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_MASK                                                       (0x7 << RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_PRI_OFFSET)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET                                                     (12)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_MASK                                                       (0x1 << RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_CFI_OFFSET)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET                                                     (0)
  #define RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_MASK                                                       (0xFFF << RTL9310_MIR_RSPAN_VLAN_CTRL_RSPAN_TAG_VID_OFFSET)

#define RTL9310_MIR_RSPAN_TX_CTRL_ADDR(index)                                                                  (0x1420 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9310_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index)                                             (index % 0x4)
  #define RTL9310_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_MASK(index)                                               (0x1 << RTL9310_MIR_RSPAN_TX_CTRL_RSPAN_TX_TAG_ADD_OFFSET(index))

#define RTL9310_MIR_RSPAN_RX_TAG_RM_CTRL_ADDR(index)                                                           (0xAF5C + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9310_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index)                                       (index % 0x4)
  #define RTL9310_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_MASK(index)                                         (0x1 << RTL9310_MIR_RSPAN_RX_TAG_RM_CTRL_RSPAN_RX_TAG_RM_OFFSET(index))

/*
 * Feature: sFlow
 */
#define RTL9310_SFLOW_CTRL_ADDR                                                                                (0x8400)
  #define RTL9310_SFLOW_CTRL_CPU_SEL_OFFSET                                                                    (1)
  #define RTL9310_SFLOW_CTRL_CPU_SEL_MASK                                                                      (0x1 << RTL9310_SFLOW_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_SFLOW_CTRL_SMPL_SEL_OFFSET                                                                   (0)
  #define RTL9310_SFLOW_CTRL_SMPL_SEL_MASK                                                                     (0x1 << RTL9310_SFLOW_CTRL_SMPL_SEL_OFFSET)

#define RTL9310_SFLOW_PORT_RATE_CTRL_ADDR(port)                                                                (0x8404 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET                                                         (16)
  #define RTL9310_SFLOW_PORT_RATE_CTRL_EGR_RATE_MASK                                                           (0xFFFF << RTL9310_SFLOW_PORT_RATE_CTRL_EGR_RATE_OFFSET)
  #define RTL9310_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET                                                         (0)
  #define RTL9310_SFLOW_PORT_RATE_CTRL_IGR_RATE_MASK                                                           (0xFFFF << RTL9310_SFLOW_PORT_RATE_CTRL_IGR_RATE_OFFSET)

/*
 * Feature: PIE
 */
#define RTL9310_PIE_BLK_LOOKUP_CTRL_ADDR(index)                                                                (0x4180 + (((index >> 5) << 2))) /* index: 0-31 */
  #define RTL9310_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index)                                                  (index % 0x20)
  #define RTL9310_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_MASK(index)                                                    (0x1 << RTL9310_PIE_BLK_LOOKUP_CTRL_LOOKUP_EN_OFFSET(index))

#define RTL9310_PIE_BLK_PHASE_CTRL_ADDR(index)                                                                 (0x4184 + (((index / 10) << 2))) /* index: 0-31 */
  #define RTL9310_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index)                                                       ((index % 0xA) * 3)
  #define RTL9310_PIE_BLK_PHASE_CTRL_PHASE_MASK(index)                                                         (0x7 << RTL9310_PIE_BLK_PHASE_CTRL_PHASE_OFFSET(index))

#define RTL9310_PIE_BLK_GROUP_CTRL_ADDR(index)                                                                 (0x4194 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_PIE_BLK_GROUP_CTRL_GRP_ID_OFFSET                                                             (5)
  #define RTL9310_PIE_BLK_GROUP_CTRL_GRP_ID_MASK                                                               (0xF << RTL9310_PIE_BLK_GROUP_CTRL_GRP_ID_OFFSET)
  #define RTL9310_PIE_BLK_GROUP_CTRL_LOGIC_ID_OFFSET                                                           (0)
  #define RTL9310_PIE_BLK_GROUP_CTRL_LOGIC_ID_MASK                                                             (0x1F << RTL9310_PIE_BLK_GROUP_CTRL_LOGIC_ID_OFFSET)

#define RTL9310_PIE_BLK_TMPLTE_CTRL_ADDR(index)                                                                (0x4214 + (((index) << 2))) /* index: 0-31 */
  #define RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET                                                       (4)
  #define RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_MASK                                                         (0xF << RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE2_OFFSET)
  #define RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET                                                       (0)
  #define RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_MASK                                                         (0xF << RTL9310_PIE_BLK_TMPLTE_CTRL_BLK_TMPLTE1_OFFSET)

#define RTL9310_PIE_TMPLTE_CTRL_ADDR(index1, index2)                                                           (0x4294 + ((index1 - 5) * 12) + (((index2 / 5) << 2))) /* index1: 5-9, index2: 0-13 */
  #define RTL9310_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2)                                                  ((index2 % 0x5) * 6)
  #define RTL9310_PIE_TMPLTE_CTRL_TMPLTE_FIELD_MASK(index2)                                                    (0x3F << RTL9310_PIE_TMPLTE_CTRL_TMPLTE_FIELD_OFFSET(index2))

#define RTL9310_PIE_MV_CTRL_ADDR                                                                               (0x42D0)
  #define RTL9310_PIE_MV_CTRL_MV_TO_OFFSET                                                                     (13)
  #define RTL9310_PIE_MV_CTRL_MV_TO_MASK                                                                       (0xFFF << RTL9310_PIE_MV_CTRL_MV_TO_OFFSET)
  #define RTL9310_PIE_MV_CTRL_MV_FROM_OFFSET                                                                   (1)
  #define RTL9310_PIE_MV_CTRL_MV_FROM_MASK                                                                     (0xFFF << RTL9310_PIE_MV_CTRL_MV_FROM_OFFSET)
  #define RTL9310_PIE_MV_CTRL_MV_OFFSET                                                                        (0)
  #define RTL9310_PIE_MV_CTRL_MV_MASK                                                                          (0x1 << RTL9310_PIE_MV_CTRL_MV_OFFSET)

#define RTL9310_PIE_MV_LEN_CTRL_ADDR                                                                           (0x42D4)
  #define RTL9310_PIE_MV_LEN_CTRL_MV_LEN_OFFSET                                                                (0)
  #define RTL9310_PIE_MV_LEN_CTRL_MV_LEN_MASK                                                                  (0x1FFF << RTL9310_PIE_MV_LEN_CTRL_MV_LEN_OFFSET)

#define RTL9310_PIE_CLR_CTRL_ADDR                                                                              (0x42D8)
  #define RTL9310_PIE_CLR_CTRL_CLR_TO_OFFSET                                                                   (13)
  #define RTL9310_PIE_CLR_CTRL_CLR_TO_MASK                                                                     (0xFFF << RTL9310_PIE_CLR_CTRL_CLR_TO_OFFSET)
  #define RTL9310_PIE_CLR_CTRL_CLR_FROM_OFFSET                                                                 (1)
  #define RTL9310_PIE_CLR_CTRL_CLR_FROM_MASK                                                                   (0xFFF << RTL9310_PIE_CLR_CTRL_CLR_FROM_OFFSET)
  #define RTL9310_PIE_CLR_CTRL_CLR_OFFSET                                                                      (0)
  #define RTL9310_PIE_CLR_CTRL_CLR_MASK                                                                        (0x1 << RTL9310_PIE_CLR_CTRL_CLR_OFFSET)

#define RTL9310_PIE_CTRL_ADDR                                                                                  (0x42DC)
  #define RTL9310_PIE_CTRL_E_TMPLTE0_IOTAG_SEL_OFFSET                                                          (22)
  #define RTL9310_PIE_CTRL_E_TMPLTE0_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_E_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_E_TMPLTE1_IOTAG_SEL_OFFSET                                                          (20)
  #define RTL9310_PIE_CTRL_E_TMPLTE1_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_E_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_E_TMPLTE2_IOTAG_SEL_OFFSET                                                          (18)
  #define RTL9310_PIE_CTRL_E_TMPLTE2_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_E_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_E_TMPLTE4_IOTAG_SEL_OFFSET                                                          (16)
  #define RTL9310_PIE_CTRL_E_TMPLTE4_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_E_TMPLTE4_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_OFFSET                                                          (14)
  #define RTL9310_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_V_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_OFFSET                                                          (12)
  #define RTL9310_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_V_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_OFFSET                                                          (10)
  #define RTL9310_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_V_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_OFFSET                                                          (8)
  #define RTL9310_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_V_TMPLTE4_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_OFFSET                                                          (6)
  #define RTL9310_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_I_TMPLTE0_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_OFFSET                                                          (4)
  #define RTL9310_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_I_TMPLTE1_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_OFFSET                                                          (2)
  #define RTL9310_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_I_TMPLTE2_IOTAG_SEL_OFFSET)
  #define RTL9310_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_OFFSET                                                          (0)
  #define RTL9310_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_MASK                                                            (0x3 << RTL9310_PIE_CTRL_I_TMPLTE4_IOTAG_SEL_OFFSET)

#define RTL9310_PIE_TAG_CTRL_ADDR(index)                                                                       (0x42E0 + (((index / 10) << 2))) /* index: 0-9 */
  #define RTL9310_PIE_TAG_CTRL_V_TMPLTE_IOTAG_FMT_OFFSET(index)                                                (index % 0xA)
  #define RTL9310_PIE_TAG_CTRL_V_TMPLTE_IOTAG_FMT_MASK(index)                                                  (0x1 << RTL9310_PIE_TAG_CTRL_V_TMPLTE_IOTAG_FMT_OFFSET(index))

#define RTL9310_PIE_RULE_HIT_INDICATION_ADDR(index)                                                            (0x42E4 + (((index) << 2))) /* index: 0-127 */
  #define RTL9310_PIE_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET                                               (0)
  #define RTL9310_PIE_RULE_HIT_INDICATION_RULE_INDICATION_MASK                                                 (0xFFFFFFFF << RTL9310_PIE_RULE_HIT_INDICATION_RULE_INDICATION_OFFSET)

#define RTL9310_PIE_GLB_HIT_INDICATION_ADDR(index)                                                             (0x44E4 + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_PIE_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET                                                 (0)
  #define RTL9310_PIE_GLB_HIT_INDICATION_GLB_INDICATION_MASK                                                   (0xFFFFFFFF << RTL9310_PIE_GLB_HIT_INDICATION_GLB_INDICATION_OFFSET)

#define RTL9310_PIE_MISC_ADDR                                                                                  (0x44F4)
  #define RTL9310_PIE_MISC_INTF_SEL_OFFSET                                                                     (2)
  #define RTL9310_PIE_MISC_INTF_SEL_MASK                                                                       (0x1 << RTL9310_PIE_MISC_INTF_SEL_OFFSET)
  #define RTL9310_PIE_MISC_DP_SEL_OFFSET                                                                       (1)
  #define RTL9310_PIE_MISC_DP_SEL_MASK                                                                         (0x1 << RTL9310_PIE_MISC_DP_SEL_OFFSET)
  #define RTL9310_PIE_MISC_ARP_MAC_CTRL_OFFSET                                                                 (0)
  #define RTL9310_PIE_MISC_ARP_MAC_CTRL_MASK                                                                   (0x1 << RTL9310_PIE_MISC_ARP_MAC_CTRL_OFFSET)

#define RTL9310_PIE_FIELD_SELTOR_CTRL_ADDR(index)                                                              (0x530 + (((index) << 2))) /* index: 0-13 */
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_PAYLOAD_SEL_OFFSET                                                     (10)
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_PAYLOAD_SEL_MASK                                                       (0x1 << RTL9310_PIE_FIELD_SELTOR_CTRL_PAYLOAD_SEL_OFFSET)
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_OFFSET_OFFSET                                                          (3)
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_OFFSET_MASK                                                            (0x7F << RTL9310_PIE_FIELD_SELTOR_CTRL_OFFSET_OFFSET)
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_FMT_OFFSET                                                             (0)
  #define RTL9310_PIE_FIELD_SELTOR_CTRL_FMT_MASK                                                               (0x7 << RTL9310_PIE_FIELD_SELTOR_CTRL_FMT_OFFSET)

#define RTL9310_PIE_ENCAP_CTRL_ADDR                                                                            (0x4F5C)
  #define RTL9310_PIE_ENCAP_CTRL_EGR_MIR_SFLOW_BYPASS_POST_OFFSET                                              (0)
  #define RTL9310_PIE_ENCAP_CTRL_EGR_MIR_SFLOW_BYPASS_POST_MASK                                                (0x1 << RTL9310_PIE_ENCAP_CTRL_EGR_MIR_SFLOW_BYPASS_POST_OFFSET)

#define RTL9310_PIE_MISC2_ADDR                                                                                 (0x8008)
  #define RTL9310_PIE_MISC2_FILTER_8021BR_EN_OFFSET                                                            (0)
  #define RTL9310_PIE_MISC2_FILTER_8021BR_EN_MASK                                                              (0x1 << RTL9310_PIE_MISC2_FILTER_8021BR_EN_OFFSET)

/*
 * Feature: ACL
 */
#define RTL9310_ACL_PORT_LOOKUP_CTRL_ADDR(port)                                                                (0x44F8 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_ACL_PORT_LOOKUP_CTRL_EGR_LUT_OFFSET                                                          (1)
  #define RTL9310_ACL_PORT_LOOKUP_CTRL_EGR_LUT_MASK                                                            (0x1 << RTL9310_ACL_PORT_LOOKUP_CTRL_EGR_LUT_OFFSET)
  #define RTL9310_ACL_PORT_LOOKUP_CTRL_IGR_LUT_OFFSET                                                          (0)
  #define RTL9310_ACL_PORT_LOOKUP_CTRL_IGR_LUT_MASK                                                            (0x1 << RTL9310_ACL_PORT_LOOKUP_CTRL_IGR_LUT_OFFSET)

#define RTL9310_ACL_CTRL_ADDR                                                                                  (0x8C24)
  #define RTL9310_ACL_CTRL_LB_LIMIT_OFFSET                                                                     (0)
  #define RTL9310_ACL_CTRL_LB_LIMIT_MASK                                                                       (0x7 << RTL9310_ACL_CTRL_LB_LIMIT_OFFSET)

/*
 * Feature: Range Check (pkt len/L4port)
 */
#define RTL9310_RNG_CHK_CTRL_ADDR(index)                                                                       (0x45D8 + (((index) << 3))) /* index: 0-15 */
  #define RTL9310_RNG_CHK_CTRL_TYPE_OFFSET                                                                     (32)
  #define RTL9310_RNG_CHK_CTRL_TYPE_MASK                                                                       (0x7 << RTL9310_RNG_CHK_CTRL_TYPE_OFFSET)
  #define RTL9310_RNG_CHK_CTRL_UPPER_OFFSET                                                                    (16)
  #define RTL9310_RNG_CHK_CTRL_UPPER_MASK                                                                      (0xFFFF << RTL9310_RNG_CHK_CTRL_UPPER_OFFSET)
  #define RTL9310_RNG_CHK_CTRL_LOWER_OFFSET                                                                    (0)
  #define RTL9310_RNG_CHK_CTRL_LOWER_MASK                                                                      (0xFFFF << RTL9310_RNG_CHK_CTRL_LOWER_OFFSET)

#define RTL9310_RNG_CHK_IP_CTRL_ADDR(index)                                                                    (0x4658 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_RNG_CHK_IP_CTRL_TYPE_OFFSET                                                                  (0)
  #define RTL9310_RNG_CHK_IP_CTRL_TYPE_MASK                                                                    (0x7 << RTL9310_RNG_CHK_IP_CTRL_TYPE_OFFSET)

#define RTL9310_RNG_CHK_IP_RNG_ADDR(index)                                                                     (0x4678 + (((index) << 3))) /* index: 0-7 */
  #define RTL9310_RNG_CHK_IP_RNG_IP_UPPER_OFFSET                                                               (32)
  #define RTL9310_RNG_CHK_IP_RNG_IP_UPPER_MASK                                                                 (0xFFFFFFFF << RTL9310_RNG_CHK_IP_RNG_IP_UPPER_OFFSET)
  #define RTL9310_RNG_CHK_IP_RNG_IP_LOWER_OFFSET                                                               (0)
  #define RTL9310_RNG_CHK_IP_RNG_IP_LOWER_MASK                                                                 (0xFFFFFFFF << RTL9310_RNG_CHK_IP_RNG_IP_LOWER_OFFSET)

/*
 * Feature: 802.1X
 */
/*
 * Feature: Attack Prevention
 */
#define RTL9310_ATK_PRVNT_PORT_EN_ADDR(port)                                                                   (0x8C28 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_ATK_PRVNT_PORT_EN_EN_OFFSET(port)                                                            (port % 0x20)
  #define RTL9310_ATK_PRVNT_PORT_EN_EN_MASK(port)                                                              (0x1 << RTL9310_ATK_PRVNT_PORT_EN_EN_OFFSET(port))

#define RTL9310_ATK_PRVNT_CTRL_ADDR                                                                            (0x8C30)
  #define RTL9310_ATK_PRVNT_CTRL_CPU_SEL_OFFSET                                                                (20)
  #define RTL9310_ATK_PRVNT_CTRL_CPU_SEL_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET                                                       (19)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_MASK                                                         (0x1 << RTL9310_ATK_PRVNT_CTRL_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_RST_OFFSET                                                                (18)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_RST_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_CTRL_SYN_RST_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_FIN_OFFSET                                                                (17)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_FIN_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_CTRL_SYN_FIN_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_XMAS_OFFSET                                                                   (16)
  #define RTL9310_ATK_PRVNT_CTRL_XMAS_MASK                                                                     (0x1 << RTL9310_ATK_PRVNT_CTRL_XMAS_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET                                                              (15)
  #define RTL9310_ATK_PRVNT_CTRL_NULL_SCAN_MASK                                                                (0x1 << RTL9310_ATK_PRVNT_CTRL_NULL_SCAN_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET                                                    (14)
  #define RTL9310_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_MASK                                                      (0x1 << RTL9310_ATK_PRVNT_CTRL_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET                                                        (13)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_MASK                                                          (0x1 << RTL9310_ATK_PRVNT_CTRL_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_SMURF_OFFSET                                                                  (12)
  #define RTL9310_ATK_PRVNT_CTRL_SMURF_MASK                                                                    (0x1 << RTL9310_ATK_PRVNT_CTRL_SMURF_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET                                                        (11)
  #define RTL9310_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_MASK                                                          (0x1 << RTL9310_ATK_PRVNT_CTRL_ICMPV6_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET                                                        (10)
  #define RTL9310_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_MASK                                                          (0x1 << RTL9310_ATK_PRVNT_CTRL_ICMPV4_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET                                                          (9)
  #define RTL9310_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_MASK                                                            (0x1 << RTL9310_ATK_PRVNT_CTRL_ICMP_FRAG_PKT_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET                                                      (8)
  #define RTL9310_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_MASK                                                        (0x1 << RTL9310_ATK_PRVNT_CTRL_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_POD_OFFSET                                                                    (7)
  #define RTL9310_ATK_PRVNT_CTRL_POD_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_CTRL_POD_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET                                                               (6)
  #define RTL9310_ATK_PRVNT_CTRL_TCP_BLAT_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_CTRL_TCP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET                                                               (5)
  #define RTL9310_ATK_PRVNT_CTRL_UDP_BLAT_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_CTRL_UDP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_LAND_OFFSET                                                                   (4)
  #define RTL9310_ATK_PRVNT_CTRL_LAND_MASK                                                                     (0x1 << RTL9310_ATK_PRVNT_CTRL_LAND_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_INVALID_HEADER_OFFSET                                                         (3)
  #define RTL9310_ATK_PRVNT_CTRL_INVALID_HEADER_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_CTRL_INVALID_HEADER_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_MCSA_OFFSET                                                                   (2)
  #define RTL9310_ATK_PRVNT_CTRL_MCSA_MASK                                                                     (0x1 << RTL9310_ATK_PRVNT_CTRL_MCSA_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_ZERO_MAC_OFFSET                                                               (1)
  #define RTL9310_ATK_PRVNT_CTRL_ZERO_MAC_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_CTRL_ZERO_MAC_OFFSET)
  #define RTL9310_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET                                                            (0)
  #define RTL9310_ATK_PRVNT_CTRL_DA_EQUAL_SA_MASK                                                              (0x1 << RTL9310_ATK_PRVNT_CTRL_DA_EQUAL_SA_OFFSET)

#define RTL9310_ATK_PRVNT_ACT_ADDR                                                                             (0x8C34)
  #define RTL9310_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET                                                        (19)
  #define RTL9310_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9310_ATK_PRVNT_ACT_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_SYN_RST_OFFSET                                                                 (18)
  #define RTL9310_ATK_PRVNT_ACT_SYN_RST_MASK                                                                   (0x1 << RTL9310_ATK_PRVNT_ACT_SYN_RST_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_SYN_FIN_OFFSET                                                                 (17)
  #define RTL9310_ATK_PRVNT_ACT_SYN_FIN_MASK                                                                   (0x1 << RTL9310_ATK_PRVNT_ACT_SYN_FIN_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_XMAS_OFFSET                                                                    (16)
  #define RTL9310_ATK_PRVNT_ACT_XMAS_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_ACT_XMAS_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_NULL_SCAN_OFFSET                                                               (15)
  #define RTL9310_ATK_PRVNT_ACT_NULL_SCAN_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_ACT_NULL_SCAN_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET                                                     (14)
  #define RTL9310_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9310_ATK_PRVNT_ACT_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET                                                         (13)
  #define RTL9310_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_ACT_TCP_HDR_LEN_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_SMURF_OFFSET                                                                   (12)
  #define RTL9310_ATK_PRVNT_ACT_SMURF_MASK                                                                     (0x1 << RTL9310_ATK_PRVNT_ACT_SMURF_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET                                                         (11)
  #define RTL9310_ATK_PRVNT_ACT_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_ACT_ICMPV6_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET                                                         (10)
  #define RTL9310_ATK_PRVNT_ACT_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_ACT_ICMPV4_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET                                                           (9)
  #define RTL9310_ATK_PRVNT_ACT_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9310_ATK_PRVNT_ACT_ICMP_FRAG_PKT_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET                                                       (8)
  #define RTL9310_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9310_ATK_PRVNT_ACT_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_POD_OFFSET                                                                     (7)
  #define RTL9310_ATK_PRVNT_ACT_POD_MASK                                                                       (0x1 << RTL9310_ATK_PRVNT_ACT_POD_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_TCP_BLAT_OFFSET                                                                (6)
  #define RTL9310_ATK_PRVNT_ACT_TCP_BLAT_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_ACT_TCP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_UDP_BLAT_OFFSET                                                                (5)
  #define RTL9310_ATK_PRVNT_ACT_UDP_BLAT_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_ACT_UDP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_LAND_OFFSET                                                                    (4)
  #define RTL9310_ATK_PRVNT_ACT_LAND_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_ACT_LAND_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_INVALID_HEADER_OFFSET                                                          (3)
  #define RTL9310_ATK_PRVNT_ACT_INVALID_HEADER_MASK                                                            (0x1 << RTL9310_ATK_PRVNT_ACT_INVALID_HEADER_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_MCSA_OFFSET                                                                    (2)
  #define RTL9310_ATK_PRVNT_ACT_MCSA_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_ACT_MCSA_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_ZERO_MAC_OFFSET                                                                (1)
  #define RTL9310_ATK_PRVNT_ACT_ZERO_MAC_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_ACT_ZERO_MAC_OFFSET)
  #define RTL9310_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9310_ATK_PRVNT_ACT_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9310_ATK_PRVNT_ACT_DA_EQUAL_SA_OFFSET)

#define RTL9310_ATK_PRVNT_IPV6_CTRL_ADDR                                                                       (0x8C38)
  #define RTL9310_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET                                                      (0)
  #define RTL9310_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_MASK                                                        (0xFFFF << RTL9310_ATK_PRVNT_IPV6_CTRL_FRAG_LEN_MIN_OFFSET)

#define RTL9310_ATK_PRVNT_ICMP_CTRL_ADDR                                                                       (0x8C3C)
  #define RTL9310_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET                                                       (0)
  #define RTL9310_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_MASK                                                         (0xFFFF << RTL9310_ATK_PRVNT_ICMP_CTRL_PKT_LEN_MAX_OFFSET)

#define RTL9310_ATK_PRVNT_TCP_CTRL_ADDR                                                                        (0x8C40)
  #define RTL9310_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET                                                        (0)
  #define RTL9310_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_MASK                                                          (0x1F << RTL9310_ATK_PRVNT_TCP_CTRL_HDR_LEN_MIN_OFFSET)

#define RTL9310_ATK_PRVNT_SMURF_CTRL_ADDR                                                                      (0x8C44)
  #define RTL9310_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET                                                          (0)
  #define RTL9310_ATK_PRVNT_SMURF_CTRL_NETMASK_MASK                                                            (0xFFFFFFFF << RTL9310_ATK_PRVNT_SMURF_CTRL_NETMASK_OFFSET)

#define RTL9310_ATK_PRVNT_STS_ADDR                                                                             (0x8C48)
  #define RTL9310_ATK_PRVNT_STS_ARP_INVLD_OFFSET                                                               (20)
  #define RTL9310_ATK_PRVNT_STS_ARP_INVLD_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_STS_ARP_INVLD_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET                                                        (19)
  #define RTL9310_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_MASK                                                          (0x1 << RTL9310_ATK_PRVNT_STS_TCP_FRAG_OFF_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_SYN_RST_OFFSET                                                                 (18)
  #define RTL9310_ATK_PRVNT_STS_SYN_RST_MASK                                                                   (0x1 << RTL9310_ATK_PRVNT_STS_SYN_RST_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_SYN_FIN_OFFSET                                                                 (17)
  #define RTL9310_ATK_PRVNT_STS_SYN_FIN_MASK                                                                   (0x1 << RTL9310_ATK_PRVNT_STS_SYN_FIN_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_XMAS_OFFSET                                                                    (16)
  #define RTL9310_ATK_PRVNT_STS_XMAS_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_STS_XMAS_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_NULL_SCAN_OFFSET                                                               (15)
  #define RTL9310_ATK_PRVNT_STS_NULL_SCAN_MASK                                                                 (0x1 << RTL9310_ATK_PRVNT_STS_NULL_SCAN_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET                                                     (14)
  #define RTL9310_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_MASK                                                       (0x1 << RTL9310_ATK_PRVNT_STS_SYN_SPORT_LESS_1024_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET                                                             (13)
  #define RTL9310_ATK_PRVNT_STS_TCP_HDR_MIN_MASK                                                               (0x1 << RTL9310_ATK_PRVNT_STS_TCP_HDR_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_SMURF_OFFSET                                                                   (12)
  #define RTL9310_ATK_PRVNT_STS_SMURF_MASK                                                                     (0x1 << RTL9310_ATK_PRVNT_STS_SMURF_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET                                                         (11)
  #define RTL9310_ATK_PRVNT_STS_ICMPV6_PING_MAX_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_STS_ICMPV6_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET                                                         (10)
  #define RTL9310_ATK_PRVNT_STS_ICMPV4_PING_MAX_MASK                                                           (0x1 << RTL9310_ATK_PRVNT_STS_ICMPV4_PING_MAX_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET                                                           (9)
  #define RTL9310_ATK_PRVNT_STS_ICMP_FRAG_PKT_MASK                                                             (0x1 << RTL9310_ATK_PRVNT_STS_ICMP_FRAG_PKT_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET                                                       (8)
  #define RTL9310_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_MASK                                                         (0x1 << RTL9310_ATK_PRVNT_STS_IPV6_FRAG_LEN_MIN_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_POD_OFFSET                                                                     (7)
  #define RTL9310_ATK_PRVNT_STS_POD_MASK                                                                       (0x1 << RTL9310_ATK_PRVNT_STS_POD_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_TCP_BLAT_OFFSET                                                                (6)
  #define RTL9310_ATK_PRVNT_STS_TCP_BLAT_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_STS_TCP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_UDP_BLAT_OFFSET                                                                (5)
  #define RTL9310_ATK_PRVNT_STS_UDP_BLAT_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_STS_UDP_BLAT_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_LAND_OFFSET                                                                    (4)
  #define RTL9310_ATK_PRVNT_STS_LAND_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_STS_LAND_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_INVALID_HEADER_OFFSET                                                          (3)
  #define RTL9310_ATK_PRVNT_STS_INVALID_HEADER_MASK                                                            (0x1 << RTL9310_ATK_PRVNT_STS_INVALID_HEADER_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_MCSA_OFFSET                                                                    (2)
  #define RTL9310_ATK_PRVNT_STS_MCSA_MASK                                                                      (0x1 << RTL9310_ATK_PRVNT_STS_MCSA_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_ZERO_MAC_OFFSET                                                                (1)
  #define RTL9310_ATK_PRVNT_STS_ZERO_MAC_MASK                                                                  (0x1 << RTL9310_ATK_PRVNT_STS_ZERO_MAC_OFFSET)
  #define RTL9310_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET                                                             (0)
  #define RTL9310_ATK_PRVNT_STS_DA_EQUAL_SA_MASK                                                               (0x1 << RTL9310_ATK_PRVNT_STS_DA_EQUAL_SA_OFFSET)

#define RTL9310_ATK_PRVNT_ARP_INVLD_PORT_ACT_ADDR(port)                                                        (0x8C4C + (((port >> 4) << 2))) /* port: 0-55 */
  #define RTL9310_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port)                                                ((port & 0xF) << 1)
  #define RTL9310_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_MASK(port)                                                  (0x3 << RTL9310_ATK_PRVNT_ARP_INVLD_PORT_ACT_ACT_OFFSET(port))

/*
 * Feature: Code Protection
 */
/*
 * Feature: IP-MAC Biding
 */
#define RTL9310_SEC_IP_MAC_BIND_CTRL_ADDR                                                                      (0x8C5C)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_LU_MIS_ACT_OFFSET                                                       (6)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_LU_MIS_ACT_MASK                                                         (0x7 << RTL9310_SEC_IP_MAC_BIND_CTRL_LU_MIS_ACT_OFFSET)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_MISMATCH_ACT_OFFSET                                                     (3)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_MISMATCH_ACT_MASK                                                       (0x7 << RTL9310_SEC_IP_MAC_BIND_CTRL_MISMATCH_ACT_OFFSET)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_MATCH_ACT_OFFSET                                                        (0)
  #define RTL9310_SEC_IP_MAC_BIND_CTRL_MATCH_ACT_MASK                                                          (0x7 << RTL9310_SEC_IP_MAC_BIND_CTRL_MATCH_ACT_OFFSET)

#define RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_ADDR(port)                                                           (0x8C60 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_ARP_CHK_EN_OFFSET                                                  (1)
  #define RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_ARP_CHK_EN_MASK                                                    (0x1 << RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_ARP_CHK_EN_OFFSET)
  #define RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_CHK_EN_OFFSET                                                      (0)
  #define RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_CHK_EN_MASK                                                        (0x1 << RTL9310_SEC_PORT_IP_MAC_BIND_CTRL_CHK_EN_OFFSET)

/*
 * Feature: OAM
 */
#define RTL9310_OAM_CTRL_ADDR                                                                                  (0x8D40)
  #define RTL9310_OAM_CTRL_LRN_OFFSET                                                                          (4)
  #define RTL9310_OAM_CTRL_LRN_MASK                                                                            (0x1 << RTL9310_OAM_CTRL_LRN_OFFSET)
  #define RTL9310_OAM_CTRL_CPU_SEL_OFFSET                                                                      (3)
  #define RTL9310_OAM_CTRL_CPU_SEL_MASK                                                                        (0x1 << RTL9310_OAM_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_OAM_CTRL_MAC_SWAP_OFFSET                                                                     (2)
  #define RTL9310_OAM_CTRL_MAC_SWAP_MASK                                                                       (0x1 << RTL9310_OAM_CTRL_MAC_SWAP_OFFSET)
  #define RTL9310_OAM_CTRL_DIS_ACT_OFFSET                                                                      (1)
  #define RTL9310_OAM_CTRL_DIS_ACT_MASK                                                                        (0x1 << RTL9310_OAM_CTRL_DIS_ACT_OFFSET)
  #define RTL9310_OAM_CTRL_EN_OFFSET                                                                           (0)
  #define RTL9310_OAM_CTRL_EN_MASK                                                                             (0x1 << RTL9310_OAM_CTRL_EN_OFFSET)

#define RTL9310_OAM_PORT_ACT_CTRL_ADDR(port)                                                                   (0x8D44 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET                                                             (1)
  #define RTL9310_OAM_PORT_ACT_CTRL_PAR_ACT_MASK                                                               (0x3 << RTL9310_OAM_PORT_ACT_CTRL_PAR_ACT_OFFSET)
  #define RTL9310_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET                                                             (0)
  #define RTL9310_OAM_PORT_ACT_CTRL_MUX_ACT_MASK                                                               (0x1 << RTL9310_OAM_PORT_ACT_CTRL_MUX_ACT_OFFSET)

#define RTL9310_OAM_GLB_DYING_GASP_CTRL_ADDR                                                                   (0x1424)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_VTH_OFFSET                                                (20)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_VTH_MASK                                                  (0x3 << RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_VTH_OFFSET)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET                                             (17)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_MASK                                               (0x7 << RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_PKTCNT_OFFSET)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET                                               (16)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_MASK                                                 (0x1 << RTL9310_OAM_GLB_DYING_GASP_CTRL_DYING_GASP_TRIG_OFFSET)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET                                                       (0)
  #define RTL9310_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_MASK                                                         (0xFFFF << RTL9310_OAM_GLB_DYING_GASP_CTRL_TBP_VAL_OFFSET)

#define RTL9310_OAM_PORT_DYING_GASP_CTRL_ADDR(port)                                                            (0x3058 + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port)                                 (port % 0x20)
  #define RTL9310_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_MASK(port)                                   (0x1 << RTL9310_OAM_PORT_DYING_GASP_CTRL_PORT_OAM_DYING_GASP_EN_OFFSET(port))

#define RTL9310_DYING_GASP_POLARITY_CTRL_ADDR                                                                  (0x1428)
  #define RTL9310_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET                                              (0)
  #define RTL9310_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_MASK                                                (0x1 << RTL9310_DYING_GASP_POLARITY_CTRL_DYGASP_POLARITY_OFFSET)

/*
 * Feature: CFM
 */
#define RTL9310_CFM_RX_CTRL_ADDR                                                                               (0xA400)
  #define RTL9310_CFM_RX_CTRL_CPU_SEL_OFFSET                                                                   (2)
  #define RTL9310_CFM_RX_CTRL_CPU_SEL_MASK                                                                     (0x1 << RTL9310_CFM_RX_CTRL_CPU_SEL_OFFSET)
  #define RTL9310_CFM_RX_CTRL_UNKN_RX_OFFSET                                                                   (0)
  #define RTL9310_CFM_RX_CTRL_UNKN_RX_MASK                                                                     (0x3 << RTL9310_CFM_RX_CTRL_UNKN_RX_OFFSET)

#define RTL9310_CFM_RX_CCM_CTRL_ADDR                                                                           (0xA404)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_7_OFFSET                                                               (14)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_7_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_7_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_6_OFFSET                                                               (12)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_6_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_6_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_5_OFFSET                                                               (10)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_5_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_5_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_4_OFFSET                                                               (8)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_4_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_4_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_3_OFFSET                                                               (6)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_3_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_3_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_2_OFFSET                                                               (4)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_2_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_2_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_1_OFFSET                                                               (2)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_1_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_1_OFFSET)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_0_OFFSET                                                               (0)
  #define RTL9310_CFM_RX_CCM_CTRL_MD_LV_0_MASK                                                                 (0x3 << RTL9310_CFM_RX_CCM_CTRL_MD_LV_0_OFFSET)

#define RTL9310_CFM_RX_LB_CTRL_ADDR                                                                            (0xA408)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_7_OFFSET                                                                (14)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_7_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_7_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_6_OFFSET                                                                (12)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_6_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_6_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_5_OFFSET                                                                (10)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_5_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_5_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_4_OFFSET                                                                (8)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_4_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_4_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_3_OFFSET                                                                (6)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_3_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_3_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_2_OFFSET                                                                (4)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_2_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_2_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_1_OFFSET                                                                (2)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_1_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_1_OFFSET)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_0_OFFSET                                                                (0)
  #define RTL9310_CFM_RX_LB_CTRL_MD_LV_0_MASK                                                                  (0x3 << RTL9310_CFM_RX_LB_CTRL_MD_LV_0_OFFSET)

#define RTL9310_CFM_RX_LT_CTRL_ADDR                                                                            (0xA40C)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_7_OFFSET                                                                (14)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_7_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_7_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_6_OFFSET                                                                (12)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_6_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_6_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_5_OFFSET                                                                (10)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_5_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_5_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_4_OFFSET                                                                (8)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_4_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_4_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_3_OFFSET                                                                (6)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_3_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_3_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_2_OFFSET                                                                (4)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_2_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_2_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_1_OFFSET                                                                (2)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_1_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_1_OFFSET)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_0_OFFSET                                                                (0)
  #define RTL9310_CFM_RX_LT_CTRL_MD_LV_0_MASK                                                                  (0x3 << RTL9310_CFM_RX_LT_CTRL_MD_LV_0_OFFSET)

#define RTL9310_CCM_RX_LIFETIME_CTRL_ADDR(index)                                                               (0xA410 + (((index / 3) << 2))) /* index: 0-7 */
  #define RTL9310_CCM_RX_LIFETIME_CTRL_LIFETIME_OFFSET(index)                                                  ((index % 0x3) * 10)
  #define RTL9310_CCM_RX_LIFETIME_CTRL_LIFETIME_MASK(index)                                                    (0x3FF << RTL9310_CCM_RX_LIFETIME_CTRL_LIFETIME_OFFSET(index))

#define RTL9310_CCM_RX_INST_CTRL_ADDR(index)                                                                   (0xA41C + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CCM_RX_INST_CTRL_VID_OFFSET                                                                  (16)
  #define RTL9310_CCM_RX_INST_CTRL_VID_MASK                                                                    (0xFFF << RTL9310_CCM_RX_INST_CTRL_VID_OFFSET)
  #define RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT1_OFFSET                                                         (15)
  #define RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT1_MASK                                                           (0x1 << RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT1_OFFSET)
  #define RTL9310_CCM_RX_INST_CTRL_MEMBER1_OFFSET                                                              (8)
  #define RTL9310_CCM_RX_INST_CTRL_MEMBER1_MASK                                                                (0x7F << RTL9310_CCM_RX_INST_CTRL_MEMBER1_OFFSET)
  #define RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT0_OFFSET                                                         (7)
  #define RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT0_MASK                                                           (0x1 << RTL9310_CCM_RX_INST_CTRL_TRK_PRESENT0_OFFSET)
  #define RTL9310_CCM_RX_INST_CTRL_MEMBER0_OFFSET                                                              (0)
  #define RTL9310_CCM_RX_INST_CTRL_MEMBER0_MASK                                                                (0x7F << RTL9310_CCM_RX_INST_CTRL_MEMBER0_OFFSET)

#define RTL9310_CCM_RX_INST_CNT_ADDR(index)                                                                    (0xA43C + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CCM_RX_INST_CNT_CNTR1_OFFSET                                                                 (10)
  #define RTL9310_CCM_RX_INST_CNT_CNTR1_MASK                                                                   (0x3FF << RTL9310_CCM_RX_INST_CNT_CNTR1_OFFSET)
  #define RTL9310_CCM_RX_INST_CNT_CNTR0_OFFSET                                                                 (0)
  #define RTL9310_CCM_RX_INST_CNT_CNTR0_MASK                                                                   (0x3FF << RTL9310_CCM_RX_INST_CNT_CNTR0_OFFSET)

#define RTL9310_CCM_TX_TAG_CTRL_ADDR                                                                           (0x594)
  #define RTL9310_CCM_TX_TAG_CTRL_SPDUP_OFFSET                                                                 (6)
  #define RTL9310_CCM_TX_TAG_CTRL_SPDUP_MASK                                                                   (0x1 << RTL9310_CCM_TX_TAG_CTRL_SPDUP_OFFSET)
  #define RTL9310_CCM_TX_TAG_CTRL_PCP_OFFSET                                                                   (3)
  #define RTL9310_CCM_TX_TAG_CTRL_PCP_MASK                                                                     (0x7 << RTL9310_CCM_TX_TAG_CTRL_PCP_OFFSET)
  #define RTL9310_CCM_TX_TAG_CTRL_CFI_OFFSET                                                                   (2)
  #define RTL9310_CCM_TX_TAG_CTRL_CFI_MASK                                                                     (0x1 << RTL9310_CCM_TX_TAG_CTRL_CFI_OFFSET)
  #define RTL9310_CCM_TX_TAG_CTRL_TPID_OFFSET                                                                  (0)
  #define RTL9310_CCM_TX_TAG_CTRL_TPID_MASK                                                                    (0x3 << RTL9310_CCM_TX_TAG_CTRL_TPID_OFFSET)

#define RTL9310_CCM_TX_INST_CTRL_ADDR(index)                                                                   (0x598 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CCM_TX_INST_CTRL_VID_ADD_OFFSET                                                              (31)
  #define RTL9310_CCM_TX_INST_CTRL_VID_ADD_MASK                                                                (0x1 << RTL9310_CCM_TX_INST_CTRL_VID_ADD_OFFSET)
  #define RTL9310_CCM_TX_INST_CTRL_VID_OFFSET                                                                  (19)
  #define RTL9310_CCM_TX_INST_CTRL_VID_MASK                                                                    (0xFFF << RTL9310_CCM_TX_INST_CTRL_VID_OFFSET)
  #define RTL9310_CCM_TX_INST_CTRL_MAID_OFFSET                                                                 (11)
  #define RTL9310_CCM_TX_INST_CTRL_MAID_MASK                                                                   (0xFF << RTL9310_CCM_TX_INST_CTRL_MAID_OFFSET)
  #define RTL9310_CCM_TX_INST_CTRL_TX_OFFSET                                                                   (10)
  #define RTL9310_CCM_TX_INST_CTRL_TX_MASK                                                                     (0x1 << RTL9310_CCM_TX_INST_CTRL_TX_OFFSET)
  #define RTL9310_CCM_TX_INST_CTRL_INTLV_OFFSET                                                                (0)
  #define RTL9310_CCM_TX_INST_CTRL_INTLV_MASK                                                                  (0x3FF << RTL9310_CCM_TX_INST_CTRL_INTLV_OFFSET)

#define RTL9310_CCM_TX_INST_MEM_ADDR(index)                                                                    (0x5B8 + (((index >> 2) << 2))) /* index: 0-15 */
  #define RTL9310_CCM_TX_INST_MEM_P0_OFFSET(index)                                                             ((index & 0x3) * 7)
  #define RTL9310_CCM_TX_INST_MEM_P0_MASK(index)                                                               (0x7F << RTL9310_CCM_TX_INST_MEM_P0_OFFSET(index))

#define RTL9310_CCM_TX_INST_TRK_PRESENT_ADDR(index)                                                            (0x5C8 + (((index >> 4) << 2))) /* index: 0-15 */
  #define RTL9310_CCM_TX_INST_TRK_PRESENT_TRK_PRESENT_OFFSET(index)                                            (index % 0x10)
  #define RTL9310_CCM_TX_INST_TRK_PRESENT_TRK_PRESENT_MASK(index)                                              (0x1 << RTL9310_CCM_TX_INST_TRK_PRESENT_TRK_PRESENT_OFFSET(index))

#define RTL9310_CCM_TX_INST_PKT_ADDR(index)                                                                    (0x5CC + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CCM_TX_INST_PKT_PKT_CNT_OFFSET                                                               (19)
  #define RTL9310_CCM_TX_INST_PKT_PKT_CNT_MASK                                                                 (0x1FFF << RTL9310_CCM_TX_INST_PKT_PKT_CNT_OFFSET)
  #define RTL9310_CCM_TX_INST_PKT_MEPID_OFFSET                                                                 (6)
  #define RTL9310_CCM_TX_INST_PKT_MEPID_MASK                                                                   (0x1FFF << RTL9310_CCM_TX_INST_PKT_MEPID_OFFSET)
  #define RTL9310_CCM_TX_INST_PKT_CCM_INTLV_OFFSET                                                             (3)
  #define RTL9310_CCM_TX_INST_PKT_CCM_INTLV_MASK                                                               (0x7 << RTL9310_CCM_TX_INST_PKT_CCM_INTLV_OFFSET)
  #define RTL9310_CCM_TX_INST_PKT_MDL_OFFSET                                                                   (0)
  #define RTL9310_CCM_TX_INST_PKT_MDL_MASK                                                                     (0x7 << RTL9310_CCM_TX_INST_PKT_MDL_OFFSET)

#define RTL9310_ETH_DM_PORT_EN_ADDR(port)                                                                      (0xA45C + (((port >> 5) << 2))) /* port: 0-55 */
  #define RTL9310_ETH_DM_PORT_EN_EN_OFFSET(port)                                                               (port % 0x20)
  #define RTL9310_ETH_DM_PORT_EN_EN_MASK(port)                                                                 (0x1 << RTL9310_ETH_DM_PORT_EN_EN_OFFSET(port))

#define RTL9310_ETH_DM_RX_CTRL_ADDR                                                                            (0xA464)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_7_OFFSET                                                                (14)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_7_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_7_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_6_OFFSET                                                                (12)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_6_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_6_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_5_OFFSET                                                                (10)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_5_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_5_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_4_OFFSET                                                                (8)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_4_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_4_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_3_OFFSET                                                                (6)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_3_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_3_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_2_OFFSET                                                                (4)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_2_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_2_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_1_OFFSET                                                                (2)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_1_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_1_OFFSET)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_0_OFFSET                                                                (0)
  #define RTL9310_ETH_DM_RX_CTRL_MD_LV_0_MASK                                                                  (0x3 << RTL9310_ETH_DM_RX_CTRL_MD_LV_0_OFFSET)

#define RTL9310_ETH_DM_TX_DLY_ADDR                                                                             (0x4F60)
  #define RTL9310_ETH_DM_TX_DLY_SPD_10G_OFFSET                                                                 (24)
  #define RTL9310_ETH_DM_TX_DLY_SPD_10G_MASK                                                                   (0xFF << RTL9310_ETH_DM_TX_DLY_SPD_10G_OFFSET)
  #define RTL9310_ETH_DM_TX_DLY_SPD_1G_OFFSET                                                                  (16)
  #define RTL9310_ETH_DM_TX_DLY_SPD_1G_MASK                                                                    (0xFF << RTL9310_ETH_DM_TX_DLY_SPD_1G_OFFSET)
  #define RTL9310_ETH_DM_TX_DLY_SPD_100M_OFFSET                                                                (8)
  #define RTL9310_ETH_DM_TX_DLY_SPD_100M_MASK                                                                  (0xFF << RTL9310_ETH_DM_TX_DLY_SPD_100M_OFFSET)
  #define RTL9310_ETH_DM_TX_DLY_SPD_10M_OFFSET                                                                 (0)
  #define RTL9310_ETH_DM_TX_DLY_SPD_10M_MASK                                                                   (0xFF << RTL9310_ETH_DM_TX_DLY_SPD_10M_OFFSET)

#define RTL9310_ETH_DM_RX_TIME_ADDR(index)                                                                     (0xA468 + (((index) << 3))) /* index: 0-63 */
  #define RTL9310_ETH_DM_RX_TIME_NSEC_OFFSET                                                                   (32)
  #define RTL9310_ETH_DM_RX_TIME_NSEC_MASK                                                                     (0x3FFFFFFF << RTL9310_ETH_DM_RX_TIME_NSEC_OFFSET)
  #define RTL9310_ETH_DM_RX_TIME_SEC_OFFSET                                                                    (0)
  #define RTL9310_ETH_DM_RX_TIME_SEC_MASK                                                                      (0xFFFFFFFF << RTL9310_ETH_DM_RX_TIME_SEC_OFFSET)

#define RTL9310_ETH_DM_CLK_CTRL_ADDR                                                                           (0x142C)
  #define RTL9310_ETH_DM_CLK_CTRL_CLK_EN_OFFSET                                                                (0)
  #define RTL9310_ETH_DM_CLK_CTRL_CLK_EN_MASK                                                                  (0x1 << RTL9310_ETH_DM_CLK_CTRL_CLK_EN_OFFSET)

#define RTL9310_ETH_DM_TIME_FREQ_ADDR                                                                          (0x1430)
  #define RTL9310_ETH_DM_TIME_FREQ_TIME_FREQ_OFFSET                                                            (0)
  #define RTL9310_ETH_DM_TIME_FREQ_TIME_FREQ_MASK                                                              (0xFFFFFFF << RTL9310_ETH_DM_TIME_FREQ_TIME_FREQ_OFFSET)

#define RTL9310_ETH_DM_TIME_CTRL_ADDR                                                                          (0x1434)
  #define RTL9310_ETH_DM_TIME_CTRL_EXEC_OFFSET                                                                 (1)
  #define RTL9310_ETH_DM_TIME_CTRL_EXEC_MASK                                                                   (0x1 << RTL9310_ETH_DM_TIME_CTRL_EXEC_OFFSET)
  #define RTL9310_ETH_DM_TIME_CTRL_CMD_OFFSET                                                                  (0)
  #define RTL9310_ETH_DM_TIME_CTRL_CMD_MASK                                                                    (0x1 << RTL9310_ETH_DM_TIME_CTRL_CMD_OFFSET)

#define RTL9310_ETH_DM_TIME_CTRL_SEC_ADDR                                                                      (0x1438)
  #define RTL9310_ETH_DM_TIME_CTRL_SEC_SEC_OFFSET                                                              (32)
  #define RTL9310_ETH_DM_TIME_CTRL_SEC_SEC_MASK                                                                (0xFFFFFFFF << RTL9310_ETH_DM_TIME_CTRL_SEC_SEC_OFFSET)
  #define RTL9310_ETH_DM_TIME_CTRL_SEC_NSEC_OFFSET                                                             (0)
  #define RTL9310_ETH_DM_TIME_CTRL_SEC_NSEC_MASK                                                               (0x3FFFFFFF << RTL9310_ETH_DM_TIME_CTRL_SEC_NSEC_OFFSET)

/*
 * Feature: UDLD
 */
/*
 * Feature: PTP (Precision Time Protocol)
 */
/*
 * Feature: Synchronous-Ethernet
 */
/*
 * Feature: OpenFlow
 */
#define RTL9310_OF_PORT_CTRL_ADDR(port)                                                                        (0xD000 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_OF_PORT_CTRL_EN_OFFSET(port)                                                                 (port % 0x20)
  #define RTL9310_OF_PORT_CTRL_EN_MASK(port)                                                                   (0x1 << RTL9310_OF_PORT_CTRL_EN_OFFSET(port))

#define RTL9310_OF_VLAN_EN_ADDR(index)                                                                         (0xD008 + (((index >> 5) << 2))) /* index: 0-4095 */
  #define RTL9310_OF_VLAN_EN_EN_OFFSET(index)                                                                  (index % 0x20)
  #define RTL9310_OF_VLAN_EN_EN_MASK(index)                                                                    (0x1 << RTL9310_OF_VLAN_EN_EN_OFFSET(index))

#define RTL9310_OF_VLAN_AND_PORT_EN_ADDR(index)                                                                (0xD208 + (((index >> 5) << 2))) /* index: 0-4095 */
  #define RTL9310_OF_VLAN_AND_PORT_EN_EN_OFFSET(index)                                                         (index % 0x20)
  #define RTL9310_OF_VLAN_AND_PORT_EN_EN_MASK(index)                                                           (0x1 << RTL9310_OF_VLAN_AND_PORT_EN_EN_OFFSET(index))

#define RTL9310_OF_ACT_CTRL_ADDR                                                                               (0xD408)
  #define RTL9310_OF_ACT_CTRL_TRAP_TARGET_OFFSET                                                               (6)
  #define RTL9310_OF_ACT_CTRL_TRAP_TARGET_MASK                                                                 (0x1 << RTL9310_OF_ACT_CTRL_TRAP_TARGET_OFFSET)
  #define RTL9310_OF_ACT_CTRL_LB_LIMIT_OFFSET                                                                  (0)
  #define RTL9310_OF_ACT_CTRL_LB_LIMIT_MASK                                                                    (0x3F << RTL9310_OF_ACT_CTRL_LB_LIMIT_OFFSET)

#define RTL9310_OF_L2_FLOW_TBL_CTRL_ADDR                                                                       (0xD40C)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_BLK1_ALGO_OFFSET                                                         (5)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_BLK1_ALGO_MASK                                                           (0x1 << RTL9310_OF_L2_FLOW_TBL_CTRL_BLK1_ALGO_OFFSET)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_BLK0_ALGO_OFFSET                                                         (4)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_BLK0_ALGO_MASK                                                           (0x1 << RTL9310_OF_L2_FLOW_TBL_CTRL_BLK0_ALGO_OFFSET)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_LU_SEL_OFFSET                                                            (0)
  #define RTL9310_OF_L2_FLOW_TBL_CTRL_LU_SEL_MASK                                                              (0xF << RTL9310_OF_L2_FLOW_TBL_CTRL_LU_SEL_OFFSET)

#define RTL9310_OF_L3_FLOW_TBL_CTRL_ADDR                                                                       (0xD410)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_BLK1_ALGO_OFFSET                                                         (6)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_BLK1_ALGO_MASK                                                           (0x1 << RTL9310_OF_L3_FLOW_TBL_CTRL_BLK1_ALGO_OFFSET)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_BLK0_ALGO_OFFSET                                                         (5)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_BLK0_ALGO_MASK                                                           (0x1 << RTL9310_OF_L3_FLOW_TBL_CTRL_BLK0_ALGO_OFFSET)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_LU_PRI_SEL_OFFSET                                                        (4)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_LU_PRI_SEL_MASK                                                          (0x1 << RTL9310_OF_L3_FLOW_TBL_CTRL_LU_PRI_SEL_OFFSET)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_HASH_LU_SEL_OFFSET                                                       (2)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_HASH_LU_SEL_MASK                                                         (0x3 << RTL9310_OF_L3_FLOW_TBL_CTRL_HASH_LU_SEL_OFFSET)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_CAM_LU_SEL_OFFSET                                                        (0)
  #define RTL9310_OF_L3_FLOW_TBL_CTRL_CAM_LU_SEL_MASK                                                          (0x3 << RTL9310_OF_L3_FLOW_TBL_CTRL_CAM_LU_SEL_OFFSET)

#define RTL9310_OF_GRP_HASH_CTRL_ADDR                                                                          (0xD414)
  #define RTL9310_OF_GRP_HASH_CTRL_L4_DPORT_INC_OFFSET                                                         (6)
  #define RTL9310_OF_GRP_HASH_CTRL_L4_DPORT_INC_MASK                                                           (0x1 << RTL9310_OF_GRP_HASH_CTRL_L4_DPORT_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_L4_SPORT_INC_OFFSET                                                         (5)
  #define RTL9310_OF_GRP_HASH_CTRL_L4_SPORT_INC_MASK                                                           (0x1 << RTL9310_OF_GRP_HASH_CTRL_L4_SPORT_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_DIP_INC_OFFSET                                                              (4)
  #define RTL9310_OF_GRP_HASH_CTRL_DIP_INC_MASK                                                                (0x1 << RTL9310_OF_GRP_HASH_CTRL_DIP_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_SIP_INC_OFFSET                                                              (3)
  #define RTL9310_OF_GRP_HASH_CTRL_SIP_INC_MASK                                                                (0x1 << RTL9310_OF_GRP_HASH_CTRL_SIP_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_DMAC_INC_OFFSET                                                             (2)
  #define RTL9310_OF_GRP_HASH_CTRL_DMAC_INC_MASK                                                               (0x1 << RTL9310_OF_GRP_HASH_CTRL_DMAC_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_SMAC_INC_OFFSET                                                             (1)
  #define RTL9310_OF_GRP_HASH_CTRL_SMAC_INC_MASK                                                               (0x1 << RTL9310_OF_GRP_HASH_CTRL_SMAC_INC_OFFSET)
  #define RTL9310_OF_GRP_HASH_CTRL_IGR_PORT_INC_OFFSET                                                         (0)
  #define RTL9310_OF_GRP_HASH_CTRL_IGR_PORT_INC_MASK                                                           (0x1 << RTL9310_OF_GRP_HASH_CTRL_IGR_PORT_INC_OFFSET)

#define RTL9310_OF_IGR_TBL_MIS_ADDR(index)                                                                     (0xD418 + (((index >> 2) << 2))) /* index: 0-3 */
  #define RTL9310_OF_IGR_TBL_MIS_ACT_OFFSET(index)                                                             ((index & 0x3) << 1)
  #define RTL9310_OF_IGR_TBL_MIS_ACT_MASK(index)                                                               (0x3 << RTL9310_OF_IGR_TBL_MIS_ACT_OFFSET(index))

#define RTL9310_OF_EGR_TBL_MIS_ADDR                                                                            (0x4F64)
  #define RTL9310_OF_EGR_TBL_MIS_ACT_OFFSET                                                                    (0)
  #define RTL9310_OF_EGR_TBL_MIS_ACT_MASK                                                                      (0x1 << RTL9310_OF_EGR_TBL_MIS_ACT_OFFSET)

#define RTL9310_OF_IGR_TBL_CNTR_ADDR(index)                                                                    (0xD41C + (((index) << 3))) /* index: 0-3 */
  #define RTL9310_OF_IGR_TBL_CNTR_LOOKUP_OFFSET                                                                (32)
  #define RTL9310_OF_IGR_TBL_CNTR_LOOKUP_MASK                                                                  (0xFFFFFFFF << RTL9310_OF_IGR_TBL_CNTR_LOOKUP_OFFSET)
  #define RTL9310_OF_IGR_TBL_CNTR_MATCH_OFFSET                                                                 (0)
  #define RTL9310_OF_IGR_TBL_CNTR_MATCH_MASK                                                                   (0xFFFFFFFF << RTL9310_OF_IGR_TBL_CNTR_MATCH_OFFSET)

#define RTL9310_OF_EGR_TBL_CNTR_ADDR                                                                           (0x4F68)
  #define RTL9310_OF_EGR_TBL_CNTR_LOOKUP_OFFSET                                                                (32)
  #define RTL9310_OF_EGR_TBL_CNTR_LOOKUP_MASK                                                                  (0xFFFFFFFF << RTL9310_OF_EGR_TBL_CNTR_LOOKUP_OFFSET)
  #define RTL9310_OF_EGR_TBL_CNTR_MATCH_OFFSET                                                                 (0)
  #define RTL9310_OF_EGR_TBL_CNTR_MATCH_MASK                                                                   (0xFFFFFFFF << RTL9310_OF_EGR_TBL_CNTR_MATCH_OFFSET)

#define RTL9310_OF_EXCPT_CTRL_ADDR                                                                             (0x4F70)
  #define RTL9310_OF_EXCPT_CTRL_TTL_ACT_OFFSET                                                                 (0)
  #define RTL9310_OF_EXCPT_CTRL_TTL_ACT_MASK                                                                   (0x1 << RTL9310_OF_EXCPT_CTRL_TTL_ACT_OFFSET)

/*
 * Feature: L2 Tunnel
 */
#define RTL9310_CAPWAP_UDP_PORT_ADDR                                                                           (0x1440)
  #define RTL9310_CAPWAP_UDP_PORT_DATA_OFFSET                                                                  (16)
  #define RTL9310_CAPWAP_UDP_PORT_DATA_MASK                                                                    (0xFFFF << RTL9310_CAPWAP_UDP_PORT_DATA_OFFSET)
  #define RTL9310_CAPWAP_UDP_PORT_CTRL_OFFSET                                                                  (0)
  #define RTL9310_CAPWAP_UDP_PORT_CTRL_MASK                                                                    (0xFFFF << RTL9310_CAPWAP_UDP_PORT_CTRL_OFFSET)

#define RTL9310_CAPWAP_PARSE_CTRL_ADDR                                                                         (0x568)
  #define RTL9310_CAPWAP_PARSE_CTRL_DATA_SPORT_PARSE_EN_OFFSET                                                 (0)
  #define RTL9310_CAPWAP_PARSE_CTRL_DATA_SPORT_PARSE_EN_MASK                                                   (0x1 << RTL9310_CAPWAP_PARSE_CTRL_DATA_SPORT_PARSE_EN_OFFSET)

#define RTL9310_L2_TUNNEL_CTRL_ADDR                                                                            (0xCDD0)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_GPE_EXCPT_FLAGS_OFFSET                                                  (24)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_GPE_EXCPT_FLAGS_MASK                                                    (0xFF << RTL9310_L2_TUNNEL_CTRL_VXLAN_GPE_EXCPT_FLAGS_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_FLAGS_OFFSET                                                      (16)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_FLAGS_MASK                                                        (0xFF << RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_FLAGS_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_ACT_OFFSET                                                        (14)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_ACT_MASK                                                          (0x3 << RTL9310_L2_TUNNEL_CTRL_VXLAN_EXCPT_ACT_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_CTRL_PKT_ACT_OFFSET                                                     (13)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_CTRL_PKT_ACT_MASK                                                       (0x1 << RTL9310_L2_TUNNEL_CTRL_VXLAN_CTRL_PKT_ACT_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_INVLD_HDR_ACT_OFFSET                                                    (12)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_INVLD_HDR_ACT_MASK                                                      (0x1 << RTL9310_L2_TUNNEL_CTRL_VXLAN_INVLD_HDR_ACT_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_TRAP_TARGET_OFFSET                                                      (11)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_TRAP_TARGET_MASK                                                        (0x1 << RTL9310_L2_TUNNEL_CTRL_VXLAN_TRAP_TARGET_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_VNI_LU_MIS_ACT_OFFSET                                                   (10)
  #define RTL9310_L2_TUNNEL_CTRL_VXLAN_VNI_LU_MIS_ACT_MASK                                                     (0x1 << RTL9310_L2_TUNNEL_CTRL_VXLAN_VNI_LU_MIS_ACT_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_TRAP_TARGET_OFFSET                                                            (6)
  #define RTL9310_L2_TUNNEL_CTRL_TRAP_TARGET_MASK                                                              (0x1 << RTL9310_L2_TUNNEL_CTRL_TRAP_TARGET_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_SA_MIS_OFFSET                                                                 (4)
  #define RTL9310_L2_TUNNEL_CTRL_SA_MIS_MASK                                                                   (0x3 << RTL9310_L2_TUNNEL_CTRL_SA_MIS_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_BSSID_CAM_EN_OFFSET                                                           (3)
  #define RTL9310_L2_TUNNEL_CTRL_BSSID_CAM_EN_MASK                                                             (0x1 << RTL9310_L2_TUNNEL_CTRL_BSSID_CAM_EN_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_BSSID_HASH_ALGO_OFFSET                                                        (2)
  #define RTL9310_L2_TUNNEL_CTRL_BSSID_HASH_ALGO_MASK                                                          (0x1 << RTL9310_L2_TUNNEL_CTRL_BSSID_HASH_ALGO_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_EXCPT_HDR_OFFSET                                                              (1)
  #define RTL9310_L2_TUNNEL_CTRL_EXCPT_HDR_MASK                                                                (0x1 << RTL9310_L2_TUNNEL_CTRL_EXCPT_HDR_OFFSET)
  #define RTL9310_L2_TUNNEL_CTRL_CTRL_PKT_OFFSET                                                               (0)
  #define RTL9310_L2_TUNNEL_CTRL_CTRL_PKT_MASK                                                                 (0x1 << RTL9310_L2_TUNNEL_CTRL_CTRL_PKT_OFFSET)

#define RTL9310_CAPWAP_PASSENGER_QOS_ADDR(index)                                                               (0x4F74 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CAPWAP_PASSENGER_QOS_OPRI_OFFSET                                                             (7)
  #define RTL9310_CAPWAP_PASSENGER_QOS_OPRI_MASK                                                               (0x7 << RTL9310_CAPWAP_PASSENGER_QOS_OPRI_OFFSET)
  #define RTL9310_CAPWAP_PASSENGER_QOS_OPRI_SRC_OFFSET                                                         (5)
  #define RTL9310_CAPWAP_PASSENGER_QOS_OPRI_SRC_MASK                                                           (0x3 << RTL9310_CAPWAP_PASSENGER_QOS_OPRI_SRC_OFFSET)
  #define RTL9310_CAPWAP_PASSENGER_QOS_IPRI_OFFSET                                                             (2)
  #define RTL9310_CAPWAP_PASSENGER_QOS_IPRI_MASK                                                               (0x7 << RTL9310_CAPWAP_PASSENGER_QOS_IPRI_OFFSET)
  #define RTL9310_CAPWAP_PASSENGER_QOS_IPRI_SRC_OFFSET                                                         (0)
  #define RTL9310_CAPWAP_PASSENGER_QOS_IPRI_SRC_MASK                                                           (0x3 << RTL9310_CAPWAP_PASSENGER_QOS_IPRI_SRC_OFFSET)

#define RTL9310_CAPWAP_TID_RMK_ADDR(index1, index2)                                                            (0x4F94 + (index1 << 2) + (((index2 >> 3) << 2))) /* index1: 0-2, index2: 0-7 */
  #define RTL9310_CAPWAP_TID_RMK_TID_OFFSET(index2)                                                            ((index2 & 0x7) << 2)
  #define RTL9310_CAPWAP_TID_RMK_TID_MASK(index2)                                                              (0xF << RTL9310_CAPWAP_TID_RMK_TID_OFFSET(index2))

/*
 * Feature: Port Extension
 */
#define RTL9310_PE_ETAG_CTRL_ADDR                                                                              (0x1444)
  #define RTL9310_PE_ETAG_CTRL_CPU_KEEP_OFFSET                                                                 (0)
  #define RTL9310_PE_ETAG_CTRL_CPU_KEEP_MASK                                                                   (0x1 << RTL9310_PE_ETAG_CTRL_CPU_KEEP_OFFSET)

#define RTL9310_PE_ETAG_MAC_CTRL_ADDR                                                                          (0x572C)
  #define RTL9310_PE_ETAG_MAC_CTRL_TPID_OFFSET                                                                 (0)
  #define RTL9310_PE_ETAG_MAC_CTRL_TPID_MASK                                                                   (0xFFFF << RTL9310_PE_ETAG_MAC_CTRL_TPID_OFFSET)

#define RTL9310_PE_PORT_ETAG_MAC_CTRL_ADDR(port)                                                               (0x6018 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_PE_PORT_ETAG_MAC_CTRL_ETAG_EN_OFFSET                                                         (0)
  #define RTL9310_PE_PORT_ETAG_MAC_CTRL_ETAG_EN_MASK                                                           (0x1 << RTL9310_PE_PORT_ETAG_MAC_CTRL_ETAG_EN_OFFSET)

#define RTL9310_PE_ETAG_RMK_CTRL_ADDR(index)                                                                   (0x228 + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_PE_ETAG_RMK_CTRL_PRI_OFFSET(index)                                                           ((index & 0x7) * 3)
  #define RTL9310_PE_ETAG_RMK_CTRL_PRI_MASK(index)                                                             (0x7 << RTL9310_PE_ETAG_RMK_CTRL_PRI_OFFSET(index))

#define RTL9310_PE_PORT_ETAG_IGR_CTRL_ADDR(port)                                                               (0xCDD4 + (((port) << 2))) /* port: 0-55 */
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_RPF_CHK_OFFSET                                                    (11)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_RPF_CHK_MASK                                                      (0x1 << RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_RPF_CHK_OFFSET)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_RSVD_ECID_FLTR_OFFSET                                                  (10)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_RSVD_ECID_FLTR_MASK                                                    (0x1 << RTL9310_PE_PORT_ETAG_IGR_CTRL_RSVD_ECID_FLTR_OFFSET)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_MC_ECID_FLTR_OFFSET                                                    (9)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_MC_ECID_FLTR_MASK                                                      (0x1 << RTL9310_PE_PORT_ETAG_IGR_CTRL_MC_ECID_FLTR_OFFSET)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_NSG_OFFSET                                                        (1)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_NSG_MASK                                                          (0xFF << RTL9310_PE_PORT_ETAG_IGR_CTRL_ECID_NSG_OFFSET)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_LU_KEY_SEL_OFFSET                                                      (0)
  #define RTL9310_PE_PORT_ETAG_IGR_CTRL_LU_KEY_SEL_MASK                                                        (0x1 << RTL9310_PE_PORT_ETAG_IGR_CTRL_LU_KEY_SEL_OFFSET)

#define RTL9310_PE_PORT_ETAG_EGR_CTRL_ADDR(port)                                                               (0x22C + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_VLAN_TAG_STS_MODE_OFFSET                                               (26)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_VLAN_TAG_STS_MODE_MASK                                                 (0x1 << RTL9310_PE_PORT_ETAG_EGR_CTRL_VLAN_TAG_STS_MODE_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_DEI_RMK_EN_OFFSET                                                  (25)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_DEI_RMK_EN_MASK                                                    (0x1 << RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_DEI_RMK_EN_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_PRI_KEEP_OFFSET                                                    (24)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_PRI_KEEP_MASK                                                      (0x1 << RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_PRI_KEEP_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_STS_MODE_OFFSET                                                    (22)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_STS_MODE_MASK                                                      (0x3 << RTL9310_PE_PORT_ETAG_EGR_CTRL_TAG_STS_MODE_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_USE_DEFAULT_OFFSET                                                     (21)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_USE_DEFAULT_MASK                                                       (0x1 << RTL9310_PE_PORT_ETAG_EGR_CTRL_USE_DEFAULT_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_BASE_PE_OFFSET                                                         (20)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_BASE_PE_MASK                                                           (0x1 << RTL9310_PE_PORT_ETAG_EGR_CTRL_BASE_PE_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_EXT_OFFSET                                                        (12)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_EXT_MASK                                                          (0xFF << RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_EXT_OFFSET)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_BASE_OFFSET                                                       (0)
  #define RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_BASE_MASK                                                         (0xFFF << RTL9310_PE_PORT_ETAG_EGR_CTRL_PCID_BASE_OFFSET)

#define RTL9310_PE_PORT_PCID_CTRL_ADDR(port)                                                                   (0xCEB4 + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_PE_PORT_PCID_CTRL_ECID_EQ_PCID_ACT_OFFSET                                                    (23)
  #define RTL9310_PE_PORT_PCID_CTRL_ECID_EQ_PCID_ACT_MASK                                                      (0x3 << RTL9310_PE_PORT_PCID_CTRL_ECID_EQ_PCID_ACT_OFFSET)
  #define RTL9310_PE_PORT_PCID_CTRL_PE_SRC_PORT_FLTR_OFFSET                                                    (22)
  #define RTL9310_PE_PORT_PCID_CTRL_PE_SRC_PORT_FLTR_MASK                                                      (0x1 << RTL9310_PE_PORT_PCID_CTRL_PE_SRC_PORT_FLTR_OFFSET)
  #define RTL9310_PE_PORT_PCID_CTRL_USE_DEFAULT_OFFSET                                                         (21)
  #define RTL9310_PE_PORT_PCID_CTRL_USE_DEFAULT_MASK                                                           (0x1 << RTL9310_PE_PORT_PCID_CTRL_USE_DEFAULT_OFFSET)
  #define RTL9310_PE_PORT_PCID_CTRL_BASE_PE_OFFSET                                                             (20)
  #define RTL9310_PE_PORT_PCID_CTRL_BASE_PE_MASK                                                               (0x1 << RTL9310_PE_PORT_PCID_CTRL_BASE_PE_OFFSET)
  #define RTL9310_PE_PORT_PCID_CTRL_PCID_EXT_OFFSET                                                            (12)
  #define RTL9310_PE_PORT_PCID_CTRL_PCID_EXT_MASK                                                              (0xFF << RTL9310_PE_PORT_PCID_CTRL_PCID_EXT_OFFSET)
  #define RTL9310_PE_PORT_PCID_CTRL_PCID_BASE_OFFSET                                                           (0)
  #define RTL9310_PE_PORT_PCID_CTRL_PCID_BASE_MASK                                                             (0xFFF << RTL9310_PE_PORT_PCID_CTRL_PCID_BASE_OFFSET)

/*
 * Feature: RRCP
 */
/*
 * Feature: RLDP & RLPP
 */
/*
 * Feature: Unit Control
 */
#define RTL9310_STK_GBL_CTRL_ADDR                                                                              (0x1448)
  #define RTL9310_STK_GBL_CTRL_DROP_MY_DEV_OFFSET                                                              (8)
  #define RTL9310_STK_GBL_CTRL_DROP_MY_DEV_MASK                                                                (0x1 << RTL9310_STK_GBL_CTRL_DROP_MY_DEV_OFFSET)
  #define RTL9310_STK_GBL_CTRL_MY_DEV_ID_OFFSET                                                                (4)
  #define RTL9310_STK_GBL_CTRL_MY_DEV_ID_MASK                                                                  (0xF << RTL9310_STK_GBL_CTRL_MY_DEV_ID_OFFSET)
  #define RTL9310_STK_GBL_CTRL_MASTER_DEV_ID_OFFSET                                                            (0)
  #define RTL9310_STK_GBL_CTRL_MASTER_DEV_ID_MASK                                                              (0xF << RTL9310_STK_GBL_CTRL_MASTER_DEV_ID_OFFSET)

#define RTL9310_STK_PORT_ID_CTRL_ADDR(index)                                                                   (0x144C + (((index / 5) << 2))) /* index: 0-15 */
  #define RTL9310_STK_PORT_ID_CTRL_STK_PORT_ID_OFFSET(index)                                                   ((index % 0x5) * 6)
  #define RTL9310_STK_PORT_ID_CTRL_STK_PORT_ID_MASK(index)                                                     (0x3F << RTL9310_STK_PORT_ID_CTRL_STK_PORT_ID_OFFSET(index))

#define RTL9310_STK_DEV_PORT_MAP_CTRL_ADDR(index)                                                              (0x145C + (((index >> 1) << 2))) /* index: 0-15 */
  #define RTL9310_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_OFFSET(index)                                             ((index & 0x1) << 4)
  #define RTL9310_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_MASK(index)                                               (0xFFFF << RTL9310_STK_DEV_PORT_MAP_CTRL_DEV_PORT_MAP_OFFSET(index))

#define RTL9310_STK_NON_UNICAST_BLOCK_CTRL_ADDR(index)                                                         (0x147C + (((index >> 1) << 2))) /* index: 0-15 */
  #define RTL9310_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_OFFSET(index)                                ((index & 0x1) << 4)
  #define RTL9310_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_MASK(index)                                  (0xFFFF << RTL9310_STK_NON_UNICAST_BLOCK_CTRL_NON_UNICAST_BLOCK_PM_OFFSET(index))

#define RTL9310_STK_DBG_CTRL_ADDR                                                                              (0x149C)
  #define RTL9310_STK_DBG_CTRL_STK_PORT_DEBUG_OFFSET                                                           (0)
  #define RTL9310_STK_DBG_CTRL_STK_PORT_DEBUG_MASK                                                             (0x1 << RTL9310_STK_DBG_CTRL_STK_PORT_DEBUG_OFFSET)

/*
 * Feature: Remote Access
 */
#define RTL9310_RMT_REG_ACCESS_CTRL_ADDR                                                                       (0x14A0)
  #define RTL9310_RMT_REG_ACCESS_CTRL_RESULT_OFFSET                                                            (30)
  #define RTL9310_RMT_REG_ACCESS_CTRL_RESULT_MASK                                                              (0x1 << RTL9310_RMT_REG_ACCESS_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CTRL_EXEC_OFFSET                                                              (29)
  #define RTL9310_RMT_REG_ACCESS_CTRL_EXEC_MASK                                                                (0x1 << RTL9310_RMT_REG_ACCESS_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CTRL_RWOP_OFFSET                                                              (28)
  #define RTL9310_RMT_REG_ACCESS_CTRL_RWOP_MASK                                                                (0x1 << RTL9310_RMT_REG_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CTRL_DEV_OFFSET                                                               (24)
  #define RTL9310_RMT_REG_ACCESS_CTRL_DEV_MASK                                                                 (0xF << RTL9310_RMT_REG_ACCESS_CTRL_DEV_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CTRL_ADDR_OFFSET                                                              (0)
  #define RTL9310_RMT_REG_ACCESS_CTRL_ADDR_MASK                                                                (0xFFFFFF << RTL9310_RMT_REG_ACCESS_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_REG_ACCESS_DATA_ADDR                                                                       (0x14A4)
  #define RTL9310_RMT_REG_ACCESS_DATA_DATA_OFFSET                                                              (0)
  #define RTL9310_RMT_REG_ACCESS_DATA_DATA_MASK                                                                (0xFFFFFFFF << RTL9310_RMT_REG_ACCESS_DATA_DATA_OFFSET)

#define RTL9310_RMT_REG_ACCESS_CFG_ADDR                                                                        (0x14A8)
  #define RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_TIMER_OFFSET                                                      (23)
  #define RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_TIMER_MASK                                                        (0xFF << RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_PERIOD_OFFSET                                                     (15)
  #define RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_PERIOD_MASK                                                       (0xFF << RTL9310_RMT_REG_ACCESS_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CFG_RX_REQ_SEQ_ID_OFFSET                                                      (10)
  #define RTL9310_RMT_REG_ACCESS_CFG_RX_REQ_SEQ_ID_MASK                                                        (0x1F << RTL9310_RMT_REG_ACCESS_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CFG_RX_ACK_SEQ_ID_OFFSET                                                      (5)
  #define RTL9310_RMT_REG_ACCESS_CFG_RX_ACK_SEQ_ID_MASK                                                        (0x1F << RTL9310_RMT_REG_ACCESS_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_REG_ACCESS_CFG_SEQ_ID_OFFSET                                                             (0)
  #define RTL9310_RMT_REG_ACCESS_CFG_SEQ_ID_MASK                                                               (0x1F << RTL9310_RMT_REG_ACCESS_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_ACCESS_SEM_ADDR(index)                                                                     (0x14AC + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_RMT_ACCESS_SEM_LOCK_OFFSET                                                                   (8)
  #define RTL9310_RMT_ACCESS_SEM_LOCK_MASK                                                                     (0x1 << RTL9310_RMT_ACCESS_SEM_LOCK_OFFSET)
  #define RTL9310_RMT_ACCESS_SEM_DEV_OFFSET                                                                    (4)
  #define RTL9310_RMT_ACCESS_SEM_DEV_MASK                                                                      (0xF << RTL9310_RMT_ACCESS_SEM_DEV_OFFSET)
  #define RTL9310_RMT_ACCESS_SEM_TIMEOUT_TIMER_OFFSET                                                          (0)
  #define RTL9310_RMT_ACCESS_SEM_TIMEOUT_TIMER_MASK                                                            (0xF << RTL9310_RMT_ACCESS_SEM_TIMEOUT_TIMER_OFFSET)

#define RTL9310_RMT_ACCESS_SEM_CTRL_ADDR(index)                                                                (0x14CC + (((index >> 3) << 2))) /* index: 0-7 */
  #define RTL9310_RMT_ACCESS_SEM_CTRL_TIMEOUT_OFFSET(index)                                                    ((index & 0x7) << 2)
  #define RTL9310_RMT_ACCESS_SEM_CTRL_TIMEOUT_MASK(index)                                                      (0xF << RTL9310_RMT_ACCESS_SEM_CTRL_TIMEOUT_OFFSET(index))

#define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_ADDR                                                                 (0x8548)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_RESULT_OFFSET                                                      (25)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_EXEC_OFFSET                                                        (24)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_CMD_OFFSET                                                         (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_DEV_ID_OFFSET                                                      (19)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_TBL_OFFSET                                                         (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_TBL_MASK                                                           (0xF << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_ADDR_MASK                                                          (0x7FFF << RTL9310_RMT_TBL_ACCESS_SET_0_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_0_DATA_ADDR(index)                                                          (0x854C + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_RMT_TBL_ACCESS_SET_0_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_0_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_ADDR                                                                  (0x856C)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_0_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_0_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_0_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_ADDR                                                    (0x8570)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_METHOD_OFFSET                                         (16)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_METHOD_MASK                                           (0x7 << RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_METHOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_OFFSET                                            (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_MASK                                              (0x1 << RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_ADDR_OFFSET                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_ADDR_MASK                                         (0x7FFF << RTL9310_RMT_TBL_ACCESS_SET_0_L2_READ_MTHD_CTRL_HIT_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_ADDR                                                                 (0x46B8)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_RESULT_OFFSET                                                      (22)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_EXEC_OFFSET                                                        (21)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_CMD_OFFSET                                                         (20)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_DEV_ID_OFFSET                                                      (16)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_TBL_OFFSET                                                         (14)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_TBL_MASK                                                           (0x3 << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_ADDR_MASK                                                          (0x3FFF << RTL9310_RMT_TBL_ACCESS_SET_1_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_1_DATA_ADDR(index)                                                          (0x46BC + (((index) << 2))) /* index: 0-21 */
  #define RTL9310_RMT_TBL_ACCESS_SET_1_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_1_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_ADDR                                                                  (0x4714)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_1_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_1_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_1_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_1_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_ADDR                                                                 (0x8574)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_RESULT_OFFSET                                                      (24)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_EXEC_OFFSET                                                        (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_CMD_OFFSET                                                         (22)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_DEV_ID_OFFSET                                                      (18)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_TBL_OFFSET                                                         (14)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_TBL_MASK                                                           (0xF << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_ADDR_MASK                                                          (0x3FFF << RTL9310_RMT_TBL_ACCESS_SET_2_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_2_DATA_ADDR(index)                                                          (0x8578 + (((index) << 2))) /* index: 0-5 */
  #define RTL9310_RMT_TBL_ACCESS_SET_2_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_2_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_ADDR                                                                  (0x8590)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_2_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_2_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_2_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_2_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_ADDR                                                                 (0x4FA0)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_RESULT_OFFSET                                                      (21)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_EXEC_OFFSET                                                        (20)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_CMD_OFFSET                                                         (19)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_DEV_ID_OFFSET                                                      (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_TBL_OFFSET                                                         (12)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_TBL_MASK                                                           (0x7 << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_ADDR_MASK                                                          (0xFFF << RTL9310_RMT_TBL_ACCESS_SET_3_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_3_DATA_ADDR(index)                                                          (0x4FA4 + (((index) << 2))) /* index: 0-8 */
  #define RTL9310_RMT_TBL_ACCESS_SET_3_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_3_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_ADDR                                                                  (0x4FC8)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_3_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_3_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_3_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_3_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_ADDR                                                                 (0x3060)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_RESULT_OFFSET                                                      (13)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_EXEC_OFFSET                                                        (12)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_CMD_OFFSET                                                         (11)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_DEV_ID_OFFSET                                                      (7)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_TBL_OFFSET                                                         (6)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_TBL_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_ADDR_MASK                                                          (0x3F << RTL9310_RMT_TBL_ACCESS_SET_4_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_4_DATA_ADDR(index)                                                          (0x3064 + (((index) << 2))) /* index: 0-28 */
  #define RTL9310_RMT_TBL_ACCESS_SET_4_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_4_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_ADDR                                                                  (0x30D8)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_4_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_4_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_4_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_4_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_ADDR                                                                 (0x7F18)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_RESULT_OFFSET                                                      (14)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_RESULT_MASK                                                        (0x1 << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_EXEC_OFFSET                                                        (13)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_EXEC_MASK                                                          (0x1 << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_EXEC_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_CMD_OFFSET                                                         (12)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_CMD_MASK                                                           (0x1 << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_DEV_ID_OFFSET                                                      (8)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_DEV_ID_MASK                                                        (0xF << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_DEV_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_TBL_OFFSET                                                         (6)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_TBL_MASK                                                           (0x3 << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_TBL_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_ADDR_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_ADDR_MASK                                                          (0x3F << RTL9310_RMT_TBL_ACCESS_SET_5_CTRL_ADDR_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_5_DATA_ADDR(index)                                                          (0x7F1C + (((index) << 2))) /* index: 0-52 */
  #define RTL9310_RMT_TBL_ACCESS_SET_5_DATA_DATA_OFFSET                                                        (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_DATA_DATA_MASK                                                          (0xFFFFFFFF << RTL9310_RMT_TBL_ACCESS_SET_5_DATA_DATA_OFFSET)

#define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_ADDR                                                                  (0x7FF0)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_TIMER_OFFSET                                                (23)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_TIMER_MASK                                                  (0xFF << RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_PERIOD_OFFSET                                               (15)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_PERIOD_MASK                                                 (0xFF << RTL9310_RMT_TBL_ACCESS_SET_5_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_REQ_SEQ_ID_OFFSET                                                (10)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_REQ_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_ACK_SEQ_ID_OFFSET                                                (5)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_ACK_SEQ_ID_MASK                                                  (0x1F << RTL9310_RMT_TBL_ACCESS_SET_5_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_SEQ_ID_OFFSET                                                       (0)
  #define RTL9310_RMT_TBL_ACCESS_SET_5_CFG_SEQ_ID_MASK                                                         (0x1F << RTL9310_RMT_TBL_ACCESS_SET_5_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_CTRL_ADDR                                                                       (0xFAC)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_RESULT_OFFSET                                                            (10)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_RESULT_MASK                                                              (0x1 << RTL9310_RMT_PHY_ACCESS_CTRL_RESULT_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_CMD_OFFSET                                                               (9)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_CMD_MASK                                                                 (0x1 << RTL9310_RMT_PHY_ACCESS_CTRL_CMD_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_ACCESS_SEL_OFFSET                                                        (8)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_ACCESS_SEL_MASK                                                          (0x1 << RTL9310_RMT_PHY_ACCESS_CTRL_ACCESS_SEL_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_BC_OFFSET                                                                (7)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_BC_MASK                                                                  (0x1 << RTL9310_RMT_PHY_ACCESS_CTRL_BC_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_RWOP_OFFSET                                                              (6)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_RWOP_MASK                                                                (0x1 << RTL9310_RMT_PHY_ACCESS_CTRL_RWOP_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_TYPE_OFFSET                                                              (4)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_TYPE_MASK                                                                (0x3 << RTL9310_RMT_PHY_ACCESS_CTRL_TYPE_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_DEV_ID_OFFSET                                                            (0)
  #define RTL9310_RMT_PHY_ACCESS_CTRL_DEV_ID_MASK                                                              (0xF << RTL9310_RMT_PHY_ACCESS_CTRL_DEV_ID_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_DATA_ADDR                                                                       (0xFB0)
  #define RTL9310_RMT_PHY_ACCESS_DATA_DATA_OFFSET                                                              (0)
  #define RTL9310_RMT_PHY_ACCESS_DATA_DATA_MASK                                                                (0xFFFF << RTL9310_RMT_PHY_ACCESS_DATA_DATA_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_CFG_ADDR                                                                        (0xFB4)
  #define RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_TIMER_OFFSET                                                      (23)
  #define RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_TIMER_MASK                                                        (0xFF << RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_TIMER_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_PERIOD_OFFSET                                                     (15)
  #define RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_PERIOD_MASK                                                       (0xFF << RTL9310_RMT_PHY_ACCESS_CFG_TIMEOUT_PERIOD_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CFG_RX_REQ_SEQ_ID_OFFSET                                                      (10)
  #define RTL9310_RMT_PHY_ACCESS_CFG_RX_REQ_SEQ_ID_MASK                                                        (0x1F << RTL9310_RMT_PHY_ACCESS_CFG_RX_REQ_SEQ_ID_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CFG_RX_ACK_SEQ_ID_OFFSET                                                      (5)
  #define RTL9310_RMT_PHY_ACCESS_CFG_RX_ACK_SEQ_ID_MASK                                                        (0x1F << RTL9310_RMT_PHY_ACCESS_CFG_RX_ACK_SEQ_ID_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_CFG_SEQ_ID_OFFSET                                                             (0)
  #define RTL9310_RMT_PHY_ACCESS_CFG_SEQ_ID_MASK                                                               (0x1F << RTL9310_RMT_PHY_ACCESS_CFG_SEQ_ID_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_ADDR                                                               (0xFB8)
  #define RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_HI_OFFSET                                                (32)
  #define RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_HI_MASK                                                  (0xFFFFFF << RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_HI_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_LO_OFFSET                                                (0)
  #define RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_LO_MASK                                                  (0xFFFFFFFF << RTL9310_RMT_PHY_ACCESS_PHY_MSK_CTRL_PHY_MSK_LO_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_PORT_ID_CTRL_ADDR                                                               (0xFC0)
  #define RTL9310_RMT_PHY_ACCESS_PORT_ID_CTRL_PORT_ID_OFFSET                                                   (0)
  #define RTL9310_RMT_PHY_ACCESS_PORT_ID_CTRL_PORT_ID_MASK                                                     (0x3F << RTL9310_RMT_PHY_ACCESS_PORT_ID_CTRL_PORT_ID_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_PARAM_ADDR                                                                      (0xFC4)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_MAIN_PAGE_OFFSET                                                        (14)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_MAIN_PAGE_MASK                                                          (0x1FFF << RTL9310_RMT_PHY_ACCESS_PARAM_MAIN_PAGE_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_EXT_PAGE_OFFSET                                                         (5)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_EXT_PAGE_MASK                                                           (0x1FF << RTL9310_RMT_PHY_ACCESS_PARAM_EXT_PAGE_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_REG_OFFSET                                                              (0)
  #define RTL9310_RMT_PHY_ACCESS_PARAM_REG_MASK                                                                (0x1F << RTL9310_RMT_PHY_ACCESS_PARAM_REG_OFFSET)

#define RTL9310_RMT_PHY_ACCESS_MMD_PARAM_ADDR                                                                  (0xFC8)
  #define RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_DEV_ADDR_OFFSET                                                 (16)
  #define RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_DEV_ADDR_MASK                                                   (0x1F << RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_DEV_ADDR_OFFSET)
  #define RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_REG_OFFSET                                                      (0)
  #define RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_REG_MASK                                                        (0xFFFF << RTL9310_RMT_PHY_ACCESS_MMD_PARAM_MMD_REG_OFFSET)

/*
 * Feature: Remote Interrupt
 */
#define RTL9310_RMT_INTR_CTRL_ADDR                                                                             (0x14D0)
  #define RTL9310_RMT_INTR_CTRL_TX_DELAY_OFFSET                                                                (23)
  #define RTL9310_RMT_INTR_CTRL_TX_DELAY_MASK                                                                  (0x3 << RTL9310_RMT_INTR_CTRL_TX_DELAY_OFFSET)
  #define RTL9310_RMT_INTR_CTRL_TX_EN_OFFSET                                                                   (22)
  #define RTL9310_RMT_INTR_CTRL_TX_EN_MASK                                                                     (0x1 << RTL9310_RMT_INTR_CTRL_TX_EN_OFFSET)
  #define RTL9310_RMT_INTR_CTRL_TX_TRIG_OFFSET                                                                 (21)
  #define RTL9310_RMT_INTR_CTRL_TX_TRIG_MASK                                                                   (0x1 << RTL9310_RMT_INTR_CTRL_TX_TRIG_OFFSET)
  #define RTL9310_RMT_INTR_CTRL_CMP_SEQ_MARGIN_OFFSET                                                          (16)
  #define RTL9310_RMT_INTR_CTRL_CMP_SEQ_MARGIN_MASK                                                            (0x1F << RTL9310_RMT_INTR_CTRL_CMP_SEQ_MARGIN_OFFSET)
  #define RTL9310_RMT_INTR_CTRL_RX_FORCE_UPDATE_OFFSET                                                         (0)
  #define RTL9310_RMT_INTR_CTRL_RX_FORCE_UPDATE_MASK                                                           (0xFFFF << RTL9310_RMT_INTR_CTRL_RX_FORCE_UPDATE_OFFSET)

#define RTL9310_RMT_INTR_INFO_ADDR(index)                                                                      (0x14D4 + (((index) << 2))) /* index: 0-15 */
  #define RTL9310_RMT_INTR_INFO_RX_SEQ_ID_OFFSET                                                               (5)
  #define RTL9310_RMT_INTR_INFO_RX_SEQ_ID_MASK                                                                 (0x1F << RTL9310_RMT_INTR_INFO_RX_SEQ_ID_OFFSET)
  #define RTL9310_RMT_INTR_INFO_SEQ_ID_OFFSET                                                                  (0)
  #define RTL9310_RMT_INTR_INFO_SEQ_ID_MASK                                                                    (0x1F << RTL9310_RMT_INTR_INFO_SEQ_ID_OFFSET)

#define RTL9310_RMT_INTR_DATA_CCM_ADDR(index)                                                                  (0x1514 + (((index >> 1) << 2))) /* index: 0-15 */
  #define RTL9310_RMT_INTR_DATA_CCM_ISR_CCM_OFFSET(index)                                                      ((index & 0x1) << 4)
  #define RTL9310_RMT_INTR_DATA_CCM_ISR_CCM_MASK(index)                                                        (0xFFFF << RTL9310_RMT_INTR_DATA_CCM_ISR_CCM_OFFSET(index))

#define RTL9310_RMT_INTR_DATA_LINK_STS_ADDR(index)                                                             (0x1534 + (((index) << 3))) /* index: 0-15 */
  #define RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_HI_OFFSET                                               (32)
  #define RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_HI_MASK                                                 (0xFFFFFF << RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_HI_OFFSET)
  #define RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_LO_OFFSET                                               (0)
  #define RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_LO_MASK                                                 (0xFFFFFFFF << RTL9310_RMT_INTR_DATA_LINK_STS_PORT_LINK_STS_LO_OFFSET)

/*
 * Feature: Parser
 */
#define RTL9310_PARSER_CTRL_ADDR                                                                               (0x56C)
  #define RTL9310_PARSER_CTRL_VXLAN_GPE_UDP_PORT_OFFSET                                                        (16)
  #define RTL9310_PARSER_CTRL_VXLAN_GPE_UDP_PORT_MASK                                                          (0xFFFF << RTL9310_PARSER_CTRL_VXLAN_GPE_UDP_PORT_OFFSET)
  #define RTL9310_PARSER_CTRL_MALFORMED_PKT_ACT_OFFSET                                                         (5)
  #define RTL9310_PARSER_CTRL_MALFORMED_PKT_ACT_MASK                                                           (0x3 << RTL9310_PARSER_CTRL_MALFORMED_PKT_ACT_OFFSET)
  #define RTL9310_PARSER_CTRL_PARSER_CANT_HANDLE_ACT_OFFSET                                                    (3)
  #define RTL9310_PARSER_CTRL_PARSER_CANT_HANDLE_ACT_MASK                                                      (0x3 << RTL9310_PARSER_CTRL_PARSER_CANT_HANDLE_ACT_OFFSET)
  #define RTL9310_PARSER_CTRL_WL_OFFSET_EN_OFFSET                                                              (2)
  #define RTL9310_PARSER_CTRL_WL_OFFSET_EN_MASK                                                                (0x1 << RTL9310_PARSER_CTRL_WL_OFFSET_EN_OFFSET)
  #define RTL9310_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET                                                            (1)
  #define RTL9310_PARSER_CTRL_PPPOE_PARSE_EN_MASK                                                              (0x1 << RTL9310_PARSER_CTRL_PPPOE_PARSE_EN_OFFSET)
  #define RTL9310_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET                                                        (0)
  #define RTL9310_PARSER_CTRL_RFC1042_OUI_IGNORE_MASK                                                          (0x1 << RTL9310_PARSER_CTRL_RFC1042_OUI_IGNORE_OFFSET)

#define RTL9310_GTP_PARSE_CTRL_ADDR                                                                            (0x570)
  #define RTL9310_GTP_PARSE_CTRL_USR_DATA_L4_PORT_OFFSET                                                       (16)
  #define RTL9310_GTP_PARSE_CTRL_USR_DATA_L4_PORT_MASK                                                         (0xFFFF << RTL9310_GTP_PARSE_CTRL_USR_DATA_L4_PORT_OFFSET)
  #define RTL9310_GTP_PARSE_CTRL_CTRL_L4_PORT_OFFSET                                                           (0)
  #define RTL9310_GTP_PARSE_CTRL_CTRL_L4_PORT_MASK                                                             (0xFFFF << RTL9310_GTP_PARSE_CTRL_CTRL_L4_PORT_OFFSET)

#define RTL9310_DIAMETER_PARSE_CTRL_ADDR                                                                       (0x574)
  #define RTL9310_DIAMETER_PARSE_CTRL_SESSION_ID_EN_OFFSET                                                     (16)
  #define RTL9310_DIAMETER_PARSE_CTRL_SESSION_ID_EN_MASK                                                       (0x1 << RTL9310_DIAMETER_PARSE_CTRL_SESSION_ID_EN_OFFSET)
  #define RTL9310_DIAMETER_PARSE_CTRL_HDR_L4_PORT_OFFSET                                                       (0)
  #define RTL9310_DIAMETER_PARSE_CTRL_HDR_L4_PORT_MASK                                                         (0xFFFF << RTL9310_DIAMETER_PARSE_CTRL_HDR_L4_PORT_OFFSET)

/*
 * Feature: Parser HSB
 */
#define RTL9310_HSB_CTRL_ADDR                                                                                  (0xAC00)
  #define RTL9310_HSB_CTRL_SEL_OFFSET                                                                          (1)
  #define RTL9310_HSB_CTRL_SEL_MASK                                                                            (0x1 << RTL9310_HSB_CTRL_SEL_OFFSET)
  #define RTL9310_HSB_CTRL_VALID_OFFSET                                                                        (0)
  #define RTL9310_HSB_CTRL_VALID_MASK                                                                          (0x1 << RTL9310_HSB_CTRL_VALID_OFFSET)

#define RTL9310_HSB_DATA_ADDR                                                                                  (0xAC04)
  #define RTL9310_HSB_DATA_OHSB_ERR_PKT_OFFSET                                                                 (1727)
  #define RTL9310_HSB_DATA_OHSB_ERR_PKT_MASK                                                                   (0x1 << RTL9310_HSB_DATA_OHSB_ERR_PKT_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L2_CRC_ERR_OFFSET                                                              (1726)
  #define RTL9310_HSB_DATA_OHSB_L2_CRC_ERR_MASK                                                                (0x1 << RTL9310_HSB_DATA_OHSB_L2_CRC_ERR_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_PKT_LEN_OFFSET                                                                 (1712)
  #define RTL9310_HSB_DATA_OHSB_PKT_LEN_MASK                                                                   (0x3FFF << RTL9310_HSB_DATA_OHSB_PKT_LEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_PARSER_CANT_HANDLE_OFFSET                                                      (1711)
  #define RTL9310_HSB_DATA_OHSB_PARSER_CANT_HANDLE_MASK                                                        (0x1 << RTL9310_HSB_DATA_OHSB_PARSER_CANT_HANDLE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_MALFORMED_PKT_OFFSET                                                           (1710)
  #define RTL9310_HSB_DATA_OHSB_MALFORMED_PKT_MASK                                                             (0x1 << RTL9310_HSB_DATA_OHSB_MALFORMED_PKT_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_SPP_OFFSET                                                                     (1704)
  #define RTL9310_HSB_DATA_OHSB_SPP_MASK                                                                       (0x3F << RTL9310_HSB_DATA_OHSB_SPP_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_RTAG_IF_OFFSET                                                                 (1701)
  #define RTL9310_HSB_DATA_OHSB_RTAG_IF_MASK                                                                   (0x7 << RTL9310_HSB_DATA_OHSB_RTAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_RTAG_239_208_OFFSET                                                            (1664)
  #define RTL9310_HSB_DATA_OHSB_RTAG_239_208_MASK                                                              (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_RTAG_239_208_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_RTAG_207_176_OFFSET                                                            (1632)
  #define RTL9310_HSB_DATA_OHSB_RTAG_207_176_MASK                                                              (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_RTAG_207_176_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_RTAG_175_144_OFFSET                                                            (1600)
  #define RTL9310_HSB_DATA_OHSB_RTAG_175_144_MASK                                                              (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_RTAG_175_144_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_RTAG_143_128_OFFSET                                                            (1584)
  #define RTL9310_HSB_DATA_OHSB_RTAG_143_128_MASK                                                              (0xFFFF << RTL9310_HSB_DATA_OHSB_RTAG_143_128_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_DMAC_47_32_OFFSET                                                              (1568)
  #define RTL9310_HSB_DATA_OHSB_DMAC_47_32_MASK                                                                (0xFFFF << RTL9310_HSB_DATA_OHSB_DMAC_47_32_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_DMAC_31_0_OFFSET                                                               (1536)
  #define RTL9310_HSB_DATA_OHSB_DMAC_31_0_MASK                                                                 (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_DMAC_31_0_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_SMAC_47_16_OFFSET                                                              (1504)
  #define RTL9310_HSB_DATA_OHSB_SMAC_47_16_MASK                                                                (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_SMAC_47_16_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_SMAC_15_0_OFFSET                                                               (1488)
  #define RTL9310_HSB_DATA_OHSB_SMAC_15_0_MASK                                                                 (0xFFFF << RTL9310_HSB_DATA_OHSB_SMAC_15_0_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OTAG_OFFSET                                                                    (1472)
  #define RTL9310_HSB_DATA_OHSB_OTAG_MASK                                                                      (0xFFFF << RTL9310_HSB_DATA_OHSB_OTAG_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_ITAG_OFFSET                                                                    (1456)
  #define RTL9310_HSB_DATA_OHSB_ITAG_MASK                                                                      (0xFFFF << RTL9310_HSB_DATA_OHSB_ITAG_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OTAG_IF_OFFSET                                                                 (1455)
  #define RTL9310_HSB_DATA_OHSB_OTAG_IF_MASK                                                                   (0x1 << RTL9310_HSB_DATA_OHSB_OTAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OTAG_TPID_IDX_OFFSET                                                           (1453)
  #define RTL9310_HSB_DATA_OHSB_OTAG_TPID_IDX_MASK                                                             (0x3 << RTL9310_HSB_DATA_OHSB_OTAG_TPID_IDX_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_ITAG_IF_OFFSET                                                                 (1452)
  #define RTL9310_HSB_DATA_OHSB_ITAG_IF_MASK                                                                   (0x1 << RTL9310_HSB_DATA_OHSB_ITAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_ITAG_TPID_IDX_OFFSET                                                           (1450)
  #define RTL9310_HSB_DATA_OHSB_ITAG_TPID_IDX_MASK                                                             (0x3 << RTL9310_HSB_DATA_OHSB_ITAG_TPID_IDX_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_ETAG_IF_OFFSET                                                                 (1449)
  #define RTL9310_HSB_DATA_OHSB_ETAG_IF_MASK                                                                   (0x1 << RTL9310_HSB_DATA_OHSB_ETAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OMPLS_IF_OFFSET                                                                (1448)
  #define RTL9310_HSB_DATA_OHSB_OMPLS_IF_MASK                                                                  (0x1 << RTL9310_HSB_DATA_OHSB_OMPLS_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IMPLS_IF_OFFSET                                                                (1447)
  #define RTL9310_HSB_DATA_OHSB_IMPLS_IF_MASK                                                                  (0x1 << RTL9310_HSB_DATA_OHSB_IMPLS_IF_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OMPLS_HDR_OFFSET                                                               (1408)
  #define RTL9310_HSB_DATA_OHSB_OMPLS_HDR_MASK                                                                 (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_OMPLS_HDR_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IMPLS_HDR_OFFSET                                                               (1376)
  #define RTL9310_HSB_DATA_OHSB_IMPLS_HDR_MASK                                                                 (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IMPLS_HDR_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_ETHTYPE_OFFSET                                                                 (1360)
  #define RTL9310_HSB_DATA_OHSB_ETHTYPE_MASK                                                                   (0xFFFF << RTL9310_HSB_DATA_OHSB_ETHTYPE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_FRAME_TYPE_OFFSET                                                              (1358)
  #define RTL9310_HSB_DATA_OHSB_FRAME_TYPE_MASK                                                                (0x3 << RTL9310_HSB_DATA_OHSB_FRAME_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_OAMPDU_OFFSET                                                                  (1357)
  #define RTL9310_HSB_DATA_OHSB_OAMPDU_MASK                                                                    (0x1 << RTL9310_HSB_DATA_OHSB_OAMPDU_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_PPPOE_IF_MPLS_TYPE_OFFSET                                                      (1356)
  #define RTL9310_HSB_DATA_OHSB_PPPOE_IF_MPLS_TYPE_MASK                                                        (0x1 << RTL9310_HSB_DATA_OHSB_PPPOE_IF_MPLS_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IPV4_TYPE_OFFSET                                                               (1354)
  #define RTL9310_HSB_DATA_OHSB_IPV4_TYPE_MASK                                                                 (0x3 << RTL9310_HSB_DATA_OHSB_IPV4_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IPV6_TYPE_OFFSET                                                               (1352)
  #define RTL9310_HSB_DATA_OHSB_IPV6_TYPE_MASK                                                                 (0x3 << RTL9310_HSB_DATA_OHSB_IPV6_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_VER_OFFSET                                                                  (1348)
  #define RTL9310_HSB_DATA_OHSB_IP_VER_MASK                                                                    (0xF << RTL9310_HSB_DATA_OHSB_IP_VER_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_HDR_LEN_OFFSET                                                              (1344)
  #define RTL9310_HSB_DATA_OHSB_IP_HDR_LEN_MASK                                                                (0xF << RTL9310_HSB_DATA_OHSB_IP_HDR_LEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_TOS_OFFSET                                                                  (1336)
  #define RTL9310_HSB_DATA_OHSB_IP_TOS_MASK                                                                    (0xFF << RTL9310_HSB_DATA_OHSB_IP_TOS_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_FLOW_LBL_OFFSET                                                            (1316)
  #define RTL9310_HSB_DATA_OHSB_IP6_FLOW_LBL_MASK                                                              (0xFFFFF << RTL9310_HSB_DATA_OHSB_IP6_FLOW_LBL_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_LEN_OFFSET                                                                  (1296)
  #define RTL9310_HSB_DATA_OHSB_IP_LEN_MASK                                                                    (0xFFFF << RTL9310_HSB_DATA_OHSB_IP_LEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_FLAG_OFFSET                                                                 (1293)
  #define RTL9310_HSB_DATA_OHSB_IP_FLAG_MASK                                                                   (0x7 << RTL9310_HSB_DATA_OHSB_IP_FLAG_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_OFFSET_OFFSET                                                               (1280)
  #define RTL9310_HSB_DATA_OHSB_IP_OFFSET_MASK                                                                 (0x1FFF << RTL9310_HSB_DATA_OHSB_IP_OFFSET_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_TTL_OFFSET                                                                  (1272)
  #define RTL9310_HSB_DATA_OHSB_IP_TTL_MASK                                                                    (0xFF << RTL9310_HSB_DATA_OHSB_IP_TTL_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_PROTO_OFFSET                                                                (1264)
  #define RTL9310_HSB_DATA_OHSB_IP_PROTO_MASK                                                                  (0xFF << RTL9310_HSB_DATA_OHSB_IP_PROTO_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_OFFSET_OFFSET                                                               (1256)
  #define RTL9310_HSB_DATA_OHSB_L4_OFFSET_MASK                                                                 (0xFF << RTL9310_HSB_DATA_OHSB_L4_OFFSET_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP3_FIELD_SEL11_10_OFFSET                                                  (1216)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP3_FIELD_SEL11_10_MASK                                                    (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_SIP3_FIELD_SEL11_10_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP2_FIELD_SEL9_8_OFFSET                                                    (1184)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP2_FIELD_SEL9_8_MASK                                                      (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_SIP2_FIELD_SEL9_8_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP1_FIELD_SEL7_6_OFFSET                                                    (1152)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP1_FIELD_SEL7_6_MASK                                                      (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_SIP1_FIELD_SEL7_6_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP_OFFSET                                                                  (1120)
  #define RTL9310_HSB_DATA_OHSB_IP_SIP_MASK                                                                    (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_SIP_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP3_OFFSET                                                                 (1088)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP3_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_DIP3_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP2_OFFSET                                                                 (1056)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP2_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_DIP2_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP1_OFFSET                                                                 (1024)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP1_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_DIP1_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP_OFFSET                                                                  (992)
  #define RTL9310_HSB_DATA_OHSB_IP_DIP_MASK                                                                    (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_IP_DIP_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_ERR_OFFSET                                                     (991)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_ERR_MASK                                                       (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_ERR_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_EXIST_OFFSET                                                   (990)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_HOPBYHOP_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_ROUTE_EXIST_OFFSET                                                      (989)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_ROUTE_EXIST_MASK                                                        (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_ROUTE_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_FRAGMENT_EXIST_OFFSET                                                   (988)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_FRAGMENT_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_FRAGMENT_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_ESP_EXIST_OFFSET                                                        (987)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_ESP_EXIST_MASK                                                          (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_ESP_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_AUTH_EXIST_OFFSET                                                       (986)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_AUTH_EXIST_MASK                                                         (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_AUTH_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_DESTINATION_EXIST_OFFSET                                                (985)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_DESTINATION_EXIST_MASK                                                  (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_DESTINATION_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_MOBILITY_EXIST_OFFSET                                                   (984)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_MOBILITY_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_MOBILITY_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_REPEAT_OFFSET                                                           (983)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_REPEAT_MASK                                                             (0x1 << RTL9310_HSB_DATA_OHSB_IP6_EH_REPEAT_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_TOTAL_LEN_OFFSET                                                        (977)
  #define RTL9310_HSB_DATA_OHSB_IP6_EH_TOTAL_LEN_MASK                                                          (0x3F << RTL9310_HSB_DATA_OHSB_IP6_EH_TOTAL_LEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_HDR_RDY_OFFSET                                                              (976)
  #define RTL9310_HSB_DATA_OHSB_L4_HDR_RDY_MASK                                                                (0x1 << RTL9310_HSB_DATA_OHSB_L4_HDR_RDY_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_SPORT_OFFSET                                                                (960)
  #define RTL9310_HSB_DATA_OHSB_L4_SPORT_MASK                                                                  (0xFFFF << RTL9310_HSB_DATA_OHSB_L4_SPORT_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_DPORT_OFFSET                                                                (944)
  #define RTL9310_HSB_DATA_OHSB_L4_DPORT_MASK                                                                  (0xFFFF << RTL9310_HSB_DATA_OHSB_L4_DPORT_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_OPCODE_OFFSET                                                               (928)
  #define RTL9310_HSB_DATA_OHSB_L4_OPCODE_MASK                                                                 (0xFFFF << RTL9310_HSB_DATA_OHSB_L4_OPCODE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_L4_DATA_OFFSET                                                                 (912)
  #define RTL9310_HSB_DATA_OHSB_L4_DATA_MASK                                                                   (0xFFFF << RTL9310_HSB_DATA_OHSB_L4_DATA_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_PRE_OFFSET                                                              (904)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_PRE_MASK                                                                (0xFF << RTL9310_HSB_DATA_OHSB_CAPWAP_PRE_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_HLEN_OFFSET                                                             (899)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_HLEN_MASK                                                               (0x1F << RTL9310_HSB_DATA_OHSB_CAPWAP_HLEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_RID_OFFSET                                                              (891)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_RID_MASK                                                                (0x1F << RTL9310_HSB_DATA_OHSB_CAPWAP_RID_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_WBID_OFFSET                                                             (886)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_WBID_MASK                                                               (0x1F << RTL9310_HSB_DATA_OHSB_CAPWAP_WBID_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_FLAG_OFFSET                                                             (880)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_FLAG_MASK                                                               (0x3F << RTL9310_HSB_DATA_OHSB_CAPWAP_FLAG_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_RMAC_LEN_OFFSET                                                         (872)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_RMAC_LEN_MASK                                                           (0xFF << RTL9310_HSB_DATA_OHSB_CAPWAP_RMAC_LEN_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_HDR_RDY_OFFSET                                                          (871)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_HDR_RDY_MASK                                                            (0x1 << RTL9310_HSB_DATA_OHSB_CAPWAP_HDR_RDY_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_VALID_OFFSET                                                      (870)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_VALID_MASK                                                        (0x1 << RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_VALID_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_47_16_OFFSET                                                      (832)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_47_16_MASK                                                        (0xFFFFFFFF << RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_47_16_OFFSET)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_15_0_OFFSET                                                       (816)
  #define RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_15_0_MASK                                                         (0xFFFF << RTL9310_HSB_DATA_OHSB_CAPWAP_BSSID_15_0_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L3_OFFSET_OFFSET                                                               (808)
  #define RTL9310_HSB_DATA_IHSB_L3_OFFSET_MASK                                                                 (0xFF << RTL9310_HSB_DATA_IHSB_L3_OFFSET_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_OFFSET_OFFSET                                                               (800)
  #define RTL9310_HSB_DATA_IHSB_L4_OFFSET_MASK                                                                 (0xFF << RTL9310_HSB_DATA_IHSB_L4_OFFSET_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_PARSER_CANT_HANDLE_OFFSET                                                      (799)
  #define RTL9310_HSB_DATA_IHSB_PARSER_CANT_HANDLE_MASK                                                        (0x1 << RTL9310_HSB_DATA_IHSB_PARSER_CANT_HANDLE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_MALFORMED_PKT_OFFSET                                                           (798)
  #define RTL9310_HSB_DATA_IHSB_MALFORMED_PKT_MASK                                                             (0x1 << RTL9310_HSB_DATA_IHSB_MALFORMED_PKT_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L2_RDY_OFFSET                                                                  (797)
  #define RTL9310_HSB_DATA_IHSB_L2_RDY_MASK                                                                    (0x1 << RTL9310_HSB_DATA_IHSB_L2_RDY_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_FRAME_CTRL_OFFSET                                                              (752)
  #define RTL9310_HSB_DATA_IHSB_FRAME_CTRL_MASK                                                                (0xFFFF << RTL9310_HSB_DATA_IHSB_FRAME_CTRL_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_QOS_CTRL_OFFSET                                                                (736)
  #define RTL9310_HSB_DATA_IHSB_QOS_CTRL_MASK                                                                  (0xFFFF << RTL9310_HSB_DATA_IHSB_QOS_CTRL_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_DMAC_47_16_OFFSET                                                              (704)
  #define RTL9310_HSB_DATA_IHSB_DMAC_47_16_MASK                                                                (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_DMAC_47_16_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_DMAC_15_0_OFFSET                                                               (688)
  #define RTL9310_HSB_DATA_IHSB_DMAC_15_0_MASK                                                                 (0xFFFF << RTL9310_HSB_DATA_IHSB_DMAC_15_0_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_SMAC_47_32_OFFSET                                                              (672)
  #define RTL9310_HSB_DATA_IHSB_SMAC_47_32_MASK                                                                (0xFFFF << RTL9310_HSB_DATA_IHSB_SMAC_47_32_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_SMAC_31_0_OFFSET                                                               (640)
  #define RTL9310_HSB_DATA_IHSB_SMAC_31_0_MASK                                                                 (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_SMAC_31_0_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_OTAG_OFFSET                                                                    (624)
  #define RTL9310_HSB_DATA_IHSB_OTAG_MASK                                                                      (0xFFFF << RTL9310_HSB_DATA_IHSB_OTAG_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_ITAG_OFFSET                                                                    (608)
  #define RTL9310_HSB_DATA_IHSB_ITAG_MASK                                                                      (0xFFFF << RTL9310_HSB_DATA_IHSB_ITAG_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_ETHTYPE_OFFSET                                                                 (592)
  #define RTL9310_HSB_DATA_IHSB_ETHTYPE_MASK                                                                   (0xFFFF << RTL9310_HSB_DATA_IHSB_ETHTYPE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_OTAG_IF_OFFSET                                                                 (591)
  #define RTL9310_HSB_DATA_IHSB_OTAG_IF_MASK                                                                   (0x1 << RTL9310_HSB_DATA_IHSB_OTAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_OTAG_TPID_IDX_OFFSET                                                           (589)
  #define RTL9310_HSB_DATA_IHSB_OTAG_TPID_IDX_MASK                                                             (0x3 << RTL9310_HSB_DATA_IHSB_OTAG_TPID_IDX_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_ITAG_IF_OFFSET                                                                 (588)
  #define RTL9310_HSB_DATA_IHSB_ITAG_IF_MASK                                                                   (0x1 << RTL9310_HSB_DATA_IHSB_ITAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_ITAG_TPID_IDX_OFFSET                                                           (586)
  #define RTL9310_HSB_DATA_IHSB_ITAG_TPID_IDX_MASK                                                             (0x3 << RTL9310_HSB_DATA_IHSB_ITAG_TPID_IDX_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_FRAME_TYPE_OFFSET                                                              (584)
  #define RTL9310_HSB_DATA_IHSB_FRAME_TYPE_MASK                                                                (0x3 << RTL9310_HSB_DATA_IHSB_FRAME_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IPV4_TYPE_OFFSET                                                               (582)
  #define RTL9310_HSB_DATA_IHSB_IPV4_TYPE_MASK                                                                 (0x3 << RTL9310_HSB_DATA_IHSB_IPV4_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IPV6_TYPE_OFFSET                                                               (580)
  #define RTL9310_HSB_DATA_IHSB_IPV6_TYPE_MASK                                                                 (0x3 << RTL9310_HSB_DATA_IHSB_IPV6_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_VER_OFFSET                                                                  (576)
  #define RTL9310_HSB_DATA_IHSB_IP_VER_MASK                                                                    (0xF << RTL9310_HSB_DATA_IHSB_IP_VER_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_HDR_LEN_OFFSET                                                              (572)
  #define RTL9310_HSB_DATA_IHSB_IP_HDR_LEN_MASK                                                                (0xF << RTL9310_HSB_DATA_IHSB_IP_HDR_LEN_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_TOS_OFFSET                                                                  (564)
  #define RTL9310_HSB_DATA_IHSB_IP_TOS_MASK                                                                    (0xFF << RTL9310_HSB_DATA_IHSB_IP_TOS_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_FLOW_LBL_OFFSET                                                            (544)
  #define RTL9310_HSB_DATA_IHSB_IP6_FLOW_LBL_MASK                                                              (0xFFFFF << RTL9310_HSB_DATA_IHSB_IP6_FLOW_LBL_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_LEN_OFFSET                                                                  (528)
  #define RTL9310_HSB_DATA_IHSB_IP_LEN_MASK                                                                    (0xFFFF << RTL9310_HSB_DATA_IHSB_IP_LEN_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_FLAG_OFFSET                                                                 (525)
  #define RTL9310_HSB_DATA_IHSB_IP_FLAG_MASK                                                                   (0x7 << RTL9310_HSB_DATA_IHSB_IP_FLAG_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_OFFSET_OFFSET                                                               (512)
  #define RTL9310_HSB_DATA_IHSB_IP_OFFSET_MASK                                                                 (0x1FFF << RTL9310_HSB_DATA_IHSB_IP_OFFSET_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_TTL_OFFSET                                                                  (504)
  #define RTL9310_HSB_DATA_IHSB_IP_TTL_MASK                                                                    (0xFF << RTL9310_HSB_DATA_IHSB_IP_TTL_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_PROTO_OFFSET                                                                (496)
  #define RTL9310_HSB_DATA_IHSB_IP_PROTO_MASK                                                                  (0xFF << RTL9310_HSB_DATA_IHSB_IP_PROTO_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP3_FIELD_SEL5_4_OFFSET                                                    (448)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP3_FIELD_SEL5_4_MASK                                                      (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_SIP3_FIELD_SEL5_4_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP2_FIELD_SEL3_2_OFFSET                                                    (416)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP2_FIELD_SEL3_2_MASK                                                      (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_SIP2_FIELD_SEL3_2_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP1_FIELD_SEL1_0_OFFSET                                                    (384)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP1_FIELD_SEL1_0_MASK                                                      (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_SIP1_FIELD_SEL1_0_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP_OFFSET                                                                  (352)
  #define RTL9310_HSB_DATA_IHSB_IP_SIP_MASK                                                                    (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_SIP_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP3_OFFSET                                                                 (320)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP3_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_DIP3_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP2_OFFSET                                                                 (288)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP2_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_DIP2_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP1_OFFSET                                                                 (256)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP1_MASK                                                                   (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_DIP1_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP_OFFSET                                                                  (224)
  #define RTL9310_HSB_DATA_IHSB_IP_DIP_MASK                                                                    (0xFFFFFFFF << RTL9310_HSB_DATA_IHSB_IP_DIP_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_ERR_OFFSET                                                     (223)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_ERR_MASK                                                       (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_ERR_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_EXIST_OFFSET                                                   (222)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_HOPBYHOP_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_ROUTE_EXIST_OFFSET                                                      (221)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_ROUTE_EXIST_MASK                                                        (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_ROUTE_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_FRAGMENT_EXIST_OFFSET                                                   (220)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_FRAGMENT_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_FRAGMENT_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_ESP_EXIST_OFFSET                                                        (219)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_ESP_EXIST_MASK                                                          (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_ESP_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_AUTH_EXIST_OFFSET                                                       (218)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_AUTH_EXIST_MASK                                                         (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_AUTH_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_DESTINATION_EXIST_OFFSET                                                (217)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_DESTINATION_EXIST_MASK                                                  (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_DESTINATION_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_MOBILITY_EXIST_OFFSET                                                   (216)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_MOBILITY_EXIST_MASK                                                     (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_MOBILITY_EXIST_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_REPEAT_OFFSET                                                           (215)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_REPEAT_MASK                                                             (0x1 << RTL9310_HSB_DATA_IHSB_IP6_EH_REPEAT_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_HDR_RDY_OFFSET                                                              (214)
  #define RTL9310_HSB_DATA_IHSB_L4_HDR_RDY_MASK                                                                (0x1 << RTL9310_HSB_DATA_IHSB_L4_HDR_RDY_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_TOTAL_LEN_OFFSET                                                        (208)
  #define RTL9310_HSB_DATA_IHSB_IP6_EH_TOTAL_LEN_MASK                                                          (0x3F << RTL9310_HSB_DATA_IHSB_IP6_EH_TOTAL_LEN_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_SPORT_OFFSET                                                                (192)
  #define RTL9310_HSB_DATA_IHSB_L4_SPORT_MASK                                                                  (0xFFFF << RTL9310_HSB_DATA_IHSB_L4_SPORT_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_DPORT_OFFSET                                                                (176)
  #define RTL9310_HSB_DATA_IHSB_L4_DPORT_MASK                                                                  (0xFFFF << RTL9310_HSB_DATA_IHSB_L4_DPORT_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_OPCODE_OFFSET                                                               (160)
  #define RTL9310_HSB_DATA_IHSB_L4_OPCODE_MASK                                                                 (0xFFFF << RTL9310_HSB_DATA_IHSB_L4_OPCODE_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_L4_DATA_OFFSET                                                                 (144)
  #define RTL9310_HSB_DATA_IHSB_L4_DATA_MASK                                                                   (0xFFFF << RTL9310_HSB_DATA_IHSB_L4_DATA_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_FIELD_SEL12_OFFSET                                                             (128)
  #define RTL9310_HSB_DATA_IHSB_FIELD_SEL12_MASK                                                               (0xFFFF << RTL9310_HSB_DATA_IHSB_FIELD_SEL12_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_FIELD_SEL13_OFFSET                                                             (112)
  #define RTL9310_HSB_DATA_IHSB_FIELD_SEL13_MASK                                                               (0xFFFF << RTL9310_HSB_DATA_IHSB_FIELD_SEL13_OFFSET)
  #define RTL9310_HSB_DATA_IHSB_FIELD_VALID_OFFSET                                                             (96)
  #define RTL9310_HSB_DATA_IHSB_FIELD_VALID_MASK                                                               (0xFFFF << RTL9310_HSB_DATA_IHSB_FIELD_VALID_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PKT_TYPE_OFFSET                                                                 (86)
  #define RTL9310_HSB_DATA_HSB_PKT_TYPE_MASK                                                                   (0x7 << RTL9310_HSB_DATA_HSB_PKT_TYPE_OFFSET)
  #define RTL9310_HSB_DATA_HSB_EST_INVALID_OFFSET                                                              (85)
  #define RTL9310_HSB_DATA_HSB_EST_INVALID_MASK                                                                (0x1 << RTL9310_HSB_DATA_HSB_EST_INVALID_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_IF_OFFSET                                                               (84)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_IF_MASK                                                                 (0x1 << RTL9310_HSB_DATA_HSB_PE_ETAG_IF_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_PRI_OFFSET                                                              (81)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_PRI_MASK                                                                (0x7 << RTL9310_HSB_DATA_HSB_PE_ETAG_PRI_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_DEI_OFFSET                                                              (80)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_DEI_MASK                                                                (0x1 << RTL9310_HSB_DATA_HSB_PE_ETAG_DEI_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_IGR_ECID_BASE_OFFSET                                                         (68)
  #define RTL9310_HSB_DATA_HSB_PE_IGR_ECID_BASE_MASK                                                           (0xFFF << RTL9310_HSB_DATA_HSB_PE_IGR_ECID_BASE_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_RSVD_OFFSET                                                             (66)
  #define RTL9310_HSB_DATA_HSB_PE_ETAG_RSVD_MASK                                                               (0x3 << RTL9310_HSB_DATA_HSB_PE_ETAG_RSVD_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_GRP_OFFSET                                                              (64)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_GRP_MASK                                                                (0x3 << RTL9310_HSB_DATA_HSB_PE_ECID_GRP_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_BASE_OFFSET                                                             (48)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_BASE_MASK                                                               (0xFFF << RTL9310_HSB_DATA_HSB_PE_ECID_BASE_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_IGR_ECID_EXT_OFFSET                                                          (40)
  #define RTL9310_HSB_DATA_HSB_PE_IGR_ECID_EXT_MASK                                                            (0xFF << RTL9310_HSB_DATA_HSB_PE_IGR_ECID_EXT_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_EXT_OFFSET                                                              (32)
  #define RTL9310_HSB_DATA_HSB_PE_ECID_EXT_MASK                                                                (0xFF << RTL9310_HSB_DATA_HSB_PE_ECID_EXT_OFFSET)
  #define RTL9310_HSB_DATA_HSB_BEGIN_DESC_OFFSET                                                               (19)
  #define RTL9310_HSB_DATA_HSB_BEGIN_DESC_MASK                                                                 (0x1FFF << RTL9310_HSB_DATA_HSB_BEGIN_DESC_OFFSET)
  #define RTL9310_HSB_DATA_HSB_END_DESC_OFFSET                                                                 (6)
  #define RTL9310_HSB_DATA_HSB_END_DESC_MASK                                                                   (0x1FFF << RTL9310_HSB_DATA_HSB_END_DESC_OFFSET)
  #define RTL9310_HSB_DATA_HSB_PAGE_OFFSET                                                                     (0)
  #define RTL9310_HSB_DATA_HSB_PAGE_MASK                                                                       (0x3F << RTL9310_HSB_DATA_HSB_PAGE_OFFSET)

/*
 * Feature: HSM
 */
#define RTL9310_HSM_DATA_ADDR                                                                                  (0xAD00)
  #define RTL9310_HSM_DATA_EST_MATCH_OFFSET                                                                    (919)
  #define RTL9310_HSM_DATA_EST_MATCH_MASK                                                                      (0x1 << RTL9310_HSM_DATA_EST_MATCH_OFFSET)
  #define RTL9310_HSM_DATA_DST_PE_ECID_OFFSET                                                                  (897)
  #define RTL9310_HSM_DATA_DST_PE_ECID_MASK                                                                    (0x3FFFFF << RTL9310_HSM_DATA_DST_PE_ECID_OFFSET)
  #define RTL9310_HSM_DATA_PE_LU_MODE_OFFSET                                                                   (896)
  #define RTL9310_HSM_DATA_PE_LU_MODE_MASK                                                                     (0x1 << RTL9310_HSM_DATA_PE_LU_MODE_OFFSET)
  #define RTL9310_HSM_DATA_PE_NSG_OFFSET                                                                       (888)
  #define RTL9310_HSM_DATA_PE_NSG_MASK                                                                         (0xFF << RTL9310_HSM_DATA_PE_NSG_OFFSET)
  #define RTL9310_HSM_DATA_INT_PE_ECID_EXT_OFFSET                                                              (880)
  #define RTL9310_HSM_DATA_INT_PE_ECID_EXT_MASK                                                                (0xFF << RTL9310_HSM_DATA_INT_PE_ECID_EXT_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_EXT_OFFSET                                                              (872)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_EXT_MASK                                                                (0xFF << RTL9310_HSM_DATA_ORI_PE_ECID_EXT_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_IGR_ECID_EXT_OFFSET                                                          (864)
  #define RTL9310_HSM_DATA_ORI_PE_IGR_ECID_EXT_MASK                                                            (0xFF << RTL9310_HSM_DATA_ORI_PE_IGR_ECID_EXT_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_BASE_OFFSET                                                             (848)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_BASE_MASK                                                               (0xFFF << RTL9310_HSM_DATA_ORI_PE_ECID_BASE_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_GRP_OFFSET                                                              (846)
  #define RTL9310_HSM_DATA_ORI_PE_ECID_GRP_MASK                                                                (0x3 << RTL9310_HSM_DATA_ORI_PE_ECID_GRP_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_RSVD_OFFSET                                                             (844)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_RSVD_MASK                                                               (0x3 << RTL9310_HSM_DATA_ORI_PE_ETAG_RSVD_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_IGR_ECID_BASE_OFFSET                                                         (832)
  #define RTL9310_HSM_DATA_ORI_PE_IGR_ECID_BASE_MASK                                                           (0xFFF << RTL9310_HSM_DATA_ORI_PE_IGR_ECID_BASE_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_DEI_OFFSET                                                              (820)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_DEI_MASK                                                                (0x1 << RTL9310_HSM_DATA_ORI_PE_ETAG_DEI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_PRI_OFFSET                                                              (817)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_PRI_MASK                                                                (0x7 << RTL9310_HSM_DATA_ORI_PE_ETAG_PRI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_IF_OFFSET                                                               (816)
  #define RTL9310_HSM_DATA_ORI_PE_ETAG_IF_MASK                                                                 (0x1 << RTL9310_HSM_DATA_ORI_PE_ETAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_OAMPDU_OFFSET                                                                       (815)
  #define RTL9310_HSM_DATA_OAMPDU_MASK                                                                         (0x1 << RTL9310_HSM_DATA_OAMPDU_OFFSET)
  #define RTL9310_HSM_DATA_TRK_UC_HASH_1_OFFSET                                                                (809)
  #define RTL9310_HSM_DATA_TRK_UC_HASH_1_MASK                                                                  (0x3F << RTL9310_HSM_DATA_TRK_UC_HASH_1_OFFSET)
  #define RTL9310_HSM_DATA_TRK_UC_HASH_0_OFFSET                                                                (803)
  #define RTL9310_HSM_DATA_TRK_UC_HASH_0_MASK                                                                  (0x3F << RTL9310_HSM_DATA_TRK_UC_HASH_0_OFFSET)
  #define RTL9310_HSM_DATA_SMAC_47_16_OFFSET                                                                   (768)
  #define RTL9310_HSM_DATA_SMAC_47_16_MASK                                                                     (0xFFFFFFFF << RTL9310_HSM_DATA_SMAC_47_16_OFFSET)
  #define RTL9310_HSM_DATA_SMAC_15_0_OFFSET                                                                    (752)
  #define RTL9310_HSM_DATA_SMAC_15_0_MASK                                                                      (0xFFFF << RTL9310_HSM_DATA_SMAC_15_0_OFFSET)
  #define RTL9310_HSM_DATA_DMAC_47_32_OFFSET                                                                   (736)
  #define RTL9310_HSM_DATA_DMAC_47_32_MASK                                                                     (0xFFFF << RTL9310_HSM_DATA_DMAC_47_32_OFFSET)
  #define RTL9310_HSM_DATA_DMAC_31_0_OFFSET                                                                    (704)
  #define RTL9310_HSM_DATA_DMAC_31_0_MASK                                                                      (0xFFFFFFFF << RTL9310_HSM_DATA_DMAC_31_0_OFFSET)
  #define RTL9310_HSM_DATA_APP_TYPE_OFFSET                                                                     (677)
  #define RTL9310_HSM_DATA_APP_TYPE_MASK                                                                       (0xF << RTL9310_HSM_DATA_APP_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_OF_MISS_TBL_ID_OFFSET                                                               (675)
  #define RTL9310_HSM_DATA_OF_MISS_TBL_ID_MASK                                                                 (0x3 << RTL9310_HSM_DATA_OF_MISS_TBL_ID_OFFSET)
  #define RTL9310_HSM_DATA_RMA_FLOOD_ID_OFFSET                                                                 (672)
  #define RTL9310_HSM_DATA_RMA_FLOOD_ID_MASK                                                                   (0x7 << RTL9310_HSM_DATA_RMA_FLOOD_ID_OFFSET)
  #define RTL9310_HSM_DATA_ACL_AS_QID_OFFSET                                                                   (668)
  #define RTL9310_HSM_DATA_ACL_AS_QID_MASK                                                                     (0x3 << RTL9310_HSM_DATA_ACL_AS_QID_OFFSET)
  #define RTL9310_HSM_DATA_ACL_OF_HIT_OFFSET                                                                   (666)
  #define RTL9310_HSM_DATA_ACL_OF_HIT_MASK                                                                     (0x3 << RTL9310_HSM_DATA_ACL_OF_HIT_OFFSET)
  #define RTL9310_HSM_DATA_OF_TBL_ID_OFFSET                                                                    (664)
  #define RTL9310_HSM_DATA_OF_TBL_ID_MASK                                                                      (0x3 << RTL9310_HSM_DATA_OF_TBL_ID_OFFSET)
  #define RTL9310_HSM_DATA_CPU_RX_SFLOW_OFFSET                                                                 (662)
  #define RTL9310_HSM_DATA_CPU_RX_SFLOW_MASK                                                                   (0x3 << RTL9310_HSM_DATA_CPU_RX_SFLOW_OFFSET)
  #define RTL9310_HSM_DATA_CPU_RX_L3_ERR_OFFSET                                                                (661)
  #define RTL9310_HSM_DATA_CPU_RX_L3_ERR_MASK                                                                  (0x1 << RTL9310_HSM_DATA_CPU_RX_L3_ERR_OFFSET)
  #define RTL9310_HSM_DATA_CPU_RX_L2_ERR_OFFSET                                                                (660)
  #define RTL9310_HSM_DATA_CPU_RX_L2_ERR_MASK                                                                  (0x1 << RTL9310_HSM_DATA_CPU_RX_L2_ERR_OFFSET)
  #define RTL9310_HSM_DATA_ATK_TYPE_OFFSET                                                                     (655)
  #define RTL9310_HSM_DATA_ATK_TYPE_MASK                                                                       (0x1F << RTL9310_HSM_DATA_ATK_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_ACL_IDX_OFFSET                                                                      (640)
  #define RTL9310_HSM_DATA_ACL_IDX_MASK                                                                        (0x7FFF << RTL9310_HSM_DATA_ACL_IDX_OFFSET)
  #define RTL9310_HSM_DATA_MAC_CST_OFFSET                                                                      (631)
  #define RTL9310_HSM_DATA_MAC_CST_MASK                                                                        (0x1 << RTL9310_HSM_DATA_MAC_CST_OFFSET)
  #define RTL9310_HSM_DATA_DM_RXIDX_OFFSET                                                                     (625)
  #define RTL9310_HSM_DATA_DM_RXIDX_MASK                                                                       (0x3F << RTL9310_HSM_DATA_DM_RXIDX_OFFSET)
  #define RTL9310_HSM_DATA_NEW_SA_OFFSET                                                                       (624)
  #define RTL9310_HSM_DATA_NEW_SA_MASK                                                                         (0x1 << RTL9310_HSM_DATA_NEW_SA_OFFSET)
  #define RTL9310_HSM_DATA_PMV_FORBID_OFFSET                                                                   (623)
  #define RTL9310_HSM_DATA_PMV_FORBID_MASK                                                                     (0x1 << RTL9310_HSM_DATA_PMV_FORBID_OFFSET)
  #define RTL9310_HSM_DATA_L2_STTC_PMV_OFFSET                                                                  (622)
  #define RTL9310_HSM_DATA_L2_STTC_PMV_MASK                                                                    (0x1 << RTL9310_HSM_DATA_L2_STTC_PMV_OFFSET)
  #define RTL9310_HSM_DATA_L2_DYN_PMV_OFFSET                                                                   (621)
  #define RTL9310_HSM_DATA_L2_DYN_PMV_MASK                                                                     (0x1 << RTL9310_HSM_DATA_L2_DYN_PMV_OFFSET)
  #define RTL9310_HSM_DATA_HASH_FULL_OFFSET                                                                    (620)
  #define RTL9310_HSM_DATA_HASH_FULL_MASK                                                                      (0x1 << RTL9310_HSM_DATA_HASH_FULL_OFFSET)
  #define RTL9310_HSM_DATA_INVALID_SA_OFFSET                                                                   (619)
  #define RTL9310_HSM_DATA_INVALID_SA_MASK                                                                     (0x1 << RTL9310_HSM_DATA_INVALID_SA_OFFSET)
  #define RTL9310_HSM_DATA_PORT_IS_TRK_OFFSET                                                                  (618)
  #define RTL9310_HSM_DATA_PORT_IS_TRK_MASK                                                                    (0x1 << RTL9310_HSM_DATA_PORT_IS_TRK_OFFSET)
  #define RTL9310_HSM_DATA_PORT_DATA_OFFSET                                                                    (608)
  #define RTL9310_HSM_DATA_PORT_DATA_MASK                                                                      (0x3FF << RTL9310_HSM_DATA_PORT_DATA_OFFSET)
  #define RTL9310_HSM_DATA_ACL_ITPID_IDX_OFFSET                                                                (601)
  #define RTL9310_HSM_DATA_ACL_ITPID_IDX_MASK                                                                  (0x3 << RTL9310_HSM_DATA_ACL_ITPID_IDX_OFFSET)
  #define RTL9310_HSM_DATA_EACL_ITPID_HIT_OFFSET                                                               (600)
  #define RTL9310_HSM_DATA_EACL_ITPID_HIT_MASK                                                                 (0x1 << RTL9310_HSM_DATA_EACL_ITPID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_EACL_OTPID_HIT_OFFSET                                                               (599)
  #define RTL9310_HSM_DATA_EACL_OTPID_HIT_MASK                                                                 (0x1 << RTL9310_HSM_DATA_EACL_OTPID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_IACL_ITPID_HIT_OFFSET                                                               (598)
  #define RTL9310_HSM_DATA_IACL_ITPID_HIT_MASK                                                                 (0x1 << RTL9310_HSM_DATA_IACL_ITPID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_IACL_OTPID_HIT_OFFSET                                                               (597)
  #define RTL9310_HSM_DATA_IACL_OTPID_HIT_MASK                                                                 (0x1 << RTL9310_HSM_DATA_IACL_OTPID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_N21_OVID_HIT_OFFSET                                                                 (596)
  #define RTL9310_HSM_DATA_N21_OVID_HIT_MASK                                                                   (0x1 << RTL9310_HSM_DATA_N21_OVID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_EACL_OVID_HIT_OFFSET                                                                (595)
  #define RTL9310_HSM_DATA_EACL_OVID_HIT_MASK                                                                  (0x1 << RTL9310_HSM_DATA_EACL_OVID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_EACL_ITAG_IF_OFFSET                                                                 (594)
  #define RTL9310_HSM_DATA_EACL_ITAG_IF_MASK                                                                   (0x1 << RTL9310_HSM_DATA_EACL_ITAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_EACL_ITAG_HIT_OFFSET                                                                (593)
  #define RTL9310_HSM_DATA_EACL_ITAG_HIT_MASK                                                                  (0x1 << RTL9310_HSM_DATA_EACL_ITAG_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_IF_OFFSET                                                              (592)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_IF_MASK                                                                (0x1 << RTL9310_HSM_DATA_HSA_INT_OTAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_EACL_OTAG_IF_OFFSET                                                                 (591)
  #define RTL9310_HSM_DATA_EACL_OTAG_IF_MASK                                                                   (0x1 << RTL9310_HSM_DATA_EACL_OTAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_EACL_OTAG_HIT_OFFSET                                                                (590)
  #define RTL9310_HSM_DATA_EACL_OTAG_HIT_MASK                                                                  (0x1 << RTL9310_HSM_DATA_EACL_OTAG_HIT_OFFSET)
  #define RTL9310_HSM_DATA_FWD_P_TYPE_OFFSET                                                                   (589)
  #define RTL9310_HSM_DATA_FWD_P_TYPE_MASK                                                                     (0x1 << RTL9310_HSM_DATA_FWD_P_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_N21_IVID_HIT_OFFSET                                                                 (588)
  #define RTL9310_HSM_DATA_N21_IVID_HIT_MASK                                                                   (0x1 << RTL9310_HSM_DATA_N21_IVID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_OAM_LBK_OFFSET                                                                      (587)
  #define RTL9310_HSM_DATA_OAM_LBK_MASK                                                                        (0x1 << RTL9310_HSM_DATA_OAM_LBK_OFFSET)
  #define RTL9310_HSM_DATA_L3_MDF_REQ_OFFSET                                                                   (586)
  #define RTL9310_HSM_DATA_L3_MDF_REQ_MASK                                                                     (0x1 << RTL9310_HSM_DATA_L3_MDF_REQ_OFFSET)
  #define RTL9310_HSM_DATA_VRF_ID_OFFSET                                                                       (578)
  #define RTL9310_HSM_DATA_VRF_ID_MASK                                                                         (0xFF << RTL9310_HSM_DATA_VRF_ID_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_CFI_OFFSET                                                             (577)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_CFI_MASK                                                               (0x1 << RTL9310_HSM_DATA_HSA_INT_ITAG_CFI_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_CFI_OFFSET                                                             (576)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_CFI_MASK                                                               (0x1 << RTL9310_HSM_DATA_HSA_INT_OTAG_CFI_OFFSET)
  #define RTL9310_HSM_DATA_ACL_OTPID_IDX_OFFSET                                                                (574)
  #define RTL9310_HSM_DATA_ACL_OTPID_IDX_MASK                                                                  (0x3 << RTL9310_HSM_DATA_ACL_OTPID_IDX_OFFSET)
  #define RTL9310_HSM_DATA_HSA_IACL_OPRI_HIT_OFFSET                                                            (573)
  #define RTL9310_HSM_DATA_HSA_IACL_OPRI_HIT_MASK                                                              (0x1 << RTL9310_HSM_DATA_HSA_IACL_OPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_EACL_OPRI_HIT_OFFSET                                                            (572)
  #define RTL9310_HSM_DATA_HSA_EACL_OPRI_HIT_MASK                                                              (0x1 << RTL9310_HSM_DATA_HSA_EACL_OPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_VID_OFFSET                                                             (560)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_VID_MASK                                                               (0xFFF << RTL9310_HSM_DATA_HSA_INT_ITAG_VID_OFFSET)
  #define RTL9310_HSM_DATA_EACL_IVID_HIT_OFFSET                                                                (559)
  #define RTL9310_HSM_DATA_EACL_IVID_HIT_MASK                                                                  (0x1 << RTL9310_HSM_DATA_EACL_IVID_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_OTAG_PRI_OFFSET                                                                 (556)
  #define RTL9310_HSM_DATA_HSA_OTAG_PRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_HSA_OTAG_PRI_OFFSET)
  #define RTL9310_HSM_DATA_SURF_IVID_OFFSET                                                                    (544)
  #define RTL9310_HSM_DATA_SURF_IVID_MASK                                                                      (0xFFF << RTL9310_HSM_DATA_SURF_IVID_OFFSET)
  #define RTL9310_HSM_DATA_HSA_IACL_IPRI_HIT_OFFSET                                                            (540)
  #define RTL9310_HSM_DATA_HSA_IACL_IPRI_HIT_MASK                                                              (0x1 << RTL9310_HSM_DATA_HSA_IACL_IPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_VID_OFFSET                                                             (528)
  #define RTL9310_HSM_DATA_HSA_INT_OTAG_VID_MASK                                                               (0xFFF << RTL9310_HSM_DATA_HSA_INT_OTAG_VID_OFFSET)
  #define RTL9310_HSM_DATA_HSA_EACL_IPRI_HIT_OFFSET                                                            (527)
  #define RTL9310_HSM_DATA_HSA_EACL_IPRI_HIT_MASK                                                              (0x1 << RTL9310_HSM_DATA_HSA_EACL_IPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_ITAG_PRI_OFFSET                                                                 (524)
  #define RTL9310_HSM_DATA_HSA_ITAG_PRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_HSA_ITAG_PRI_OFFSET)
  #define RTL9310_HSM_DATA_SURF_OVID_OFFSET                                                                    (512)
  #define RTL9310_HSM_DATA_SURF_OVID_MASK                                                                      (0xFFF << RTL9310_HSM_DATA_SURF_OVID_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_IF_OFFSET                                                              (511)
  #define RTL9310_HSM_DATA_HSA_INT_ITAG_IF_MASK                                                                (0x1 << RTL9310_HSM_DATA_HSA_INT_ITAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_MPLS_TC_OFFSET                                                                      (508)
  #define RTL9310_HSM_DATA_MPLS_TC_MASK                                                                        (0x7 << RTL9310_HSM_DATA_MPLS_TC_OFFSET)
  #define RTL9310_HSM_DATA_HSA_N21_OPRI_HIT_OFFSET                                                             (507)
  #define RTL9310_HSM_DATA_HSA_N21_OPRI_HIT_MASK                                                               (0x1 << RTL9310_HSM_DATA_HSA_N21_OPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_N21_OPRI_OFFSET                                                                 (504)
  #define RTL9310_HSM_DATA_HSA_N21_OPRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_HSA_N21_OPRI_OFFSET)
  #define RTL9310_HSM_DATA_HSA_N21_IPRI_OFFSET                                                                 (501)
  #define RTL9310_HSM_DATA_HSA_N21_IPRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_HSA_N21_IPRI_OFFSET)
  #define RTL9310_HSM_DATA_MPLS_DECAP_STA_OFFSET                                                               (499)
  #define RTL9310_HSM_DATA_MPLS_DECAP_STA_MASK                                                                 (0x3 << RTL9310_HSM_DATA_MPLS_DECAP_STA_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_DSCP_HIT_OFFSET                                                             (498)
  #define RTL9310_HSM_DATA_HSA_INT_DSCP_HIT_MASK                                                               (0x1 << RTL9310_HSM_DATA_HSA_INT_DSCP_HIT_OFFSET)
  #define RTL9310_HSM_DATA_HSA_INT_DSCP_OFFSET                                                                 (490)
  #define RTL9310_HSM_DATA_HSA_INT_DSCP_MASK                                                                   (0xFF << RTL9310_HSM_DATA_HSA_INT_DSCP_OFFSET)
  #define RTL9310_HSM_DATA_HSA_N21_IPRI_HIT_OFFSET                                                             (489)
  #define RTL9310_HSM_DATA_HSA_N21_IPRI_HIT_MASK                                                               (0x1 << RTL9310_HSM_DATA_HSA_N21_IPRI_HIT_OFFSET)
  #define RTL9310_HSM_DATA_IP_HDR_TTL_OFFSET                                                                   (481)
  #define RTL9310_HSM_DATA_IP_HDR_TTL_MASK                                                                     (0xFF << RTL9310_HSM_DATA_IP_HDR_TTL_OFFSET)
  #define RTL9310_HSM_DATA_MPLS_DECAP_REQ_OFFSET                                                               (480)
  #define RTL9310_HSM_DATA_MPLS_DECAP_REQ_MASK                                                                 (0x1 << RTL9310_HSM_DATA_MPLS_DECAP_REQ_OFFSET)
  #define RTL9310_HSM_DATA_MPLS_ENCAP_IDX_OFFSET                                                               (469)
  #define RTL9310_HSM_DATA_MPLS_ENCAP_IDX_MASK                                                                 (0x7FF << RTL9310_HSM_DATA_MPLS_ENCAP_IDX_OFFSET)
  #define RTL9310_HSM_DATA_BSSID_IDX_OFFSET                                                                    (457)
  #define RTL9310_HSM_DATA_BSSID_IDX_MASK                                                                      (0xFFF << RTL9310_HSM_DATA_BSSID_IDX_OFFSET)
  #define RTL9310_HSM_DATA_TS_INDEX_OFFSET                                                                     (448)
  #define RTL9310_HSM_DATA_TS_INDEX_MASK                                                                       (0x1FF << RTL9310_HSM_DATA_TS_INDEX_OFFSET)
  #define RTL9310_HSM_DATA_MPLS_ENCAP_REQ_OFFSET                                                               (440)
  #define RTL9310_HSM_DATA_MPLS_ENCAP_REQ_MASK                                                                 (0x1 << RTL9310_HSM_DATA_MPLS_ENCAP_REQ_OFFSET)
  #define RTL9310_HSM_DATA_TS_REQ_OFFSET                                                                       (439)
  #define RTL9310_HSM_DATA_TS_REQ_MASK                                                                         (0x1 << RTL9310_HSM_DATA_TS_REQ_OFFSET)
  #define RTL9310_HSM_DATA_IGR_L3_INTF_TYPE_OFFSET                                                             (438)
  #define RTL9310_HSM_DATA_IGR_L3_INTF_TYPE_MASK                                                               (0x1 << RTL9310_HSM_DATA_IGR_L3_INTF_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_SET_IP_RSV_OFFSET                                                                   (437)
  #define RTL9310_HSM_DATA_SET_IP_RSV_MASK                                                                     (0x1 << RTL9310_HSM_DATA_SET_IP_RSV_OFFSET)
  #define RTL9310_HSM_DATA_STK_MIR_HIT_OFFSET                                                                  (435)
  #define RTL9310_HSM_DATA_STK_MIR_HIT_MASK                                                                    (0x3 << RTL9310_HSM_DATA_STK_MIR_HIT_OFFSET)
  #define RTL9310_HSM_DATA_ACL_ACT_OFFSET                                                                      (434)
  #define RTL9310_HSM_DATA_ACL_ACT_MASK                                                                        (0x1 << RTL9310_HSM_DATA_ACL_ACT_OFFSET)
  #define RTL9310_HSM_DATA_CNGST_DROP_OFFSET                                                                   (433)
  #define RTL9310_HSM_DATA_CNGST_DROP_MASK                                                                     (0x1 << RTL9310_HSM_DATA_CNGST_DROP_OFFSET)
  #define RTL9310_HSM_DATA_BP_FLTR_OFFSET                                                                      (432)
  #define RTL9310_HSM_DATA_BP_FLTR_MASK                                                                        (0x1 << RTL9310_HSM_DATA_BP_FLTR_OFFSET)
  #define RTL9310_HSM_DATA_BP_STP_OFFSET                                                                       (431)
  #define RTL9310_HSM_DATA_BP_STP_MASK                                                                         (0x1 << RTL9310_HSM_DATA_BP_STP_OFFSET)
  #define RTL9310_HSM_DATA_BP_VLAN_EGR_OFFSET                                                                  (430)
  #define RTL9310_HSM_DATA_BP_VLAN_EGR_MASK                                                                    (0x1 << RTL9310_HSM_DATA_BP_VLAN_EGR_OFFSET)
  #define RTL9310_HSM_DATA_ALE_AS_TAGSTS_OFFSET                                                                (429)
  #define RTL9310_HSM_DATA_ALE_AS_TAGSTS_MASK                                                                  (0x1 << RTL9310_HSM_DATA_ALE_AS_TAGSTS_OFFSET)
  #define RTL9310_HSM_DATA_AS_QID_OFFSET                                                                       (428)
  #define RTL9310_HSM_DATA_AS_QID_MASK                                                                         (0x1 << RTL9310_HSM_DATA_AS_QID_OFFSET)
  #define RTL9310_HSM_DATA_SRC_FILTER_EN_OFFSET                                                                (427)
  #define RTL9310_HSM_DATA_SRC_FILTER_EN_MASK                                                                  (0x1 << RTL9310_HSM_DATA_SRC_FILTER_EN_OFFSET)
  #define RTL9310_HSM_DATA_SPF_IS_TRK_OFFSET                                                                   (426)
  #define RTL9310_HSM_DATA_SPF_IS_TRK_MASK                                                                     (0x1 << RTL9310_HSM_DATA_SPF_IS_TRK_OFFSET)
  #define RTL9310_HSM_DATA_SPF_SPN_OFFSET                                                                      (416)
  #define RTL9310_HSM_DATA_SPF_SPN_MASK                                                                        (0x3FF << RTL9310_HSM_DATA_SPF_SPN_OFFSET)
  #define RTL9310_HSM_DATA_SW_DEV_OFFSET                                                                       (408)
  #define RTL9310_HSM_DATA_SW_DEV_MASK                                                                         (0xF << RTL9310_HSM_DATA_SW_DEV_OFFSET)
  #define RTL9310_HSM_DATA_CTX_DPM_55_32_OFFSET                                                                (384)
  #define RTL9310_HSM_DATA_CTX_DPM_55_32_MASK                                                                  (0xFFFFFF << RTL9310_HSM_DATA_CTX_DPM_55_32_OFFSET)
  #define RTL9310_HSM_DATA_CTX_DPM_31_0_OFFSET                                                                 (352)
  #define RTL9310_HSM_DATA_CTX_DPM_31_0_MASK                                                                   (0xFFFFFFFF << RTL9310_HSM_DATA_CTX_DPM_31_0_OFFSET)
  #define RTL9310_HSM_DATA_CPU_TX_FWD_TYPE_OFFSET                                                              (338)
  #define RTL9310_HSM_DATA_CPU_TX_FWD_TYPE_MASK                                                                (0xF << RTL9310_HSM_DATA_CPU_TX_FWD_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_FWD_PORT_OFFSET                                                                     (326)
  #define RTL9310_HSM_DATA_FWD_PORT_MASK                                                                       (0xFFF << RTL9310_HSM_DATA_FWD_PORT_OFFSET)
  #define RTL9310_HSM_DATA_REMOTE_REASON_RX_TAG_REASON_OFFSET                                                  (320)
  #define RTL9310_HSM_DATA_REMOTE_REASON_RX_TAG_REASON_MASK                                                    (0x3F << RTL9310_HSM_DATA_REMOTE_REASON_RX_TAG_REASON_OFFSET)
  #define RTL9310_HSM_DATA_LOCAL_REASON_OFFSET                                                                 (311)
  #define RTL9310_HSM_DATA_LOCAL_REASON_MASK                                                                   (0x3F << RTL9310_HSM_DATA_LOCAL_REASON_OFFSET)
  #define RTL9310_HSM_DATA_DROP_PKT_OFFSET                                                                     (310)
  #define RTL9310_HSM_DATA_DROP_PKT_MASK                                                                       (0x1 << RTL9310_HSM_DATA_DROP_PKT_OFFSET)
  #define RTL9310_HSM_DATA_DROP_REASON_OFFSET                                                                  (303)
  #define RTL9310_HSM_DATA_DROP_REASON_MASK                                                                    (0x7F << RTL9310_HSM_DATA_DROP_REASON_OFFSET)
  #define RTL9310_HSM_DATA_COPY_TO_REMOTE_CPU_OFFSET                                                           (302)
  #define RTL9310_HSM_DATA_COPY_TO_REMOTE_CPU_MASK                                                             (0x1 << RTL9310_HSM_DATA_COPY_TO_REMOTE_CPU_OFFSET)
  #define RTL9310_HSM_DATA_COPY_TO_REMOTE_REASON_OFFSET                                                        (298)
  #define RTL9310_HSM_DATA_COPY_TO_REMOTE_REASON_MASK                                                          (0xF << RTL9310_HSM_DATA_COPY_TO_REMOTE_REASON_OFFSET)
  #define RTL9310_HSM_DATA_TRAP_TO_REMOTE_CPU_OFFSET                                                           (297)
  #define RTL9310_HSM_DATA_TRAP_TO_REMOTE_CPU_MASK                                                             (0x1 << RTL9310_HSM_DATA_TRAP_TO_REMOTE_CPU_OFFSET)
  #define RTL9310_HSM_DATA_TRAP_TO_REMOTE_REASON_OFFSET                                                        (293)
  #define RTL9310_HSM_DATA_TRAP_TO_REMOTE_REASON_MASK                                                          (0xF << RTL9310_HSM_DATA_TRAP_TO_REMOTE_REASON_OFFSET)
  #define RTL9310_HSM_DATA_COPY_TO_LOCAL_CPU_OFFSET                                                            (292)
  #define RTL9310_HSM_DATA_COPY_TO_LOCAL_CPU_MASK                                                              (0x1 << RTL9310_HSM_DATA_COPY_TO_LOCAL_CPU_OFFSET)
  #define RTL9310_HSM_DATA_COPY_TO_LOCAL_REASON_OFFSET                                                         (288)
  #define RTL9310_HSM_DATA_COPY_TO_LOCAL_REASON_MASK                                                           (0xF << RTL9310_HSM_DATA_COPY_TO_LOCAL_REASON_OFFSET)
  #define RTL9310_HSM_DATA_TRAP_TO_LOCAL_CPU_OFFSET                                                            (287)
  #define RTL9310_HSM_DATA_TRAP_TO_LOCAL_CPU_MASK                                                              (0x1 << RTL9310_HSM_DATA_TRAP_TO_LOCAL_CPU_OFFSET)
  #define RTL9310_HSM_DATA_TRAP_TO_LOCAL_REASON_OFFSET                                                         (283)
  #define RTL9310_HSM_DATA_TRAP_TO_LOCAL_REASON_MASK                                                           (0xF << RTL9310_HSM_DATA_TRAP_TO_LOCAL_REASON_OFFSET)
  #define RTL9310_HSM_DATA_FID_OFFSET                                                                          (271)
  #define RTL9310_HSM_DATA_FID_MASK                                                                            (0xFFF << RTL9310_HSM_DATA_FID_OFFSET)
  #define RTL9310_HSM_DATA_RVID_OFFSET                                                                         (259)
  #define RTL9310_HSM_DATA_RVID_MASK                                                                           (0xFFF << RTL9310_HSM_DATA_RVID_OFFSET)
  #define RTL9310_HSM_DATA_FWD_TYPE_OFFSET                                                                     (256)
  #define RTL9310_HSM_DATA_FWD_TYPE_MASK                                                                       (0x7 << RTL9310_HSM_DATA_FWD_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_FWD_VID_SEL_OFFSET                                                                  (254)
  #define RTL9310_HSM_DATA_FWD_VID_SEL_MASK                                                                    (0x1 << RTL9310_HSM_DATA_FWD_VID_SEL_OFFSET)
  #define RTL9310_HSM_DATA_LEARN_EN_OFFSET                                                                     (253)
  #define RTL9310_HSM_DATA_LEARN_EN_MASK                                                                       (0x1 << RTL9310_HSM_DATA_LEARN_EN_OFFSET)
  #define RTL9310_HSM_DATA_VB_ISO_MBR_OFFSET                                                                   (252)
  #define RTL9310_HSM_DATA_VB_ISO_MBR_MASK                                                                     (0x1 << RTL9310_HSM_DATA_VB_ISO_MBR_OFFSET)
  #define RTL9310_HSM_DATA_TX_MIR_CANCEL_OFFSET                                                                (251)
  #define RTL9310_HSM_DATA_TX_MIR_CANCEL_MASK                                                                  (0x1 << RTL9310_HSM_DATA_TX_MIR_CANCEL_OFFSET)
  #define RTL9310_HSM_DATA_DG_PKT_OFFSET                                                                       (250)
  #define RTL9310_HSM_DATA_DG_PKT_MASK                                                                         (0x1 << RTL9310_HSM_DATA_DG_PKT_OFFSET)
  #define RTL9310_HSM_DATA_DM_PKT_OFFSET                                                                       (249)
  #define RTL9310_HSM_DATA_DM_PKT_MASK                                                                         (0x1 << RTL9310_HSM_DATA_DM_PKT_OFFSET)
  #define RTL9310_HSM_DATA_CPU_QID_OFFSET                                                                      (244)
  #define RTL9310_HSM_DATA_CPU_QID_MASK                                                                        (0x1F << RTL9310_HSM_DATA_CPU_QID_OFFSET)
  #define RTL9310_HSM_DATA_TT_HIT_OFFSET                                                                       (243)
  #define RTL9310_HSM_DATA_TT_HIT_MASK                                                                         (0x1 << RTL9310_HSM_DATA_TT_HIT_OFFSET)
  #define RTL9310_HSM_DATA_TT_IDX_OFFSET                                                                       (234)
  #define RTL9310_HSM_DATA_TT_IDX_MASK                                                                         (0x1FF << RTL9310_HSM_DATA_TT_IDX_OFFSET)
  #define RTL9310_HSM_DATA_IGR_L3_INTF_ID_OFFSET                                                               (224)
  #define RTL9310_HSM_DATA_IGR_L3_INTF_ID_MASK                                                                 (0x3FF << RTL9310_HSM_DATA_IGR_L3_INTF_ID_OFFSET)
  #define RTL9310_HSM_DATA_L3_EN_OFFSET                                                                        (215)
  #define RTL9310_HSM_DATA_L3_EN_MASK                                                                          (0x1 << RTL9310_HSM_DATA_L3_EN_OFFSET)
  #define RTL9310_HSM_DATA_INTERNAL_PRIORITY_OFFSET                                                            (212)
  #define RTL9310_HSM_DATA_INTERNAL_PRIORITY_MASK                                                              (0x7 << RTL9310_HSM_DATA_INTERNAL_PRIORITY_OFFSET)
  #define RTL9310_HSM_DATA_DP_OFFSET                                                                           (210)
  #define RTL9310_HSM_DATA_DP_MASK                                                                             (0x3 << RTL9310_HSM_DATA_DP_OFFSET)
  #define RTL9310_HSM_DATA_TRK_HASH_OFFSET                                                                     (204)
  #define RTL9310_HSM_DATA_TRK_HASH_MASK                                                                       (0x3F << RTL9310_HSM_DATA_TRK_HASH_OFFSET)
  #define RTL9310_HSM_DATA_META_DATA_OFFSET                                                                    (192)
  #define RTL9310_HSM_DATA_META_DATA_MASK                                                                      (0xFFF << RTL9310_HSM_DATA_META_DATA_OFFSET)
  #define RTL9310_HSM_DATA_RMA_PKT_OFFSET                                                                      (189)
  #define RTL9310_HSM_DATA_RMA_PKT_MASK                                                                        (0x1 << RTL9310_HSM_DATA_RMA_PKT_OFFSET)
  #define RTL9310_HSM_DATA_FWD_VID_EN_OFFSET                                                                   (188)
  #define RTL9310_HSM_DATA_FWD_VID_EN_MASK                                                                     (0x1 << RTL9310_HSM_DATA_FWD_VID_EN_OFFSET)
  #define RTL9310_HSM_DATA_DA_HIT_OFFSET                                                                       (187)
  #define RTL9310_HSM_DATA_DA_HIT_MASK                                                                         (0x1 << RTL9310_HSM_DATA_DA_HIT_OFFSET)
  #define RTL9310_HSM_DATA_L2_CRC_OFFSET                                                                       (186)
  #define RTL9310_HSM_DATA_L2_CRC_MASK                                                                         (0x1 << RTL9310_HSM_DATA_L2_CRC_OFFSET)
  #define RTL9310_HSM_DATA_INT_OTAG_HIT_OFFSET                                                                 (185)
  #define RTL9310_HSM_DATA_INT_OTAG_HIT_MASK                                                                   (0x1 << RTL9310_HSM_DATA_INT_OTAG_HIT_OFFSET)
  #define RTL9310_HSM_DATA_INT_ITAG_HIT_OFFSET                                                                 (184)
  #define RTL9310_HSM_DATA_INT_ITAG_HIT_MASK                                                                   (0x1 << RTL9310_HSM_DATA_INT_ITAG_HIT_OFFSET)
  #define RTL9310_HSM_DATA_SP_IS_TRK_OFFSET                                                                    (183)
  #define RTL9310_HSM_DATA_SP_IS_TRK_MASK                                                                      (0x1 << RTL9310_HSM_DATA_SP_IS_TRK_OFFSET)
  #define RTL9310_HSM_DATA_SP_TRK_OFFSET                                                                       (176)
  #define RTL9310_HSM_DATA_SP_TRK_MASK                                                                         (0x7F << RTL9310_HSM_DATA_SP_TRK_OFFSET)
  #define RTL9310_HSM_DATA_SPN_OFFSET                                                                          (166)
  #define RTL9310_HSM_DATA_SPN_MASK                                                                            (0x3FF << RTL9310_HSM_DATA_SPN_OFFSET)
  #define RTL9310_HSM_DATA_IN_SPN_OFFSET                                                                       (160)
  #define RTL9310_HSM_DATA_IN_SPN_MASK                                                                         (0x3F << RTL9310_HSM_DATA_IN_SPN_OFFSET)
  #define RTL9310_HSM_DATA_L3_OFFSET_OFFSET                                                                    (149)
  #define RTL9310_HSM_DATA_L3_OFFSET_MASK                                                                      (0xFF << RTL9310_HSM_DATA_L3_OFFSET_OFFSET)
  #define RTL9310_HSM_DATA_L3_ERR_PKT_OFFSET                                                                   (148)
  #define RTL9310_HSM_DATA_L3_ERR_PKT_MASK                                                                     (0x1 << RTL9310_HSM_DATA_L3_ERR_PKT_OFFSET)
  #define RTL9310_HSM_DATA_L2_ERR_PKT_OFFSET                                                                   (147)
  #define RTL9310_HSM_DATA_L2_ERR_PKT_MASK                                                                     (0x1 << RTL9310_HSM_DATA_L2_ERR_PKT_OFFSET)
  #define RTL9310_HSM_DATA_L4_OFFSET_OFFSET                                                                    (139)
  #define RTL9310_HSM_DATA_L4_OFFSET_MASK                                                                      (0xFF << RTL9310_HSM_DATA_L4_OFFSET_OFFSET)
  #define RTL9310_HSM_DATA_L4_HDR_RDY_OFFSET                                                                   (138)
  #define RTL9310_HSM_DATA_L4_HDR_RDY_MASK                                                                     (0x1 << RTL9310_HSM_DATA_L4_HDR_RDY_OFFSET)
  #define RTL9310_HSM_DATA_IP_FLAG_SET_OFFSET                                                                  (137)
  #define RTL9310_HSM_DATA_IP_FLAG_SET_MASK                                                                    (0x1 << RTL9310_HSM_DATA_IP_FLAG_SET_OFFSET)
  #define RTL9310_HSM_DATA_IP_OFFSET_ZERO_OFFSET                                                               (136)
  #define RTL9310_HSM_DATA_IP_OFFSET_ZERO_MASK                                                                 (0x1 << RTL9310_HSM_DATA_IP_OFFSET_ZERO_OFFSET)
  #define RTL9310_HSM_DATA_IP_PROT_OFFSET                                                                      (128)
  #define RTL9310_HSM_DATA_IP_PROT_MASK                                                                        (0xFF << RTL9310_HSM_DATA_IP_PROT_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_REPEAT_OFFSET                                                                (120)
  #define RTL9310_HSM_DATA_IP6_EH_REPEAT_MASK                                                                  (0x1 << RTL9310_HSM_DATA_IP6_EH_REPEAT_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_MOBILITY_EXIST_OFFSET                                                        (119)
  #define RTL9310_HSM_DATA_IP6_EH_MOBILITY_EXIST_MASK                                                          (0x1 << RTL9310_HSM_DATA_IP6_EH_MOBILITY_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_DESTINATION_EXIST_OFFSET                                                     (118)
  #define RTL9310_HSM_DATA_IP6_EH_DESTINATION_EXIST_MASK                                                       (0x1 << RTL9310_HSM_DATA_IP6_EH_DESTINATION_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_AUTH_EXIST_OFFSET                                                            (117)
  #define RTL9310_HSM_DATA_IP6_EH_AUTH_EXIST_MASK                                                              (0x1 << RTL9310_HSM_DATA_IP6_EH_AUTH_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_ESP_EXIST_OFFSET                                                             (116)
  #define RTL9310_HSM_DATA_IP6_EH_ESP_EXIST_MASK                                                               (0x1 << RTL9310_HSM_DATA_IP6_EH_ESP_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_FRAGMENT_EXIST_OFFSET                                                        (115)
  #define RTL9310_HSM_DATA_IP6_EH_FRAGMENT_EXIST_MASK                                                          (0x1 << RTL9310_HSM_DATA_IP6_EH_FRAGMENT_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_ROUTE_EXIST_OFFSET                                                           (114)
  #define RTL9310_HSM_DATA_IP6_EH_ROUTE_EXIST_MASK                                                             (0x1 << RTL9310_HSM_DATA_IP6_EH_ROUTE_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_EXIST_OFFSET                                                        (113)
  #define RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_EXIST_MASK                                                          (0x1 << RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_EXIST_OFFSET)
  #define RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_ERR_OFFSET                                                          (112)
  #define RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_ERR_MASK                                                            (0x1 << RTL9310_HSM_DATA_IP6_EH_HOPBYHOP_ERR_OFFSET)
  #define RTL9310_HSM_DATA_PARSER_CANT_HANDLE_OFFSET                                                           (111)
  #define RTL9310_HSM_DATA_PARSER_CANT_HANDLE_MASK                                                             (0x1 << RTL9310_HSM_DATA_PARSER_CANT_HANDLE_OFFSET)
  #define RTL9310_HSM_DATA_ORG_IMPLS_IF_OFFSET                                                                 (110)
  #define RTL9310_HSM_DATA_ORG_IMPLS_IF_MASK                                                                   (0x1 << RTL9310_HSM_DATA_ORG_IMPLS_IF_OFFSET)
  #define RTL9310_HSM_DATA_ORG_OMPLS_IF_OFFSET                                                                 (109)
  #define RTL9310_HSM_DATA_ORG_OMPLS_IF_MASK                                                                   (0x1 << RTL9310_HSM_DATA_ORG_OMPLS_IF_OFFSET)
  #define RTL9310_HSM_DATA_IPV6_IF_OFFSET                                                                      (108)
  #define RTL9310_HSM_DATA_IPV6_IF_MASK                                                                        (0x1 << RTL9310_HSM_DATA_IPV6_IF_OFFSET)
  #define RTL9310_HSM_DATA_IPV4_IF_OFFSET                                                                      (107)
  #define RTL9310_HSM_DATA_IPV4_IF_MASK                                                                        (0x1 << RTL9310_HSM_DATA_IPV4_IF_OFFSET)
  #define RTL9310_HSM_DATA_EVLAN_IF_OFFSET                                                                     (106)
  #define RTL9310_HSM_DATA_EVLAN_IF_MASK                                                                       (0x1 << RTL9310_HSM_DATA_EVLAN_IF_OFFSET)
  #define RTL9310_HSM_DATA_FRAME_TYPE_OFFSET                                                                   (104)
  #define RTL9310_HSM_DATA_FRAME_TYPE_MASK                                                                     (0x3 << RTL9310_HSM_DATA_FRAME_TYPE_OFFSET)
  #define RTL9310_HSM_DATA_PPPOE_IF_OFFSET                                                                     (103)
  #define RTL9310_HSM_DATA_PPPOE_IF_MASK                                                                       (0x1 << RTL9310_HSM_DATA_PPPOE_IF_OFFSET)
  #define RTL9310_HSM_DATA_CLASS_B_OFFSET                                                                      (102)
  #define RTL9310_HSM_DATA_CLASS_B_MASK                                                                        (0x1 << RTL9310_HSM_DATA_CLASS_B_OFFSET)
  #define RTL9310_HSM_DATA_CLASS_A_OFFSET                                                                      (101)
  #define RTL9310_HSM_DATA_CLASS_A_MASK                                                                        (0x1 << RTL9310_HSM_DATA_CLASS_A_OFFSET)
  #define RTL9310_HSM_DATA_ORI_OTAG_TPID_OFFSET                                                                (99)
  #define RTL9310_HSM_DATA_ORI_OTAG_TPID_MASK                                                                  (0x3 << RTL9310_HSM_DATA_ORI_OTAG_TPID_OFFSET)
  #define RTL9310_HSM_DATA_ORI_OTAG_PRI_OFFSET                                                                 (96)
  #define RTL9310_HSM_DATA_ORI_OTAG_PRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_ORI_OTAG_PRI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_OTAG_CFI_OFFSET                                                                 (94)
  #define RTL9310_HSM_DATA_ORI_OTAG_CFI_MASK                                                                   (0x1 << RTL9310_HSM_DATA_ORI_OTAG_CFI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_OTAG_VID_OFFSET                                                                 (82)
  #define RTL9310_HSM_DATA_ORI_OTAG_VID_MASK                                                                   (0xFFF << RTL9310_HSM_DATA_ORI_OTAG_VID_OFFSET)
  #define RTL9310_HSM_DATA_ORI_ITAG_TPID_OFFSET                                                                (80)
  #define RTL9310_HSM_DATA_ORI_ITAG_TPID_MASK                                                                  (0x3 << RTL9310_HSM_DATA_ORI_ITAG_TPID_OFFSET)
  #define RTL9310_HSM_DATA_ORI_ITAG_PRI_OFFSET                                                                 (77)
  #define RTL9310_HSM_DATA_ORI_ITAG_PRI_MASK                                                                   (0x7 << RTL9310_HSM_DATA_ORI_ITAG_PRI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_ITAG_CFI_OFFSET                                                                 (76)
  #define RTL9310_HSM_DATA_ORI_ITAG_CFI_MASK                                                                   (0x1 << RTL9310_HSM_DATA_ORI_ITAG_CFI_OFFSET)
  #define RTL9310_HSM_DATA_ORI_ITAG_VID_OFFSET                                                                 (64)
  #define RTL9310_HSM_DATA_ORI_ITAG_VID_MASK                                                                   (0xFFF << RTL9310_HSM_DATA_ORI_ITAG_VID_OFFSET)
  #define RTL9310_HSM_DATA_ORI_OTAG_IF_OFFSET                                                                  (59)
  #define RTL9310_HSM_DATA_ORI_OTAG_IF_MASK                                                                    (0x1 << RTL9310_HSM_DATA_ORI_OTAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_ORI_ITAG_IF_OFFSET                                                                  (58)
  #define RTL9310_HSM_DATA_ORI_ITAG_IF_MASK                                                                    (0x1 << RTL9310_HSM_DATA_ORI_ITAG_IF_OFFSET)
  #define RTL9310_HSM_DATA_STACK_FMT_OFFSET                                                                    (56)
  #define RTL9310_HSM_DATA_STACK_FMT_MASK                                                                      (0x3 << RTL9310_HSM_DATA_STACK_FMT_OFFSET)
  #define RTL9310_HSM_DATA_OF_PIPELINE_OFFSET                                                                  (55)
  #define RTL9310_HSM_DATA_OF_PIPELINE_MASK                                                                    (0x1 << RTL9310_HSM_DATA_OF_PIPELINE_OFFSET)
  #define RTL9310_HSM_DATA_OF_IF_OFFSET                                                                        (54)
  #define RTL9310_HSM_DATA_OF_IF_MASK                                                                          (0x1 << RTL9310_HSM_DATA_OF_IF_OFFSET)
  #define RTL9310_HSM_DATA_CPU_IF_OFFSET                                                                       (53)
  #define RTL9310_HSM_DATA_CPU_IF_MASK                                                                         (0x1 << RTL9310_HSM_DATA_CPU_IF_OFFSET)
  #define RTL9310_HSM_DATA_STACK_IF_OFFSET                                                                     (52)
  #define RTL9310_HSM_DATA_STACK_IF_MASK                                                                       (0x1 << RTL9310_HSM_DATA_STACK_IF_OFFSET)
  #define RTL9310_HSM_DATA_PG_CNT_OFFSET                                                                       (46)
  #define RTL9310_HSM_DATA_PG_CNT_MASK                                                                         (0x3F << RTL9310_HSM_DATA_PG_CNT_OFFSET)
  #define RTL9310_HSM_DATA_PKT_LEN_OFFSET                                                                      (32)
  #define RTL9310_HSM_DATA_PKT_LEN_MASK                                                                        (0x3FFF << RTL9310_HSM_DATA_PKT_LEN_OFFSET)
  #define RTL9310_HSM_DATA_HSB_EADR_OFFSET                                                                     (16)
  #define RTL9310_HSM_DATA_HSB_EADR_MASK                                                                       (0x1FFF << RTL9310_HSM_DATA_HSB_EADR_OFFSET)
  #define RTL9310_HSM_DATA_HSB_SADR_OFFSET                                                                     (0)
  #define RTL9310_HSM_DATA_HSB_SADR_MASK                                                                       (0x1FFF << RTL9310_HSM_DATA_HSB_SADR_OFFSET)

#define RTL9310_HSM_FWD_DATA_ADDR                                                                              (0xAD74)
  #define RTL9310_HSM_FWD_DATA_IP_LEN_OFFSET                                                                   (96)
  #define RTL9310_HSM_FWD_DATA_IP_LEN_MASK                                                                     (0xFFFF << RTL9310_HSM_FWD_DATA_IP_LEN_OFFSET)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_TX_OFFSET                                                               (86)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_TX_MASK                                                                 (0xF << RTL9310_HSM_FWD_DATA_MIR_ACL_TX_OFFSET)
  #define RTL9310_HSM_FWD_DATA_DROP_TRAP_OFFSET                                                                (85)
  #define RTL9310_HSM_FWD_DATA_DROP_TRAP_MASK                                                                  (0x1 << RTL9310_HSM_FWD_DATA_DROP_TRAP_OFFSET)
  #define RTL9310_HSM_FWD_DATA_PKT_TYPE_OFFSET                                                                 (83)
  #define RTL9310_HSM_FWD_DATA_PKT_TYPE_MASK                                                                   (0x3 << RTL9310_HSM_FWD_DATA_PKT_TYPE_OFFSET)
  #define RTL9310_HSM_FWD_DATA_ACL_INFO_OFFSET                                                                 (71)
  #define RTL9310_HSM_FWD_DATA_ACL_INFO_MASK                                                                   (0xFFF << RTL9310_HSM_FWD_DATA_ACL_INFO_OFFSET)
  #define RTL9310_HSM_FWD_DATA_ACL_CMD_OFFSET                                                                  (68)
  #define RTL9310_HSM_FWD_DATA_ACL_CMD_MASK                                                                    (0x7 << RTL9310_HSM_FWD_DATA_ACL_CMD_OFFSET)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_RX_OFFSET                                                               (64)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_RX_MASK                                                                 (0xF << RTL9310_HSM_FWD_DATA_MIR_ACL_RX_OFFSET)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_CANCEL_OFFSET                                                           (63)
  #define RTL9310_HSM_FWD_DATA_MIR_ACL_CANCEL_MASK                                                             (0x1 << RTL9310_HSM_FWD_DATA_MIR_ACL_CANCEL_OFFSET)
  #define RTL9310_HSM_FWD_DATA_STK_PMSK_OFFSET                                                                 (59)
  #define RTL9310_HSM_FWD_DATA_STK_PMSK_MASK                                                                   (0xF << RTL9310_HSM_FWD_DATA_STK_PMSK_OFFSET)
  #define RTL9310_HSM_FWD_DATA_RPF_FLAG_OFFSET                                                                 (58)
  #define RTL9310_HSM_FWD_DATA_RPF_FLAG_MASK                                                                   (0x1 << RTL9310_HSM_FWD_DATA_RPF_FLAG_OFFSET)
  #define RTL9310_HSM_FWD_DATA_RPF_ASSERT_OFFSET                                                               (57)
  #define RTL9310_HSM_FWD_DATA_RPF_ASSERT_MASK                                                                 (0x1 << RTL9310_HSM_FWD_DATA_RPF_ASSERT_OFFSET)
  #define RTL9310_HSM_FWD_DATA_TS_IDX_OFFSET                                                                   (48)
  #define RTL9310_HSM_FWD_DATA_TS_IDX_MASK                                                                     (0x1FF << RTL9310_HSM_FWD_DATA_TS_IDX_OFFSET)
  #define RTL9310_HSM_FWD_DATA_TS_HIT_OFFSET                                                                   (47)
  #define RTL9310_HSM_FWD_DATA_TS_HIT_MASK                                                                     (0x1 << RTL9310_HSM_FWD_DATA_TS_HIT_OFFSET)
  #define RTL9310_HSM_FWD_DATA_OIL_IDX_OFFSET                                                                  (33)
  #define RTL9310_HSM_FWD_DATA_OIL_IDX_MASK                                                                    (0x3FFF << RTL9310_HSM_FWD_DATA_OIL_IDX_OFFSET)
  #define RTL9310_HSM_FWD_DATA_L3VLD_OFFSET                                                                    (32)
  #define RTL9310_HSM_FWD_DATA_L3VLD_MASK                                                                      (0x1 << RTL9310_HSM_FWD_DATA_L3VLD_OFFSET)
  #define RTL9310_HSM_FWD_DATA_BSSID_IDX_OFFSET                                                                (19)
  #define RTL9310_HSM_FWD_DATA_BSSID_IDX_MASK                                                                  (0x1FFF << RTL9310_HSM_FWD_DATA_BSSID_IDX_OFFSET)
  #define RTL9310_HSM_FWD_DATA_BSSID_TYPE_OFFSET                                                               (18)
  #define RTL9310_HSM_FWD_DATA_BSSID_TYPE_MASK                                                                 (0x1 << RTL9310_HSM_FWD_DATA_BSSID_TYPE_OFFSET)
  #define RTL9310_HSM_FWD_DATA_WLAN_RDY_OFFSET                                                                 (17)
  #define RTL9310_HSM_FWD_DATA_WLAN_RDY_MASK                                                                   (0x1 << RTL9310_HSM_FWD_DATA_WLAN_RDY_OFFSET)
  #define RTL9310_HSM_FWD_DATA_PORT_INFO_OFFSET                                                                (5)
  #define RTL9310_HSM_FWD_DATA_PORT_INFO_MASK                                                                  (0xFFF << RTL9310_HSM_FWD_DATA_PORT_INFO_OFFSET)
  #define RTL9310_HSM_FWD_DATA_MC_TYPE_OFFSET                                                                  (4)
  #define RTL9310_HSM_FWD_DATA_MC_TYPE_MASK                                                                    (0x1 << RTL9310_HSM_FWD_DATA_MC_TYPE_OFFSET)
  #define RTL9310_HSM_FWD_DATA_PORT_TYPE_OFFSET                                                                (3)
  #define RTL9310_HSM_FWD_DATA_PORT_TYPE_MASK                                                                  (0x1 << RTL9310_HSM_FWD_DATA_PORT_TYPE_OFFSET)
  #define RTL9310_HSM_FWD_DATA_LAN_RDY_OFFSET                                                                  (2)
  #define RTL9310_HSM_FWD_DATA_LAN_RDY_MASK                                                                    (0x1 << RTL9310_HSM_FWD_DATA_LAN_RDY_OFFSET)
  #define RTL9310_HSM_FWD_DATA_DA_BLOCK_OFFSET                                                                 (1)
  #define RTL9310_HSM_FWD_DATA_DA_BLOCK_MASK                                                                   (0x1 << RTL9310_HSM_FWD_DATA_DA_BLOCK_OFFSET)
  #define RTL9310_HSM_FWD_DATA_L2VLD_OFFSET                                                                    (0)
  #define RTL9310_HSM_FWD_DATA_L2VLD_MASK                                                                      (0x1 << RTL9310_HSM_FWD_DATA_L2VLD_OFFSET)

#define RTL9310_HSM_POST_DATA_ADDR                                                                             (0xAD84)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_CANCEL_OFFSET                                                         (90)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_CANCEL_MASK                                                           (0x1 << RTL9310_HSM_POST_DATA_ACL_MIRR_CANCEL_OFFSET)
  #define RTL9310_HSM_POST_DATA_LDPM_57_32_OFFSET                                                              (64)
  #define RTL9310_HSM_POST_DATA_LDPM_57_32_MASK                                                                (0x3FFFFFF << RTL9310_HSM_POST_DATA_LDPM_57_32_OFFSET)
  #define RTL9310_HSM_POST_DATA_LDPM_31_0_OFFSET                                                               (32)
  #define RTL9310_HSM_POST_DATA_LDPM_31_0_MASK                                                                 (0xFFFFFFFF << RTL9310_HSM_POST_DATA_LDPM_31_0_OFFSET)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_RX_OFFSET                                                             (28)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_RX_MASK                                                               (0xF << RTL9310_HSM_POST_DATA_ACL_MIRR_RX_OFFSET)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_TX_OFFSET                                                             (24)
  #define RTL9310_HSM_POST_DATA_ACL_MIRR_TX_MASK                                                               (0xF << RTL9310_HSM_POST_DATA_ACL_MIRR_TX_OFFSET)
  #define RTL9310_HSM_POST_DATA_STK_CDPM_OFFSET                                                                (20)
  #define RTL9310_HSM_POST_DATA_STK_CDPM_MASK                                                                  (0xF << RTL9310_HSM_POST_DATA_STK_CDPM_OFFSET)
  #define RTL9310_HSM_POST_DATA_STK_NDPM_OFFSET                                                                (16)
  #define RTL9310_HSM_POST_DATA_STK_NDPM_MASK                                                                  (0xF << RTL9310_HSM_POST_DATA_STK_NDPM_OFFSET)
  #define RTL9310_HSM_POST_DATA_PKT_TYPE_OFFSET                                                                (14)
  #define RTL9310_HSM_POST_DATA_PKT_TYPE_MASK                                                                  (0x3 << RTL9310_HSM_POST_DATA_PKT_TYPE_OFFSET)
  #define RTL9310_HSM_POST_DATA_HSA_SEL_OFFSET                                                                 (13)
  #define RTL9310_HSM_POST_DATA_HSA_SEL_MASK                                                                   (0x1 << RTL9310_HSM_POST_DATA_HSA_SEL_OFFSET)
  #define RTL9310_HSM_POST_DATA_HSA_ADDR_OFFSET                                                                (0)
  #define RTL9310_HSM_POST_DATA_HSA_ADDR_MASK                                                                  (0x1FFF << RTL9310_HSM_POST_DATA_HSA_ADDR_OFFSET)

/*
 * Feature: Modifier HSA
 */
#define RTL9310_HSA_CTRL_ADDR                                                                                  (0xAE00)
  #define RTL9310_HSA_CTRL_HSA_BUSY_OFFSET                                                                     (0)
  #define RTL9310_HSA_CTRL_HSA_BUSY_MASK                                                                       (0x1 << RTL9310_HSA_CTRL_HSA_BUSY_OFFSET)

#define RTL9310_HSA_DBG_CTRL_ADDR                                                                              (0xAE04)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_EMPTY_OFFSET                                                          (2)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_EMPTY_MASK                                                            (0x1 << RTL9310_HSA_DBG_CTRL_REP_QUEUE_EMPTY_OFFSET)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_FETCH_OFFSET                                                          (1)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_FETCH_MASK                                                            (0x1 << RTL9310_HSA_DBG_CTRL_REP_QUEUE_FETCH_OFFSET)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_STICK_OFFSET                                                          (0)
  #define RTL9310_HSA_DBG_CTRL_REP_QUEUE_STICK_MASK                                                            (0x1 << RTL9310_HSA_DBG_CTRL_REP_QUEUE_STICK_OFFSET)

#define RTL9310_HSA_DATA_ADDR                                                                                  (0xAE08)
  #define RTL9310_HSA_DATA_EST_MATCH_OFFSET                                                                    (1239)
  #define RTL9310_HSA_DATA_EST_MATCH_MASK                                                                      (0x1 << RTL9310_HSA_DATA_EST_MATCH_OFFSET)
  #define RTL9310_HSA_DATA_DST_PE_ECID_OFFSET                                                                  (1217)
  #define RTL9310_HSA_DATA_DST_PE_ECID_MASK                                                                    (0x3FFFFF << RTL9310_HSA_DATA_DST_PE_ECID_OFFSET)
  #define RTL9310_HSA_DATA_PE_LU_MODE_OFFSET                                                                   (1216)
  #define RTL9310_HSA_DATA_PE_LU_MODE_MASK                                                                     (0x1 << RTL9310_HSA_DATA_PE_LU_MODE_OFFSET)
  #define RTL9310_HSA_DATA_PE_NSG_OFFSET                                                                       (1208)
  #define RTL9310_HSA_DATA_PE_NSG_MASK                                                                         (0xFF << RTL9310_HSA_DATA_PE_NSG_OFFSET)
  #define RTL9310_HSA_DATA_INT_PE_ECID_EXT_OFFSET                                                              (1200)
  #define RTL9310_HSA_DATA_INT_PE_ECID_EXT_MASK                                                                (0xFF << RTL9310_HSA_DATA_INT_PE_ECID_EXT_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_EXT_OFFSET                                                              (1192)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_EXT_MASK                                                                (0xFF << RTL9310_HSA_DATA_ORI_PE_ECID_EXT_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_IGR_ECID_EXT_OFFSET                                                          (1184)
  #define RTL9310_HSA_DATA_ORI_PE_IGR_ECID_EXT_MASK                                                            (0xFF << RTL9310_HSA_DATA_ORI_PE_IGR_ECID_EXT_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_BASE_OFFSET                                                             (1168)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_BASE_MASK                                                               (0xFFF << RTL9310_HSA_DATA_ORI_PE_ECID_BASE_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_GRP_OFFSET                                                              (1166)
  #define RTL9310_HSA_DATA_ORI_PE_ECID_GRP_MASK                                                                (0x3 << RTL9310_HSA_DATA_ORI_PE_ECID_GRP_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_RSVD_OFFSET                                                             (1164)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_RSVD_MASK                                                               (0x3 << RTL9310_HSA_DATA_ORI_PE_ETAG_RSVD_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_IGR_ECID_BASE_OFFSET                                                         (1152)
  #define RTL9310_HSA_DATA_ORI_PE_IGR_ECID_BASE_MASK                                                           (0xFFF << RTL9310_HSA_DATA_ORI_PE_IGR_ECID_BASE_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_DEI_OFFSET                                                              (1124)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_DEI_MASK                                                                (0x1 << RTL9310_HSA_DATA_ORI_PE_ETAG_DEI_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_PRI_OFFSET                                                              (1121)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_PRI_MASK                                                                (0x7 << RTL9310_HSA_DATA_ORI_PE_ETAG_PRI_OFFSET)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_IF_OFFSET                                                               (1120)
  #define RTL9310_HSA_DATA_ORI_PE_ETAG_IF_MASK                                                                 (0x1 << RTL9310_HSA_DATA_ORI_PE_ETAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_CPU_OFFSET                                                                  (1112)
  #define RTL9310_HSA_DATA_HSA_QID_CPU_MASK                                                                    (0x1F << RTL9310_HSA_DATA_HSA_QID_CPU_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_55_52_OFFSET                                                                (1096)
  #define RTL9310_HSA_DATA_HSA_QID_55_52_MASK                                                                  (0xFFFF << RTL9310_HSA_DATA_HSA_QID_55_52_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_51_50_OFFSET                                                                (1088)
  #define RTL9310_HSA_DATA_HSA_QID_51_50_MASK                                                                  (0x3F << RTL9310_HSA_DATA_HSA_QID_51_50_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_49_40_OFFSET                                                                (1056)
  #define RTL9310_HSA_DATA_HSA_QID_49_40_MASK                                                                  (0x3FFFFFFF << RTL9310_HSA_DATA_HSA_QID_49_40_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_39_30_OFFSET                                                                (1024)
  #define RTL9310_HSA_DATA_HSA_QID_39_30_MASK                                                                  (0x3FFFFFFF << RTL9310_HSA_DATA_HSA_QID_39_30_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_29_20_OFFSET                                                                (992)
  #define RTL9310_HSA_DATA_HSA_QID_29_20_MASK                                                                  (0x3FFFFFFF << RTL9310_HSA_DATA_HSA_QID_29_20_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_19_10_OFFSET                                                                (960)
  #define RTL9310_HSA_DATA_HSA_QID_19_10_MASK                                                                  (0x3FFFFFFF << RTL9310_HSA_DATA_HSA_QID_19_10_OFFSET)
  #define RTL9310_HSA_DATA_HSA_QID_9_0_OFFSET                                                                  (928)
  #define RTL9310_HSA_DATA_HSA_QID_9_0_MASK                                                                    (0x3FFFFFFF << RTL9310_HSA_DATA_HSA_QID_9_0_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SMAC_47_16_OFFSET                                                               (896)
  #define RTL9310_HSA_DATA_HSA_SMAC_47_16_MASK                                                                 (0xFFFFFFFF << RTL9310_HSA_DATA_HSA_SMAC_47_16_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SMAC_15_0_OFFSET                                                                (880)
  #define RTL9310_HSA_DATA_HSA_SMAC_15_0_MASK                                                                  (0xFFFF << RTL9310_HSA_DATA_HSA_SMAC_15_0_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DMAC_47_32_OFFSET                                                               (864)
  #define RTL9310_HSA_DATA_HSA_DMAC_47_32_MASK                                                                 (0xFFFF << RTL9310_HSA_DATA_HSA_DMAC_47_32_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DMAC_31_0_OFFSET                                                                (832)
  #define RTL9310_HSA_DATA_HSA_DMAC_31_0_MASK                                                                  (0xFFFFFFFF << RTL9310_HSA_DATA_HSA_DMAC_31_0_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OF_MISS_TBL_ID_OFFSET                                                           (830)
  #define RTL9310_HSA_DATA_HSA_OF_MISS_TBL_ID_MASK                                                             (0x3 << RTL9310_HSA_DATA_HSA_OF_MISS_TBL_ID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ACL_OF_HIT_OFFSET                                                               (826)
  #define RTL9310_HSA_DATA_HSA_ACL_OF_HIT_MASK                                                                 (0x3 << RTL9310_HSA_DATA_HSA_ACL_OF_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OF_TBL_ID_OFFSET                                                                (824)
  #define RTL9310_HSA_DATA_HSA_OF_TBL_ID_MASK                                                                  (0x3 << RTL9310_HSA_DATA_HSA_OF_TBL_ID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_SFLOW_OFFSET                                                             (822)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_SFLOW_MASK                                                               (0x3 << RTL9310_HSA_DATA_HSA_CPU_RX_SFLOW_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_L3_ERR_OFFSET                                                            (821)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_L3_ERR_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_CPU_RX_L3_ERR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_L2_ERR_OFFSET                                                            (820)
  #define RTL9310_HSA_DATA_HSA_CPU_RX_L2_ERR_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_CPU_RX_L2_ERR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ATK_TYPE_OFFSET                                                                 (815)
  #define RTL9310_HSA_DATA_HSA_ATK_TYPE_MASK                                                                   (0x1F << RTL9310_HSA_DATA_HSA_ATK_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ACL_IDX_OFFSET                                                                  (800)
  #define RTL9310_HSA_DATA_HSA_ACL_IDX_MASK                                                                    (0x7FFF << RTL9310_HSA_DATA_HSA_ACL_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MAC_CST_OFFSET                                                                  (791)
  #define RTL9310_HSA_DATA_HSA_MAC_CST_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_MAC_CST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DM_RXIDX_OFFSET                                                                 (785)
  #define RTL9310_HSA_DATA_HSA_DM_RXIDX_MASK                                                                   (0x3F << RTL9310_HSA_DATA_HSA_DM_RXIDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_NEW_SA_OFFSET                                                                   (784)
  #define RTL9310_HSA_DATA_HSA_NEW_SA_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_NEW_SA_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PMV_FORBID_OFFSET                                                               (783)
  #define RTL9310_HSA_DATA_HSA_PMV_FORBID_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_PMV_FORBID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L2_STTC_PMV_OFFSET                                                              (782)
  #define RTL9310_HSA_DATA_HSA_L2_STTC_PMV_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_L2_STTC_PMV_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L2_DYN_PMV_OFFSET                                                               (781)
  #define RTL9310_HSA_DATA_HSA_L2_DYN_PMV_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_L2_DYN_PMV_OFFSET)
  #define RTL9310_HSA_DATA_HSA_HASH_FULL_OFFSET                                                                (780)
  #define RTL9310_HSA_DATA_HSA_HASH_FULL_MASK                                                                  (0x1 << RTL9310_HSA_DATA_HSA_HASH_FULL_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INVALID_SA_OFFSET                                                               (779)
  #define RTL9310_HSA_DATA_HSA_INVALID_SA_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_INVALID_SA_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PORT_IS_TRK_OFFSET                                                              (778)
  #define RTL9310_HSA_DATA_HSA_PORT_IS_TRK_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_PORT_IS_TRK_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PORT_DATA_OFFSET                                                                (768)
  #define RTL9310_HSA_DATA_HSA_PORT_DATA_MASK                                                                  (0x3FF << RTL9310_HSA_DATA_HSA_PORT_DATA_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ACL_ITPID_IDX_OFFSET                                                            (761)
  #define RTL9310_HSA_DATA_HSA_ACL_ITPID_IDX_MASK                                                              (0x3 << RTL9310_HSA_DATA_HSA_ACL_ITPID_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_ITPID_HIT_OFFSET                                                           (760)
  #define RTL9310_HSA_DATA_HSA_EACL_ITPID_HIT_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_EACL_ITPID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_OTPID_HIT_OFFSET                                                           (759)
  #define RTL9310_HSA_DATA_HSA_EACL_OTPID_HIT_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_EACL_OTPID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IACL_ITPID_HIT_OFFSET                                                           (758)
  #define RTL9310_HSA_DATA_HSA_IACL_ITPID_HIT_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_IACL_ITPID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IACL_OTPID_HIT_OFFSET                                                           (757)
  #define RTL9310_HSA_DATA_HSA_IACL_OTPID_HIT_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_IACL_OTPID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_OVID_HIT_OFFSET                                                             (756)
  #define RTL9310_HSA_DATA_HSA_N21_OVID_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_N21_OVID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_OVID_HIT_OFFSET                                                            (755)
  #define RTL9310_HSA_DATA_HSA_EACL_OVID_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_OVID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_ITAG_IF_OFFSET                                                             (754)
  #define RTL9310_HSA_DATA_HSA_EACL_ITAG_IF_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_EACL_ITAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_ITAG_HIT_OFFSET                                                            (753)
  #define RTL9310_HSA_DATA_HSA_EACL_ITAG_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_ITAG_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_IF_OFFSET                                                              (752)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_IF_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_INT_OTAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_OTAG_IF_OFFSET                                                             (751)
  #define RTL9310_HSA_DATA_HSA_EACL_OTAG_IF_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_EACL_OTAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_OTAG_HIT_OFFSET                                                            (750)
  #define RTL9310_HSA_DATA_HSA_EACL_OTAG_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_OTAG_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FWD_P_TYPE_OFFSET                                                               (749)
  #define RTL9310_HSA_DATA_HSA_FWD_P_TYPE_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_FWD_P_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_IVID_HIT_OFFSET                                                             (748)
  #define RTL9310_HSA_DATA_HSA_N21_IVID_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_N21_IVID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OAM_LBK_OFFSET                                                                  (747)
  #define RTL9310_HSA_DATA_HSA_OAM_LBK_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_OAM_LBK_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L3_MDF_REQ_OFFSET                                                               (746)
  #define RTL9310_HSA_DATA_HSA_L3_MDF_REQ_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_L3_MDF_REQ_OFFSET)
  #define RTL9310_HSA_DATA_HSA_VRF_ID_OFFSET                                                                   (738)
  #define RTL9310_HSA_DATA_HSA_VRF_ID_MASK                                                                     (0xFF << RTL9310_HSA_DATA_HSA_VRF_ID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_CFI_OFFSET                                                             (737)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_CFI_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_INT_ITAG_CFI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_CFI_OFFSET                                                             (736)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_CFI_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_INT_OTAG_CFI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ACL_OTPID_IDX_OFFSET                                                            (734)
  #define RTL9310_HSA_DATA_HSA_ACL_OTPID_IDX_MASK                                                              (0x3 << RTL9310_HSA_DATA_HSA_ACL_OTPID_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IACL_OPRI_HIT_OFFSET                                                            (733)
  #define RTL9310_HSA_DATA_HSA_IACL_OPRI_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_IACL_OPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_OPRI_HIT_OFFSET                                                            (732)
  #define RTL9310_HSA_DATA_HSA_EACL_OPRI_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_OPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_VID_OFFSET                                                             (720)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_VID_MASK                                                               (0xFFF << RTL9310_HSA_DATA_HSA_INT_ITAG_VID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_IVID_HIT_OFFSET                                                            (719)
  #define RTL9310_HSA_DATA_HSA_EACL_IVID_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_IVID_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OTAG_PRI_OFFSET                                                                 (716)
  #define RTL9310_HSA_DATA_HSA_OTAG_PRI_MASK                                                                   (0x7 << RTL9310_HSA_DATA_HSA_OTAG_PRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SURF_IVID_OFFSET                                                                (704)
  #define RTL9310_HSA_DATA_HSA_SURF_IVID_MASK                                                                  (0xFFF << RTL9310_HSA_DATA_HSA_SURF_IVID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IACL_IPRI_HIT_OFFSET                                                            (700)
  #define RTL9310_HSA_DATA_HSA_IACL_IPRI_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_IACL_IPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_VID_OFFSET                                                             (688)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_VID_MASK                                                               (0xFFF << RTL9310_HSA_DATA_HSA_INT_OTAG_VID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EACL_IPRI_HIT_OFFSET                                                            (687)
  #define RTL9310_HSA_DATA_HSA_EACL_IPRI_HIT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_EACL_IPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ITAG_PRI_OFFSET                                                                 (684)
  #define RTL9310_HSA_DATA_HSA_ITAG_PRI_MASK                                                                   (0x7 << RTL9310_HSA_DATA_HSA_ITAG_PRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SURF_OVID_OFFSET                                                                (672)
  #define RTL9310_HSA_DATA_HSA_SURF_OVID_MASK                                                                  (0xFFF << RTL9310_HSA_DATA_HSA_SURF_OVID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_IF_OFFSET                                                              (671)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_IF_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_INT_ITAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MPLS_TC_OFFSET                                                                  (668)
  #define RTL9310_HSA_DATA_HSA_MPLS_TC_MASK                                                                    (0x7 << RTL9310_HSA_DATA_HSA_MPLS_TC_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_OPRI_HIT_OFFSET                                                             (667)
  #define RTL9310_HSA_DATA_HSA_N21_OPRI_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_N21_OPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_OPRI_OFFSET                                                                 (664)
  #define RTL9310_HSA_DATA_HSA_N21_OPRI_MASK                                                                   (0x7 << RTL9310_HSA_DATA_HSA_N21_OPRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_IPRI_OFFSET                                                                 (661)
  #define RTL9310_HSA_DATA_HSA_N21_IPRI_MASK                                                                   (0x7 << RTL9310_HSA_DATA_HSA_N21_IPRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MPLS_DECAP_STA_OFFSET                                                           (659)
  #define RTL9310_HSA_DATA_HSA_MPLS_DECAP_STA_MASK                                                             (0x3 << RTL9310_HSA_DATA_HSA_MPLS_DECAP_STA_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_DSCP_HIT_OFFSET                                                             (658)
  #define RTL9310_HSA_DATA_HSA_INT_DSCP_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_INT_DSCP_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_DSCP_OFFSET                                                                 (650)
  #define RTL9310_HSA_DATA_HSA_INT_DSCP_MASK                                                                   (0xFF << RTL9310_HSA_DATA_HSA_INT_DSCP_OFFSET)
  #define RTL9310_HSA_DATA_HSA_N21_IPRI_HIT_OFFSET                                                             (649)
  #define RTL9310_HSA_DATA_HSA_N21_IPRI_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_N21_IPRI_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP_HDR_TTL_OFFSET                                                               (641)
  #define RTL9310_HSA_DATA_HSA_IP_HDR_TTL_MASK                                                                 (0xFF << RTL9310_HSA_DATA_HSA_IP_HDR_TTL_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MPLS_DECAP_REQ_OFFSET                                                           (640)
  #define RTL9310_HSA_DATA_HSA_MPLS_DECAP_REQ_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_MPLS_DECAP_REQ_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MPLS_ENCAP_IDX_OFFSET                                                           (629)
  #define RTL9310_HSA_DATA_HSA_MPLS_ENCAP_IDX_MASK                                                             (0x7FF << RTL9310_HSA_DATA_HSA_MPLS_ENCAP_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_BSSID_IDX_OFFSET                                                                (617)
  #define RTL9310_HSA_DATA_HSA_BSSID_IDX_MASK                                                                  (0xFFF << RTL9310_HSA_DATA_HSA_BSSID_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TS_INDEX_OFFSET                                                                 (608)
  #define RTL9310_HSA_DATA_HSA_TS_INDEX_MASK                                                                   (0x1FF << RTL9310_HSA_DATA_HSA_TS_INDEX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MPLS_ENCAP_REQ_OFFSET                                                           (600)
  #define RTL9310_HSA_DATA_HSA_MPLS_ENCAP_REQ_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_MPLS_ENCAP_REQ_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TS_REQ_OFFSET                                                                   (599)
  #define RTL9310_HSA_DATA_HSA_TS_REQ_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_TS_REQ_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IGR_L3_INTF_TYPE_OFFSET                                                         (598)
  #define RTL9310_HSA_DATA_HSA_IGR_L3_INTF_TYPE_MASK                                                           (0x1 << RTL9310_HSA_DATA_HSA_IGR_L3_INTF_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SET_IP_RSV_OFFSET                                                               (597)
  #define RTL9310_HSA_DATA_HSA_SET_IP_RSV_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_SET_IP_RSV_OFFSET)
  #define RTL9310_HSA_DATA_HSA_STK_MIR_HIT_OFFSET                                                              (595)
  #define RTL9310_HSA_DATA_HSA_STK_MIR_HIT_MASK                                                                (0x3 << RTL9310_HSA_DATA_HSA_STK_MIR_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ACL_ACT_OFFSET                                                                  (594)
  #define RTL9310_HSA_DATA_HSA_ACL_ACT_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_ACL_ACT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CNGST_DROP_OFFSET                                                               (593)
  #define RTL9310_HSA_DATA_HSA_CNGST_DROP_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_CNGST_DROP_OFFSET)
  #define RTL9310_HSA_DATA_HSA_BP_FLTR_OFFSET                                                                  (592)
  #define RTL9310_HSA_DATA_HSA_BP_FLTR_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_BP_FLTR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_BP_STP_OFFSET                                                                   (591)
  #define RTL9310_HSA_DATA_HSA_BP_STP_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_BP_STP_OFFSET)
  #define RTL9310_HSA_DATA_HSA_BP_VLAN_EGR_OFFSET                                                              (590)
  #define RTL9310_HSA_DATA_HSA_BP_VLAN_EGR_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_BP_VLAN_EGR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ALE_AS_TAGSTS_OFFSET                                                            (589)
  #define RTL9310_HSA_DATA_HSA_ALE_AS_TAGSTS_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_ALE_AS_TAGSTS_OFFSET)
  #define RTL9310_HSA_DATA_HSA_AS_QID_OFFSET                                                                   (588)
  #define RTL9310_HSA_DATA_HSA_AS_QID_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_AS_QID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SRC_FILTER_EN_OFFSET                                                            (587)
  #define RTL9310_HSA_DATA_HSA_SRC_FILTER_EN_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_SRC_FILTER_EN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SPF_IS_TRK_OFFSET                                                               (586)
  #define RTL9310_HSA_DATA_HSA_SPF_IS_TRK_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_SPF_IS_TRK_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SPF_SPN_OFFSET                                                                  (576)
  #define RTL9310_HSA_DATA_HSA_SPF_SPN_MASK                                                                    (0x3FF << RTL9310_HSA_DATA_HSA_SPF_SPN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SW_DEV_OFFSET                                                                   (568)
  #define RTL9310_HSA_DATA_HSA_SW_DEV_MASK                                                                     (0xF << RTL9310_HSA_DATA_HSA_SW_DEV_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CTX_DPM_55_32_OFFSET                                                            (544)
  #define RTL9310_HSA_DATA_HSA_CTX_DPM_55_32_MASK                                                              (0xFFFFFF << RTL9310_HSA_DATA_HSA_CTX_DPM_55_32_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CTX_DPM_31_0_OFFSET                                                             (512)
  #define RTL9310_HSA_DATA_HSA_CTX_DPM_31_0_MASK                                                               (0xFFFFFFFF << RTL9310_HSA_DATA_HSA_CTX_DPM_31_0_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CPU_TX_FWD_TYPE_OFFSET                                                          (504)
  #define RTL9310_HSA_DATA_HSA_CPU_TX_FWD_TYPE_MASK                                                            (0xF << RTL9310_HSA_DATA_HSA_CPU_TX_FWD_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FWD_PORT_OFFSET                                                                 (492)
  #define RTL9310_HSA_DATA_HSA_FWD_PORT_MASK                                                                   (0xFFF << RTL9310_HSA_DATA_HSA_FWD_PORT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_REMOTE_REASON_OFFSET                                                            (486)
  #define RTL9310_HSA_DATA_HSA_REMOTE_REASON_MASK                                                              (0x3F << RTL9310_HSA_DATA_HSA_REMOTE_REASON_OFFSET)
  #define RTL9310_HSA_DATA_HSA_LOCAL_REASON_OFFSET                                                             (480)
  #define RTL9310_HSA_DATA_HSA_LOCAL_REASON_MASK                                                               (0x3F << RTL9310_HSA_DATA_HSA_LOCAL_REASON_OFFSET)
  #define RTL9310_HSA_DATA_HSA_RVID_OFFSET                                                                     (468)
  #define RTL9310_HSA_DATA_HSA_RVID_MASK                                                                       (0xFFF << RTL9310_HSA_DATA_HSA_RVID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FWD_TYPE_OFFSET                                                                 (466)
  #define RTL9310_HSA_DATA_HSA_FWD_TYPE_MASK                                                                   (0x3 << RTL9310_HSA_DATA_HSA_FWD_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FWD_VID_SEL_OFFSET                                                              (465)
  #define RTL9310_HSA_DATA_HSA_FWD_VID_SEL_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_FWD_VID_SEL_OFFSET)
  #define RTL9310_HSA_DATA_HSA_LEARN_EN_OFFSET                                                                 (464)
  #define RTL9310_HSA_DATA_HSA_LEARN_EN_MASK                                                                   (0x1 << RTL9310_HSA_DATA_HSA_LEARN_EN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_VB_ISO_MBR_OFFSET                                                               (463)
  #define RTL9310_HSA_DATA_HSA_VB_ISO_MBR_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_VB_ISO_MBR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TX_MIR_CANCEL_OFFSET                                                            (462)
  #define RTL9310_HSA_DATA_HSA_TX_MIR_CANCEL_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_TX_MIR_CANCEL_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DG_PKT_OFFSET                                                                   (461)
  #define RTL9310_HSA_DATA_HSA_DG_PKT_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_DG_PKT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DM_PKT_OFFSET                                                                   (460)
  #define RTL9310_HSA_DATA_HSA_DM_PKT_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_DM_PKT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SFLOW_MIRRORED_OFFSET                                                           (454)
  #define RTL9310_HSA_DATA_HSA_SFLOW_MIRRORED_MASK                                                             (0x3F << RTL9310_HSA_DATA_HSA_SFLOW_MIRRORED_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SFLOW_MIRRORING_OFFSET                                                          (448)
  #define RTL9310_HSA_DATA_HSA_SFLOW_MIRRORING_MASK                                                            (0x3F << RTL9310_HSA_DATA_HSA_SFLOW_MIRRORING_OFFSET)
  #define RTL9310_HSA_DATA_HSA_LOCAL_CPU_FWD_OFFSET                                                            (444)
  #define RTL9310_HSA_DATA_HSA_LOCAL_CPU_FWD_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_LOCAL_CPU_FWD_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MIRR_NFWD_OFFSET                                                                (440)
  #define RTL9310_HSA_DATA_HSA_MIRR_NFWD_MASK                                                                  (0xF << RTL9310_HSA_DATA_HSA_MIRR_NFWD_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MIRRORED_INFO_OFFSET                                                            (416)
  #define RTL9310_HSA_DATA_HSA_MIRRORED_INFO_MASK                                                              (0xFFFFFF << RTL9310_HSA_DATA_HSA_MIRRORED_INFO_OFFSET)
  #define RTL9310_HSA_DATA_HSA_MIRRORING_INFO_OFFSET                                                           (384)
  #define RTL9310_HSA_DATA_HSA_MIRRORING_INFO_MASK                                                             (0xFFFFFF << RTL9310_HSA_DATA_HSA_MIRRORING_INFO_OFFSET)
  #define RTL9310_HSA_DATA_HSA_STK_NM_FWD_OFFSET                                                               (368)
  #define RTL9310_HSA_DATA_HSA_STK_NM_FWD_MASK                                                                 (0xFFFF << RTL9310_HSA_DATA_HSA_STK_NM_FWD_OFFSET)
  #define RTL9310_HSA_DATA_HSA_STK_CPU_FWD_OFFSET                                                              (352)
  #define RTL9310_HSA_DATA_HSA_STK_CPU_FWD_MASK                                                                (0xFFFF << RTL9310_HSA_DATA_HSA_STK_CPU_FWD_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CP_CNT_OFFSET                                                                   (320)
  #define RTL9310_HSA_DATA_HSA_CP_CNT_MASK                                                                     (0x3F << RTL9310_HSA_DATA_HSA_CP_CNT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DPM_57_32_OFFSET                                                                (288)
  #define RTL9310_HSA_DATA_HSA_DPM_57_32_MASK                                                                  (0x3FFFFFF << RTL9310_HSA_DATA_HSA_DPM_57_32_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DPM_31_0_OFFSET                                                                 (256)
  #define RTL9310_HSA_DATA_HSA_DPM_31_0_MASK                                                                   (0xFFFFFFFF << RTL9310_HSA_DATA_HSA_DPM_31_0_OFFSET)
  #define RTL9310_HSA_DATA_HSA_HSB_SADR_OFFSET                                                                 (237)
  #define RTL9310_HSA_DATA_HSA_HSB_SADR_MASK                                                                   (0x1FFF << RTL9310_HSA_DATA_HSA_HSB_SADR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SADR_OFFSET                                                                     (224)
  #define RTL9310_HSA_DATA_HSA_SADR_MASK                                                                       (0x1FFF << RTL9310_HSA_DATA_HSA_SADR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SEL_OFFSET                                                                      (212)
  #define RTL9310_HSA_DATA_HSA_SEL_MASK                                                                        (0x1 << RTL9310_HSA_DATA_HSA_SEL_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TT_HIT_OFFSET                                                                   (211)
  #define RTL9310_HSA_DATA_HSA_TT_HIT_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_TT_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TT_IDX_OFFSET                                                                   (202)
  #define RTL9310_HSA_DATA_HSA_TT_IDX_MASK                                                                     (0x1FF << RTL9310_HSA_DATA_HSA_TT_IDX_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IGR_L3_INTF_ID_OFFSET                                                           (192)
  #define RTL9310_HSA_DATA_HSA_IGR_L3_INTF_ID_MASK                                                             (0x3FF << RTL9310_HSA_DATA_HSA_IGR_L3_INTF_ID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INTERNAL_PRIORITY_OFFSET                                                        (186)
  #define RTL9310_HSA_DATA_HSA_INTERNAL_PRIORITY_MASK                                                          (0x7 << RTL9310_HSA_DATA_HSA_INTERNAL_PRIORITY_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DP_OFFSET                                                                       (184)
  #define RTL9310_HSA_DATA_HSA_DP_MASK                                                                         (0x3 << RTL9310_HSA_DATA_HSA_DP_OFFSET)
  #define RTL9310_HSA_DATA_HSA_TRK_HASH_OFFSET                                                                 (178)
  #define RTL9310_HSA_DATA_HSA_TRK_HASH_MASK                                                                   (0x3F << RTL9310_HSA_DATA_HSA_TRK_HASH_OFFSET)
  #define RTL9310_HSA_DATA_HSA_META_DATA_OFFSET                                                                (166)
  #define RTL9310_HSA_DATA_HSA_META_DATA_MASK                                                                  (0xFFF << RTL9310_HSA_DATA_HSA_META_DATA_OFFSET)
  #define RTL9310_HSA_DATA_HSA_RMA_PKT_OFFSET                                                                  (165)
  #define RTL9310_HSA_DATA_HSA_RMA_PKT_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_RMA_PKT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FWD_VID_EN_OFFSET                                                               (164)
  #define RTL9310_HSA_DATA_HSA_FWD_VID_EN_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_FWD_VID_EN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_DA_HIT_OFFSET                                                                   (163)
  #define RTL9310_HSA_DATA_HSA_DA_HIT_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_DA_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L2_CRC_OFFSET                                                                   (162)
  #define RTL9310_HSA_DATA_HSA_L2_CRC_MASK                                                                     (0x1 << RTL9310_HSA_DATA_HSA_L2_CRC_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_HIT_OFFSET                                                             (161)
  #define RTL9310_HSA_DATA_HSA_INT_OTAG_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_INT_OTAG_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_HIT_OFFSET                                                             (160)
  #define RTL9310_HSA_DATA_HSA_INT_ITAG_HIT_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_INT_ITAG_HIT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SP_IS_TRK_OFFSET                                                                (159)
  #define RTL9310_HSA_DATA_HSA_SP_IS_TRK_MASK                                                                  (0x1 << RTL9310_HSA_DATA_HSA_SP_IS_TRK_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SP_TRK_OFFSET                                                                   (152)
  #define RTL9310_HSA_DATA_HSA_SP_TRK_MASK                                                                     (0x7F << RTL9310_HSA_DATA_HSA_SP_TRK_OFFSET)
  #define RTL9310_HSA_DATA_HSA_SPN_OFFSET                                                                      (142)
  #define RTL9310_HSA_DATA_HSA_SPN_MASK                                                                        (0x3FF << RTL9310_HSA_DATA_HSA_SPN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IN_SPN_OFFSET                                                                   (136)
  #define RTL9310_HSA_DATA_HSA_IN_SPN_MASK                                                                     (0x3F << RTL9310_HSA_DATA_HSA_IN_SPN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L3_OFFSET_OFFSET                                                                (128)
  #define RTL9310_HSA_DATA_HSA_L3_OFFSET_MASK                                                                  (0xFF << RTL9310_HSA_DATA_HSA_L3_OFFSET_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L3_ERR_PKT_OFFSET                                                               (122)
  #define RTL9310_HSA_DATA_HSA_L3_ERR_PKT_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_L3_ERR_PKT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L2_ERR_PKT_OFFSET                                                               (121)
  #define RTL9310_HSA_DATA_HSA_L2_ERR_PKT_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_L2_ERR_PKT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L4_OFFSET_OFFSET                                                                (113)
  #define RTL9310_HSA_DATA_HSA_L4_OFFSET_MASK                                                                  (0xFF << RTL9310_HSA_DATA_HSA_L4_OFFSET_OFFSET)
  #define RTL9310_HSA_DATA_HSA_L4_HDR_RDY_OFFSET                                                               (112)
  #define RTL9310_HSA_DATA_HSA_L4_HDR_RDY_MASK                                                                 (0x1 << RTL9310_HSA_DATA_HSA_L4_HDR_RDY_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP_FLAG_SET_OFFSET                                                              (111)
  #define RTL9310_HSA_DATA_HSA_IP_FLAG_SET_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_IP_FLAG_SET_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP_OFFSET_ZERO_OFFSET                                                           (110)
  #define RTL9310_HSA_DATA_HSA_IP_OFFSET_ZERO_MASK                                                             (0x1 << RTL9310_HSA_DATA_HSA_IP_OFFSET_ZERO_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP_PROT_OFFSET                                                                  (102)
  #define RTL9310_HSA_DATA_HSA_IP_PROT_MASK                                                                    (0xFF << RTL9310_HSA_DATA_HSA_IP_PROT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_REPEAT_OFFSET                                                            (101)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_REPEAT_MASK                                                              (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_REPEAT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_MOBILITY_EXIST_OFFSET                                                    (100)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_MOBILITY_EXIST_MASK                                                      (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_MOBILITY_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_DESTINATION_EXIST_OFFSET                                                 (99)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_DESTINATION_EXIST_MASK                                                   (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_DESTINATION_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_AUTH_EXIST_OFFSET                                                        (98)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_AUTH_EXIST_MASK                                                          (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_AUTH_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_ESP_EXIST_OFFSET                                                         (97)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_ESP_EXIST_MASK                                                           (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_ESP_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_FRAGMENT_EXIST_OFFSET                                                    (96)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_FRAGMENT_EXIST_MASK                                                      (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_FRAGMENT_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_ROUTE_EXIST_OFFSET                                                       (95)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_ROUTE_EXIST_MASK                                                         (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_ROUTE_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_EXIST_OFFSET                                                    (94)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_EXIST_MASK                                                      (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_EXIST_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_ERR_OFFSET                                                      (93)
  #define RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_ERR_MASK                                                        (0x1 << RTL9310_HSA_DATA_HSA_IP6_EH_HOPBYHOP_ERR_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PARSER_CANT_HANDLE_OFFSET                                                       (92)
  #define RTL9310_HSA_DATA_HSA_PARSER_CANT_HANDLE_MASK                                                         (0x1 << RTL9310_HSA_DATA_HSA_PARSER_CANT_HANDLE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORG_IMPLS_IF_OFFSET                                                             (91)
  #define RTL9310_HSA_DATA_HSA_ORG_IMPLS_IF_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_ORG_IMPLS_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORG_OMPLS_IF_OFFSET                                                             (90)
  #define RTL9310_HSA_DATA_HSA_ORG_OMPLS_IF_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_ORG_OMPLS_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IPV6_IF_OFFSET                                                                  (89)
  #define RTL9310_HSA_DATA_HSA_IPV6_IF_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_IPV6_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_IPV4_IF_OFFSET                                                                  (88)
  #define RTL9310_HSA_DATA_HSA_IPV4_IF_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_IPV4_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_EVLAN_IF_OFFSET                                                                 (87)
  #define RTL9310_HSA_DATA_HSA_EVLAN_IF_MASK                                                                   (0x1 << RTL9310_HSA_DATA_HSA_EVLAN_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_FRAME_TYPE_OFFSET                                                               (85)
  #define RTL9310_HSA_DATA_HSA_FRAME_TYPE_MASK                                                                 (0x3 << RTL9310_HSA_DATA_HSA_FRAME_TYPE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PPPOE_IF_OFFSET                                                                 (84)
  #define RTL9310_HSA_DATA_HSA_PPPOE_IF_MASK                                                                   (0x1 << RTL9310_HSA_DATA_HSA_PPPOE_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CLASS_B_OFFSET                                                                  (83)
  #define RTL9310_HSA_DATA_HSA_CLASS_B_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_CLASS_B_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CLASS_A_OFFSET                                                                  (82)
  #define RTL9310_HSA_DATA_HSA_CLASS_A_MASK                                                                    (0x1 << RTL9310_HSA_DATA_HSA_CLASS_A_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_TPID_OFFSET                                                            (80)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_TPID_MASK                                                              (0x3 << RTL9310_HSA_DATA_HSA_ORI_OTAG_TPID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_PRI_OFFSET                                                             (77)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_PRI_MASK                                                               (0x7 << RTL9310_HSA_DATA_HSA_ORI_OTAG_PRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_CFI_OFFSET                                                             (76)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_CFI_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_ORI_OTAG_CFI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_VID_OFFSET                                                             (64)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_VID_MASK                                                               (0xFFF << RTL9310_HSA_DATA_HSA_ORI_OTAG_VID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_TPID_OFFSET                                                            (62)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_TPID_MASK                                                              (0x3 << RTL9310_HSA_DATA_HSA_ORI_ITAG_TPID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_PRI_OFFSET                                                             (59)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_PRI_MASK                                                               (0x7 << RTL9310_HSA_DATA_HSA_ORI_ITAG_PRI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_CFI_OFFSET                                                             (58)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_CFI_MASK                                                               (0x1 << RTL9310_HSA_DATA_HSA_ORI_ITAG_CFI_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_VID_OFFSET                                                             (46)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_VID_MASK                                                               (0xFFF << RTL9310_HSA_DATA_HSA_ORI_ITAG_VID_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_IF_OFFSET                                                              (45)
  #define RTL9310_HSA_DATA_HSA_ORI_OTAG_IF_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_ORI_OTAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_IF_OFFSET                                                              (44)
  #define RTL9310_HSA_DATA_HSA_ORI_ITAG_IF_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_ORI_ITAG_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_STACK_FMT_OFFSET                                                                (42)
  #define RTL9310_HSA_DATA_HSA_STACK_FMT_MASK                                                                  (0x3 << RTL9310_HSA_DATA_HSA_STACK_FMT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OF_PIPELINE_OFFSET                                                              (41)
  #define RTL9310_HSA_DATA_HSA_OF_PIPELINE_MASK                                                                (0x1 << RTL9310_HSA_DATA_HSA_OF_PIPELINE_OFFSET)
  #define RTL9310_HSA_DATA_HSA_OF_IF_OFFSET                                                                    (40)
  #define RTL9310_HSA_DATA_HSA_OF_IF_MASK                                                                      (0x1 << RTL9310_HSA_DATA_HSA_OF_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_CPU_TX_IF_OFFSET                                                                (39)
  #define RTL9310_HSA_DATA_HSA_CPU_TX_IF_MASK                                                                  (0x1 << RTL9310_HSA_DATA_HSA_CPU_TX_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_STACK_IF_OFFSET                                                                 (38)
  #define RTL9310_HSA_DATA_HSA_STACK_IF_MASK                                                                   (0x1 << RTL9310_HSA_DATA_HSA_STACK_IF_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PG_CNT_OFFSET                                                                   (32)
  #define RTL9310_HSA_DATA_HSA_PG_CNT_MASK                                                                     (0x3F << RTL9310_HSA_DATA_HSA_PG_CNT_OFFSET)
  #define RTL9310_HSA_DATA_HSA_PKT_LEN_OFFSET                                                                  (13)
  #define RTL9310_HSA_DATA_HSA_PKT_LEN_MASK                                                                    (0x3FFF << RTL9310_HSA_DATA_HSA_PKT_LEN_OFFSET)
  #define RTL9310_HSA_DATA_HSA_HSB_EADR_OFFSET                                                                 (0)
  #define RTL9310_HSA_DATA_HSA_HSB_EADR_MASK                                                                   (0x1FFF << RTL9310_HSA_DATA_HSA_HSB_EADR_OFFSET)

/*
 * Feature: Debugging (ALE, Loopback, Drop Mechanism, FC and QM)
 */
#define RTL9310_ALE_DBG_TRI_ADDR                                                                               (0x8080)
  #define RTL9310_ALE_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_ALE_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_ALE_DBG_TRI_TRI_OFFSET)

#define RTL9310_ALE_DBG_CTL_ADDR                                                                               (0x8084)
  #define RTL9310_ALE_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_ALE_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_ALE_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_ALE_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_ALE_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_ALE_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_ALE_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_ALE_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_ALE_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_ALE_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_ALE_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_ALE_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_ALE_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_ALE_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_ALE_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_ALE_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_ALE_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_ALE_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_ALE_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_ALE_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_ALE_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_ALE_DBG_MASK_ADDR                                                                              (0x8088)
  #define RTL9310_ALE_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_ALE_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_ALE_DBG_CMP_ADDR                                                                               (0x808C)
  #define RTL9310_ALE_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_ALE_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_ALE_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_ALE_DBG_VAL_ADDR                                                                               (0x8090)
  #define RTL9310_ALE_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_ALE_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_ALE_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_ALE_DBG_DATA_ADDR(index)                                                                       (0x8094 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_ALE_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_ALE_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_ALE_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_ACL_DBG_TRI_ADDR                                                                               (0x4718)
  #define RTL9310_ACL_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_ACL_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_ACL_DBG_TRI_TRI_OFFSET)

#define RTL9310_ACL_DBG_CTL_ADDR                                                                               (0x471C)
  #define RTL9310_ACL_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_ACL_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_ACL_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_ACL_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_ACL_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_ACL_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_ACL_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_ACL_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_ACL_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_ACL_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_ACL_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_ACL_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_ACL_DBG_MASK_ADDR                                                                              (0x4720)
  #define RTL9310_ACL_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_ACL_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_ACL_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_ACL_DBG_CMP_ADDR                                                                               (0x4724)
  #define RTL9310_ACL_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_ACL_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_ACL_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_ACL_DBG_VAL_ADDR                                                                               (0x4728)
  #define RTL9310_ACL_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_ACL_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_ACL_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_ACL_DBG_DATA_ADDR(index)                                                                       (0x472C + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_ACL_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_ACL_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_ACL_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_PER_PORT_MAC_DEBUG0_ADDR(port)                                                                 (0x601C + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_PER_PORT_MAC_DEBUG0_RX_NO_PKT_OFFSET                                                         (29)
  #define RTL9310_PER_PORT_MAC_DEBUG0_RX_NO_PKT_MASK                                                           (0x1 << RTL9310_PER_PORT_MAC_DEBUG0_RX_NO_PKT_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_TX_NO_PKT_OFFSET                                                         (28)
  #define RTL9310_PER_PORT_MAC_DEBUG0_TX_NO_PKT_MASK                                                           (0x1 << RTL9310_PER_PORT_MAC_DEBUG0_TX_NO_PKT_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_TX_INFO_OFFSET                                                   (25)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_TX_INFO_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_TX_INFO_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CUR_IPG_OFFSET                                                           (20)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CUR_IPG_MASK                                                             (0x1F << RTL9310_PER_PORT_MAC_DEBUG0_CUR_IPG_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_RX_INFO_OFFSET                                                   (17)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_RX_INFO_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG0_CLR_MAC_RX_INFO_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MIN_IPG_OFFSET                                                           (12)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MIN_IPG_MASK                                                             (0x1F << RTL9310_PER_PORT_MAC_DEBUG0_MIN_IPG_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CUR_PRMB_CNT_OFFSET                                                      (8)
  #define RTL9310_PER_PORT_MAC_DEBUG0_CUR_PRMB_CNT_MASK                                                        (0xF << RTL9310_PER_PORT_MAC_DEBUG0_CUR_PRMB_CNT_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MIN_PRMB_CNT_OFFSET                                                      (4)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MIN_PRMB_CNT_MASK                                                        (0xF << RTL9310_PER_PORT_MAC_DEBUG0_MIN_PRMB_CNT_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MAX_PRMB_CNT_OFFSET                                                      (0)
  #define RTL9310_PER_PORT_MAC_DEBUG0_MAX_PRMB_CNT_MASK                                                        (0xF << RTL9310_PER_PORT_MAC_DEBUG0_MAX_PRMB_CNT_OFFSET)

#define RTL9310_PER_PORT_MAC_DEBUG1_ADDR(port)                                                                 (0x6020 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAC_RX_BUF_OVRUN_OFFSET                                                  (25)
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAC_RX_BUF_OVRUN_MASK                                                    (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_MAC_RX_BUF_OVRUN_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAC_TX_BUF_OVRUN_OFFSET                                                  (24)
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAC_TX_BUF_OVRUN_MASK                                                    (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_MAC_TX_BUF_OVRUN_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAX_COL_POS_OFFSET                                                       (16)
  #define RTL9310_PER_PORT_MAC_DEBUG1_MAX_COL_POS_MASK                                                         (0xFF << RTL9310_PER_PORT_MAC_DEBUG1_MAX_COL_POS_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CUR_COL_POS_OFFSET                                                       (8)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CUR_COL_POS_MASK                                                         (0xFF << RTL9310_PER_PORT_MAC_DEBUG1_CUR_COL_POS_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_TX_DEAD_OFFSET                                                   (5)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_TX_DEAD_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_TX_DEAD_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_RX_DEAD_OFFSET                                                   (4)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_RX_DEAD_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_CLK_10G_RX_DEAD_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_TX_DEAD_OFFSET                                                    (3)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_TX_DEAD_MASK                                                      (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_TX_DEAD_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_RX_DEAD_OFFSET                                                    (2)
  #define RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_RX_DEAD_MASK                                                      (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_CLK_1G_RX_DEAD_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_SW_TO_NIC_TMOUT_OFFSET                                                   (1)
  #define RTL9310_PER_PORT_MAC_DEBUG1_SW_TO_NIC_TMOUT_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_SW_TO_NIC_TMOUT_OFFSET)
  #define RTL9310_PER_PORT_MAC_DEBUG1_NIC_TO_SW_TMOUT_OFFSET                                                   (0)
  #define RTL9310_PER_PORT_MAC_DEBUG1_NIC_TO_SW_TMOUT_MASK                                                     (0x1 << RTL9310_PER_PORT_MAC_DEBUG1_NIC_TO_SW_TMOUT_OFFSET)

#define RTL9310_PER_PORT_MAC_DEBUG2_ADDR(port)                                                                 (0x6024 + (((port) << 7))) /* port: 0-56 */
  #define RTL9310_PER_PORT_MAC_DEBUG2_MAC_DBG_MON_RSV_OFFSET                                                   (0)
  #define RTL9310_PER_PORT_MAC_DEBUG2_MAC_DBG_MON_RSV_MASK                                                     (0xFFFFFFFF << RTL9310_PER_PORT_MAC_DEBUG2_MAC_DBG_MON_RSV_OFFSET)

#define RTL9310_EFUSE_DBG_TRI_ADDR                                                                             (0x15B4)
  #define RTL9310_EFUSE_DBG_TRI_TRI_OFFSET                                                                     (0)
  #define RTL9310_EFUSE_DBG_TRI_TRI_MASK                                                                       (0x1 << RTL9310_EFUSE_DBG_TRI_TRI_OFFSET)

#define RTL9310_EFUSE_DBG_CTL_ADDR                                                                             (0x15B8)
  #define RTL9310_EFUSE_DBG_CTL_DBG_MODE_OFFSET                                                                (14)
  #define RTL9310_EFUSE_DBG_CTL_DBG_MODE_MASK                                                                  (0x3 << RTL9310_EFUSE_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_SHIFT_SEL_OFFSET                                                               (12)
  #define RTL9310_EFUSE_DBG_CTL_SHIFT_SEL_MASK                                                                 (0x3 << RTL9310_EFUSE_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_SAMPL_RATE_OFFSET                                                              (9)
  #define RTL9310_EFUSE_DBG_CTL_SAMPL_RATE_MASK                                                                (0x7 << RTL9310_EFUSE_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_CLK_PTR_OFFSET                                                                 (4)
  #define RTL9310_EFUSE_DBG_CTL_CLK_PTR_MASK                                                                   (0x1F << RTL9310_EFUSE_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_CLK_EN_OFFSET                                                                  (3)
  #define RTL9310_EFUSE_DBG_CTL_CLK_EN_MASK                                                                    (0x1 << RTL9310_EFUSE_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_DBG_MERGE_OFFSET                                                               (2)
  #define RTL9310_EFUSE_DBG_CTL_DBG_MERGE_MASK                                                                 (0x1 << RTL9310_EFUSE_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_EFUSE_DBG_CTL_DBG_TYPE_OFFSET                                                                (0)
  #define RTL9310_EFUSE_DBG_CTL_DBG_TYPE_MASK                                                                  (0x3 << RTL9310_EFUSE_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_EFUSE_DBG_MASK_ADDR                                                                            (0x15BC)
  #define RTL9310_EFUSE_DBG_MASK_DBG_MASK_OFFSET                                                               (0)
  #define RTL9310_EFUSE_DBG_MASK_DBG_MASK_MASK                                                                 (0xFFFFFFFF << RTL9310_EFUSE_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_EFUSE_DBG_CMP_ADDR                                                                             (0x15C0)
  #define RTL9310_EFUSE_DBG_CMP_CMP_VAL_OFFSET                                                                 (0)
  #define RTL9310_EFUSE_DBG_CMP_CMP_VAL_MASK                                                                   (0xFFFFFFFF << RTL9310_EFUSE_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_EFUSE_DBG_VAL_ADDR                                                                             (0x15C4)
  #define RTL9310_EFUSE_DBG_VAL_CURRENT_VAL_OFFSET                                                             (0)
  #define RTL9310_EFUSE_DBG_VAL_CURRENT_VAL_MASK                                                               (0xFFFFFFFF << RTL9310_EFUSE_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_EFUSE_DBG_DATA_ADDR(index)                                                                     (0x15C8 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_EFUSE_DBG_DATA_CAPTURE_VAL_OFFSET                                                            (0)
  #define RTL9310_EFUSE_DBG_DATA_CAPTURE_VAL_MASK                                                              (0xFFFFFFFF << RTL9310_EFUSE_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_GLB_DBG_TRI_ADDR                                                                               (0x15E8)
  #define RTL9310_GLB_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_GLB_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_GLB_DBG_TRI_TRI_OFFSET)

#define RTL9310_GLB_DBG_CTL_ADDR                                                                               (0x15EC)
  #define RTL9310_GLB_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_GLB_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_GLB_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_GLB_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_GLB_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_GLB_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_GLB_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_GLB_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_GLB_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_GLB_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_GLB_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_GLB_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_GLB_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_GLB_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_GLB_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_GLB_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_GLB_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_GLB_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_GLB_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_GLB_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_GLB_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_GLB_DBG_MASK_ADDR                                                                              (0x15F0)
  #define RTL9310_GLB_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_GLB_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_GLB_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_GLB_DBG_CMP_ADDR                                                                               (0x15F4)
  #define RTL9310_GLB_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_GLB_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_GLB_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_GLB_DBG_VAL_ADDR                                                                               (0x15F8)
  #define RTL9310_GLB_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_GLB_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_GLB_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_GLB_DBG_DATA_ADDR(index)                                                                       (0x15FC + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_GLB_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_GLB_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_GLB_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_LED_DBG_TRI_ADDR                                                                               (0x161C)
  #define RTL9310_LED_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_LED_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_LED_DBG_TRI_TRI_OFFSET)

#define RTL9310_LED_DBG_CTL_ADDR                                                                               (0x1620)
  #define RTL9310_LED_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_LED_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_LED_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_LED_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_LED_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_LED_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_LED_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_LED_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_LED_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_LED_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_LED_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_LED_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_LED_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_LED_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_LED_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_LED_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_LED_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_LED_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_LED_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_LED_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_LED_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_LED_DBG_MASK_ADDR                                                                              (0x1624)
  #define RTL9310_LED_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_LED_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_LED_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_LED_DBG_CMP_ADDR                                                                               (0x1628)
  #define RTL9310_LED_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_LED_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_LED_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_LED_DBG_VAL_ADDR                                                                               (0x162C)
  #define RTL9310_LED_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_LED_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_LED_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_LED_DBG_DATA_ADDR(index)                                                                       (0x1630 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_LED_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_LED_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_LED_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_MIB_DBG_TRI_ADDR                                                                               (0x1650)
  #define RTL9310_MIB_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_MIB_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_MIB_DBG_TRI_TRI_OFFSET)

#define RTL9310_MIB_DBG_CTL_ADDR                                                                               (0x1654)
  #define RTL9310_MIB_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_MIB_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_MIB_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_MIB_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_MIB_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_MIB_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_MIB_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_MIB_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_MIB_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_MIB_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_MIB_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_MIB_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_MIB_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_MIB_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_MIB_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_MIB_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_MIB_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_MIB_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_MIB_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_MIB_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_MIB_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_MIB_DBG_MASK_ADDR                                                                              (0x1658)
  #define RTL9310_MIB_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_MIB_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_MIB_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_MIB_DBG_CMP_ADDR                                                                               (0x165C)
  #define RTL9310_MIB_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_MIB_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_MIB_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_MIB_DBG_VAL_ADDR                                                                               (0x1660)
  #define RTL9310_MIB_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_MIB_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_MIB_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_MIB_DBG_DATA_ADDR(index)                                                                       (0x1664 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_MIB_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_MIB_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_MIB_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_CIF_DBG_TRI_ADDR                                                                               (0x1684)
  #define RTL9310_CIF_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_CIF_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_CIF_DBG_TRI_TRI_OFFSET)

#define RTL9310_CIF_DBG_CTL_ADDR                                                                               (0x1688)
  #define RTL9310_CIF_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_CIF_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_CIF_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_CIF_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_CIF_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_CIF_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_CIF_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_CIF_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_CIF_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_CIF_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_CIF_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_CIF_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_CIF_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_CIF_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_CIF_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_CIF_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_CIF_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_CIF_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_CIF_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_CIF_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_CIF_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_CIF_DBG_MASK_ADDR                                                                              (0x168C)
  #define RTL9310_CIF_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_CIF_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_CIF_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_CIF_DBG_CMP_ADDR                                                                               (0x1690)
  #define RTL9310_CIF_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_CIF_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_CIF_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_CIF_DBG_VAL_ADDR                                                                               (0x1694)
  #define RTL9310_CIF_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_CIF_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_CIF_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_CIF_DBG_DATA_ADDR(index)                                                                       (0x1698 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_CIF_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_CIF_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_CIF_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_IGR_DBG_TRI_ADDR                                                                               (0x52B4)
  #define RTL9310_IGR_DBG_TRI_TRI_OFFSET                                                                       (0)
  #define RTL9310_IGR_DBG_TRI_TRI_MASK                                                                         (0x1 << RTL9310_IGR_DBG_TRI_TRI_OFFSET)

#define RTL9310_IGR_DBG_CTL_ADDR                                                                               (0x52B8)
  #define RTL9310_IGR_DBG_CTL_DBG_MODE_OFFSET                                                                  (14)
  #define RTL9310_IGR_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_IGR_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_IGR_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (12)
  #define RTL9310_IGR_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_IGR_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_IGR_DBG_CTL_SAMPL_RATE_OFFSET                                                                (9)
  #define RTL9310_IGR_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_IGR_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_IGR_DBG_CTL_CLK_PTR_OFFSET                                                                   (4)
  #define RTL9310_IGR_DBG_CTL_CLK_PTR_MASK                                                                     (0x1F << RTL9310_IGR_DBG_CTL_CLK_PTR_OFFSET)
  #define RTL9310_IGR_DBG_CTL_CLK_EN_OFFSET                                                                    (3)
  #define RTL9310_IGR_DBG_CTL_CLK_EN_MASK                                                                      (0x1 << RTL9310_IGR_DBG_CTL_CLK_EN_OFFSET)
  #define RTL9310_IGR_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_IGR_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_IGR_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_IGR_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_IGR_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_IGR_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_IGR_DBG_MASK_ADDR                                                                              (0x52BC)
  #define RTL9310_IGR_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_IGR_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_IGR_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_IGR_DBG_CMP_ADDR                                                                               (0x52C0)
  #define RTL9310_IGR_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_IGR_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_IGR_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_IGR_DBG_VAL_ADDR                                                                               (0x52C4)
  #define RTL9310_IGR_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_IGR_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_IGR_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_IGR_DBG_DATA_ADDR(index)                                                                       (0x52C8 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_IGR_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_IGR_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_IGR_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_PAR_DBG_TRI_CTL_ADDR                                                                           (0x578)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_EVN_OFFSET                                                      (31)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_EVN_MASK                                                        (0x1 << RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_EVN_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_OFFSET                                                          (30)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_MASK                                                            (0x1 << RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_ERR_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_EVN_OFFSET                                                     (29)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_EVN_MASK                                                       (0x1 << RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_EVN_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_OFFSET                                                         (28)
  #define RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_MASK                                                           (0x1 << RTL9310_PAR_DBG_TRI_CTL_HSB_FIFO_BUSY_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_TRI_OFFSET                                                                   (16)
  #define RTL9310_PAR_DBG_TRI_CTL_TRI_MASK                                                                     (0x1 << RTL9310_PAR_DBG_TRI_CTL_TRI_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_MODE_OFFSET                                                              (14)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_MODE_MASK                                                                (0x3 << RTL9310_PAR_DBG_TRI_CTL_DBG_MODE_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_SHIFT_SEL_OFFSET                                                             (12)
  #define RTL9310_PAR_DBG_TRI_CTL_SHIFT_SEL_MASK                                                               (0x3 << RTL9310_PAR_DBG_TRI_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_SAMPL_RATE_OFFSET                                                            (9)
  #define RTL9310_PAR_DBG_TRI_CTL_SAMPL_RATE_MASK                                                              (0x7 << RTL9310_PAR_DBG_TRI_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_CLK_PTR_OFFSET                                                               (4)
  #define RTL9310_PAR_DBG_TRI_CTL_CLK_PTR_MASK                                                                 (0x1F << RTL9310_PAR_DBG_TRI_CTL_CLK_PTR_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_CLK_EN_OFFSET                                                                (3)
  #define RTL9310_PAR_DBG_TRI_CTL_CLK_EN_MASK                                                                  (0x1 << RTL9310_PAR_DBG_TRI_CTL_CLK_EN_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_MERGE_OFFSET                                                             (2)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_MERGE_MASK                                                               (0x1 << RTL9310_PAR_DBG_TRI_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_TYPE_OFFSET                                                              (0)
  #define RTL9310_PAR_DBG_TRI_CTL_DBG_TYPE_MASK                                                                (0x3 << RTL9310_PAR_DBG_TRI_CTL_DBG_TYPE_OFFSET)

#define RTL9310_EGR_DBG_TRI_ADDR                                                                               (0x30DC)
  #define RTL9310_EGR_DBG_TRI_DBG_START_OFFSET                                                                 (0)
  #define RTL9310_EGR_DBG_TRI_DBG_START_MASK                                                                   (0x1 << RTL9310_EGR_DBG_TRI_DBG_START_OFFSET)

#define RTL9310_EGR_DBG_CTL_ADDR                                                                               (0x30E0)
  #define RTL9310_EGR_DBG_CTL_DBG_MODE_OFFSET                                                                  (10)
  #define RTL9310_EGR_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_EGR_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_EGR_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (8)
  #define RTL9310_EGR_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_EGR_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_EGR_DBG_CTL_SAMPL_RATE_OFFSET                                                                (4)
  #define RTL9310_EGR_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_EGR_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_EGR_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_EGR_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_EGR_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_EGR_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_EGR_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_EGR_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_EGR_DBG_MASK_ADDR                                                                              (0x30E4)
  #define RTL9310_EGR_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_EGR_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_EGR_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_EGR_DBG_CMP_ADDR                                                                               (0x30E8)
  #define RTL9310_EGR_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_EGR_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_EGR_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_EGR_DBG_VAL_ADDR                                                                               (0x30EC)
  #define RTL9310_EGR_DBG_VAL_CURRENT_VAL_OFFSET                                                               (0)
  #define RTL9310_EGR_DBG_VAL_CURRENT_VAL_MASK                                                                 (0xFFFFFFFF << RTL9310_EGR_DBG_VAL_CURRENT_VAL_OFFSET)

#define RTL9310_EGR_DBG_DATA_ADDR(index)                                                                       (0x30F0 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_EGR_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_EGR_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_EGR_DBG_DATA_CAPTURE_VAL_OFFSET)

#define RTL9310_ENP_DBG_TRI_ADDR                                                                               (0x310)
  #define RTL9310_ENP_DBG_TRI_DBG_START_OFFSET                                                                 (0)
  #define RTL9310_ENP_DBG_TRI_DBG_START_MASK                                                                   (0x1 << RTL9310_ENP_DBG_TRI_DBG_START_OFFSET)

#define RTL9310_ENP_DBG_CTL_ADDR                                                                               (0x314)
  #define RTL9310_ENP_DBG_CTL_DBG_MODE_OFFSET                                                                  (10)
  #define RTL9310_ENP_DBG_CTL_DBG_MODE_MASK                                                                    (0x3 << RTL9310_ENP_DBG_CTL_DBG_MODE_OFFSET)
  #define RTL9310_ENP_DBG_CTL_SHIFT_SEL_OFFSET                                                                 (8)
  #define RTL9310_ENP_DBG_CTL_SHIFT_SEL_MASK                                                                   (0x3 << RTL9310_ENP_DBG_CTL_SHIFT_SEL_OFFSET)
  #define RTL9310_ENP_DBG_CTL_SAMPL_RATE_OFFSET                                                                (4)
  #define RTL9310_ENP_DBG_CTL_SAMPL_RATE_MASK                                                                  (0x7 << RTL9310_ENP_DBG_CTL_SAMPL_RATE_OFFSET)
  #define RTL9310_ENP_DBG_CTL_DBG_MERGE_OFFSET                                                                 (2)
  #define RTL9310_ENP_DBG_CTL_DBG_MERGE_MASK                                                                   (0x1 << RTL9310_ENP_DBG_CTL_DBG_MERGE_OFFSET)
  #define RTL9310_ENP_DBG_CTL_DBG_TYPE_OFFSET                                                                  (0)
  #define RTL9310_ENP_DBG_CTL_DBG_TYPE_MASK                                                                    (0x3 << RTL9310_ENP_DBG_CTL_DBG_TYPE_OFFSET)

#define RTL9310_ENP_DBG_MASK_ADDR                                                                              (0x318)
  #define RTL9310_ENP_DBG_MASK_DBG_MASK_OFFSET                                                                 (0)
  #define RTL9310_ENP_DBG_MASK_DBG_MASK_MASK                                                                   (0xFFFFFFFF << RTL9310_ENP_DBG_MASK_DBG_MASK_OFFSET)

#define RTL9310_ENP_DBG_CMP_ADDR                                                                               (0x31C)
  #define RTL9310_ENP_DBG_CMP_CMP_VAL_OFFSET                                                                   (0)
  #define RTL9310_ENP_DBG_CMP_CMP_VAL_MASK                                                                     (0xFFFFFFFF << RTL9310_ENP_DBG_CMP_CMP_VAL_OFFSET)

#define RTL9310_ENP_DBG_DATA_ADDR(index)                                                                       (0x320 + (((index) << 2))) /* index: 0-7 */
  #define RTL9310_ENP_DBG_DATA_CAPTURE_VAL_OFFSET                                                              (0)
  #define RTL9310_ENP_DBG_DATA_CAPTURE_VAL_MASK                                                                (0xFFFFFFFF << RTL9310_ENP_DBG_DATA_CAPTURE_VAL_OFFSET)

/*
 * Feature: Smart Packet Generator
 */
/*
 * Feature: Auto Recovery
 */
#define RTL9310_RX_PORT_DSC_STC_ADDR(port)                                                                     (0x52E8 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_RX_PORT_DSC_STC_RXPORT_DSC_STS_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_RX_PORT_DSC_STC_RXPORT_DSC_STS_MASK(port)                                                    (0x1 << RTL9310_RX_PORT_DSC_STC_RXPORT_DSC_STS_OFFSET(port))

#define RTL9310_RX_PORT_DSC_ERR_ADDR(port)                                                                     (0x52F0 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_RX_PORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port)                                                  (port % 0x20)
  #define RTL9310_RX_PORT_DSC_ERR_RXPORT_DSC_ERR_MASK(port)                                                    (0x1 << RTL9310_RX_PORT_DSC_ERR_RXPORT_DSC_ERR_OFFSET(port))

#define RTL9310_SW_Q_RST_SYS_THR_ADDR                                                                          (0x52F8)
  #define RTL9310_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET                                                     (0)
  #define RTL9310_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_MASK                                                       (0x1FFF << RTL9310_SW_Q_RST_SYS_THR_SW_Q_RST_SYS_THR_OFFSET)

#define RTL9310_SW_Q_RST_P_THR_ADDR(port)                                                                      (0x52FC + (((port) << 2))) /* port: 0-56 */
  #define RTL9310_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET                                                         (0)
  #define RTL9310_SW_Q_RST_P_THR_SW_Q_RST_P_THR_MASK                                                           (0x1FFF << RTL9310_SW_Q_RST_P_THR_SW_Q_RST_P_THR_OFFSET)

#define RTL9310_TX_DSC_STS_ADDR(port)                                                                          (0x3110 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_TX_DSC_STS_LD_TX_DSC_STS_MASK(port)                                                          (0x1 << RTL9310_TX_DSC_STS_LD_TX_DSC_STS_OFFSET(port))

#define RTL9310_TX_DSC_ERR_ADDR(port)                                                                          (0x3118 + (((port >> 5) << 2))) /* port: 0-56 */
  #define RTL9310_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port)                                                        (port % 0x20)
  #define RTL9310_TX_DSC_ERR_LD_TX_DSC_ERR_MASK(port)                                                          (0x1 << RTL9310_TX_DSC_ERR_LD_TX_DSC_ERR_OFFSET(port))

#define RTL9310_TX_DSC_CHK_TMR_ADDR                                                                            (0x3120)
  #define RTL9310_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET                                                         (0)
  #define RTL9310_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_MASK                                                           (0x1F << RTL9310_TX_DSC_CHK_TMR_TX_DSC_CHK_TMR_OFFSET)

#define RTL9310_RX_FIFO_STS_ADDR                                                                               (0x16B8)
  #define RTL9310_RX_FIFO_STS_RX_FIFO_STS_OFFSET                                                               (0)
  #define RTL9310_RX_FIFO_STS_RX_FIFO_STS_MASK                                                                 (0x1 << RTL9310_RX_FIFO_STS_RX_FIFO_STS_OFFSET)

#define RTL9310_RX_FIFO_ERR_ADDR                                                                               (0x16BC)
  #define RTL9310_RX_FIFO_ERR_RX_FIFO_ERR_OFFSET                                                               (0)
  #define RTL9310_RX_FIFO_ERR_RX_FIFO_ERR_MASK                                                                 (0x1 << RTL9310_RX_FIFO_ERR_RX_FIFO_ERR_OFFSET)

#define RTL9310_LINK_LIST_STS_ADDR                                                                             (0x53E0)
  #define RTL9310_LINK_LIST_STS_LINK_LIST_STS_OFFSET                                                           (0)
  #define RTL9310_LINK_LIST_STS_LINK_LIST_STS_MASK                                                             (0x1 << RTL9310_LINK_LIST_STS_LINK_LIST_STS_OFFSET)

#define RTL9310_LINK_LIST_ERR_ADDR                                                                             (0x53E4)
  #define RTL9310_LINK_LIST_ERR_LINK_LIST_ERR_OFFSET                                                           (0)
  #define RTL9310_LINK_LIST_ERR_LINK_LIST_ERR_MASK                                                             (0x1 << RTL9310_LINK_LIST_ERR_LINK_LIST_ERR_OFFSET)

#define RTL9310_RET_EMPTY_PKT_BUF_STS_ADDR                                                                     (0x3124)
  #define RTL9310_RET_EMPTY_PKT_BUF_STS_RET_EMPTY_PKT_BUF_STS_OFFSET                                           (0)
  #define RTL9310_RET_EMPTY_PKT_BUF_STS_RET_EMPTY_PKT_BUF_STS_MASK                                             (0x1 << RTL9310_RET_EMPTY_PKT_BUF_STS_RET_EMPTY_PKT_BUF_STS_OFFSET)

#define RTL9310_RET_EMPTY_PKT_BUF_ERR_ADDR                                                                     (0x3128)
  #define RTL9310_RET_EMPTY_PKT_BUF_ERR_RET_EMPTY_PKT_BUF_ERR_OFFSET                                           (0)
  #define RTL9310_RET_EMPTY_PKT_BUF_ERR_RET_EMPTY_PKT_BUF_ERR_MASK                                             (0x1 << RTL9310_RET_EMPTY_PKT_BUF_ERR_RET_EMPTY_PKT_BUF_ERR_OFFSET)

#define RTL9310_SW_Q_RST_CNT_ADDR                                                                              (0x16C0)
  #define RTL9310_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET                                                             (0)
  #define RTL9310_SW_Q_RST_CNT_SW_Q_RST_CNT_MASK                                                               (0xFFFF << RTL9310_SW_Q_RST_CNT_SW_Q_RST_CNT_OFFSET)

#define RTL9310_TRIG_AUTO_RECOVER_CTRL_ADDR                                                                    (0x16C4)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_EVENTX_TRIG_EN_OFFSET                                                 (6)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_EVENTX_TRIG_EN_MASK                                                   (0x3FFFFFF << RTL9310_TRIG_AUTO_RECOVER_CTRL_EVENTX_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_FIFO_ERR_TRIG_EN_OFFSET                                               (5)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_FIFO_ERR_TRIG_EN_MASK                                                 (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_FIFO_ERR_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_LINK_LIST_TRIG_EN_OFFSET                                              (4)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_LINK_LIST_TRIG_EN_MASK                                                (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_LINK_LIST_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_RET_EMPTY_PKT_BUF_TRIG_EN_OFFSET                                      (3)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_RET_EMPTY_PKT_BUF_TRIG_EN_MASK                                        (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_RET_EMPTY_PKT_BUF_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_LD_TX_DSC_ERR_TRIG_EN_OFFSET                                          (2)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_LD_TX_DSC_ERR_TRIG_EN_MASK                                            (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_LD_TX_DSC_ERR_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_RX_P_DSC_ERR_TRIG_EN_OFFSET                                           (1)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_RX_P_DSC_ERR_TRIG_EN_MASK                                             (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_RX_P_DSC_ERR_TRIG_EN_OFFSET)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_SYS_DSC_ERR_TRIG_EN_OFFSET                                            (0)
  #define RTL9310_TRIG_AUTO_RECOVER_CTRL_SYS_DSC_ERR_TRIG_EN_MASK                                              (0x1 << RTL9310_TRIG_AUTO_RECOVER_CTRL_SYS_DSC_ERR_TRIG_EN_OFFSET)

#define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_ADDR                                                               (0x16C8)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_OFFSET                                            (6)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_MASK                                              (0x3FFFFFF << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_EVENTX_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_OFFSET                                              (5)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_MASK                                                (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_FIFO_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LINK_LIST_STS_OFFSET                                         (4)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LINK_LIST_STS_MASK                                           (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LINK_LIST_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RET_EMPTY_PKT_BUF_STS_OFFSET                                 (3)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RET_EMPTY_PKT_BUF_STS_MASK                                   (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RET_EMPTY_PKT_BUF_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_OFFSET                                         (2)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_MASK                                           (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_LD_TX_DSC_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RX_P_DSC_STS_OFFSET                                          (1)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RX_P_DSC_STS_MASK                                            (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_RX_P_DSC_STS_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_OFFSET                                           (0)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_MASK                                             (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_STS_GLB_SYS_DSC_STS_OFFSET)

#define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_ADDR                                                               (0x16CC)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_OFFSET                                            (6)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_MASK                                              (0x3FFFFFF << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_EVENTX_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_OFFSET                                              (5)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_MASK                                                (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_FIFO_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LINK_LIST_ERR_OFFSET                                         (4)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LINK_LIST_ERR_MASK                                           (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LINK_LIST_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RET_EMPTY_PKT_BUF_ERR_OFFSET                                 (3)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RET_EMPTY_PKT_BUF_ERR_MASK                                   (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RET_EMPTY_PKT_BUF_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_OFFSET                                         (2)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_MASK                                           (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_LD_TX_DSC_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_OFFSET                                          (1)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_MASK                                            (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_RX_P_DSC_ERR_OFFSET)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_OFFSET                                           (0)
  #define RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_MASK                                             (0x1 << RTL9310_AUTO_RECOVER_EVENT_FLAG_ERR_GLB_SYS_DSC_ERR_OFFSET)

#define RTL9310_SYS_DSC_CTRL_ADDR                                                                              (0x53E8)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EVN_OFFSET                                                         (19)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EVN_MASK                                                           (0x1 << RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EVN_OFFSET)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EN_OFFSET                                                          (18)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EN_MASK                                                            (0x1 << RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_EN_OFFSET)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_TMR_OFFSET                                                         (13)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_TMR_MASK                                                           (0x1F << RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_TMR_OFFSET)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_THR_OFFSET                                                         (0)
  #define RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_THR_MASK                                                           (0x1FFF << RTL9310_SYS_DSC_CTRL_SYS_DSC_OVER_THR_OFFSET)

#define RTL9310_LINK_LIST_CTRL_0_ADDR                                                                          (0x53EC)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_RST_MSK_OFFSET                                                       (31)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_RST_MSK_MASK                                                         (0x1 << RTL9310_LINK_LIST_CTRL_0_LL_ERR_RST_MSK_OFFSET)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EN_OFFSET                                                            (30)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EN_MASK                                                              (0x1 << RTL9310_LINK_LIST_CTRL_0_LL_ERR_EN_OFFSET)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_MSK_OFFSET                                                       (20)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_MSK_MASK                                                         (0x3FF << RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_MSK_OFFSET)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_OFFSET                                                           (10)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_MASK                                                             (0x3FF << RTL9310_LINK_LIST_CTRL_0_LL_ERR_EVN_OFFSET)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_1ST_EVN_OFFSET                                                       (0)
  #define RTL9310_LINK_LIST_CTRL_0_LL_ERR_1ST_EVN_MASK                                                         (0x3FF << RTL9310_LINK_LIST_CTRL_0_LL_ERR_1ST_EVN_OFFSET)

#define RTL9310_LINK_LIST_CTRL_1_ADDR                                                                          (0x53F0)
  #define RTL9310_LINK_LIST_CTRL_1_LL_RTN_FIFO_FULL_OFFSET                                                     (0)
  #define RTL9310_LINK_LIST_CTRL_1_LL_RTN_FIFO_FULL_MASK                                                       (0x1 << RTL9310_LINK_LIST_CTRL_1_LL_RTN_FIFO_FULL_OFFSET)

/*
 * Feature: ECO
 */
#define RTL9310_CHIP_INFO_RSVD_ADDR                                                                            (0x14)
  #define RTL9310_CHIP_INFO_RSVD_DUMY_0_OFFSET                                                                 (0)
  #define RTL9310_CHIP_INFO_RSVD_DUMY_0_MASK                                                                   (0xFFFFFFFF << RTL9310_CHIP_INFO_RSVD_DUMY_0_OFFSET)

#define RTL9310_TM_CTRL_RSVD_ADDR                                                                              (0xB0)
  #define RTL9310_TM_CTRL_RSVD_DUMY_1_OFFSET                                                                   (0)
  #define RTL9310_TM_CTRL_RSVD_DUMY_1_MASK                                                                     (0xFFFFFFFF << RTL9310_TM_CTRL_RSVD_DUMY_1_OFFSET)

#define RTL9310_PWRON_REG_RSVD_ADDR                                                                            (0x410)
  #define RTL9310_PWRON_REG_RSVD_DUMY_3_OFFSET                                                                 (0)
  #define RTL9310_PWRON_REG_RSVD_DUMY_3_MASK                                                                   (0xFFFFFFFF << RTL9310_PWRON_REG_RSVD_DUMY_3_OFFSET)

#define RTL9310_PKT_PARSER_RSVD_ADDR                                                                           (0x57C)
  #define RTL9310_PKT_PARSER_RSVD_DUMY_4_OFFSET                                                                (0)
  #define RTL9310_PKT_PARSER_RSVD_DUMY_4_MASK                                                                  (0xFFFFFFFF << RTL9310_PKT_PARSER_RSVD_DUMY_4_OFFSET)

#define RTL9310_CFM_GEN_RSVD_ADDR                                                                              (0x5EC)
  #define RTL9310_CFM_GEN_RSVD_DUMY_5_OFFSET                                                                   (0)
  #define RTL9310_CFM_GEN_RSVD_DUMY_5_MASK                                                                     (0xFFFFFFFF << RTL9310_CFM_GEN_RSVD_DUMY_5_OFFSET)

#define RTL9310_LED_CTRL_RSVD_ADDR(index)                                                                      (0x7F8 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_LED_CTRL_RSVD_DUMY_6_OFFSET                                                                  (0)
  #define RTL9310_LED_CTRL_RSVD_DUMY_6_MASK                                                                    (0xFFFFFFFF << RTL9310_LED_CTRL_RSVD_DUMY_6_OFFSET)

#define RTL9310_NIC_RSVD_ADDR(index)                                                                           (0x9F8 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_NIC_RSVD_DUMY_7_OFFSET                                                                       (0)
  #define RTL9310_NIC_RSVD_DUMY_7_MASK                                                                         (0xFFFFFFFF << RTL9310_NIC_RSVD_DUMY_7_OFFSET)

#define RTL9310_PLL_CTRL_RSVD_ADDR(index)                                                                      (0xA58 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_PLL_CTRL_RSVD_DUMY_8_OFFSET                                                                  (0)
  #define RTL9310_PLL_CTRL_RSVD_DUMY_8_MASK                                                                    (0xFFFFFFFF << RTL9310_PLL_CTRL_RSVD_DUMY_8_OFFSET)

#define RTL9310_MDX_CTRL_RSVD_ADDR(index)                                                                      (0xFCC + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_MDX_CTRL_RSVD_DUMY_9_OFFSET                                                                  (0)
  #define RTL9310_MDX_CTRL_RSVD_DUMY_9_MASK                                                                    (0xFFFFFFFF << RTL9310_MDX_CTRL_RSVD_DUMY_9_OFFSET)

#define RTL9310_MBIST_STK_W_ADDR                                                                               (0x16D0)
  #define RTL9310_MBIST_STK_W_CFG_STK_DRF_TEST_RESUME_OFFSET                                                   (1)
  #define RTL9310_MBIST_STK_W_CFG_STK_DRF_TEST_RESUME_MASK                                                     (0x1 << RTL9310_MBIST_STK_W_CFG_STK_DRF_TEST_RESUME_OFFSET)
  #define RTL9310_MBIST_STK_W_CFG_STK_BIST_RSTN_OFFSET                                                         (0)
  #define RTL9310_MBIST_STK_W_CFG_STK_BIST_RSTN_MASK                                                           (0x1 << RTL9310_MBIST_STK_W_CFG_STK_BIST_RSTN_OFFSET)

#define RTL9310_MBIST_STK_R_ADDR                                                                               (0x16D4)
  #define RTL9310_MBIST_STK_R_STK_DRF_START_PAUSE_OFFSET                                                       (4)
  #define RTL9310_MBIST_STK_R_STK_DRF_START_PAUSE_MASK                                                         (0x1 << RTL9310_MBIST_STK_R_STK_DRF_START_PAUSE_OFFSET)
  #define RTL9310_MBIST_STK_R_STK_DRF_BIST_FAIL_OFFSET                                                         (3)
  #define RTL9310_MBIST_STK_R_STK_DRF_BIST_FAIL_MASK                                                           (0x1 << RTL9310_MBIST_STK_R_STK_DRF_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_STK_R_STK_BIST_FAIL_OFFSET                                                             (2)
  #define RTL9310_MBIST_STK_R_STK_BIST_FAIL_MASK                                                               (0x1 << RTL9310_MBIST_STK_R_STK_BIST_FAIL_OFFSET)
  #define RTL9310_MBIST_STK_R_STK_DRF_BIST_DONE_OFFSET                                                         (1)
  #define RTL9310_MBIST_STK_R_STK_DRF_BIST_DONE_MASK                                                           (0x1 << RTL9310_MBIST_STK_R_STK_DRF_BIST_DONE_OFFSET)
  #define RTL9310_MBIST_STK_R_STK_BIST_DONE_OFFSET                                                             (0)
  #define RTL9310_MBIST_STK_R_STK_BIST_DONE_MASK                                                               (0x1 << RTL9310_MBIST_STK_R_STK_BIST_DONE_OFFSET)

#define RTL9310_STKDBG_TSET_ADDR                                                                               (0x16D8)
  #define RTL9310_STKDBG_TSET_STKDBG_TSET_OFFSET                                                               (0)
  #define RTL9310_STKDBG_TSET_STKDBG_TSET_MASK                                                                 (0xFFFFFFFF << RTL9310_STKDBG_TSET_STKDBG_TSET_OFFSET)

#define RTL9310_STK_DBGMUX_SEL_1_ADDR                                                                          (0x16DC)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_START_OFFSET                                                    (24)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_START_MASK                                                      (0x1 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_START_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_MODE_OFFSET                                                         (22)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_MODE_MASK                                                           (0x3 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_MODE_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_BSEL_OFFSET                                                         (20)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_BSEL_MASK                                                           (0x3 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_BSEL_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_SRATE_OFFSET                                                        (17)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_SRATE_MASK                                                          (0x7 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_SRATE_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_MG_OFFSET                                                       (16)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_MG_MASK                                                         (0x1 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_MG_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_TYPE_OFFSET                                                     (14)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_TYPE_MASK                                                       (0x3 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_TYPE_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_PTR_OFFSET                                                      (9)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_PTR_MASK                                                        (0x1F << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_PTR_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_EN_OFFSET                                                       (8)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_EN_MASK                                                         (0x1 << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_CLK_EN_OFFSET)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_SEL_BLK_OFFSET                                                  (0)
  #define RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_SEL_BLK_MASK                                                    (0xFF << RTL9310_STK_DBGMUX_SEL_1_CFG_STK_DBG_SEL_BLK_OFFSET)

#define RTL9310_STK_DBGMUX_SEL_2_ADDR                                                                          (0x16E0)
  #define RTL9310_STK_DBGMUX_SEL_2_CFG_STK_DBG_MSK_OFFSET                                                      (0)
  #define RTL9310_STK_DBGMUX_SEL_2_CFG_STK_DBG_MSK_MASK                                                        (0xFFFFFFFF << RTL9310_STK_DBGMUX_SEL_2_CFG_STK_DBG_MSK_OFFSET)

#define RTL9310_STK_DBGMUX_SEL_3_ADDR                                                                          (0x16E4)
  #define RTL9310_STK_DBGMUX_SEL_3_CFG_STK_CMP_VAL_OFFSET                                                      (0)
  #define RTL9310_STK_DBGMUX_SEL_3_CFG_STK_CMP_VAL_MASK                                                        (0xFFFFFFFF << RTL9310_STK_DBGMUX_SEL_3_CFG_STK_CMP_VAL_OFFSET)

#define RTL9310_STK_DBG_DT_0_ADDR                                                                              (0x16E8)
  #define RTL9310_STK_DBG_DT_0_STK_DBG_DT_0_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_0_STK_DBG_DT_0_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_0_STK_DBG_DT_0_OFFSET)

#define RTL9310_STK_DBG_DT_1_ADDR                                                                              (0x16EC)
  #define RTL9310_STK_DBG_DT_1_STK_DBG_DT_1_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_1_STK_DBG_DT_1_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_1_STK_DBG_DT_1_OFFSET)

#define RTL9310_STK_DBG_DT_2_ADDR                                                                              (0x16F0)
  #define RTL9310_STK_DBG_DT_2_STK_DBG_DT_2_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_2_STK_DBG_DT_2_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_2_STK_DBG_DT_2_OFFSET)

#define RTL9310_STK_DBG_DT_3_ADDR                                                                              (0x16F4)
  #define RTL9310_STK_DBG_DT_3_STK_DBG_DT_3_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_3_STK_DBG_DT_3_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_3_STK_DBG_DT_3_OFFSET)

#define RTL9310_STK_DBG_DT_4_ADDR                                                                              (0x16F8)
  #define RTL9310_STK_DBG_DT_4_STK_DBG_DT_4_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_4_STK_DBG_DT_4_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_4_STK_DBG_DT_4_OFFSET)

#define RTL9310_STK_DBG_DT_5_ADDR                                                                              (0x16FC)
  #define RTL9310_STK_DBG_DT_5_STK_DBG_DT_5_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_5_STK_DBG_DT_5_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_5_STK_DBG_DT_5_OFFSET)

#define RTL9310_STK_DBG_DT_6_ADDR                                                                              (0x1700)
  #define RTL9310_STK_DBG_DT_6_STK_DBG_DT_6_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_6_STK_DBG_DT_6_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_6_STK_DBG_DT_6_OFFSET)

#define RTL9310_STK_DBG_DT_7_ADDR                                                                              (0x1704)
  #define RTL9310_STK_DBG_DT_7_STK_DBG_DT_7_OFFSET                                                             (0)
  #define RTL9310_STK_DBG_DT_7_STK_DBG_DT_7_MASK                                                               (0xFFFFFFFF << RTL9310_STK_DBG_DT_7_STK_DBG_DT_7_OFFSET)

#define RTL9310_STK_DBG_OUT_CUR_ADDR                                                                           (0x1708)
  #define RTL9310_STK_DBG_OUT_CUR_STK_DBG_OUT_CUR_OFFSET                                                       (0)
  #define RTL9310_STK_DBG_OUT_CUR_STK_DBG_OUT_CUR_MASK                                                         (0xFFFFFFFF << RTL9310_STK_DBG_OUT_CUR_STK_DBG_OUT_CUR_OFFSET)

#define RTL9310_STK_DBG_OUT_ADDR                                                                               (0x170C)
  #define RTL9310_STK_DBG_OUT_STK_DBG_OUT_OFFSET                                                               (0)
  #define RTL9310_STK_DBG_OUT_STK_DBG_OUT_MASK                                                                 (0xFFFFFFFF << RTL9310_STK_DBG_OUT_STK_DBG_OUT_OFFSET)

#define RTL9310_GLB_CTRL_RSVD_ADDR(index)                                                                      (0x1710 + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_GLB_CTRL_RSVD_DUMY_10_OFFSET                                                                 (0)
  #define RTL9310_GLB_CTRL_RSVD_DUMY_10_MASK                                                                   (0xFFFFFFFF << RTL9310_GLB_CTRL_RSVD_DUMY_10_OFFSET)

#define RTL9310_EGR_CTRL_RSVD_ADDR(index)                                                                      (0x312C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_EGR_CTRL_RSVD_DUMY_11_OFFSET                                                                 (0)
  #define RTL9310_EGR_CTRL_RSVD_DUMY_11_MASK                                                                   (0xFFFFFFFF << RTL9310_EGR_CTRL_RSVD_DUMY_11_OFFSET)

#define RTL9310_ACL_RSVD_ADDR(index)                                                                           (0x474C + (((index) << 2))) /* index: 0-3 */
  #define RTL9310_ACL_RSVD_DUMY_12_OFFSET                                                                      (0)
  #define RTL9310_ACL_RSVD_DUMY_12_MASK                                                                        (0xFFFFFFFF << RTL9310_ACL_RSVD_DUMY_12_OFFSET)

#define RTL9310_PKT_ENCAP_MISC_CTRL_ADDR                                                                       (0x4FCC)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_DUMY_13_OFFSET                                                           (2)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_DUMY_13_MASK                                                             (0x3FFFFFFF << RTL9310_PKT_ENCAP_MISC_CTRL_DUMY_13_OFFSET)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_LU_EXEC_OFFSET                                                  (1)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_LU_EXEC_MASK                                                    (0x1 << RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_LU_EXEC_OFFSET)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_EN_OFFSET                                                       (0)
  #define RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_EN_MASK                                                         (0x1 << RTL9310_PKT_ENCAP_MISC_CTRL_EVC_TCAM_EN_OFFSET)

#define RTL9310_PKT_ENCAP_RSVD1_ADDR                                                                           (0x4FD0)
  #define RTL9310_PKT_ENCAP_RSVD1_DUMY_13A_OFFSET                                                              (0)
  #define RTL9310_PKT_ENCAP_RSVD1_DUMY_13A_MASK                                                                (0xFFFFFFFF << RTL9310_PKT_ENCAP_RSVD1_DUMY_13A_OFFSET)

#define RTL9310_PKT_ENCAP_RSVD2_ADDR                                                                           (0x4FD4)
  #define RTL9310_PKT_ENCAP_RSVD2_DUMY_13B_OFFSET                                                              (0)
  #define RTL9310_PKT_ENCAP_RSVD2_DUMY_13B_MASK                                                                (0xFFFFFFFF << RTL9310_PKT_ENCAP_RSVD2_DUMY_13B_OFFSET)

#define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_ADDR                                                                 (0x4FD8)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_OF_OFFSET                                                     (24)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_OF_MASK                                                       (0xFF << RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_OF_OFFSET)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EACL_OFFSET                                                   (16)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EACL_MASK                                                     (0xFF << RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EACL_OFFSET)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EVC_OFFSET                                                    (8)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EVC_MASK                                                      (0xFF << RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_EVC_OFFSET)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_TTL_OFFSET                                                    (0)
  #define RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_TTL_MASK                                                      (0xFF << RTL9310_STAT_PRVTE_DBG_ENCAP_CNTR_DROP_TTL_OFFSET)

#define RTL9310_INGR_CTRL_RSVD_ADDR(index)                                                                     (0x53F4 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_INGR_CTRL_RSVD_DUMY_14_OFFSET                                                                (0)
  #define RTL9310_INGR_CTRL_RSVD_DUMY_14_MASK                                                                  (0xFFFFFFFF << RTL9310_INGR_CTRL_RSVD_DUMY_14_OFFSET)

#define RTL9310_MAC_CTRL_RSVD_ADDR(index)                                                                      (0x5730 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_MAC_CTRL_RSVD_DUMY_15_OFFSET                                                                 (0)
  #define RTL9310_MAC_CTRL_RSVD_DUMY_15_MASK                                                                   (0xFFFFFFFF << RTL9310_MAC_CTRL_RSVD_DUMY_15_OFFSET)

#define RTL9310_PER_PORT_MAC_RSVD_ADDR(port)                                                                   (0x6028 + (((port) << 7))) /* port: 0-55 */
  #define RTL9310_PER_PORT_MAC_RSVD_DUMY_17_OFFSET                                                             (0)
  #define RTL9310_PER_PORT_MAC_RSVD_DUMY_17_MASK                                                               (0xFFFFFFFF << RTL9310_PER_PORT_MAC_RSVD_DUMY_17_OFFSET)

#define RTL9310_MIB_CTRL_RSVD_ADDR(index)                                                                      (0x7FF4 + (((index) << 2))) /* index: 0-1 */
  #define RTL9310_MIB_CTRL_RSVD_DUMY_18_OFFSET                                                                 (0)
  #define RTL9310_MIB_CTRL_RSVD_DUMY_18_MASK                                                                   (0xFFFFFFFF << RTL9310_MIB_CTRL_RSVD_DUMY_18_OFFSET)

#define RTL9310_ALE_GLB_MISC_CTRL_ADDR                                                                         (0x800C)
  #define RTL9310_ALE_GLB_MISC_CTRL_DOWNGRADE_EN_OFFSET                                                        (31)
  #define RTL9310_ALE_GLB_MISC_CTRL_DOWNGRADE_EN_MASK                                                          (0x1 << RTL9310_ALE_GLB_MISC_CTRL_DOWNGRADE_EN_OFFSET)
  #define RTL9310_ALE_GLB_MISC_CTRL_MAC_DOWNGRADE_EN_OFFSET                                                    (30)
  #define RTL9310_ALE_GLB_MISC_CTRL_MAC_DOWNGRADE_EN_MASK                                                      (0x1 << RTL9310_ALE_GLB_MISC_CTRL_MAC_DOWNGRADE_EN_OFFSET)
  #define RTL9310_ALE_GLB_MISC_CTRL_DUMY_19_RSVD_OFFSET                                                        (0)
  #define RTL9310_ALE_GLB_MISC_CTRL_DUMY_19_RSVD_MASK                                                          (0x3FFFFFFF << RTL9310_ALE_GLB_MISC_CTRL_DUMY_19_RSVD_OFFSET)

#define RTL9310_ALE_DEBUG_RSVD_ADDR                                                                            (0x80B4)
  #define RTL9310_ALE_DEBUG_RSVD_DUMY_20_OFFSET                                                                (0)
  #define RTL9310_ALE_DEBUG_RSVD_DUMY_20_MASK                                                                  (0xFFFFFFFF << RTL9310_ALE_DEBUG_RSVD_DUMY_20_OFFSET)

#define RTL9310_ALE_PISO_RSVD_ADDR                                                                             (0x8104)
  #define RTL9310_ALE_PISO_RSVD_DUMY_21_OFFSET                                                                 (0)
  #define RTL9310_ALE_PISO_RSVD_DUMY_21_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_PISO_RSVD_DUMY_21_OFFSET)

#define RTL9310_ALE_LUEN_RSVD_ADDR                                                                             (0x8198)
  #define RTL9310_ALE_LUEN_RSVD_DUMY_22_OFFSET                                                                 (0)
  #define RTL9310_ALE_LUEN_RSVD_DUMY_22_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_LUEN_RSVD_DUMY_22_OFFSET)

#define RTL9310_ALE_TM_RSVD_ADDR                                                                               (0x8230)
  #define RTL9310_ALE_TM_RSVD_DUMY_48_OFFSET                                                                   (0)
  #define RTL9310_ALE_TM_RSVD_DUMY_48_MASK                                                                     (0xFFFFFFFF << RTL9310_ALE_TM_RSVD_DUMY_48_OFFSET)

#define RTL9310_ALE_BISR_RSVD_ADDR                                                                             (0x82E8)
  #define RTL9310_ALE_BISR_RSVD_DUMY_49_OFFSET                                                                 (0)
  #define RTL9310_ALE_BISR_RSVD_DUMY_49_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_BISR_RSVD_DUMY_49_OFFSET)

#define RTL9310_ALE_MIRROR_CTL_RSVD_ADDR                                                                       (0xAF60)
  #define RTL9310_ALE_MIRROR_CTL_RSVD_DUMY_23_OFFSET                                                           (0)
  #define RTL9310_ALE_MIRROR_CTL_RSVD_DUMY_23_MASK                                                             (0xFFFFFFFF << RTL9310_ALE_MIRROR_CTL_RSVD_DUMY_23_OFFSET)

#define RTL9310_ALE_BIST_RSVD_ADDR                                                                             (0x83F8)
  #define RTL9310_ALE_BIST_RSVD_DUMY_24_OFFSET                                                                 (0)
  #define RTL9310_ALE_BIST_RSVD_DUMY_24_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_BIST_RSVD_DUMY_24_OFFSET)

#define RTL9310_ALE_SFLOW_CTL_RSVD_ADDR                                                                        (0x84E4)
  #define RTL9310_ALE_SFLOW_CTL_RSVD_DUMY_25_OFFSET                                                            (0)
  #define RTL9310_ALE_SFLOW_CTL_RSVD_DUMY_25_MASK                                                              (0xFFFFFFFF << RTL9310_ALE_SFLOW_CTL_RSVD_DUMY_25_OFFSET)

#define RTL9310_ALE_TABLE_RSVD_ADDR                                                                            (0x8594)
  #define RTL9310_ALE_TABLE_RSVD_DUMY_26_OFFSET                                                                (0)
  #define RTL9310_ALE_TABLE_RSVD_DUMY_26_MASK                                                                  (0xFFFFFFFF << RTL9310_ALE_TABLE_RSVD_DUMY_26_OFFSET)

#define RTL9310_ALE_MIB_RSVD_ADDR                                                                              (0x8614)
  #define RTL9310_ALE_MIB_RSVD_DUMY_27_OFFSET                                                                  (0)
  #define RTL9310_ALE_MIB_RSVD_DUMY_27_MASK                                                                    (0xFFFFFFFF << RTL9310_ALE_MIB_RSVD_DUMY_27_OFFSET)

#define RTL9310_ALE_RMA_RSVD_ADDR                                                                              (0x89C0)
  #define RTL9310_ALE_RMA_RSVD_DUMY_28_OFFSET                                                                  (0)
  #define RTL9310_ALE_RMA_RSVD_DUMY_28_MASK                                                                    (0xFFFFFFFF << RTL9310_ALE_RMA_RSVD_DUMY_28_OFFSET)

#define RTL9310_ALE_VLAN_ISO_CTL_RSVD_ADDR                                                                     (0x8B88)
  #define RTL9310_ALE_VLAN_ISO_CTL_RSVD_DUMY_29_OFFSET                                                         (0)
  #define RTL9310_ALE_VLAN_ISO_CTL_RSVD_DUMY_29_MASK                                                           (0xFFFFFFFF << RTL9310_ALE_VLAN_ISO_CTL_RSVD_DUMY_29_OFFSET)

#define RTL9310_ALE_PRE_MISC_RSVD_ADDR                                                                         (0x8E24)
  #define RTL9310_ALE_PRE_MISC_RSVD_DUMY_30_OFFSET                                                             (0)
  #define RTL9310_ALE_PRE_MISC_RSVD_DUMY_30_MASK                                                               (0xFFFFFFFF << RTL9310_ALE_PRE_MISC_RSVD_DUMY_30_OFFSET)

#define RTL9310_ALE_INGPRI_CTL_RSVD_ADDR                                                                       (0x919C)
  #define RTL9310_ALE_INGPRI_CTL_RSVD_DUMY_31_OFFSET                                                           (0)
  #define RTL9310_ALE_INGPRI_CTL_RSVD_DUMY_31_MASK                                                             (0xFFFFFFFF << RTL9310_ALE_INGPRI_CTL_RSVD_DUMY_31_OFFSET)

#define RTL9310_ALE_VLAN_CFG_RSVD_ADDR                                                                         (0x97F4)
  #define RTL9310_ALE_VLAN_CFG_RSVD_DUMY_32_OFFSET                                                             (0)
  #define RTL9310_ALE_VLAN_CFG_RSVD_DUMY_32_MASK                                                               (0xFFFFFFFF << RTL9310_ALE_VLAN_CFG_RSVD_DUMY_32_OFFSET)

#define RTL9310_ALE_VLAN_PROFILE_RSVD_ADDR                                                                     (0x99C0)
  #define RTL9310_ALE_VLAN_PROFILE_RSVD_DUMY_33_OFFSET                                                         (0)
  #define RTL9310_ALE_VLAN_PROFILE_RSVD_DUMY_33_MASK                                                           (0xFFFFFFFF << RTL9310_ALE_VLAN_PROFILE_RSVD_DUMY_33_OFFSET)

#define RTL9310_ALE_IVC_MISC_CTRL_ADDR                                                                         (0x9FF0)
  #define RTL9310_ALE_IVC_MISC_CTRL_DUMY_34_OFFSET                                                             (1)
  #define RTL9310_ALE_IVC_MISC_CTRL_DUMY_34_MASK                                                               (0x7FFFFFFF << RTL9310_ALE_IVC_MISC_CTRL_DUMY_34_OFFSET)
  #define RTL9310_ALE_IVC_MISC_CTRL_IVC_TCAM_LU_EXEC_OFFSET                                                    (0)
  #define RTL9310_ALE_IVC_MISC_CTRL_IVC_TCAM_LU_EXEC_MASK                                                      (0x1 << RTL9310_ALE_IVC_MISC_CTRL_IVC_TCAM_LU_EXEC_OFFSET)

#define RTL9310_ALE_PSTORM_RSVD_ADDR                                                                           (0xA3D4)
  #define RTL9310_ALE_PSTORM_RSVD_DUMY_35_OFFSET                                                               (0)
  #define RTL9310_ALE_PSTORM_RSVD_DUMY_35_MASK                                                                 (0xFFFFFFFF << RTL9310_ALE_PSTORM_RSVD_DUMY_35_OFFSET)

#define RTL9310_ALE_CFM_CTL_RSVD_ADDR                                                                          (0xA668)
  #define RTL9310_ALE_CFM_CTL_RSVD_DUMY_36_OFFSET                                                              (0)
  #define RTL9310_ALE_CFM_CTL_RSVD_DUMY_36_MASK                                                                (0xFFFFFFFF << RTL9310_ALE_CFM_CTL_RSVD_DUMY_36_OFFSET)

#define RTL9310_ALE_Q_CTRL_RSVD_ADDR                                                                           (0xAA2C)
  #define RTL9310_ALE_Q_CTRL_RSVD_DUMY_37_OFFSET                                                               (0)
  #define RTL9310_ALE_Q_CTRL_RSVD_DUMY_37_MASK                                                                 (0xFFFFFFFF << RTL9310_ALE_Q_CTRL_RSVD_DUMY_37_OFFSET)

#define RTL9310_ALE_HSB_RSVD_ADDR                                                                              (0xACDC)
  #define RTL9310_ALE_HSB_RSVD_DUMY_38_OFFSET                                                                  (0)
  #define RTL9310_ALE_HSB_RSVD_DUMY_38_MASK                                                                    (0xFFFFFFFF << RTL9310_ALE_HSB_RSVD_DUMY_38_OFFSET)

#define RTL9310_ALE_HSM_RSVD_ADDR                                                                              (0xAD90)
  #define RTL9310_ALE_HSM_RSVD_DUMY_39_OFFSET                                                                  (0)
  #define RTL9310_ALE_HSM_RSVD_DUMY_39_MASK                                                                    (0xFFFFFFFF << RTL9310_ALE_HSM_RSVD_DUMY_39_OFFSET)

#define RTL9310_ALE_HSA_RSVD_ADDR                                                                              (0xAEA4)
  #define RTL9310_ALE_HSA_RSVD_DUMY_40_OFFSET                                                                  (0)
  #define RTL9310_ALE_HSA_RSVD_DUMY_40_MASK                                                                    (0xFFFFFFFF << RTL9310_ALE_HSA_RSVD_DUMY_40_OFFSET)

#define RTL9310_ALE_UNSTORM_RSVD_ADDR                                                                          (0xB59C)
  #define RTL9310_ALE_UNSTORM_RSVD_DUMY_41_OFFSET                                                              (0)
  #define RTL9310_ALE_UNSTORM_RSVD_DUMY_41_MASK                                                                (0xFFFFFFFF << RTL9310_ALE_UNSTORM_RSVD_DUMY_41_OFFSET)

#define RTL9310_ALE_TRUNK_RSVD_ADDR                                                                            (0xBEB4)
  #define RTL9310_ALE_TRUNK_RSVD_DUMY_42_OFFSET                                                                (0)
  #define RTL9310_ALE_TRUNK_RSVD_DUMY_42_MASK                                                                  (0xFFFFFFFF << RTL9310_ALE_TRUNK_RSVD_DUMY_42_OFFSET)

#define RTL9310_ALE_VLAN_PROTOCOL_RSVD_ADDR                                                                    (0xC740)
  #define RTL9310_ALE_VLAN_PROTOCOL_RSVD_DUMY_43_OFFSET                                                        (0)
  #define RTL9310_ALE_VLAN_PROTOCOL_RSVD_DUMY_43_MASK                                                          (0xFFFFFFFF << RTL9310_ALE_VLAN_PROTOCOL_RSVD_DUMY_43_OFFSET)

#define RTL9310_ALE_L2_CTRL_RSVD_ADDR                                                                          (0xCF98)
  #define RTL9310_ALE_L2_CTRL_RSVD_DUMY_44_OFFSET                                                              (0)
  #define RTL9310_ALE_L2_CTRL_RSVD_DUMY_44_MASK                                                                (0xFFFFFFFF << RTL9310_ALE_L2_CTRL_RSVD_DUMY_44_OFFSET)

#define RTL9310_ALE_L2_CTRL_RSVD1_ADDR                                                                         (0xCF9C)
  #define RTL9310_ALE_L2_CTRL_RSVD1_DUMY_44A_OFFSET                                                            (0)
  #define RTL9310_ALE_L2_CTRL_RSVD1_DUMY_44A_MASK                                                              (0xFFFFFFFF << RTL9310_ALE_L2_CTRL_RSVD1_DUMY_44A_OFFSET)

#define RTL9310_ALE_L2_CTRL_RSVD2_ADDR                                                                         (0xCFA0)
  #define RTL9310_ALE_L2_CTRL_RSVD2_DUMY_44B_OFFSET                                                            (0)
  #define RTL9310_ALE_L2_CTRL_RSVD2_DUMY_44B_MASK                                                              (0xFFFFFFFF << RTL9310_ALE_L2_CTRL_RSVD2_DUMY_44B_OFFSET)

#define RTL9310_ALE_OF_RSVD_ADDR                                                                               (0xD43C)
  #define RTL9310_ALE_OF_RSVD_DUMY_45_OFFSET                                                                   (0)
  #define RTL9310_ALE_OF_RSVD_DUMY_45_MASK                                                                     (0xFFFFFFFF << RTL9310_ALE_OF_RSVD_DUMY_45_OFFSET)

#define RTL9310_ALE_DCNT_RSVD_ADDR                                                                             (0xD944)
  #define RTL9310_ALE_DCNT_RSVD_DUMY_50_OFFSET                                                                 (0)
  #define RTL9310_ALE_DCNT_RSVD_DUMY_50_MASK                                                                   (0xFFFFFFFF << RTL9310_ALE_DCNT_RSVD_DUMY_50_OFFSET)

#define RTL9310_ALE_IBW_CTL_RSVD_ADDR                                                                          (0xEBFC)
  #define RTL9310_ALE_IBW_CTL_RSVD_DUMY_46_OFFSET                                                              (0)
  #define RTL9310_ALE_IBW_CTL_RSVD_DUMY_46_MASK                                                                (0xFFFFFFFF << RTL9310_ALE_IBW_CTL_RSVD_DUMY_46_OFFSET)

#define RTL9310_ALE_L3_MISC_CTRL_ADDR                                                                          (0xF2E8)
  #define RTL9310_ALE_L3_MISC_CTRL_DUMY_47_OFFSET                                                              (8)
  #define RTL9310_ALE_L3_MISC_CTRL_DUMY_47_MASK                                                                (0xFFFFFF << RTL9310_ALE_L3_MISC_CTRL_DUMY_47_OFFSET)
  #define RTL9310_ALE_L3_MISC_CTRL_ROUTER_MAC_TCAM_EN_OFFSET                                                   (7)
  #define RTL9310_ALE_L3_MISC_CTRL_ROUTER_MAC_TCAM_EN_MASK                                                     (0x1 << RTL9310_ALE_L3_MISC_CTRL_ROUTER_MAC_TCAM_EN_OFFSET)
  #define RTL9310_ALE_L3_MISC_CTRL_TT_TCAM_EN_OFFSET                                                           (6)
  #define RTL9310_ALE_L3_MISC_CTRL_TT_TCAM_EN_MASK                                                             (0x1 << RTL9310_ALE_L3_MISC_CTRL_TT_TCAM_EN_OFFSET)
  #define RTL9310_ALE_L3_MISC_CTRL_L3_TCAM_BLK_EN_OFFSET                                                       (0)
  #define RTL9310_ALE_L3_MISC_CTRL_L3_TCAM_BLK_EN_MASK                                                         (0x3F << RTL9310_ALE_L3_MISC_CTRL_L3_TCAM_BLK_EN_OFFSET)

#define RTL9310_ALE_L3_CTRL_RSVD1_ADDR                                                                         (0xF2EC)
  #define RTL9310_ALE_L3_CTRL_RSVD1_DUMY_47A_OFFSET                                                            (0)
  #define RTL9310_ALE_L3_CTRL_RSVD1_DUMY_47A_MASK                                                              (0xFFFFFFFF << RTL9310_ALE_L3_CTRL_RSVD1_DUMY_47A_OFFSET)

#define RTL9310_ALE_L3_CTRL_RSVD2_ADDR                                                                         (0xF2F0)
  #define RTL9310_ALE_L3_CTRL_RSVD2_DUMY_47B_OFFSET                                                            (0)
  #define RTL9310_ALE_L3_CTRL_RSVD2_DUMY_47B_MASK                                                              (0xFFFFFFFF << RTL9310_ALE_L3_CTRL_RSVD2_DUMY_47B_OFFSET)

#define RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_ADDR                                                            (0x5738)
  #define RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_5G_LITE_OFFSET                                  (8)
  #define RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_5G_LITE_MASK                                    (0xFF << RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_5G_LITE_OFFSET)
  #define RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_2P5G_LITE_OFFSET                                (0)
  #define RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_2P5G_LITE_MASK                                  (0xFF << RTL9310_EEE_TX_TIMER_2P5G_5G_LITE_CTRL_TX_WAKE_TIMER_2P5G_LITE_OFFSET)

#endif    /* __RTL9310_REG_DEFINITION_H__ */
