import cocotb
from cocotb.triggers import RisingEdge, FallingEdge, Timer
from cocotb.clock import Clock
from cocotb.result import TestFailure

class LM70:
    """Dummy model for the LM70 temperature sensor"""

    def __init__(self, dut):
        self.dut = dut

    async def drive_temp_data(self, temp_value):
        """Drives 16-bit temperature data to the SIPO"""
        temp_bits = f"{temp_value:016b}"  # Convert the temperature value to a 16-bit binary string

        self.dut._log.info(f"Driving temperature value: {temp_value} (binary: {temp_bits})")  # Log the temperature value

        for bit in temp_bits:
            self.dut.D.value = int(bit)  # Drive each bit serially on D pin
            self.dut._log.info(f"Driving bit: {bit} on D")
            #await Timer(1,units="ns") #allow time for signal to settle
            await RisingEdge(self.dut.SC)  # Wait for the rising edge of SC
            #await Timer(1,units="ns")  #Small delay for stability

# Testbench for the sipo_with_latch module
@cocotb.test()
async def test_sipo_with_latch(dut):
    """Test SIPO with latch design"""

    # Create an instance of the LM70 model
    lm70 = LM70(dut)

    # Ensure SC is low before starting the clock
    dut.SC.value = 0

    # Apply initial reset and CS high to disable SIPO and latch
    dut.RESET_N.value = 0 #active low reset to clear any previous state
    dut.CS.value = 1      #Disable SIPO and latch initially
    dut.D.value = 0  # Data input

    # Wait for a few cycles to apply reset with SC low
    await Timer(20, units="ns")

    # Release reset and enable the system (CS = 0) after ensuring SC is low
    dut.RESET_N.value = 1  #Deactivate reset for normal operation
    await Timer(1, units="ns")  # Small delay before starting the clock

    # Start a 10ns period clock on the SC (Serial Clock) signal
    clock = Clock(dut.SC, 10, units="ns")
    cocotb.start_soon(clock.start())

    # Apply serial data input after enabling CS (CS = 0)
    dut.CS.value = 0

    # Set a specific temperature value for the LM70 model (16-bit example)
    temp_value = 0b0010011000011111  # Example temp value (26Â°C, binary format)  
    await lm70.drive_temp_data(temp_value)  # Send 16-bit data serially via LM70

    # Wait for some time to ensure the SIPO has received all bits
    await Timer(20, units="ns")
    await RisingEdge(dut.SC)
    #Ensure we allow extra time for sipo to shift all bits
    #await Timer(10,units="ns") #Extra delay for stability


    #wait exactly 16 clock to allow the SIPO to shift all 16bits
    #for _ in range(16):
        #await RisingEdge(dut.SC)

    # After all data is shifted, CS goes high to latch the data
    await Timer(10,units="ns")
    dut.CS.value = 1
    #await Timer(5, units="ns")
    #dut.RESET_N.value = 0
    #await Timer(10,units="ns")
    # Stop the clock and ensure SC is low again
    # cocotb.stop_soon(clock)

    # Read the latched oiutput and check against expected shifted value
    sipo_output = dut.SIPO_Q.value.integer
    dut._log.info(f"Full SIPO output = {bin(sipo_output)}")

    #Extract MSB's and perform left shift
    msbs = (sipo_output >> 8) & 0xFF  # Extract upper 8 bits (MSBs)
    shifted_msbs = (msbs << 1) & 0xFF  # Left shift by 1
    latch_output = dut.Latch_Q.value.integer

    # Log and check if Latch_Q output matches expected output
    dut._log.info(f"Original MSBs = {bin(msbs)}")
    dut._log.info(f"Shifted MSBs = {bin(shifted_msbs)}")
    dut._log.info(f"Latched output = {bin(latch_output)}")

    # Check if the MSBs match the expected shifted result
    assert latch_output == shifted_msbs, f"Test failed! Latch_Q = {bin(latch_output)}, expected = {bin(shifted_msbs)}"

    # Optionally, test the MSB/LSB split if needed
    latch_q_msb = dut.Latch_Q_MSB.value.integer
    latch_q_lsb = dut.Latch_Q_LSB.value.integer
    expected_msb = shifted_msbs >> 4  # Upper 4 bits
    expected_lsb = shifted_msbs & 0xF  # Lower 4 bits

    if latch_q_msb != expected_msb or latch_q_lsb != expected_lsb:
        raise TestFailure(f"MSB/LSB test failed! MSB = {latch_q_msb}, expected MSB = {expected_msb}, LSB = {latch_q_lsb}, expected LSB = {expected_lsb}")
    else:
        dut._log.info(f"MSB/LSB test passed! MSB = {latch_q_msb}, LSB = {latch_q_lsb}")

    #Now drive RESET_N low to reset the system
    dut.RESET_N.value = 0
    await Timer(10,units="ns") #Allow time for reset effecit



    # Log successful test
    dut._log.info("Test passed!")

