module test_bench;

  reg  [1:0] in;
  wire [3:0] y;

  decoder_2x4 uut (
    .in(in),
    .y(y)
  );

  initial begin
    in = 2'b00; #10;
    in = 2'b01; #10;
    in = 2'b10; #10;
    in = 2'b11; #10;
    $finish;
  end

  initial begin
    $dumpfile("wave.vcd");
    $dumpvars(0, test_bench);
  end

endmodule
