
do_an_tot_nghiep.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  0800a0b8  0800a0b8  0001a0b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a518  0800a518  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a518  0800a518  0001a518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a520  0800a520  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a520  0800a520  0001a520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a524  0800a524  0001a524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  200001d8  0800a700  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000574  0800a700  00020574  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dbd7  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f17  00000000  00000000  0002de22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d28  00000000  00000000  0002fd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a49  00000000  00000000  00030a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000171a4  00000000  00000000  000314b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ea56  00000000  00000000  00048655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ff8a  00000000  00000000  000570ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c90  00000000  00000000  000e7038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000ebcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a0a0 	.word	0x0800a0a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800a0a0 	.word	0x0800a0a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <receive_data>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void receive_data(uint8_t Rx){
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	if(Rx == '\n'){
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	2b0a      	cmp	r3, #10
 800100e:	d10d      	bne.n	800102c <receive_data+0x2c>
		uart_flag =1;
 8001010:	4b0e      	ldr	r3, [pc, #56]	; (800104c <receive_data+0x4c>)
 8001012:	2201      	movs	r2, #1
 8001014:	601a      	str	r2, [r3, #0]
		uart_buff[uart_len++] =Rx;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <receive_data+0x50>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	b2d1      	uxtb	r1, r2
 800101e:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <receive_data+0x50>)
 8001020:	7011      	strb	r1, [r2, #0]
 8001022:	4619      	mov	r1, r3
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <receive_data+0x54>)
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	5453      	strb	r3, [r2, r1]
	}

	else{
		uart_buff[uart_len++]=Rx;
	}
}
 800102a:	e009      	b.n	8001040 <receive_data+0x40>
		uart_buff[uart_len++]=Rx;
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <receive_data+0x50>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	1c5a      	adds	r2, r3, #1
 8001032:	b2d1      	uxtb	r1, r2
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <receive_data+0x50>)
 8001036:	7011      	strb	r1, [r2, #0]
 8001038:	4619      	mov	r1, r3
 800103a:	4a06      	ldr	r2, [pc, #24]	; (8001054 <receive_data+0x54>)
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	5453      	strb	r3, [r2, r1]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	2000022c 	.word	0x2000022c
 8001050:	20000230 	.word	0x20000230
 8001054:	200001f8 	.word	0x200001f8

08001058 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==huart2.Instance){
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_UART_RxCpltCallback+0x30>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	429a      	cmp	r2, r3
 800106a:	d109      	bne.n	8001080 <HAL_UART_RxCpltCallback+0x28>
		receive_data(Rx);
 800106c:	4b07      	ldr	r3, [pc, #28]	; (800108c <HAL_UART_RxCpltCallback+0x34>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ffc5 	bl	8001000 <receive_data>
		HAL_UART_Receive_IT(&huart2, &Rx, 1);
 8001076:	2201      	movs	r2, #1
 8001078:	4904      	ldr	r1, [pc, #16]	; (800108c <HAL_UART_RxCpltCallback+0x34>)
 800107a:	4803      	ldr	r0, [pc, #12]	; (8001088 <HAL_UART_RxCpltCallback+0x30>)
 800107c:	f003 fbd0 	bl	8004820 <HAL_UART_Receive_IT>
	}
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000378 	.word	0x20000378
 800108c:	200001f4 	.word	0x200001f4

08001090 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a22      	ldr	r2, [pc, #136]	; (8001128 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d13d      	bne.n	800111e <HAL_TIM_PeriodElapsedCallback+0x8e>
		//doc encoder
		encoder_value_left = -1*__HAL_TIM_GET_COUNTER(&htim2);
 80010a2:	4b22      	ldr	r3, [pc, #136]	; (800112c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010a8:	425b      	negs	r3, r3
 80010aa:	461a      	mov	r2, r3
 80010ac:	4b20      	ldr	r3, [pc, #128]	; (8001130 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80010ae:	601a      	str	r2, [r3, #0]

		encoder_value_right =__HAL_TIM_GET_COUNTER(&htim5);
 80010b0:	4b20      	ldr	r3, [pc, #128]	; (8001134 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b6:	461a      	mov	r2, r3
 80010b8:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80010ba:	601a      	str	r2, [r3, #0]


		if(count >=10){
 80010bc:	4b1f      	ldr	r3, [pc, #124]	; (800113c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b09      	cmp	r3, #9
 80010c2:	dd27      	ble.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x84>
//				else{
//					data[i] = data_right[i-11];
//				}
//			}

			sprintf(data,"!L:%d#R:%d#\n",encoder_value_left,encoder_value_right);
 80010c4:	4b1a      	ldr	r3, [pc, #104]	; (8001130 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	491c      	ldr	r1, [pc, #112]	; (8001140 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80010ce:	481d      	ldr	r0, [pc, #116]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80010d0:	f005 fb48 	bl	8006764 <siprintf>
			int  data_length = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]
			for(int i = 0 ;i<23;i++){
 80010d8:	2300      	movs	r3, #0
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	e00d      	b.n	80010fa <HAL_TIM_PeriodElapsedCallback+0x6a>
				if(data[i]!= "" ){
 80010de:	4a19      	ldr	r2, [pc, #100]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	4413      	add	r3, r2
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	461a      	mov	r2, r3
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d002      	beq.n	80010f4 <HAL_TIM_PeriodElapsedCallback+0x64>
					data_length+=1;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	3301      	adds	r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
			for(int i = 0 ;i<23;i++){
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	3301      	adds	r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	2b16      	cmp	r3, #22
 80010fe:	ddee      	ble.n	80010de <HAL_TIM_PeriodElapsedCallback+0x4e>
				}
			}
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)data,data_length );
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	b29b      	uxth	r3, r3
 8001104:	461a      	mov	r2, r3
 8001106:	490f      	ldr	r1, [pc, #60]	; (8001144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001108:	4810      	ldr	r0, [pc, #64]	; (800114c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800110a:	f003 fbaf 	bl	800486c <HAL_UART_Transmit_DMA>
			count=0;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
		}
		count++;
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	4a08      	ldr	r2, [pc, #32]	; (800113c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800111c:	6013      	str	r3, [r2, #0]
//		count=0;



	}
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40000400 	.word	0x40000400
 800112c:	200002a0 	.word	0x200002a0
 8001130:	20000234 	.word	0x20000234
 8001134:	20000330 	.word	0x20000330
 8001138:	20000238 	.word	0x20000238
 800113c:	20000254 	.word	0x20000254
 8001140:	0800a0b8 	.word	0x0800a0b8
 8001144:	2000023c 	.word	0x2000023c
 8001148:	0800a0c8 	.word	0x0800a0c8
 800114c:	20000378 	.word	0x20000378

08001150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001154:	f000 fe36 	bl	8001dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001158:	f000 f874 	bl	8001244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115c:	f000 fad4 	bl	8001708 <MX_GPIO_Init>
  MX_DMA_Init();
 8001160:	f000 fab2 	bl	80016c8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001164:	f000 fa86 	bl	8001674 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001168:	f000 f8ca 	bl	8001300 <MX_TIM1_Init>
  MX_TIM2_Init();
 800116c:	f000 f98c 	bl	8001488 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001170:	f000 f9de 	bl	8001530 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001174:	f000 fa2a 	bl	80015cc <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  //start  uart2 interupt
  HAL_UART_Receive_IT(&huart2, &Rx, 1);
 8001178:	2201      	movs	r2, #1
 800117a:	4927      	ldr	r1, [pc, #156]	; (8001218 <main+0xc8>)
 800117c:	4827      	ldr	r0, [pc, #156]	; (800121c <main+0xcc>)
 800117e:	f003 fb4f 	bl	8004820 <HAL_UART_Receive_IT>
  //start PWM TIM1; chanel 1,2 for left motor ; chanel 3,4 for right  motor
  //chanel 1 PE9 ;chanel 2 PE11; chanel 3 PE23 ; chanel 4 PE14;
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001182:	2100      	movs	r1, #0
 8001184:	4826      	ldr	r0, [pc, #152]	; (8001220 <main+0xd0>)
 8001186:	f002 fac9 	bl	800371c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800118a:	2104      	movs	r1, #4
 800118c:	4824      	ldr	r0, [pc, #144]	; (8001220 <main+0xd0>)
 800118e:	f002 fac5 	bl	800371c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001192:	2108      	movs	r1, #8
 8001194:	4822      	ldr	r0, [pc, #136]	; (8001220 <main+0xd0>)
 8001196:	f002 fac1 	bl	800371c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800119a:	210c      	movs	r1, #12
 800119c:	4820      	ldr	r0, [pc, #128]	; (8001220 <main+0xd0>)
 800119e:	f002 fabd 	bl	800371c <HAL_TIM_PWM_Start>
  //start encoder Mode
  // TIM2 For encoder of left motor , TIM5 for encoder of Right motor
  // TIM2:PA5,PB3 ; TIM5 PA0,PA1
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);
//  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1|TIM_CHANNEL_2);
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_2);
 80011a2:	2104      	movs	r1, #4
 80011a4:	481f      	ldr	r0, [pc, #124]	; (8001224 <main+0xd4>)
 80011a6:	f002 fc0f 	bl	80039c8 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1);
 80011aa:	2100      	movs	r1, #0
 80011ac:	481e      	ldr	r0, [pc, #120]	; (8001228 <main+0xd8>)
 80011ae:	f002 fc0b 	bl	80039c8 <HAL_TIM_Encoder_Start>
  //start interrupt timer 3
  HAL_TIM_Base_Start_IT(&htim3);
 80011b2:	481e      	ldr	r0, [pc, #120]	; (800122c <main+0xdc>)
 80011b4:	f002 f9f6 	bl	80035a4 <HAL_TIM_Base_Start_IT>
  while (1)
  {
//	  HAL_UART_Transmit(&huart2, tx_buff, sizeof(tx_buff),100);
//	  HAL_Delay(100);
	  // PWM cho 2 motor
	  if(en_run == 1){
 80011b8:	4b1d      	ldr	r3, [pc, #116]	; (8001230 <main+0xe0>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d117      	bne.n	80011f0 <main+0xa0>
		  //left motor
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,800);//
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <main+0xd0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80011c8:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <main+0xd0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2200      	movs	r2, #0
 80011d0:	639a      	str	r2, [r3, #56]	; 0x38
		  //right motor
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,800);//
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <main+0xd0>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80011da:	63da      	str	r2, [r3, #60]	; 0x3c
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,0);
 80011dc:	4b10      	ldr	r3, [pc, #64]	; (8001220 <main+0xd0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2200      	movs	r2, #0
 80011e2:	641a      	str	r2, [r3, #64]	; 0x40
		  //enable driver
		  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port,PE10_EN_DRIVER_Pin,RESET);
 80011e4:	2200      	movs	r2, #0
 80011e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ea:	4812      	ldr	r0, [pc, #72]	; (8001234 <main+0xe4>)
 80011ec:	f001 fd18 	bl	8002c20 <HAL_GPIO_WritePin>


//	  HAL_UART_Transmit(&huart2, (uint8_t)encoder_value, 1,100);

// transmit data when stm32 recieved data form PC
	  if(uart_flag == 1){
 80011f0:	4b11      	ldr	r3, [pc, #68]	; (8001238 <main+0xe8>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d1df      	bne.n	80011b8 <main+0x68>
		  HAL_UART_Transmit_DMA(&huart2, uart_buff, sizeof(uart_buff));
 80011f8:	2232      	movs	r2, #50	; 0x32
 80011fa:	4910      	ldr	r1, [pc, #64]	; (800123c <main+0xec>)
 80011fc:	4807      	ldr	r0, [pc, #28]	; (800121c <main+0xcc>)
 80011fe:	f003 fb35 	bl	800486c <HAL_UART_Transmit_DMA>
		  HAL_Delay(100);
 8001202:	2064      	movs	r0, #100	; 0x64
 8001204:	f000 fe50 	bl	8001ea8 <HAL_Delay>
		  uart_len = 0;
 8001208:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <main+0xf0>)
 800120a:	2200      	movs	r2, #0
 800120c:	701a      	strb	r2, [r3, #0]
		  uart_flag =0;
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <main+0xe8>)
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
	  if(en_run == 1){
 8001214:	e7d0      	b.n	80011b8 <main+0x68>
 8001216:	bf00      	nop
 8001218:	200001f4 	.word	0x200001f4
 800121c:	20000378 	.word	0x20000378
 8001220:	20000258 	.word	0x20000258
 8001224:	200002a0 	.word	0x200002a0
 8001228:	20000330 	.word	0x20000330
 800122c:	200002e8 	.word	0x200002e8
 8001230:	20000000 	.word	0x20000000
 8001234:	40021000 	.word	0x40021000
 8001238:	2000022c 	.word	0x2000022c
 800123c:	200001f8 	.word	0x200001f8
 8001240:	20000230 	.word	0x20000230

08001244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b094      	sub	sp, #80	; 0x50
 8001248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124a:	f107 0320 	add.w	r3, r7, #32
 800124e:	2230      	movs	r2, #48	; 0x30
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f005 fae9 	bl	800682a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001258:	f107 030c 	add.w	r3, r7, #12
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001268:	2300      	movs	r3, #0
 800126a:	60bb      	str	r3, [r7, #8]
 800126c:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <SystemClock_Config+0xb4>)
 800126e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001270:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <SystemClock_Config+0xb4>)
 8001272:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001276:	6413      	str	r3, [r2, #64]	; 0x40
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <SystemClock_Config+0xb4>)
 800127a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	4b1c      	ldr	r3, [pc, #112]	; (80012fc <SystemClock_Config+0xb8>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a1b      	ldr	r2, [pc, #108]	; (80012fc <SystemClock_Config+0xb8>)
 800128e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	4b19      	ldr	r3, [pc, #100]	; (80012fc <SystemClock_Config+0xb8>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012a0:	2302      	movs	r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012a4:	2301      	movs	r3, #1
 80012a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012a8:	2310      	movs	r3, #16
 80012aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b0:	f107 0320 	add.w	r3, r7, #32
 80012b4:	4618      	mov	r0, r3
 80012b6:	f001 fccd 	bl	8002c54 <HAL_RCC_OscConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012c0:	f000 fa74 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c4:	230f      	movs	r3, #15
 80012c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012c8:	2300      	movs	r3, #0
 80012ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d4:	2300      	movs	r3, #0
 80012d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 ff30 	bl	8003144 <HAL_RCC_ClockConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80012ea:	f000 fa5f 	bl	80017ac <Error_Handler>
  }
}
 80012ee:	bf00      	nop
 80012f0:	3750      	adds	r7, #80	; 0x50
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40007000 	.word	0x40007000

08001300 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b096      	sub	sp, #88	; 0x58
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001306:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]
 8001312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001314:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800131e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
 800132c:	611a      	str	r2, [r3, #16]
 800132e:	615a      	str	r2, [r3, #20]
 8001330:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2220      	movs	r2, #32
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f005 fa76 	bl	800682a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800133e:	4b50      	ldr	r3, [pc, #320]	; (8001480 <MX_TIM1_Init+0x180>)
 8001340:	4a50      	ldr	r2, [pc, #320]	; (8001484 <MX_TIM1_Init+0x184>)
 8001342:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001344:	4b4e      	ldr	r3, [pc, #312]	; (8001480 <MX_TIM1_Init+0x180>)
 8001346:	220f      	movs	r2, #15
 8001348:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134a:	4b4d      	ldr	r3, [pc, #308]	; (8001480 <MX_TIM1_Init+0x180>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001350:	4b4b      	ldr	r3, [pc, #300]	; (8001480 <MX_TIM1_Init+0x180>)
 8001352:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001356:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001358:	4b49      	ldr	r3, [pc, #292]	; (8001480 <MX_TIM1_Init+0x180>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800135e:	4b48      	ldr	r3, [pc, #288]	; (8001480 <MX_TIM1_Init+0x180>)
 8001360:	2200      	movs	r2, #0
 8001362:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001364:	4b46      	ldr	r3, [pc, #280]	; (8001480 <MX_TIM1_Init+0x180>)
 8001366:	2200      	movs	r2, #0
 8001368:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800136a:	4845      	ldr	r0, [pc, #276]	; (8001480 <MX_TIM1_Init+0x180>)
 800136c:	f002 f8ca 	bl	8003504 <HAL_TIM_Base_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001376:	f000 fa19 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800137e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001380:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001384:	4619      	mov	r1, r3
 8001386:	483e      	ldr	r0, [pc, #248]	; (8001480 <MX_TIM1_Init+0x180>)
 8001388:	f002 fd5e 	bl	8003e48 <HAL_TIM_ConfigClockSource>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001392:	f000 fa0b 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001396:	483a      	ldr	r0, [pc, #232]	; (8001480 <MX_TIM1_Init+0x180>)
 8001398:	f002 f966 	bl	8003668 <HAL_TIM_PWM_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80013a2:	f000 fa03 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a6:	2300      	movs	r3, #0
 80013a8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013b2:	4619      	mov	r1, r3
 80013b4:	4832      	ldr	r0, [pc, #200]	; (8001480 <MX_TIM1_Init+0x180>)
 80013b6:	f003 f90f 	bl	80045d8 <HAL_TIMEx_MasterConfigSynchronization>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013c0:	f000 f9f4 	bl	80017ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013c4:	2360      	movs	r3, #96	; 0x60
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013d0:	2300      	movs	r3, #0
 80013d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013d8:	2300      	movs	r3, #0
 80013da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013dc:	2300      	movs	r3, #0
 80013de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e4:	2200      	movs	r2, #0
 80013e6:	4619      	mov	r1, r3
 80013e8:	4825      	ldr	r0, [pc, #148]	; (8001480 <MX_TIM1_Init+0x180>)
 80013ea:	f002 fc6b 	bl	8003cc4 <HAL_TIM_PWM_ConfigChannel>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80013f4:	f000 f9da 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013fc:	2204      	movs	r2, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	481f      	ldr	r0, [pc, #124]	; (8001480 <MX_TIM1_Init+0x180>)
 8001402:	f002 fc5f 	bl	8003cc4 <HAL_TIM_PWM_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800140c:	f000 f9ce 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	2208      	movs	r2, #8
 8001416:	4619      	mov	r1, r3
 8001418:	4819      	ldr	r0, [pc, #100]	; (8001480 <MX_TIM1_Init+0x180>)
 800141a:	f002 fc53 	bl	8003cc4 <HAL_TIM_PWM_ConfigChannel>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001424:	f000 f9c2 	bl	80017ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800142c:	220c      	movs	r2, #12
 800142e:	4619      	mov	r1, r3
 8001430:	4813      	ldr	r0, [pc, #76]	; (8001480 <MX_TIM1_Init+0x180>)
 8001432:	f002 fc47 	bl	8003cc4 <HAL_TIM_PWM_ConfigChannel>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800143c:	f000 f9b6 	bl	80017ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001454:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001458:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	4619      	mov	r1, r3
 8001462:	4807      	ldr	r0, [pc, #28]	; (8001480 <MX_TIM1_Init+0x180>)
 8001464:	f003 f926 	bl	80046b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800146e:	f000 f99d 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001472:	4803      	ldr	r0, [pc, #12]	; (8001480 <MX_TIM1_Init+0x180>)
 8001474:	f000 faa0 	bl	80019b8 <HAL_TIM_MspPostInit>

}
 8001478:	bf00      	nop
 800147a:	3758      	adds	r7, #88	; 0x58
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000258 	.word	0x20000258
 8001484:	40010000 	.word	0x40010000

08001488 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	; 0x30
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2224      	movs	r2, #36	; 0x24
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f005 f9c7 	bl	800682a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014a4:	4b21      	ldr	r3, [pc, #132]	; (800152c <MX_TIM2_Init+0xa4>)
 80014a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014ac:	4b1f      	ldr	r3, [pc, #124]	; (800152c <MX_TIM2_Init+0xa4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b2:	4b1e      	ldr	r3, [pc, #120]	; (800152c <MX_TIM2_Init+0xa4>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80014b8:	4b1c      	ldr	r3, [pc, #112]	; (800152c <MX_TIM2_Init+0xa4>)
 80014ba:	f04f 32ff 	mov.w	r2, #4294967295
 80014be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c0:	4b1a      	ldr	r3, [pc, #104]	; (800152c <MX_TIM2_Init+0xa4>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c6:	4b19      	ldr	r3, [pc, #100]	; (800152c <MX_TIM2_Init+0xa4>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80014cc:	2301      	movs	r3, #1
 80014ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014d4:	2301      	movs	r3, #1
 80014d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014e4:	2301      	movs	r3, #1
 80014e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80014f0:	f107 030c 	add.w	r3, r7, #12
 80014f4:	4619      	mov	r1, r3
 80014f6:	480d      	ldr	r0, [pc, #52]	; (800152c <MX_TIM2_Init+0xa4>)
 80014f8:	f002 f9c0 	bl	800387c <HAL_TIM_Encoder_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001502:	f000 f953 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	; (800152c <MX_TIM2_Init+0xa4>)
 8001514:	f003 f860 	bl	80045d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800151e:	f000 f945 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	3730      	adds	r7, #48	; 0x30
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	200002a0 	.word	0x200002a0

08001530 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	605a      	str	r2, [r3, #4]
 8001540:	609a      	str	r2, [r3, #8]
 8001542:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001544:	463b      	mov	r3, r7
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800154c:	4b1d      	ldr	r3, [pc, #116]	; (80015c4 <MX_TIM3_Init+0x94>)
 800154e:	4a1e      	ldr	r2, [pc, #120]	; (80015c8 <MX_TIM3_Init+0x98>)
 8001550:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 8001552:	4b1c      	ldr	r3, [pc, #112]	; (80015c4 <MX_TIM3_Init+0x94>)
 8001554:	229f      	movs	r2, #159	; 0x9f
 8001556:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b1a      	ldr	r3, [pc, #104]	; (80015c4 <MX_TIM3_Init+0x94>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800155e:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <MX_TIM3_Init+0x94>)
 8001560:	f242 720f 	movw	r2, #9999	; 0x270f
 8001564:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <MX_TIM3_Init+0x94>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156c:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <MX_TIM3_Init+0x94>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001572:	4814      	ldr	r0, [pc, #80]	; (80015c4 <MX_TIM3_Init+0x94>)
 8001574:	f001 ffc6 	bl	8003504 <HAL_TIM_Base_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800157e:	f000 f915 	bl	80017ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001582:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001586:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001588:	f107 0308 	add.w	r3, r7, #8
 800158c:	4619      	mov	r1, r3
 800158e:	480d      	ldr	r0, [pc, #52]	; (80015c4 <MX_TIM3_Init+0x94>)
 8001590:	f002 fc5a 	bl	8003e48 <HAL_TIM_ConfigClockSource>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800159a:	f000 f907 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015a6:	463b      	mov	r3, r7
 80015a8:	4619      	mov	r1, r3
 80015aa:	4806      	ldr	r0, [pc, #24]	; (80015c4 <MX_TIM3_Init+0x94>)
 80015ac:	f003 f814 	bl	80045d8 <HAL_TIMEx_MasterConfigSynchronization>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80015b6:	f000 f8f9 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200002e8 	.word	0x200002e8
 80015c8:	40000400 	.word	0x40000400

080015cc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08c      	sub	sp, #48	; 0x30
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015d2:	f107 030c 	add.w	r3, r7, #12
 80015d6:	2224      	movs	r2, #36	; 0x24
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f005 f925 	bl	800682a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	1d3b      	adds	r3, r7, #4
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80015e8:	4b20      	ldr	r3, [pc, #128]	; (800166c <MX_TIM5_Init+0xa0>)
 80015ea:	4a21      	ldr	r2, [pc, #132]	; (8001670 <MX_TIM5_Init+0xa4>)
 80015ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <MX_TIM5_Init+0xa0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f4:	4b1d      	ldr	r3, [pc, #116]	; (800166c <MX_TIM5_Init+0xa0>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <MX_TIM5_Init+0xa0>)
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_TIM5_Init+0xa0>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001608:	4b18      	ldr	r3, [pc, #96]	; (800166c <MX_TIM5_Init+0xa0>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800160e:	2301      	movs	r3, #1
 8001610:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001616:	2301      	movs	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001626:	2301      	movs	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	4619      	mov	r1, r3
 8001638:	480c      	ldr	r0, [pc, #48]	; (800166c <MX_TIM5_Init+0xa0>)
 800163a:	f002 f91f 	bl	800387c <HAL_TIM_Encoder_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001644:	f000 f8b2 	bl	80017ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800164c:	2300      	movs	r3, #0
 800164e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4619      	mov	r1, r3
 8001654:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_TIM5_Init+0xa0>)
 8001656:	f002 ffbf 	bl	80045d8 <HAL_TIMEx_MasterConfigSynchronization>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001660:	f000 f8a4 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	3730      	adds	r7, #48	; 0x30
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000330 	.word	0x20000330
 8001670:	40000c00 	.word	0x40000c00

08001674 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001678:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 800167a:	4a12      	ldr	r2, [pc, #72]	; (80016c4 <MX_USART2_UART_Init+0x50>)
 800167c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800167e:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001684:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 800168e:	2200      	movs	r2, #0
 8001690:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001698:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 800169a:	220c      	movs	r2, #12
 800169c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169e:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MX_USART2_UART_Init+0x4c>)
 80016ac:	f003 f868 	bl	8004780 <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016b6:	f000 f879 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000378 	.word	0x20000378
 80016c4:	40004400 	.word	0x40004400

080016c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	607b      	str	r3, [r7, #4]
 80016d2:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <MX_DMA_Init+0x3c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	4a0b      	ldr	r2, [pc, #44]	; (8001704 <MX_DMA_Init+0x3c>)
 80016d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016dc:	6313      	str	r3, [r2, #48]	; 0x30
 80016de:	4b09      	ldr	r3, [pc, #36]	; (8001704 <MX_DMA_Init+0x3c>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80016ea:	2200      	movs	r2, #0
 80016ec:	2100      	movs	r1, #0
 80016ee:	2011      	movs	r0, #17
 80016f0:	f000 fcd9 	bl	80020a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80016f4:	2011      	movs	r0, #17
 80016f6:	f000 fcf2 	bl	80020de <HAL_NVIC_EnableIRQ>

}
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800

08001708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b088      	sub	sp, #32
 800170c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170e:	f107 030c 	add.w	r3, r7, #12
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	605a      	str	r2, [r3, #4]
 8001718:	609a      	str	r2, [r3, #8]
 800171a:	60da      	str	r2, [r3, #12]
 800171c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b20      	ldr	r3, [pc, #128]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a1f      	ldr	r2, [pc, #124]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001744:	f043 0310 	orr.w	r3, r3, #16
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b16      	ldr	r3, [pc, #88]	; (80017a4 <MX_GPIO_Init+0x9c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	603b      	str	r3, [r7, #0]
 800175a:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <MX_GPIO_Init+0x9c>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a11      	ldr	r2, [pc, #68]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001760:	f043 0302 	orr.w	r3, r3, #2
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <MX_GPIO_Init+0x9c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	603b      	str	r3, [r7, #0]
 8001770:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE10_EN_DRIVER_GPIO_Port, PE10_EN_DRIVER_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001778:	480b      	ldr	r0, [pc, #44]	; (80017a8 <MX_GPIO_Init+0xa0>)
 800177a:	f001 fa51 	bl	8002c20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE10_EN_DRIVER_Pin */
  GPIO_InitStruct.Pin = PE10_EN_DRIVER_Pin;
 800177e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001782:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001784:	2301      	movs	r3, #1
 8001786:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178c:	2300      	movs	r3, #0
 800178e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PE10_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	4619      	mov	r1, r3
 8001796:	4804      	ldr	r0, [pc, #16]	; (80017a8 <MX_GPIO_Init+0xa0>)
 8001798:	f001 f8be 	bl	8002918 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800179c:	bf00      	nop
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40021000 	.word	0x40021000

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <Error_Handler+0x8>
	...

080017b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	607b      	str	r3, [r7, #4]
 80017c2:	4b10      	ldr	r3, [pc, #64]	; (8001804 <HAL_MspInit+0x4c>)
 80017c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c6:	4a0f      	ldr	r2, [pc, #60]	; (8001804 <HAL_MspInit+0x4c>)
 80017c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017cc:	6453      	str	r3, [r2, #68]	; 0x44
 80017ce:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <HAL_MspInit+0x4c>)
 80017d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	603b      	str	r3, [r7, #0]
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_MspInit+0x4c>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e2:	4a08      	ldr	r2, [pc, #32]	; (8001804 <HAL_MspInit+0x4c>)
 80017e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_MspInit+0x4c>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f2:	603b      	str	r3, [r7, #0]
 80017f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f6:	bf00      	nop
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	40023800 	.word	0x40023800

08001808 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a18      	ldr	r2, [pc, #96]	; (8001878 <HAL_TIM_Base_MspInit+0x70>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d10e      	bne.n	8001838 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 8001820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001822:	4a16      	ldr	r2, [pc, #88]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6453      	str	r3, [r2, #68]	; 0x44
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 800182c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001836:	e01a      	b.n	800186e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a10      	ldr	r2, [pc, #64]	; (8001880 <HAL_TIM_Base_MspInit+0x78>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d115      	bne.n	800186e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
 8001846:	4b0d      	ldr	r3, [pc, #52]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184a:	4a0c      	ldr	r2, [pc, #48]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 800184c:	f043 0302 	orr.w	r3, r3, #2
 8001850:	6413      	str	r3, [r2, #64]	; 0x40
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_TIM_Base_MspInit+0x74>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	201d      	movs	r0, #29
 8001864:	f000 fc1f 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001868:	201d      	movs	r0, #29
 800186a:	f000 fc38 	bl	80020de <HAL_NVIC_EnableIRQ>
}
 800186e:	bf00      	nop
 8001870:	3710      	adds	r7, #16
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40010000 	.word	0x40010000
 800187c:	40023800 	.word	0x40023800
 8001880:	40000400 	.word	0x40000400

08001884 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b08c      	sub	sp, #48	; 0x30
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800188c:	f107 031c 	add.w	r3, r7, #28
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	605a      	str	r2, [r3, #4]
 8001896:	609a      	str	r2, [r3, #8]
 8001898:	60da      	str	r2, [r3, #12]
 800189a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a4:	d14a      	bne.n	800193c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	61bb      	str	r3, [r7, #24]
 80018aa:	4b3f      	ldr	r3, [pc, #252]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	4a3e      	ldr	r2, [pc, #248]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6413      	str	r3, [r2, #64]	; 0x40
 80018b6:	4b3c      	ldr	r3, [pc, #240]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	61bb      	str	r3, [r7, #24]
 80018c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
 80018c6:	4b38      	ldr	r3, [pc, #224]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a37      	ldr	r2, [pc, #220]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b35      	ldr	r3, [pc, #212]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	4b31      	ldr	r3, [pc, #196]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a30      	ldr	r2, [pc, #192]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018e8:	f043 0302 	orr.w	r3, r3, #2
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b2e      	ldr	r3, [pc, #184]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018fa:	2320      	movs	r3, #32
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800190a:	2301      	movs	r3, #1
 800190c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	4825      	ldr	r0, [pc, #148]	; (80019ac <HAL_TIM_Encoder_MspInit+0x128>)
 8001916:	f000 ffff 	bl	8002918 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800191a:	2308      	movs	r3, #8
 800191c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800192a:	2301      	movs	r3, #1
 800192c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	4619      	mov	r1, r3
 8001934:	481e      	ldr	r0, [pc, #120]	; (80019b0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001936:	f000 ffef 	bl	8002918 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800193a:	e030      	b.n	800199e <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM5)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a1c      	ldr	r2, [pc, #112]	; (80019b4 <HAL_TIM_Encoder_MspInit+0x130>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d12b      	bne.n	800199e <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	4b17      	ldr	r3, [pc, #92]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	4a16      	ldr	r2, [pc, #88]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001950:	f043 0308 	orr.w	r3, r3, #8
 8001954:	6413      	str	r3, [r2, #64]	; 0x40
 8001956:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	f003 0308 	and.w	r3, r3, #8
 800195e:	60fb      	str	r3, [r7, #12]
 8001960:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	60bb      	str	r3, [r7, #8]
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a0f      	ldr	r2, [pc, #60]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <HAL_TIM_Encoder_MspInit+0x124>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800197e:	2303      	movs	r3, #3
 8001980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001982:	2302      	movs	r3, #2
 8001984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198a:	2300      	movs	r3, #0
 800198c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800198e:	2302      	movs	r3, #2
 8001990:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4619      	mov	r1, r3
 8001998:	4804      	ldr	r0, [pc, #16]	; (80019ac <HAL_TIM_Encoder_MspInit+0x128>)
 800199a:	f000 ffbd 	bl	8002918 <HAL_GPIO_Init>
}
 800199e:	bf00      	nop
 80019a0:	3730      	adds	r7, #48	; 0x30
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40023800 	.word	0x40023800
 80019ac:	40020000 	.word	0x40020000
 80019b0:	40020400 	.word	0x40020400
 80019b4:	40000c00 	.word	0x40000c00

080019b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <HAL_TIM_MspPostInit+0x68>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d11e      	bne.n	8001a18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a10      	ldr	r2, [pc, #64]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019e4:	f043 0310 	orr.w	r3, r3, #16
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <HAL_TIM_MspPostInit+0x6c>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0310 	and.w	r3, r3, #16
 80019f2:	60bb      	str	r3, [r7, #8]
 80019f4:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80019f6:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 80019fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	4619      	mov	r1, r3
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <HAL_TIM_MspPostInit+0x70>)
 8001a14:	f000 ff80 	bl	8002918 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a18:	bf00      	nop
 8001a1a:	3720      	adds	r7, #32
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40010000 	.word	0x40010000
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40021000 	.word	0x40021000

08001a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b08a      	sub	sp, #40	; 0x28
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a34      	ldr	r2, [pc, #208]	; (8001b1c <HAL_UART_MspInit+0xf0>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d161      	bne.n	8001b12 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	4b33      	ldr	r3, [pc, #204]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	4a32      	ldr	r2, [pc, #200]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a5e:	4b30      	ldr	r3, [pc, #192]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a2b      	ldr	r2, [pc, #172]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b29      	ldr	r3, [pc, #164]	; (8001b20 <HAL_UART_MspInit+0xf4>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a86:	230c      	movs	r3, #12
 8001a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a96:	2307      	movs	r3, #7
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9a:	f107 0314 	add.w	r3, r7, #20
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4820      	ldr	r0, [pc, #128]	; (8001b24 <HAL_UART_MspInit+0xf8>)
 8001aa2:	f000 ff39 	bl	8002918 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001aa6:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001aa8:	4a20      	ldr	r2, [pc, #128]	; (8001b2c <HAL_UART_MspInit+0x100>)
 8001aaa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001aac:	4b1e      	ldr	r3, [pc, #120]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001aae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ab2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ab4:	4b1c      	ldr	r3, [pc, #112]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ab6:	2240      	movs	r2, #64	; 0x40
 8001ab8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aba:	4b1b      	ldr	r3, [pc, #108]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ac0:	4b19      	ldr	r3, [pc, #100]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ac2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ac6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ac8:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ace:	4b16      	ldr	r3, [pc, #88]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001ae6:	4810      	ldr	r0, [pc, #64]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001ae8:	f000 fb14 	bl	8002114 <HAL_DMA_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001af2:	f7ff fe5b 	bl	80017ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001afa:	639a      	str	r2, [r3, #56]	; 0x38
 8001afc:	4a0a      	ldr	r2, [pc, #40]	; (8001b28 <HAL_UART_MspInit+0xfc>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	2026      	movs	r0, #38	; 0x26
 8001b08:	f000 facd 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b0c:	2026      	movs	r0, #38	; 0x26
 8001b0e:	f000 fae6 	bl	80020de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	; 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40004400 	.word	0x40004400
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40020000 	.word	0x40020000
 8001b28:	200003c0 	.word	0x200003c0
 8001b2c:	400260a0 	.word	0x400260a0

08001b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b34:	e7fe      	b.n	8001b34 <NMI_Handler+0x4>

08001b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b3a:	e7fe      	b.n	8001b3a <HardFault_Handler+0x4>

08001b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <MemManage_Handler+0x4>

08001b42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b46:	e7fe      	b.n	8001b46 <BusFault_Handler+0x4>

08001b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <UsageFault_Handler+0x4>

08001b4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b7c:	f000 f974 	bl	8001e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001b88:	4802      	ldr	r0, [pc, #8]	; (8001b94 <DMA1_Stream6_IRQHandler+0x10>)
 8001b8a:	f000 fc5b 	bl	8002444 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200003c0 	.word	0x200003c0

08001b98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b9c:	4802      	ldr	r0, [pc, #8]	; (8001ba8 <TIM3_IRQHandler+0x10>)
 8001b9e:	f001 ffa1 	bl	8003ae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200002e8 	.word	0x200002e8

08001bac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001bb0:	4802      	ldr	r0, [pc, #8]	; (8001bbc <USART2_IRQHandler+0x10>)
 8001bb2:	f002 fecb 	bl	800494c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000378 	.word	0x20000378

08001bc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  return 1;
 8001bc4:	2301      	movs	r3, #1
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <_kill>:

int _kill(int pid, int sig)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bda:	f004 fe79 	bl	80068d0 <__errno>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2216      	movs	r2, #22
 8001be2:	601a      	str	r2, [r3, #0]
  return -1;
 8001be4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <_exit>:

void _exit (int status)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bf8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff ffe7 	bl	8001bd0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c02:	e7fe      	b.n	8001c02 <_exit+0x12>

08001c04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	e00a      	b.n	8001c2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c16:	f3af 8000 	nop.w
 8001c1a:	4601      	mov	r1, r0
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	1c5a      	adds	r2, r3, #1
 8001c20:	60ba      	str	r2, [r7, #8]
 8001c22:	b2ca      	uxtb	r2, r1
 8001c24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	dbf0      	blt.n	8001c16 <_read+0x12>
  }

  return len;
 8001c34:	687b      	ldr	r3, [r7, #4]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	60f8      	str	r0, [r7, #12]
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	e009      	b.n	8001c64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	1c5a      	adds	r2, r3, #1
 8001c54:	60ba      	str	r2, [r7, #8]
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	3301      	adds	r3, #1
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	697a      	ldr	r2, [r7, #20]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	dbf1      	blt.n	8001c50 <_write+0x12>
  }
  return len;
 8001c6c:	687b      	ldr	r3, [r7, #4]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <_close>:

int _close(int file)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c9e:	605a      	str	r2, [r3, #4]
  return 0;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <_isatty>:

int _isatty(int file)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b083      	sub	sp, #12
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cb6:	2301      	movs	r3, #1
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr

08001cc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce8:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <_sbrk+0x5c>)
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <_sbrk+0x60>)
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <_sbrk+0x64>)
 8001cfe:	4a12      	ldr	r2, [pc, #72]	; (8001d48 <_sbrk+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <_sbrk+0x64>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d207      	bcs.n	8001d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d10:	f004 fdde 	bl	80068d0 <__errno>
 8001d14:	4603      	mov	r3, r0
 8001d16:	220c      	movs	r2, #12
 8001d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1e:	e009      	b.n	8001d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d20:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <_sbrk+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d26:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a05      	ldr	r2, [pc, #20]	; (8001d44 <_sbrk+0x64>)
 8001d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20020000 	.word	0x20020000
 8001d40:	00000400 	.word	0x00000400
 8001d44:	20000420 	.word	0x20000420
 8001d48:	20000578 	.word	0x20000578

08001d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d50:	4b06      	ldr	r3, [pc, #24]	; (8001d6c <SystemInit+0x20>)
 8001d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d56:	4a05      	ldr	r2, [pc, #20]	; (8001d6c <SystemInit+0x20>)
 8001d58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d74:	f7ff ffea 	bl	8001d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d7a:	490d      	ldr	r1, [pc, #52]	; (8001db0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d7c:	4a0d      	ldr	r2, [pc, #52]	; (8001db4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d80:	e002      	b.n	8001d88 <LoopCopyDataInit>

08001d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d86:	3304      	adds	r3, #4

08001d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d8c:	d3f9      	bcc.n	8001d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	; (8001db8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d90:	4c0a      	ldr	r4, [pc, #40]	; (8001dbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d94:	e001      	b.n	8001d9a <LoopFillZerobss>

08001d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d98:	3204      	adds	r2, #4

08001d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d9c:	d3fb      	bcc.n	8001d96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d9e:	f004 fd9d 	bl	80068dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001da2:	f7ff f9d5 	bl	8001150 <main>
  bx  lr    
 8001da6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001da8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001db4:	0800a528 	.word	0x0800a528
  ldr r2, =_sbss
 8001db8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001dbc:	20000574 	.word	0x20000574

08001dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dc0:	e7fe      	b.n	8001dc0 <ADC_IRQHandler>
	...

08001dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <HAL_Init+0x40>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a0d      	ldr	r2, [pc, #52]	; (8001e04 <HAL_Init+0x40>)
 8001dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd4:	4b0b      	ldr	r3, [pc, #44]	; (8001e04 <HAL_Init+0x40>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a0a      	ldr	r2, [pc, #40]	; (8001e04 <HAL_Init+0x40>)
 8001dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <HAL_Init+0x40>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a07      	ldr	r2, [pc, #28]	; (8001e04 <HAL_Init+0x40>)
 8001de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dec:	2003      	movs	r0, #3
 8001dee:	f000 f94f 	bl	8002090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df2:	200f      	movs	r0, #15
 8001df4:	f000 f808 	bl	8001e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df8:	f7ff fcde 	bl	80017b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40023c00 	.word	0x40023c00

08001e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e10:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_InitTick+0x54>)
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <HAL_InitTick+0x58>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e26:	4618      	mov	r0, r3
 8001e28:	f000 f967 	bl	80020fa <HAL_SYSTICK_Config>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00e      	b.n	8001e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2b0f      	cmp	r3, #15
 8001e3a:	d80a      	bhi.n	8001e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f000 f92f 	bl	80020a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e48:	4a06      	ldr	r2, [pc, #24]	; (8001e64 <HAL_InitTick+0x5c>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	e000      	b.n	8001e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000004 	.word	0x20000004
 8001e60:	2000000c 	.word	0x2000000c
 8001e64:	20000008 	.word	0x20000008

08001e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e6c:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <HAL_IncTick+0x20>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	461a      	mov	r2, r3
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <HAL_IncTick+0x24>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <HAL_IncTick+0x24>)
 8001e7a:	6013      	str	r3, [r2, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	2000000c 	.word	0x2000000c
 8001e8c:	20000424 	.word	0x20000424

08001e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return uwTick;
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <HAL_GetTick+0x14>)
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	20000424 	.word	0x20000424

08001ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb0:	f7ff ffee 	bl	8001e90 <HAL_GetTick>
 8001eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec0:	d005      	beq.n	8001ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_Delay+0x44>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ece:	bf00      	nop
 8001ed0:	f7ff ffde 	bl	8001e90 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d8f7      	bhi.n	8001ed0 <HAL_Delay+0x28>
  {
  }
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000000c 	.word	0x2000000c

08001ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f22:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	60d3      	str	r3, [r2, #12]
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db0b      	blt.n	8001f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 021f 	and.w	r2, r3, #31
 8001f6c:	4907      	ldr	r1, [pc, #28]	; (8001f8c <__NVIC_EnableIRQ+0x38>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	db0a      	blt.n	8001fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	; (8001fdc <__NVIC_SetPriority+0x4c>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb8:	e00a      	b.n	8001fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4908      	ldr	r1, [pc, #32]	; (8001fe0 <__NVIC_SetPriority+0x50>)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	3b04      	subs	r3, #4
 8001fc8:	0112      	lsls	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	440b      	add	r3, r1
 8001fce:	761a      	strb	r2, [r3, #24]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000e100 	.word	0xe000e100
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	; 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f1c3 0307 	rsb	r3, r3, #7
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	bf28      	it	cs
 8002002:	2304      	movcs	r3, #4
 8002004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3304      	adds	r3, #4
 800200a:	2b06      	cmp	r3, #6
 800200c:	d902      	bls.n	8002014 <NVIC_EncodePriority+0x30>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3b03      	subs	r3, #3
 8002012:	e000      	b.n	8002016 <NVIC_EncodePriority+0x32>
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43da      	mvns	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	43d9      	mvns	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800203c:	4313      	orrs	r3, r2
         );
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	; 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
	...

0800204c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3b01      	subs	r3, #1
 8002058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800205c:	d301      	bcc.n	8002062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800205e:	2301      	movs	r3, #1
 8002060:	e00f      	b.n	8002082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002062:	4a0a      	ldr	r2, [pc, #40]	; (800208c <SysTick_Config+0x40>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3b01      	subs	r3, #1
 8002068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800206a:	210f      	movs	r1, #15
 800206c:	f04f 30ff 	mov.w	r0, #4294967295
 8002070:	f7ff ff8e 	bl	8001f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002074:	4b05      	ldr	r3, [pc, #20]	; (800208c <SysTick_Config+0x40>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800207a:	4b04      	ldr	r3, [pc, #16]	; (800208c <SysTick_Config+0x40>)
 800207c:	2207      	movs	r2, #7
 800207e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	e000e010 	.word	0xe000e010

08002090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff ff29 	bl	8001ef0 <__NVIC_SetPriorityGrouping>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020b8:	f7ff ff3e 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 80020bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	6978      	ldr	r0, [r7, #20]
 80020c4:	f7ff ff8e 	bl	8001fe4 <NVIC_EncodePriority>
 80020c8:	4602      	mov	r2, r0
 80020ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff5d 	bl	8001f90 <__NVIC_SetPriority>
}
 80020d6:	bf00      	nop
 80020d8:	3718      	adds	r7, #24
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	4603      	mov	r3, r0
 80020e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff ff31 	bl	8001f54 <__NVIC_EnableIRQ>
}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b082      	sub	sp, #8
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff ffa2 	bl	800204c <SysTick_Config>
 8002108:	4603      	mov	r3, r0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff feb6 	bl	8001e90 <HAL_GetTick>
 8002124:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800212c:	2301      	movs	r3, #1
 800212e:	e099      	b.n	8002264 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2202      	movs	r2, #2
 8002134:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f022 0201 	bic.w	r2, r2, #1
 800214e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002150:	e00f      	b.n	8002172 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002152:	f7ff fe9d 	bl	8001e90 <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b05      	cmp	r3, #5
 800215e:	d908      	bls.n	8002172 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2220      	movs	r2, #32
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2203      	movs	r2, #3
 800216a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e078      	b.n	8002264 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1e8      	bne.n	8002152 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	4b38      	ldr	r3, [pc, #224]	; (800226c <HAL_DMA_Init+0x158>)
 800218c:	4013      	ands	r3, r2
 800218e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800219e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	699b      	ldr	r3, [r3, #24]
 80021b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a1b      	ldr	r3, [r3, #32]
 80021bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	2b04      	cmp	r3, #4
 80021ca:	d107      	bne.n	80021dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	4313      	orrs	r3, r2
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	4313      	orrs	r3, r2
 80021da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	f023 0307 	bic.w	r3, r3, #7
 80021f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002202:	2b04      	cmp	r3, #4
 8002204:	d117      	bne.n	8002236 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00e      	beq.n	8002236 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 fb01 	bl	8002820 <DMA_CheckFifoParam>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d008      	beq.n	8002236 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2240      	movs	r2, #64	; 0x40
 8002228:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2201      	movs	r2, #1
 800222e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002232:	2301      	movs	r3, #1
 8002234:	e016      	b.n	8002264 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 fab8 	bl	80027b4 <DMA_CalcBaseAndBitshift>
 8002244:	4603      	mov	r3, r0
 8002246:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	223f      	movs	r2, #63	; 0x3f
 800224e:	409a      	lsls	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	f010803f 	.word	0xf010803f

08002270 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
 800227c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800227e:	2300      	movs	r3, #0
 8002280:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002286:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_DMA_Start_IT+0x26>
 8002292:	2302      	movs	r3, #2
 8002294:	e040      	b.n	8002318 <HAL_DMA_Start_IT+0xa8>
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d12f      	bne.n	800230a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2202      	movs	r2, #2
 80022ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2200      	movs	r2, #0
 80022b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	68b9      	ldr	r1, [r7, #8]
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 fa4a 	bl	8002758 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c8:	223f      	movs	r2, #63	; 0x3f
 80022ca:	409a      	lsls	r2, r3
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f042 0216 	orr.w	r2, r2, #22
 80022de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d007      	beq.n	80022f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f042 0208 	orr.w	r2, r2, #8
 80022f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0201 	orr.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	e005      	b.n	8002316 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002312:	2302      	movs	r3, #2
 8002314:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002316:	7dfb      	ldrb	r3, [r7, #23]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800232e:	f7ff fdaf 	bl	8001e90 <HAL_GetTick>
 8002332:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d008      	beq.n	8002352 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2280      	movs	r2, #128	; 0x80
 8002344:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e052      	b.n	80023f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f022 0216 	bic.w	r2, r2, #22
 8002360:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002370:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	2b00      	cmp	r3, #0
 8002378:	d103      	bne.n	8002382 <HAL_DMA_Abort+0x62>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800237e:	2b00      	cmp	r3, #0
 8002380:	d007      	beq.n	8002392 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 0208 	bic.w	r2, r2, #8
 8002390:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0201 	bic.w	r2, r2, #1
 80023a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023a2:	e013      	b.n	80023cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023a4:	f7ff fd74 	bl	8001e90 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b05      	cmp	r3, #5
 80023b0:	d90c      	bls.n	80023cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2220      	movs	r2, #32
 80023b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2203      	movs	r2, #3
 80023bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e015      	b.n	80023f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e4      	bne.n	80023a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023de:	223f      	movs	r2, #63	; 0x3f
 80023e0:	409a      	lsls	r2, r3
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2201      	movs	r2, #1
 80023ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d004      	beq.n	800241e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2280      	movs	r2, #128	; 0x80
 8002418:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00c      	b.n	8002438 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2205      	movs	r2, #5
 8002422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f022 0201 	bic.w	r2, r2, #1
 8002434:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	370c      	adds	r7, #12
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800244c:	2300      	movs	r3, #0
 800244e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002450:	4b8e      	ldr	r3, [pc, #568]	; (800268c <HAL_DMA_IRQHandler+0x248>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a8e      	ldr	r2, [pc, #568]	; (8002690 <HAL_DMA_IRQHandler+0x24c>)
 8002456:	fba2 2303 	umull	r2, r3, r2, r3
 800245a:	0a9b      	lsrs	r3, r3, #10
 800245c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002462:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800246e:	2208      	movs	r2, #8
 8002470:	409a      	lsls	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4013      	ands	r3, r2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d01a      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	2b00      	cmp	r3, #0
 8002486:	d013      	beq.n	80024b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0204 	bic.w	r2, r2, #4
 8002496:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800249c:	2208      	movs	r2, #8
 800249e:	409a      	lsls	r2, r3
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a8:	f043 0201 	orr.w	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024b4:	2201      	movs	r2, #1
 80024b6:	409a      	lsls	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d012      	beq.n	80024e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00b      	beq.n	80024e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d2:	2201      	movs	r2, #1
 80024d4:	409a      	lsls	r2, r3
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024de:	f043 0202 	orr.w	r2, r3, #2
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ea:	2204      	movs	r2, #4
 80024ec:	409a      	lsls	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	4013      	ands	r3, r2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d012      	beq.n	800251c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00b      	beq.n	800251c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002508:	2204      	movs	r2, #4
 800250a:	409a      	lsls	r2, r3
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002514:	f043 0204 	orr.w	r2, r3, #4
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002520:	2210      	movs	r2, #16
 8002522:	409a      	lsls	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d043      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d03c      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800253e:	2210      	movs	r2, #16
 8002540:	409a      	lsls	r2, r3
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d018      	beq.n	8002586 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d108      	bne.n	8002574 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	2b00      	cmp	r3, #0
 8002568:	d024      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	4798      	blx	r3
 8002572:	e01f      	b.n	80025b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002578:	2b00      	cmp	r3, #0
 800257a:	d01b      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	4798      	blx	r3
 8002584:	e016      	b.n	80025b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002590:	2b00      	cmp	r3, #0
 8002592:	d107      	bne.n	80025a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 0208 	bic.w	r2, r2, #8
 80025a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b8:	2220      	movs	r2, #32
 80025ba:	409a      	lsls	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4013      	ands	r3, r2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 808f 	beq.w	80026e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0310 	and.w	r3, r3, #16
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8087 	beq.w	80026e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025da:	2220      	movs	r2, #32
 80025dc:	409a      	lsls	r2, r3
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b05      	cmp	r3, #5
 80025ec:	d136      	bne.n	800265c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0216 	bic.w	r2, r2, #22
 80025fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	695a      	ldr	r2, [r3, #20]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800260c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	2b00      	cmp	r3, #0
 8002614:	d103      	bne.n	800261e <HAL_DMA_IRQHandler+0x1da>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800261a:	2b00      	cmp	r3, #0
 800261c:	d007      	beq.n	800262e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f022 0208 	bic.w	r2, r2, #8
 800262c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002632:	223f      	movs	r2, #63	; 0x3f
 8002634:	409a      	lsls	r2, r3
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800264e:	2b00      	cmp	r3, #0
 8002650:	d07e      	beq.n	8002750 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	4798      	blx	r3
        }
        return;
 800265a:	e079      	b.n	8002750 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d01d      	beq.n	80026a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10d      	bne.n	8002694 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267c:	2b00      	cmp	r3, #0
 800267e:	d031      	beq.n	80026e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4798      	blx	r3
 8002688:	e02c      	b.n	80026e4 <HAL_DMA_IRQHandler+0x2a0>
 800268a:	bf00      	nop
 800268c:	20000004 	.word	0x20000004
 8002690:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002698:	2b00      	cmp	r3, #0
 800269a:	d023      	beq.n	80026e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	4798      	blx	r3
 80026a4:	e01e      	b.n	80026e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10f      	bne.n	80026d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0210 	bic.w	r2, r2, #16
 80026c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2200      	movs	r2, #0
 80026d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d032      	beq.n	8002752 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d022      	beq.n	800273e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2205      	movs	r2, #5
 80026fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 0201 	bic.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	3301      	adds	r3, #1
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	429a      	cmp	r2, r3
 800271a:	d307      	bcc.n	800272c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0301 	and.w	r3, r3, #1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d1f2      	bne.n	8002710 <HAL_DMA_IRQHandler+0x2cc>
 800272a:	e000      	b.n	800272e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800272c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002742:	2b00      	cmp	r3, #0
 8002744:	d005      	beq.n	8002752 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	4798      	blx	r3
 800274e:	e000      	b.n	8002752 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002750:	bf00      	nop
    }
  }
}
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
 8002764:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002774:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	2b40      	cmp	r3, #64	; 0x40
 8002784:	d108      	bne.n	8002798 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68ba      	ldr	r2, [r7, #8]
 8002794:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002796:	e007      	b.n	80027a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	687a      	ldr	r2, [r7, #4]
 80027a6:	60da      	str	r2, [r3, #12]
}
 80027a8:	bf00      	nop
 80027aa:	3714      	adds	r7, #20
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	3b10      	subs	r3, #16
 80027c4:	4a14      	ldr	r2, [pc, #80]	; (8002818 <DMA_CalcBaseAndBitshift+0x64>)
 80027c6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ca:	091b      	lsrs	r3, r3, #4
 80027cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027ce:	4a13      	ldr	r2, [pc, #76]	; (800281c <DMA_CalcBaseAndBitshift+0x68>)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	4413      	add	r3, r2
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d909      	bls.n	80027f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027ea:	f023 0303 	bic.w	r3, r3, #3
 80027ee:	1d1a      	adds	r2, r3, #4
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	659a      	str	r2, [r3, #88]	; 0x58
 80027f4:	e007      	b.n	8002806 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027fe:	f023 0303 	bic.w	r3, r3, #3
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	aaaaaaab 	.word	0xaaaaaaab
 800281c:	0800a0e4 	.word	0x0800a0e4

08002820 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002830:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d11f      	bne.n	800287a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	2b03      	cmp	r3, #3
 800283e:	d856      	bhi.n	80028ee <DMA_CheckFifoParam+0xce>
 8002840:	a201      	add	r2, pc, #4	; (adr r2, 8002848 <DMA_CheckFifoParam+0x28>)
 8002842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002846:	bf00      	nop
 8002848:	08002859 	.word	0x08002859
 800284c:	0800286b 	.word	0x0800286b
 8002850:	08002859 	.word	0x08002859
 8002854:	080028ef 	.word	0x080028ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d046      	beq.n	80028f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002868:	e043      	b.n	80028f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800286e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002872:	d140      	bne.n	80028f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002878:	e03d      	b.n	80028f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002882:	d121      	bne.n	80028c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	2b03      	cmp	r3, #3
 8002888:	d837      	bhi.n	80028fa <DMA_CheckFifoParam+0xda>
 800288a:	a201      	add	r2, pc, #4	; (adr r2, 8002890 <DMA_CheckFifoParam+0x70>)
 800288c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028a7 	.word	0x080028a7
 8002898:	080028a1 	.word	0x080028a1
 800289c:	080028b9 	.word	0x080028b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
      break;
 80028a4:	e030      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d025      	beq.n	80028fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028b6:	e022      	b.n	80028fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028c0:	d11f      	bne.n	8002902 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028c6:	e01c      	b.n	8002902 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d903      	bls.n	80028d6 <DMA_CheckFifoParam+0xb6>
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	2b03      	cmp	r3, #3
 80028d2:	d003      	beq.n	80028dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028d4:	e018      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	73fb      	strb	r3, [r7, #15]
      break;
 80028da:	e015      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00e      	beq.n	8002906 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	73fb      	strb	r3, [r7, #15]
      break;
 80028ec:	e00b      	b.n	8002906 <DMA_CheckFifoParam+0xe6>
      break;
 80028ee:	bf00      	nop
 80028f0:	e00a      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;
 80028f2:	bf00      	nop
 80028f4:	e008      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;
 80028f6:	bf00      	nop
 80028f8:	e006      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;
 80028fa:	bf00      	nop
 80028fc:	e004      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;
 80028fe:	bf00      	nop
 8002900:	e002      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;   
 8002902:	bf00      	nop
 8002904:	e000      	b.n	8002908 <DMA_CheckFifoParam+0xe8>
      break;
 8002906:	bf00      	nop
    }
  } 
  
  return status; 
 8002908:	7bfb      	ldrb	r3, [r7, #15]
}
 800290a:	4618      	mov	r0, r3
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
 8002932:	e159      	b.n	8002be8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002934:	2201      	movs	r2, #1
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	429a      	cmp	r2, r3
 800294e:	f040 8148 	bne.w	8002be2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	2b01      	cmp	r3, #1
 800295c:	d005      	beq.n	800296a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002966:	2b02      	cmp	r3, #2
 8002968:	d130      	bne.n	80029cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	2203      	movs	r2, #3
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	4013      	ands	r3, r2
 8002980:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	69ba      	ldr	r2, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a0:	2201      	movs	r2, #1
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	f003 0201 	and.w	r2, r3, #1
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	69ba      	ldr	r2, [r7, #24]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f003 0303 	and.w	r3, r3, #3
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	d017      	beq.n	8002a08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	2203      	movs	r2, #3
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4013      	ands	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	fa02 f303 	lsl.w	r3, r2, r3
 80029fc:	69ba      	ldr	r2, [r7, #24]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d123      	bne.n	8002a5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	08da      	lsrs	r2, r3, #3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3208      	adds	r2, #8
 8002a1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	08da      	lsrs	r2, r3, #3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	3208      	adds	r2, #8
 8002a56:	69b9      	ldr	r1, [r7, #24]
 8002a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	2203      	movs	r2, #3
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f003 0203 	and.w	r2, r3, #3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 80a2 	beq.w	8002be2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60fb      	str	r3, [r7, #12]
 8002aa2:	4b57      	ldr	r3, [pc, #348]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	4a56      	ldr	r2, [pc, #344]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002aa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aac:	6453      	str	r3, [r2, #68]	; 0x44
 8002aae:	4b54      	ldr	r3, [pc, #336]	; (8002c00 <HAL_GPIO_Init+0x2e8>)
 8002ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab6:	60fb      	str	r3, [r7, #12]
 8002ab8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002aba:	4a52      	ldr	r2, [pc, #328]	; (8002c04 <HAL_GPIO_Init+0x2ec>)
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac8:	69fb      	ldr	r3, [r7, #28]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a49      	ldr	r2, [pc, #292]	; (8002c08 <HAL_GPIO_Init+0x2f0>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d019      	beq.n	8002b1a <HAL_GPIO_Init+0x202>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a48      	ldr	r2, [pc, #288]	; (8002c0c <HAL_GPIO_Init+0x2f4>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d013      	beq.n	8002b16 <HAL_GPIO_Init+0x1fe>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a47      	ldr	r2, [pc, #284]	; (8002c10 <HAL_GPIO_Init+0x2f8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d00d      	beq.n	8002b12 <HAL_GPIO_Init+0x1fa>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a46      	ldr	r2, [pc, #280]	; (8002c14 <HAL_GPIO_Init+0x2fc>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d007      	beq.n	8002b0e <HAL_GPIO_Init+0x1f6>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a45      	ldr	r2, [pc, #276]	; (8002c18 <HAL_GPIO_Init+0x300>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d101      	bne.n	8002b0a <HAL_GPIO_Init+0x1f2>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e008      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0a:	2307      	movs	r3, #7
 8002b0c:	e006      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e004      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b12:	2302      	movs	r3, #2
 8002b14:	e002      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <HAL_GPIO_Init+0x204>
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	69fa      	ldr	r2, [r7, #28]
 8002b1e:	f002 0203 	and.w	r2, r2, #3
 8002b22:	0092      	lsls	r2, r2, #2
 8002b24:	4093      	lsls	r3, r2
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b2c:	4935      	ldr	r1, [pc, #212]	; (8002c04 <HAL_GPIO_Init+0x2ec>)
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	089b      	lsrs	r3, r3, #2
 8002b32:	3302      	adds	r3, #2
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b3a:	4b38      	ldr	r3, [pc, #224]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	4013      	ands	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d003      	beq.n	8002b5e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b5e:	4a2f      	ldr	r2, [pc, #188]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b64:	4b2d      	ldr	r3, [pc, #180]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b88:	4a24      	ldr	r2, [pc, #144]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b8e:	4b23      	ldr	r3, [pc, #140]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bb2:	4a1a      	ldr	r2, [pc, #104]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bb4:	69bb      	ldr	r3, [r7, #24]
 8002bb6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bb8:	4b18      	ldr	r3, [pc, #96]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bdc:	4a0f      	ldr	r2, [pc, #60]	; (8002c1c <HAL_GPIO_Init+0x304>)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	3301      	adds	r3, #1
 8002be6:	61fb      	str	r3, [r7, #28]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	2b0f      	cmp	r3, #15
 8002bec:	f67f aea2 	bls.w	8002934 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	bf00      	nop
 8002bf4:	3724      	adds	r7, #36	; 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	40013800 	.word	0x40013800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	40020400 	.word	0x40020400
 8002c10:	40020800 	.word	0x40020800
 8002c14:	40020c00 	.word	0x40020c00
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40013c00 	.word	0x40013c00

08002c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	460b      	mov	r3, r1
 8002c2a:	807b      	strh	r3, [r7, #2]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c30:	787b      	ldrb	r3, [r7, #1]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c3c:	e003      	b.n	8002c46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c3e:	887b      	ldrh	r3, [r7, #2]
 8002c40:	041a      	lsls	r2, r3, #16
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	619a      	str	r2, [r3, #24]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e267      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d075      	beq.n	8002d5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c72:	4b88      	ldr	r3, [pc, #544]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	d00c      	beq.n	8002c98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c7e:	4b85      	ldr	r3, [pc, #532]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d112      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c8a:	4b82      	ldr	r3, [pc, #520]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c96:	d10b      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c98:	4b7e      	ldr	r3, [pc, #504]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d05b      	beq.n	8002d5c <HAL_RCC_OscConfig+0x108>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d157      	bne.n	8002d5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e242      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cb8:	d106      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x74>
 8002cba:	4b76      	ldr	r3, [pc, #472]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a75      	ldr	r2, [pc, #468]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	e01d      	b.n	8002d04 <HAL_RCC_OscConfig+0xb0>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cd0:	d10c      	bne.n	8002cec <HAL_RCC_OscConfig+0x98>
 8002cd2:	4b70      	ldr	r3, [pc, #448]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a6f      	ldr	r2, [pc, #444]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	4b6d      	ldr	r3, [pc, #436]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a6c      	ldr	r2, [pc, #432]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	e00b      	b.n	8002d04 <HAL_RCC_OscConfig+0xb0>
 8002cec:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a68      	ldr	r2, [pc, #416]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cf6:	6013      	str	r3, [r2, #0]
 8002cf8:	4b66      	ldr	r3, [pc, #408]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a65      	ldr	r2, [pc, #404]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002cfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d013      	beq.n	8002d34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d0c:	f7ff f8c0 	bl	8001e90 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d14:	f7ff f8bc 	bl	8001e90 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b64      	cmp	r3, #100	; 0x64
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e207      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d26:	4b5b      	ldr	r3, [pc, #364]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0xc0>
 8002d32:	e014      	b.n	8002d5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7ff f8ac 	bl	8001e90 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7ff f8a8 	bl	8001e90 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	; 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e1f3      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4e:	4b51      	ldr	r3, [pc, #324]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0xe8>
 8002d5a:	e000      	b.n	8002d5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d063      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00b      	beq.n	8002d8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d76:	4b47      	ldr	r3, [pc, #284]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d7e:	2b08      	cmp	r3, #8
 8002d80:	d11c      	bne.n	8002dbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d82:	4b44      	ldr	r3, [pc, #272]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d116      	bne.n	8002dbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8e:	4b41      	ldr	r3, [pc, #260]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d005      	beq.n	8002da6 <HAL_RCC_OscConfig+0x152>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d001      	beq.n	8002da6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e1c7      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da6:	4b3b      	ldr	r3, [pc, #236]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	4937      	ldr	r1, [pc, #220]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dba:	e03a      	b.n	8002e32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d020      	beq.n	8002e06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dc4:	4b34      	ldr	r3, [pc, #208]	; (8002e98 <HAL_RCC_OscConfig+0x244>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dca:	f7ff f861 	bl	8001e90 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dd2:	f7ff f85d 	bl	8001e90 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e1a8      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de4:	4b2b      	ldr	r3, [pc, #172]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df0:	4b28      	ldr	r3, [pc, #160]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	4925      	ldr	r1, [pc, #148]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e00:	4313      	orrs	r3, r2
 8002e02:	600b      	str	r3, [r1, #0]
 8002e04:	e015      	b.n	8002e32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e06:	4b24      	ldr	r3, [pc, #144]	; (8002e98 <HAL_RCC_OscConfig+0x244>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7ff f840 	bl	8001e90 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e14:	f7ff f83c 	bl	8001e90 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e187      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e26:	4b1b      	ldr	r3, [pc, #108]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0302 	and.w	r3, r3, #2
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f0      	bne.n	8002e14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0308 	and.w	r3, r3, #8
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d036      	beq.n	8002eac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d016      	beq.n	8002e74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e46:	4b15      	ldr	r3, [pc, #84]	; (8002e9c <HAL_RCC_OscConfig+0x248>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7ff f820 	bl	8001e90 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e52:	e008      	b.n	8002e66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e54:	f7ff f81c 	bl	8001e90 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e167      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e66:	4b0b      	ldr	r3, [pc, #44]	; (8002e94 <HAL_RCC_OscConfig+0x240>)
 8002e68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0f0      	beq.n	8002e54 <HAL_RCC_OscConfig+0x200>
 8002e72:	e01b      	b.n	8002eac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e74:	4b09      	ldr	r3, [pc, #36]	; (8002e9c <HAL_RCC_OscConfig+0x248>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7a:	f7ff f809 	bl	8001e90 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e80:	e00e      	b.n	8002ea0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e82:	f7ff f805 	bl	8001e90 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d907      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e150      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
 8002e94:	40023800 	.word	0x40023800
 8002e98:	42470000 	.word	0x42470000
 8002e9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea0:	4b88      	ldr	r3, [pc, #544]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ea2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1ea      	bne.n	8002e82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8097 	beq.w	8002fe8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ebe:	4b81      	ldr	r3, [pc, #516]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10f      	bne.n	8002eea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60bb      	str	r3, [r7, #8]
 8002ece:	4b7d      	ldr	r3, [pc, #500]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	4a7c      	ldr	r2, [pc, #496]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eda:	4b7a      	ldr	r3, [pc, #488]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b77      	ldr	r3, [pc, #476]	; (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d118      	bne.n	8002f28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef6:	4b74      	ldr	r3, [pc, #464]	; (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a73      	ldr	r2, [pc, #460]	; (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f02:	f7fe ffc5 	bl	8001e90 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0a:	f7fe ffc1 	bl	8001e90 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e10c      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	4b6a      	ldr	r3, [pc, #424]	; (80030c8 <HAL_RCC_OscConfig+0x474>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d106      	bne.n	8002f3e <HAL_RCC_OscConfig+0x2ea>
 8002f30:	4b64      	ldr	r3, [pc, #400]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f34:	4a63      	ldr	r2, [pc, #396]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f3c:	e01c      	b.n	8002f78 <HAL_RCC_OscConfig+0x324>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b05      	cmp	r3, #5
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCC_OscConfig+0x30c>
 8002f46:	4b5f      	ldr	r3, [pc, #380]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4a:	4a5e      	ldr	r2, [pc, #376]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	6713      	str	r3, [r2, #112]	; 0x70
 8002f52:	4b5c      	ldr	r3, [pc, #368]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f56:	4a5b      	ldr	r2, [pc, #364]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f58:	f043 0301 	orr.w	r3, r3, #1
 8002f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5e:	e00b      	b.n	8002f78 <HAL_RCC_OscConfig+0x324>
 8002f60:	4b58      	ldr	r3, [pc, #352]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f64:	4a57      	ldr	r2, [pc, #348]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f66:	f023 0301 	bic.w	r3, r3, #1
 8002f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f6c:	4b55      	ldr	r3, [pc, #340]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f70:	4a54      	ldr	r2, [pc, #336]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002f72:	f023 0304 	bic.w	r3, r3, #4
 8002f76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d015      	beq.n	8002fac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f80:	f7fe ff86 	bl	8001e90 <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f86:	e00a      	b.n	8002f9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f88:	f7fe ff82 	bl	8001e90 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e0cb      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f9e:	4b49      	ldr	r3, [pc, #292]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0ee      	beq.n	8002f88 <HAL_RCC_OscConfig+0x334>
 8002faa:	e014      	b.n	8002fd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fac:	f7fe ff70 	bl	8001e90 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb4:	f7fe ff6c 	bl	8001e90 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e0b5      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fca:	4b3e      	ldr	r3, [pc, #248]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1ee      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fd6:	7dfb      	ldrb	r3, [r7, #23]
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d105      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fdc:	4b39      	ldr	r3, [pc, #228]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	4a38      	ldr	r2, [pc, #224]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fe6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80a1 	beq.w	8003134 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ff2:	4b34      	ldr	r3, [pc, #208]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f003 030c 	and.w	r3, r3, #12
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d05c      	beq.n	80030b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d141      	bne.n	800308a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003006:	4b31      	ldr	r3, [pc, #196]	; (80030cc <HAL_RCC_OscConfig+0x478>)
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300c:	f7fe ff40 	bl	8001e90 <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003014:	f7fe ff3c 	bl	8001e90 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e087      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003026:	4b27      	ldr	r3, [pc, #156]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69da      	ldr	r2, [r3, #28]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	019b      	lsls	r3, r3, #6
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003048:	085b      	lsrs	r3, r3, #1
 800304a:	3b01      	subs	r3, #1
 800304c:	041b      	lsls	r3, r3, #16
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	061b      	lsls	r3, r3, #24
 8003056:	491b      	ldr	r1, [pc, #108]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800305c:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <HAL_RCC_OscConfig+0x478>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003062:	f7fe ff15 	bl	8001e90 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800306a:	f7fe ff11 	bl	8001e90 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e05c      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307c:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x416>
 8003088:	e054      	b.n	8003134 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_RCC_OscConfig+0x478>)
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fe fefe 	bl	8001e90 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003098:	f7fe fefa 	bl	8001e90 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e045      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <HAL_RCC_OscConfig+0x470>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x444>
 80030b6:	e03d      	b.n	8003134 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e038      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40007000 	.word	0x40007000
 80030cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030d0:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_RCC_OscConfig+0x4ec>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d028      	beq.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d121      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d11a      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003100:	4013      	ands	r3, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003108:	4293      	cmp	r3, r2
 800310a:	d111      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003116:	085b      	lsrs	r3, r3, #1
 8003118:	3b01      	subs	r3, #1
 800311a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800311c:	429a      	cmp	r2, r3
 800311e:	d107      	bne.n	8003130 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800312c:	429a      	cmp	r2, r3
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40023800 	.word	0x40023800

08003144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d101      	bne.n	8003158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e0cc      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003158:	4b68      	ldr	r3, [pc, #416]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	429a      	cmp	r2, r3
 8003164:	d90c      	bls.n	8003180 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003166:	4b65      	ldr	r3, [pc, #404]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003168:	683a      	ldr	r2, [r7, #0]
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800316e:	4b63      	ldr	r3, [pc, #396]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	683a      	ldr	r2, [r7, #0]
 8003178:	429a      	cmp	r2, r3
 800317a:	d001      	beq.n	8003180 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0b8      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d020      	beq.n	80031ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0304 	and.w	r3, r3, #4
 8003194:	2b00      	cmp	r3, #0
 8003196:	d005      	beq.n	80031a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003198:	4b59      	ldr	r3, [pc, #356]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	4a58      	ldr	r2, [pc, #352]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0308 	and.w	r3, r3, #8
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031b0:	4b53      	ldr	r3, [pc, #332]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	4a52      	ldr	r2, [pc, #328]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031bc:	4b50      	ldr	r3, [pc, #320]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	494d      	ldr	r1, [pc, #308]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d044      	beq.n	8003264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e2:	4b47      	ldr	r3, [pc, #284]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d119      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e07f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d003      	beq.n	8003202 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031fe:	2b03      	cmp	r3, #3
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003202:	4b3f      	ldr	r3, [pc, #252]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e06f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003212:	4b3b      	ldr	r3, [pc, #236]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0302 	and.w	r3, r3, #2
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e067      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003222:	4b37      	ldr	r3, [pc, #220]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f023 0203 	bic.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4934      	ldr	r1, [pc, #208]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	4313      	orrs	r3, r2
 8003232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003234:	f7fe fe2c 	bl	8001e90 <HAL_GetTick>
 8003238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	e00a      	b.n	8003252 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323c:	f7fe fe28 	bl	8001e90 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	f241 3288 	movw	r2, #5000	; 0x1388
 800324a:	4293      	cmp	r3, r2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e04f      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	4b2b      	ldr	r3, [pc, #172]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 020c 	and.w	r2, r3, #12
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	429a      	cmp	r2, r3
 8003262:	d1eb      	bne.n	800323c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003264:	4b25      	ldr	r3, [pc, #148]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0307 	and.w	r3, r3, #7
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	429a      	cmp	r2, r3
 8003270:	d20c      	bcs.n	800328c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003272:	4b22      	ldr	r3, [pc, #136]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800327a:	4b20      	ldr	r3, [pc, #128]	; (80032fc <HAL_RCC_ClockConfig+0x1b8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d001      	beq.n	800328c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e032      	b.n	80032f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003298:	4b19      	ldr	r3, [pc, #100]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	4916      	ldr	r1, [pc, #88]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0308 	and.w	r3, r3, #8
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d009      	beq.n	80032ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032b6:	4b12      	ldr	r3, [pc, #72]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	490e      	ldr	r1, [pc, #56]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032ca:	f000 f821 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80032ce:	4602      	mov	r2, r0
 80032d0:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	091b      	lsrs	r3, r3, #4
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	490a      	ldr	r1, [pc, #40]	; (8003304 <HAL_RCC_ClockConfig+0x1c0>)
 80032dc:	5ccb      	ldrb	r3, [r1, r3]
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	4a09      	ldr	r2, [pc, #36]	; (8003308 <HAL_RCC_ClockConfig+0x1c4>)
 80032e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032e6:	4b09      	ldr	r3, [pc, #36]	; (800330c <HAL_RCC_ClockConfig+0x1c8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7fe fd8c 	bl	8001e08 <HAL_InitTick>

  return HAL_OK;
 80032f0:	2300      	movs	r3, #0
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	40023c00 	.word	0x40023c00
 8003300:	40023800 	.word	0x40023800
 8003304:	0800a0cc 	.word	0x0800a0cc
 8003308:	20000004 	.word	0x20000004
 800330c:	20000008 	.word	0x20000008

08003310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003314:	b090      	sub	sp, #64	; 0x40
 8003316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	637b      	str	r3, [r7, #52]	; 0x34
 800331c:	2300      	movs	r3, #0
 800331e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003320:	2300      	movs	r3, #0
 8003322:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003328:	4b59      	ldr	r3, [pc, #356]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 030c 	and.w	r3, r3, #12
 8003330:	2b08      	cmp	r3, #8
 8003332:	d00d      	beq.n	8003350 <HAL_RCC_GetSysClockFreq+0x40>
 8003334:	2b08      	cmp	r3, #8
 8003336:	f200 80a1 	bhi.w	800347c <HAL_RCC_GetSysClockFreq+0x16c>
 800333a:	2b00      	cmp	r3, #0
 800333c:	d002      	beq.n	8003344 <HAL_RCC_GetSysClockFreq+0x34>
 800333e:	2b04      	cmp	r3, #4
 8003340:	d003      	beq.n	800334a <HAL_RCC_GetSysClockFreq+0x3a>
 8003342:	e09b      	b.n	800347c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003344:	4b53      	ldr	r3, [pc, #332]	; (8003494 <HAL_RCC_GetSysClockFreq+0x184>)
 8003346:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003348:	e09b      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800334a:	4b53      	ldr	r3, [pc, #332]	; (8003498 <HAL_RCC_GetSysClockFreq+0x188>)
 800334c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800334e:	e098      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003350:	4b4f      	ldr	r3, [pc, #316]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003358:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800335a:	4b4d      	ldr	r3, [pc, #308]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d028      	beq.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003366:	4b4a      	ldr	r3, [pc, #296]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	099b      	lsrs	r3, r3, #6
 800336c:	2200      	movs	r2, #0
 800336e:	623b      	str	r3, [r7, #32]
 8003370:	627a      	str	r2, [r7, #36]	; 0x24
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003378:	2100      	movs	r1, #0
 800337a:	4b47      	ldr	r3, [pc, #284]	; (8003498 <HAL_RCC_GetSysClockFreq+0x188>)
 800337c:	fb03 f201 	mul.w	r2, r3, r1
 8003380:	2300      	movs	r3, #0
 8003382:	fb00 f303 	mul.w	r3, r0, r3
 8003386:	4413      	add	r3, r2
 8003388:	4a43      	ldr	r2, [pc, #268]	; (8003498 <HAL_RCC_GetSysClockFreq+0x188>)
 800338a:	fba0 1202 	umull	r1, r2, r0, r2
 800338e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003390:	460a      	mov	r2, r1
 8003392:	62ba      	str	r2, [r7, #40]	; 0x28
 8003394:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003396:	4413      	add	r3, r2
 8003398:	62fb      	str	r3, [r7, #44]	; 0x2c
 800339a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800339c:	2200      	movs	r2, #0
 800339e:	61bb      	str	r3, [r7, #24]
 80033a0:	61fa      	str	r2, [r7, #28]
 80033a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80033aa:	f7fd fc75 	bl	8000c98 <__aeabi_uldivmod>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	4613      	mov	r3, r2
 80033b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033b6:	e053      	b.n	8003460 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033b8:	4b35      	ldr	r3, [pc, #212]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	099b      	lsrs	r3, r3, #6
 80033be:	2200      	movs	r2, #0
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	617a      	str	r2, [r7, #20]
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033ca:	f04f 0b00 	mov.w	fp, #0
 80033ce:	4652      	mov	r2, sl
 80033d0:	465b      	mov	r3, fp
 80033d2:	f04f 0000 	mov.w	r0, #0
 80033d6:	f04f 0100 	mov.w	r1, #0
 80033da:	0159      	lsls	r1, r3, #5
 80033dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033e0:	0150      	lsls	r0, r2, #5
 80033e2:	4602      	mov	r2, r0
 80033e4:	460b      	mov	r3, r1
 80033e6:	ebb2 080a 	subs.w	r8, r2, sl
 80033ea:	eb63 090b 	sbc.w	r9, r3, fp
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003402:	ebb2 0408 	subs.w	r4, r2, r8
 8003406:	eb63 0509 	sbc.w	r5, r3, r9
 800340a:	f04f 0200 	mov.w	r2, #0
 800340e:	f04f 0300 	mov.w	r3, #0
 8003412:	00eb      	lsls	r3, r5, #3
 8003414:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003418:	00e2      	lsls	r2, r4, #3
 800341a:	4614      	mov	r4, r2
 800341c:	461d      	mov	r5, r3
 800341e:	eb14 030a 	adds.w	r3, r4, sl
 8003422:	603b      	str	r3, [r7, #0]
 8003424:	eb45 030b 	adc.w	r3, r5, fp
 8003428:	607b      	str	r3, [r7, #4]
 800342a:	f04f 0200 	mov.w	r2, #0
 800342e:	f04f 0300 	mov.w	r3, #0
 8003432:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003436:	4629      	mov	r1, r5
 8003438:	028b      	lsls	r3, r1, #10
 800343a:	4621      	mov	r1, r4
 800343c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003440:	4621      	mov	r1, r4
 8003442:	028a      	lsls	r2, r1, #10
 8003444:	4610      	mov	r0, r2
 8003446:	4619      	mov	r1, r3
 8003448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800344a:	2200      	movs	r2, #0
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	60fa      	str	r2, [r7, #12]
 8003450:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003454:	f7fd fc20 	bl	8000c98 <__aeabi_uldivmod>
 8003458:	4602      	mov	r2, r0
 800345a:	460b      	mov	r3, r1
 800345c:	4613      	mov	r3, r2
 800345e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003460:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <HAL_RCC_GetSysClockFreq+0x180>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	0c1b      	lsrs	r3, r3, #16
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	3301      	adds	r3, #1
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003470:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003474:	fbb2 f3f3 	udiv	r3, r2, r3
 8003478:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800347a:	e002      	b.n	8003482 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800347c:	4b05      	ldr	r3, [pc, #20]	; (8003494 <HAL_RCC_GetSysClockFreq+0x184>)
 800347e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003484:	4618      	mov	r0, r3
 8003486:	3740      	adds	r7, #64	; 0x40
 8003488:	46bd      	mov	sp, r7
 800348a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800
 8003494:	00f42400 	.word	0x00f42400
 8003498:	017d7840 	.word	0x017d7840

0800349c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034a0:	4b03      	ldr	r3, [pc, #12]	; (80034b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80034a2:	681b      	ldr	r3, [r3, #0]
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	20000004 	.word	0x20000004

080034b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034b8:	f7ff fff0 	bl	800349c <HAL_RCC_GetHCLKFreq>
 80034bc:	4602      	mov	r2, r0
 80034be:	4b05      	ldr	r3, [pc, #20]	; (80034d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	0a9b      	lsrs	r3, r3, #10
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	4903      	ldr	r1, [pc, #12]	; (80034d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ca:	5ccb      	ldrb	r3, [r1, r3]
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40023800 	.word	0x40023800
 80034d8:	0800a0dc 	.word	0x0800a0dc

080034dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034e0:	f7ff ffdc 	bl	800349c <HAL_RCC_GetHCLKFreq>
 80034e4:	4602      	mov	r2, r0
 80034e6:	4b05      	ldr	r3, [pc, #20]	; (80034fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	0b5b      	lsrs	r3, r3, #13
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	4903      	ldr	r1, [pc, #12]	; (8003500 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034f2:	5ccb      	ldrb	r3, [r1, r3]
 80034f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40023800 	.word	0x40023800
 8003500:	0800a0dc 	.word	0x0800a0dc

08003504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e041      	b.n	800359a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d106      	bne.n	8003530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7fe f96c 	bl	8001808 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2202      	movs	r2, #2
 8003534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3304      	adds	r3, #4
 8003540:	4619      	mov	r1, r3
 8003542:	4610      	mov	r0, r2
 8003544:	f000 fd70 	bl	8004028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2201      	movs	r2, #1
 800358c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d001      	beq.n	80035bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e044      	b.n	8003646 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2202      	movs	r2, #2
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	68da      	ldr	r2, [r3, #12]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f042 0201 	orr.w	r2, r2, #1
 80035d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a1e      	ldr	r2, [pc, #120]	; (8003654 <HAL_TIM_Base_Start_IT+0xb0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d018      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x6c>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e6:	d013      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x6c>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a1a      	ldr	r2, [pc, #104]	; (8003658 <HAL_TIM_Base_Start_IT+0xb4>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d00e      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x6c>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a19      	ldr	r2, [pc, #100]	; (800365c <HAL_TIM_Base_Start_IT+0xb8>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d009      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x6c>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a17      	ldr	r2, [pc, #92]	; (8003660 <HAL_TIM_Base_Start_IT+0xbc>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d004      	beq.n	8003610 <HAL_TIM_Base_Start_IT+0x6c>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a16      	ldr	r2, [pc, #88]	; (8003664 <HAL_TIM_Base_Start_IT+0xc0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d111      	bne.n	8003634 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2b06      	cmp	r3, #6
 8003620:	d010      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 0201 	orr.w	r2, r2, #1
 8003630:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003632:	e007      	b.n	8003644 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f042 0201 	orr.w	r2, r2, #1
 8003642:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3714      	adds	r7, #20
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	40010000 	.word	0x40010000
 8003658:	40000400 	.word	0x40000400
 800365c:	40000800 	.word	0x40000800
 8003660:	40000c00 	.word	0x40000c00
 8003664:	40014000 	.word	0x40014000

08003668 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e041      	b.n	80036fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d106      	bne.n	8003694 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 f839 	bl	8003706 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3304      	adds	r3, #4
 80036a4:	4619      	mov	r1, r3
 80036a6:	4610      	mov	r0, r2
 80036a8:	f000 fcbe 	bl	8004028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr
	...

0800371c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d109      	bne.n	8003740 <HAL_TIM_PWM_Start+0x24>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003732:	b2db      	uxtb	r3, r3
 8003734:	2b01      	cmp	r3, #1
 8003736:	bf14      	ite	ne
 8003738:	2301      	movne	r3, #1
 800373a:	2300      	moveq	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	e022      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b04      	cmp	r3, #4
 8003744:	d109      	bne.n	800375a <HAL_TIM_PWM_Start+0x3e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b01      	cmp	r3, #1
 8003750:	bf14      	ite	ne
 8003752:	2301      	movne	r3, #1
 8003754:	2300      	moveq	r3, #0
 8003756:	b2db      	uxtb	r3, r3
 8003758:	e015      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b08      	cmp	r3, #8
 800375e:	d109      	bne.n	8003774 <HAL_TIM_PWM_Start+0x58>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b01      	cmp	r3, #1
 800376a:	bf14      	ite	ne
 800376c:	2301      	movne	r3, #1
 800376e:	2300      	moveq	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	e008      	b.n	8003786 <HAL_TIM_PWM_Start+0x6a>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b01      	cmp	r3, #1
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e068      	b.n	8003860 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d104      	bne.n	800379e <HAL_TIM_PWM_Start+0x82>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2202      	movs	r2, #2
 8003798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800379c:	e013      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d104      	bne.n	80037ae <HAL_TIM_PWM_Start+0x92>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037ac:	e00b      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	2b08      	cmp	r3, #8
 80037b2:	d104      	bne.n	80037be <HAL_TIM_PWM_Start+0xa2>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2202      	movs	r2, #2
 80037b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037bc:	e003      	b.n	80037c6 <HAL_TIM_PWM_Start+0xaa>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2202      	movs	r2, #2
 80037c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2201      	movs	r2, #1
 80037cc:	6839      	ldr	r1, [r7, #0]
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fedc 	bl	800458c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a23      	ldr	r2, [pc, #140]	; (8003868 <HAL_TIM_PWM_Start+0x14c>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d107      	bne.n	80037ee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80037ec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a1d      	ldr	r2, [pc, #116]	; (8003868 <HAL_TIM_PWM_Start+0x14c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d018      	beq.n	800382a <HAL_TIM_PWM_Start+0x10e>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003800:	d013      	beq.n	800382a <HAL_TIM_PWM_Start+0x10e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a19      	ldr	r2, [pc, #100]	; (800386c <HAL_TIM_PWM_Start+0x150>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00e      	beq.n	800382a <HAL_TIM_PWM_Start+0x10e>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a17      	ldr	r2, [pc, #92]	; (8003870 <HAL_TIM_PWM_Start+0x154>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d009      	beq.n	800382a <HAL_TIM_PWM_Start+0x10e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a16      	ldr	r2, [pc, #88]	; (8003874 <HAL_TIM_PWM_Start+0x158>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d004      	beq.n	800382a <HAL_TIM_PWM_Start+0x10e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a14      	ldr	r2, [pc, #80]	; (8003878 <HAL_TIM_PWM_Start+0x15c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d111      	bne.n	800384e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2b06      	cmp	r3, #6
 800383a:	d010      	beq.n	800385e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0201 	orr.w	r2, r2, #1
 800384a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800384c:	e007      	b.n	800385e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f042 0201 	orr.w	r2, r2, #1
 800385c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40010000 	.word	0x40010000
 800386c:	40000400 	.word	0x40000400
 8003870:	40000800 	.word	0x40000800
 8003874:	40000c00 	.word	0x40000c00
 8003878:	40014000 	.word	0x40014000

0800387c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d101      	bne.n	8003890 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e097      	b.n	80039c0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d106      	bne.n	80038aa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f7fd ffed 	bl	8001884 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2202      	movs	r2, #2
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038c0:	f023 0307 	bic.w	r3, r3, #7
 80038c4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3304      	adds	r3, #4
 80038ce:	4619      	mov	r1, r3
 80038d0:	4610      	mov	r0, r2
 80038d2:	f000 fba9 	bl	8004028 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	689b      	ldr	r3, [r3, #8]
 80038dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	4313      	orrs	r3, r2
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	4313      	orrs	r3, r2
 8003914:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800391c:	f023 030c 	bic.w	r3, r3, #12
 8003920:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003928:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800392c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	68da      	ldr	r2, [r3, #12]
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	4313      	orrs	r3, r2
 800393a:	693a      	ldr	r2, [r7, #16]
 800393c:	4313      	orrs	r3, r2
 800393e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	011a      	lsls	r2, r3, #4
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	031b      	lsls	r3, r3, #12
 800394c:	4313      	orrs	r3, r2
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800395a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003962:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	011b      	lsls	r3, r3, #4
 800396e:	4313      	orrs	r3, r2
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	4313      	orrs	r3, r2
 8003974:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039d8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80039e0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039e8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80039f0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d110      	bne.n	8003a1a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80039f8:	7bfb      	ldrb	r3, [r7, #15]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d102      	bne.n	8003a04 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80039fe:	7b7b      	ldrb	r3, [r7, #13]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d001      	beq.n	8003a08 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e069      	b.n	8003adc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a18:	e031      	b.n	8003a7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d110      	bne.n	8003a42 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a20:	7bbb      	ldrb	r3, [r7, #14]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d102      	bne.n	8003a2c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a26:	7b3b      	ldrb	r3, [r7, #12]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d001      	beq.n	8003a30 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e055      	b.n	8003adc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a40:	e01d      	b.n	8003a7e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a42:	7bfb      	ldrb	r3, [r7, #15]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d108      	bne.n	8003a5a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a48:	7bbb      	ldrb	r3, [r7, #14]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d105      	bne.n	8003a5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003a4e:	7b7b      	ldrb	r3, [r7, #13]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d102      	bne.n	8003a5a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003a54:	7b3b      	ldrb	r3, [r7, #12]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d001      	beq.n	8003a5e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e03e      	b.n	8003adc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2202      	movs	r2, #2
 8003a62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2202      	movs	r2, #2
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2202      	movs	r2, #2
 8003a7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <HAL_TIM_Encoder_Start+0xc4>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b04      	cmp	r3, #4
 8003a88:	d008      	beq.n	8003a9c <HAL_TIM_Encoder_Start+0xd4>
 8003a8a:	e00f      	b.n	8003aac <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2201      	movs	r2, #1
 8003a92:	2100      	movs	r1, #0
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 fd79 	bl	800458c <TIM_CCxChannelCmd>
      break;
 8003a9a:	e016      	b.n	8003aca <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	2104      	movs	r1, #4
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f000 fd71 	bl	800458c <TIM_CCxChannelCmd>
      break;
 8003aaa:	e00e      	b.n	8003aca <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fd69 	bl	800458c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	2104      	movs	r1, #4
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fd62 	bl	800458c <TIM_CCxChannelCmd>
      break;
 8003ac8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f042 0201 	orr.w	r2, r2, #1
 8003ad8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003ada:	2300      	movs	r3, #0
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d020      	beq.n	8003b48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d01b      	beq.n	8003b48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f06f 0202 	mvn.w	r2, #2
 8003b18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fa5b 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003b34:	e005      	b.n	8003b42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 fa4d 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 fa5e 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	f003 0304 	and.w	r3, r3, #4
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d020      	beq.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01b      	beq.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f06f 0204 	mvn.w	r2, #4
 8003b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 fa35 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003b80:	e005      	b.n	8003b8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 fa27 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fa38 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	f003 0308 	and.w	r3, r3, #8
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d020      	beq.n	8003be0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d01b      	beq.n	8003be0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0208 	mvn.w	r2, #8
 8003bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2204      	movs	r2, #4
 8003bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 fa0f 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003bcc:	e005      	b.n	8003bda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fa01 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 fa12 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d020      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f003 0310 	and.w	r3, r3, #16
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d01b      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f06f 0210 	mvn.w	r2, #16
 8003bfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2208      	movs	r2, #8
 8003c02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d003      	beq.n	8003c1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 f9e9 	bl	8003fea <HAL_TIM_IC_CaptureCallback>
 8003c18:	e005      	b.n	8003c26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 f9db 	bl	8003fd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	f000 f9ec 	bl	8003ffe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00c      	beq.n	8003c50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d007      	beq.n	8003c50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0201 	mvn.w	r2, #1
 8003c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fd fa20 	bl	8001090 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00c      	beq.n	8003c74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d007      	beq.n	8003c74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 fd7c 	bl	800476c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00c      	beq.n	8003c98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f9bd 	bl	8004012 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00c      	beq.n	8003cbc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f003 0320 	and.w	r3, r3, #32
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d007      	beq.n	8003cbc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f06f 0220 	mvn.w	r2, #32
 8003cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 fd4e 	bl	8004758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d101      	bne.n	8003ce2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cde:	2302      	movs	r3, #2
 8003ce0:	e0ae      	b.n	8003e40 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b0c      	cmp	r3, #12
 8003cee:	f200 809f 	bhi.w	8003e30 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003cf2:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf8:	08003d2d 	.word	0x08003d2d
 8003cfc:	08003e31 	.word	0x08003e31
 8003d00:	08003e31 	.word	0x08003e31
 8003d04:	08003e31 	.word	0x08003e31
 8003d08:	08003d6d 	.word	0x08003d6d
 8003d0c:	08003e31 	.word	0x08003e31
 8003d10:	08003e31 	.word	0x08003e31
 8003d14:	08003e31 	.word	0x08003e31
 8003d18:	08003daf 	.word	0x08003daf
 8003d1c:	08003e31 	.word	0x08003e31
 8003d20:	08003e31 	.word	0x08003e31
 8003d24:	08003e31 	.word	0x08003e31
 8003d28:	08003def 	.word	0x08003def
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68b9      	ldr	r1, [r7, #8]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f000 fa04 	bl	8004140 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0208 	orr.w	r2, r2, #8
 8003d46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 0204 	bic.w	r2, r2, #4
 8003d56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	6999      	ldr	r1, [r3, #24]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	691a      	ldr	r2, [r3, #16]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	619a      	str	r2, [r3, #24]
      break;
 8003d6a:	e064      	b.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68b9      	ldr	r1, [r7, #8]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fa4a 	bl	800420c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699a      	ldr	r2, [r3, #24]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	699a      	ldr	r2, [r3, #24]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6999      	ldr	r1, [r3, #24]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	021a      	lsls	r2, r3, #8
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	430a      	orrs	r2, r1
 8003daa:	619a      	str	r2, [r3, #24]
      break;
 8003dac:	e043      	b.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68b9      	ldr	r1, [r7, #8]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f000 fa95 	bl	80042e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0208 	orr.w	r2, r2, #8
 8003dc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	69da      	ldr	r2, [r3, #28]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f022 0204 	bic.w	r2, r2, #4
 8003dd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69d9      	ldr	r1, [r3, #28]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	61da      	str	r2, [r3, #28]
      break;
 8003dec:	e023      	b.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68b9      	ldr	r1, [r7, #8]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 fadf 	bl	80043b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	69da      	ldr	r2, [r3, #28]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	69da      	ldr	r2, [r3, #28]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	69d9      	ldr	r1, [r3, #28]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	021a      	lsls	r2, r3, #8
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	61da      	str	r2, [r3, #28]
      break;
 8003e2e:	e002      	b.n	8003e36 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	75fb      	strb	r3, [r7, #23]
      break;
 8003e34:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_TIM_ConfigClockSource+0x1c>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e0b4      	b.n	8003fce <HAL_TIM_ConfigClockSource+0x186>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68ba      	ldr	r2, [r7, #8]
 8003e92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9c:	d03e      	beq.n	8003f1c <HAL_TIM_ConfigClockSource+0xd4>
 8003e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ea2:	f200 8087 	bhi.w	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eaa:	f000 8086 	beq.w	8003fba <HAL_TIM_ConfigClockSource+0x172>
 8003eae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb2:	d87f      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb4:	2b70      	cmp	r3, #112	; 0x70
 8003eb6:	d01a      	beq.n	8003eee <HAL_TIM_ConfigClockSource+0xa6>
 8003eb8:	2b70      	cmp	r3, #112	; 0x70
 8003eba:	d87b      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b60      	cmp	r3, #96	; 0x60
 8003ebe:	d050      	beq.n	8003f62 <HAL_TIM_ConfigClockSource+0x11a>
 8003ec0:	2b60      	cmp	r3, #96	; 0x60
 8003ec2:	d877      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b50      	cmp	r3, #80	; 0x50
 8003ec6:	d03c      	beq.n	8003f42 <HAL_TIM_ConfigClockSource+0xfa>
 8003ec8:	2b50      	cmp	r3, #80	; 0x50
 8003eca:	d873      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b40      	cmp	r3, #64	; 0x40
 8003ece:	d058      	beq.n	8003f82 <HAL_TIM_ConfigClockSource+0x13a>
 8003ed0:	2b40      	cmp	r3, #64	; 0x40
 8003ed2:	d86f      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b30      	cmp	r3, #48	; 0x30
 8003ed6:	d064      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed8:	2b30      	cmp	r3, #48	; 0x30
 8003eda:	d86b      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003edc:	2b20      	cmp	r3, #32
 8003ede:	d060      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d867      	bhi.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d05c      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee8:	2b10      	cmp	r3, #16
 8003eea:	d05a      	beq.n	8003fa2 <HAL_TIM_ConfigClockSource+0x15a>
 8003eec:	e062      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003efe:	f000 fb25 	bl	800454c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	609a      	str	r2, [r3, #8]
      break;
 8003f1a:	e04f      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f2c:	f000 fb0e 	bl	800454c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f3e:	609a      	str	r2, [r3, #8]
      break;
 8003f40:	e03c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f4e:	461a      	mov	r2, r3
 8003f50:	f000 fa82 	bl	8004458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2150      	movs	r1, #80	; 0x50
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f000 fadb 	bl	8004516 <TIM_ITRx_SetConfig>
      break;
 8003f60:	e02c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f6e:	461a      	mov	r2, r3
 8003f70:	f000 faa1 	bl	80044b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2160      	movs	r1, #96	; 0x60
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 facb 	bl	8004516 <TIM_ITRx_SetConfig>
      break;
 8003f80:	e01c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f8e:	461a      	mov	r2, r3
 8003f90:	f000 fa62 	bl	8004458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2140      	movs	r1, #64	; 0x40
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 fabb 	bl	8004516 <TIM_ITRx_SetConfig>
      break;
 8003fa0:	e00c      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4619      	mov	r1, r3
 8003fac:	4610      	mov	r0, r2
 8003fae:	f000 fab2 	bl	8004516 <TIM_ITRx_SetConfig>
      break;
 8003fb2:	e003      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb8:	e000      	b.n	8003fbc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fde:	bf00      	nop
 8003fe0:	370c      	adds	r7, #12
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
	...

08004028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004028:	b480      	push	{r7}
 800402a:	b085      	sub	sp, #20
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a3a      	ldr	r2, [pc, #232]	; (8004124 <TIM_Base_SetConfig+0xfc>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d00f      	beq.n	8004060 <TIM_Base_SetConfig+0x38>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004046:	d00b      	beq.n	8004060 <TIM_Base_SetConfig+0x38>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a37      	ldr	r2, [pc, #220]	; (8004128 <TIM_Base_SetConfig+0x100>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d007      	beq.n	8004060 <TIM_Base_SetConfig+0x38>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a36      	ldr	r2, [pc, #216]	; (800412c <TIM_Base_SetConfig+0x104>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d003      	beq.n	8004060 <TIM_Base_SetConfig+0x38>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a35      	ldr	r2, [pc, #212]	; (8004130 <TIM_Base_SetConfig+0x108>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d108      	bne.n	8004072 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	4313      	orrs	r3, r2
 8004070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a2b      	ldr	r2, [pc, #172]	; (8004124 <TIM_Base_SetConfig+0xfc>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d01b      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004080:	d017      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a28      	ldr	r2, [pc, #160]	; (8004128 <TIM_Base_SetConfig+0x100>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d013      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a27      	ldr	r2, [pc, #156]	; (800412c <TIM_Base_SetConfig+0x104>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00f      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a26      	ldr	r2, [pc, #152]	; (8004130 <TIM_Base_SetConfig+0x108>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d00b      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a25      	ldr	r2, [pc, #148]	; (8004134 <TIM_Base_SetConfig+0x10c>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d007      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a24      	ldr	r2, [pc, #144]	; (8004138 <TIM_Base_SetConfig+0x110>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d003      	beq.n	80040b2 <TIM_Base_SetConfig+0x8a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a23      	ldr	r2, [pc, #140]	; (800413c <TIM_Base_SetConfig+0x114>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d108      	bne.n	80040c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68fa      	ldr	r2, [r7, #12]
 80040d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a0e      	ldr	r2, [pc, #56]	; (8004124 <TIM_Base_SetConfig+0xfc>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d103      	bne.n	80040f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	691a      	ldr	r2, [r3, #16]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	691b      	ldr	r3, [r3, #16]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b01      	cmp	r3, #1
 8004108:	d105      	bne.n	8004116 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	f023 0201 	bic.w	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	611a      	str	r2, [r3, #16]
  }
}
 8004116:	bf00      	nop
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	40010000 	.word	0x40010000
 8004128:	40000400 	.word	0x40000400
 800412c:	40000800 	.word	0x40000800
 8004130:	40000c00 	.word	0x40000c00
 8004134:	40014000 	.word	0x40014000
 8004138:	40014400 	.word	0x40014400
 800413c:	40014800 	.word	0x40014800

08004140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004140:	b480      	push	{r7}
 8004142:	b087      	sub	sp, #28
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	f023 0201 	bic.w	r2, r3, #1
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f023 0303 	bic.w	r3, r3, #3
 8004176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	4313      	orrs	r3, r2
 8004180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f023 0302 	bic.w	r3, r3, #2
 8004188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a1c      	ldr	r2, [pc, #112]	; (8004208 <TIM_OC1_SetConfig+0xc8>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d10c      	bne.n	80041b6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	f023 0308 	bic.w	r3, r3, #8
 80041a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	697a      	ldr	r2, [r7, #20]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f023 0304 	bic.w	r3, r3, #4
 80041b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a13      	ldr	r2, [pc, #76]	; (8004208 <TIM_OC1_SetConfig+0xc8>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d111      	bne.n	80041e2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4313      	orrs	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	693a      	ldr	r2, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	685a      	ldr	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	621a      	str	r2, [r3, #32]
}
 80041fc:	bf00      	nop
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr
 8004208:	40010000 	.word	0x40010000

0800420c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f023 0210 	bic.w	r2, r3, #16
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800423a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	021b      	lsls	r3, r3, #8
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	4313      	orrs	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	f023 0320 	bic.w	r3, r3, #32
 8004256:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a1e      	ldr	r2, [pc, #120]	; (80042e0 <TIM_OC2_SetConfig+0xd4>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d10d      	bne.n	8004288 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004272:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004286:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a15      	ldr	r2, [pc, #84]	; (80042e0 <TIM_OC2_SetConfig+0xd4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d113      	bne.n	80042b8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800429e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	699b      	ldr	r3, [r3, #24]
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	621a      	str	r2, [r3, #32]
}
 80042d2:	bf00      	nop
 80042d4:	371c      	adds	r7, #28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40010000 	.word	0x40010000

080042e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b087      	sub	sp, #28
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a1b      	ldr	r3, [r3, #32]
 80042f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f023 0303 	bic.w	r3, r3, #3
 800431a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	4313      	orrs	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800432c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	021b      	lsls	r3, r3, #8
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	4313      	orrs	r3, r2
 8004338:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a1d      	ldr	r2, [pc, #116]	; (80043b4 <TIM_OC3_SetConfig+0xd0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d10d      	bne.n	800435e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004348:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	021b      	lsls	r3, r3, #8
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800435c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a14      	ldr	r2, [pc, #80]	; (80043b4 <TIM_OC3_SetConfig+0xd0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d113      	bne.n	800438e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800436c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004374:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	4313      	orrs	r3, r2
 8004380:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4313      	orrs	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685a      	ldr	r2, [r3, #4]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	621a      	str	r2, [r3, #32]
}
 80043a8:	bf00      	nop
 80043aa:	371c      	adds	r7, #28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr
 80043b4:	40010000 	.word	0x40010000

080043b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a1b      	ldr	r3, [r3, #32]
 80043cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	021b      	lsls	r3, r3, #8
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004402:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	031b      	lsls	r3, r3, #12
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a10      	ldr	r2, [pc, #64]	; (8004454 <TIM_OC4_SetConfig+0x9c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d109      	bne.n	800442c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800441e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	019b      	lsls	r3, r3, #6
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	621a      	str	r2, [r3, #32]
}
 8004446:	bf00      	nop
 8004448:	371c      	adds	r7, #28
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr
 8004452:	bf00      	nop
 8004454:	40010000 	.word	0x40010000

08004458 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004458:	b480      	push	{r7}
 800445a:	b087      	sub	sp, #28
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	f023 0201 	bic.w	r2, r3, #1
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	011b      	lsls	r3, r3, #4
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	f023 030a 	bic.w	r3, r3, #10
 8004494:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4313      	orrs	r3, r2
 800449c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	621a      	str	r2, [r3, #32]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b087      	sub	sp, #28
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	f023 0210 	bic.w	r2, r3, #16
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	031b      	lsls	r3, r3, #12
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	4313      	orrs	r3, r2
 80044fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	621a      	str	r2, [r3, #32]
}
 800450a:	bf00      	nop
 800450c:	371c      	adds	r7, #28
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004516:	b480      	push	{r7}
 8004518:	b085      	sub	sp, #20
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
 800451e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800452c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800452e:	683a      	ldr	r2, [r7, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4313      	orrs	r3, r2
 8004534:	f043 0307 	orr.w	r3, r3, #7
 8004538:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	68fa      	ldr	r2, [r7, #12]
 800453e:	609a      	str	r2, [r3, #8]
}
 8004540:	bf00      	nop
 8004542:	3714      	adds	r7, #20
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr

0800454c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800454c:	b480      	push	{r7}
 800454e:	b087      	sub	sp, #28
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
 8004558:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004566:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	021a      	lsls	r2, r3, #8
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	431a      	orrs	r2, r3
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	4313      	orrs	r3, r2
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	4313      	orrs	r3, r2
 8004578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	609a      	str	r2, [r3, #8]
}
 8004580:	bf00      	nop
 8004582:	371c      	adds	r7, #28
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 031f 	and.w	r3, r3, #31
 800459e:	2201      	movs	r2, #1
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a1a      	ldr	r2, [r3, #32]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	43db      	mvns	r3, r3
 80045ae:	401a      	ands	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a1a      	ldr	r2, [r3, #32]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	f003 031f 	and.w	r3, r3, #31
 80045be:	6879      	ldr	r1, [r7, #4]
 80045c0:	fa01 f303 	lsl.w	r3, r1, r3
 80045c4:	431a      	orrs	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	621a      	str	r2, [r3, #32]
}
 80045ca:	bf00      	nop
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
	...

080045d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d101      	bne.n	80045f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045ec:	2302      	movs	r3, #2
 80045ee:	e050      	b.n	8004692 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a1c      	ldr	r2, [pc, #112]	; (80046a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d018      	beq.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800463c:	d013      	beq.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a18      	ldr	r2, [pc, #96]	; (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00e      	beq.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a16      	ldr	r2, [pc, #88]	; (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d009      	beq.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a15      	ldr	r2, [pc, #84]	; (80046ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d004      	beq.n	8004666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a13      	ldr	r2, [pc, #76]	; (80046b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d10c      	bne.n	8004680 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800466c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	4313      	orrs	r3, r2
 8004676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004690:	2300      	movs	r3, #0
}
 8004692:	4618      	mov	r0, r3
 8004694:	3714      	adds	r7, #20
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40000400 	.word	0x40000400
 80046a8:	40000800 	.word	0x40000800
 80046ac:	40000c00 	.word	0x40000c00
 80046b0:	40014000 	.word	0x40014000

080046b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80046cc:	2302      	movs	r3, #2
 80046ce:	e03d      	b.n	800474c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	4313      	orrs	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4313      	orrs	r3, r2
 800470e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e042      	b.n	8004818 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004798:	b2db      	uxtb	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d106      	bne.n	80047ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7fd f940 	bl	8001a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2224      	movs	r2, #36	; 0x24
 80047b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68da      	ldr	r2, [r3, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 fe21 	bl	800540c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695a      	ldr	r2, [r3, #20]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68da      	ldr	r2, [r3, #12]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2200      	movs	r2, #0
 80047fe:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2220      	movs	r2, #32
 8004804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3708      	adds	r7, #8
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	4613      	mov	r3, r2
 800482c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004834:	b2db      	uxtb	r3, r3
 8004836:	2b20      	cmp	r3, #32
 8004838:	d112      	bne.n	8004860 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d002      	beq.n	8004846 <HAL_UART_Receive_IT+0x26>
 8004840:	88fb      	ldrh	r3, [r7, #6]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e00b      	b.n	8004862 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004850:	88fb      	ldrh	r3, [r7, #6]
 8004852:	461a      	mov	r2, r3
 8004854:	68b9      	ldr	r1, [r7, #8]
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 fbd9 	bl	800500e <UART_Start_Receive_IT>
 800485c:	4603      	mov	r3, r0
 800485e:	e000      	b.n	8004862 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004860:	2302      	movs	r3, #2
  }
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08c      	sub	sp, #48	; 0x30
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004880:	b2db      	uxtb	r3, r3
 8004882:	2b20      	cmp	r3, #32
 8004884:	d156      	bne.n	8004934 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_UART_Transmit_DMA+0x26>
 800488c:	88fb      	ldrh	r3, [r7, #6]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e04f      	b.n	8004936 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	88fa      	ldrh	r2, [r7, #6]
 80048a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	88fa      	ldrh	r2, [r7, #6]
 80048a6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2221      	movs	r2, #33	; 0x21
 80048b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ba:	4a21      	ldr	r2, [pc, #132]	; (8004940 <HAL_UART_Transmit_DMA+0xd4>)
 80048bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c2:	4a20      	ldr	r2, [pc, #128]	; (8004944 <HAL_UART_Transmit_DMA+0xd8>)
 80048c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ca:	4a1f      	ldr	r2, [pc, #124]	; (8004948 <HAL_UART_Transmit_DMA+0xdc>)
 80048cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d2:	2200      	movs	r2, #0
 80048d4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80048d6:	f107 0308 	add.w	r3, r7, #8
 80048da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80048e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048e2:	6819      	ldr	r1, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	3304      	adds	r3, #4
 80048ea:	461a      	mov	r2, r3
 80048ec:	88fb      	ldrh	r3, [r7, #6]
 80048ee:	f7fd fcbf 	bl	8002270 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048fa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	3314      	adds	r3, #20
 8004902:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	e853 3f00 	ldrex	r3, [r3]
 800490a:	617b      	str	r3, [r7, #20]
   return(result);
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004912:	62bb      	str	r3, [r7, #40]	; 0x28
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	3314      	adds	r3, #20
 800491a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800491c:	627a      	str	r2, [r7, #36]	; 0x24
 800491e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004920:	6a39      	ldr	r1, [r7, #32]
 8004922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004924:	e841 2300 	strex	r3, r2, [r1]
 8004928:	61fb      	str	r3, [r7, #28]
   return(result);
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1e5      	bne.n	80048fc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004930:	2300      	movs	r3, #0
 8004932:	e000      	b.n	8004936 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004934:	2302      	movs	r3, #2
  }
}
 8004936:	4618      	mov	r0, r3
 8004938:	3730      	adds	r7, #48	; 0x30
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}
 800493e:	bf00      	nop
 8004940:	08004ec5 	.word	0x08004ec5
 8004944:	08004f5f 	.word	0x08004f5f
 8004948:	08004f7b 	.word	0x08004f7b

0800494c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b0ba      	sub	sp, #232	; 0xe8
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	695b      	ldr	r3, [r3, #20]
 800496e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004972:	2300      	movs	r3, #0
 8004974:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004978:	2300      	movs	r3, #0
 800497a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800497e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800498a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800498e:	2b00      	cmp	r3, #0
 8004990:	d10f      	bne.n	80049b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004996:	f003 0320 	and.w	r3, r3, #32
 800499a:	2b00      	cmp	r3, #0
 800499c:	d009      	beq.n	80049b2 <HAL_UART_IRQHandler+0x66>
 800499e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049a2:	f003 0320 	and.w	r3, r3, #32
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fc70 	bl	8005290 <UART_Receive_IT>
      return;
 80049b0:	e25b      	b.n	8004e6a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80049b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f000 80de 	beq.w	8004b78 <HAL_UART_IRQHandler+0x22c>
 80049bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80049c0:	f003 0301 	and.w	r3, r3, #1
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d106      	bne.n	80049d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80049c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 80d1 	beq.w	8004b78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00b      	beq.n	80049fa <HAL_UART_IRQHandler+0xae>
 80049e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d005      	beq.n	80049fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f2:	f043 0201 	orr.w	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049fe:	f003 0304 	and.w	r3, r3, #4
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00b      	beq.n	8004a1e <HAL_UART_IRQHandler+0xd2>
 8004a06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a0a:	f003 0301 	and.w	r3, r3, #1
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d005      	beq.n	8004a1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a16:	f043 0202 	orr.w	r2, r3, #2
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a22:	f003 0302 	and.w	r3, r3, #2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00b      	beq.n	8004a42 <HAL_UART_IRQHandler+0xf6>
 8004a2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3a:	f043 0204 	orr.w	r2, r3, #4
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004a42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d011      	beq.n	8004a72 <HAL_UART_IRQHandler+0x126>
 8004a4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a52:	f003 0320 	and.w	r3, r3, #32
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d105      	bne.n	8004a66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d005      	beq.n	8004a72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a6a:	f043 0208 	orr.w	r2, r3, #8
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f000 81f2 	beq.w	8004e60 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a80:	f003 0320 	and.w	r3, r3, #32
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <HAL_UART_IRQHandler+0x14e>
 8004a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a8c:	f003 0320 	and.w	r3, r3, #32
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fbfb 	bl	8005290 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695b      	ldr	r3, [r3, #20]
 8004aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa4:	2b40      	cmp	r3, #64	; 0x40
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d103      	bne.n	8004ac6 <HAL_UART_IRQHandler+0x17a>
 8004abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d04f      	beq.n	8004b66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 fb03 	bl	80050d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad6:	2b40      	cmp	r3, #64	; 0x40
 8004ad8:	d141      	bne.n	8004b5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	3314      	adds	r3, #20
 8004ae0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004ae8:	e853 3f00 	ldrex	r3, [r3]
 8004aec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004af0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004af4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004af8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	3314      	adds	r3, #20
 8004b02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004b06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004b0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004b12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1d9      	bne.n	8004ada <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d013      	beq.n	8004b56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b32:	4a7e      	ldr	r2, [pc, #504]	; (8004d2c <HAL_UART_IRQHandler+0x3e0>)
 8004b34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fd fc60 	bl	8002400 <HAL_DMA_Abort_IT>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d016      	beq.n	8004b74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b50:	4610      	mov	r0, r2
 8004b52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b54:	e00e      	b.n	8004b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f99e 	bl	8004e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b5c:	e00a      	b.n	8004b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f99a 	bl	8004e98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b64:	e006      	b.n	8004b74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f996 	bl	8004e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004b72:	e175      	b.n	8004e60 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b74:	bf00      	nop
    return;
 8004b76:	e173      	b.n	8004e60 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	f040 814f 	bne.w	8004e20 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b86:	f003 0310 	and.w	r3, r3, #16
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 8148 	beq.w	8004e20 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b94:	f003 0310 	and.w	r3, r3, #16
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 8141 	beq.w	8004e20 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60bb      	str	r3, [r7, #8]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	60bb      	str	r3, [r7, #8]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	60bb      	str	r3, [r7, #8]
 8004bb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bbe:	2b40      	cmp	r3, #64	; 0x40
 8004bc0:	f040 80b6 	bne.w	8004d30 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004bd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 8145 	beq.w	8004e64 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004bde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004be2:	429a      	cmp	r2, r3
 8004be4:	f080 813e 	bcs.w	8004e64 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004bee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bfa:	f000 8088 	beq.w	8004d0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c0c:	e853 3f00 	ldrex	r3, [r3]
 8004c10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004c14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	330c      	adds	r3, #12
 8004c26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004c2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004c2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004c36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c3a:	e841 2300 	strex	r3, r2, [r1]
 8004c3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004c42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1d9      	bne.n	8004bfe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3314      	adds	r3, #20
 8004c50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c54:	e853 3f00 	ldrex	r3, [r3]
 8004c58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004c5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c5c:	f023 0301 	bic.w	r3, r3, #1
 8004c60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3314      	adds	r3, #20
 8004c6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004c6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004c72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004c76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c7a:	e841 2300 	strex	r3, r2, [r1]
 8004c7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004c80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1e1      	bne.n	8004c4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3314      	adds	r3, #20
 8004c8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c90:	e853 3f00 	ldrex	r3, [r3]
 8004c94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004c96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	3314      	adds	r3, #20
 8004ca6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004caa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004cb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004cb2:	e841 2300 	strex	r3, r2, [r1]
 8004cb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004cb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d1e3      	bne.n	8004c86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	330c      	adds	r3, #12
 8004cd2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd6:	e853 3f00 	ldrex	r3, [r3]
 8004cda:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004cdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cde:	f023 0310 	bic.w	r3, r3, #16
 8004ce2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	330c      	adds	r3, #12
 8004cec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004cf0:	65ba      	str	r2, [r7, #88]	; 0x58
 8004cf2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004cf6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cf8:	e841 2300 	strex	r3, r2, [r1]
 8004cfc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004cfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1e3      	bne.n	8004ccc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fd fb09 	bl	8002320 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2202      	movs	r2, #2
 8004d12:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	4619      	mov	r1, r3
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 f8c1 	bl	8004eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004d2a:	e09b      	b.n	8004e64 <HAL_UART_IRQHandler+0x518>
 8004d2c:	08005199 	.word	0x08005199
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f000 808e 	beq.w	8004e68 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004d4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f000 8089 	beq.w	8004e68 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	330c      	adds	r3, #12
 8004d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d60:	e853 3f00 	ldrex	r3, [r3]
 8004d64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	330c      	adds	r3, #12
 8004d76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004d7a:	647a      	str	r2, [r7, #68]	; 0x44
 8004d7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d82:	e841 2300 	strex	r3, r2, [r1]
 8004d86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1e3      	bne.n	8004d56 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	3314      	adds	r3, #20
 8004d94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8004d9e:	6a3b      	ldr	r3, [r7, #32]
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	3314      	adds	r3, #20
 8004dae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004db2:	633a      	str	r2, [r7, #48]	; 0x30
 8004db4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dba:	e841 2300 	strex	r3, r2, [r1]
 8004dbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d1e3      	bne.n	8004d8e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	330c      	adds	r3, #12
 8004dda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	e853 3f00 	ldrex	r3, [r3]
 8004de2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0310 	bic.w	r3, r3, #16
 8004dea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	330c      	adds	r3, #12
 8004df4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004df8:	61fa      	str	r2, [r7, #28]
 8004dfa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfc:	69b9      	ldr	r1, [r7, #24]
 8004dfe:	69fa      	ldr	r2, [r7, #28]
 8004e00:	e841 2300 	strex	r3, r2, [r1]
 8004e04:	617b      	str	r3, [r7, #20]
   return(result);
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1e3      	bne.n	8004dd4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004e16:	4619      	mov	r1, r3
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 f847 	bl	8004eac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e1e:	e023      	b.n	8004e68 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d009      	beq.n	8004e40 <HAL_UART_IRQHandler+0x4f4>
 8004e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d003      	beq.n	8004e40 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 f9c1 	bl	80051c0 <UART_Transmit_IT>
    return;
 8004e3e:	e014      	b.n	8004e6a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00e      	beq.n	8004e6a <HAL_UART_IRQHandler+0x51e>
 8004e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fa01 	bl	8005260 <UART_EndTransmit_IT>
    return;
 8004e5e:	e004      	b.n	8004e6a <HAL_UART_IRQHandler+0x51e>
    return;
 8004e60:	bf00      	nop
 8004e62:	e002      	b.n	8004e6a <HAL_UART_IRQHandler+0x51e>
      return;
 8004e64:	bf00      	nop
 8004e66:	e000      	b.n	8004e6a <HAL_UART_IRQHandler+0x51e>
      return;
 8004e68:	bf00      	nop
  }
}
 8004e6a:	37e8      	adds	r7, #232	; 0xe8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004e8c:	bf00      	nop
 8004e8e:	370c      	adds	r7, #12
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr

08004e98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b090      	sub	sp, #64	; 0x40
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d137      	bne.n	8004f50 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004ee0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	3314      	adds	r3, #20
 8004eec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	e853 3f00 	ldrex	r3, [r3]
 8004ef4:	623b      	str	r3, [r7, #32]
   return(result);
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004efc:	63bb      	str	r3, [r7, #56]	; 0x38
 8004efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	3314      	adds	r3, #20
 8004f04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f06:	633a      	str	r2, [r7, #48]	; 0x30
 8004f08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004f0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e5      	bne.n	8004ee6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	330c      	adds	r3, #12
 8004f20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f30:	637b      	str	r3, [r7, #52]	; 0x34
 8004f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f3a:	61fa      	str	r2, [r7, #28]
 8004f3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	69b9      	ldr	r1, [r7, #24]
 8004f40:	69fa      	ldr	r2, [r7, #28]
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	617b      	str	r3, [r7, #20]
   return(result);
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e5      	bne.n	8004f1a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004f4e:	e002      	b.n	8004f56 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004f50:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004f52:	f7ff ff8d 	bl	8004e70 <HAL_UART_TxCpltCallback>
}
 8004f56:	bf00      	nop
 8004f58:	3740      	adds	r7, #64	; 0x40
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}

08004f5e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004f5e:	b580      	push	{r7, lr}
 8004f60:	b084      	sub	sp, #16
 8004f62:	af00      	add	r7, sp, #0
 8004f64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f6a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7ff ff89 	bl	8004e84 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f72:	bf00      	nop
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f96:	2b80      	cmp	r3, #128	; 0x80
 8004f98:	bf0c      	ite	eq
 8004f9a:	2301      	moveq	r3, #1
 8004f9c:	2300      	movne	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	2b21      	cmp	r3, #33	; 0x21
 8004fac:	d108      	bne.n	8004fc0 <UART_DMAError+0x46>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004fba:	68b8      	ldr	r0, [r7, #8]
 8004fbc:	f000 f861 	bl	8005082 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fca:	2b40      	cmp	r3, #64	; 0x40
 8004fcc:	bf0c      	ite	eq
 8004fce:	2301      	moveq	r3, #1
 8004fd0:	2300      	movne	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b22      	cmp	r3, #34	; 0x22
 8004fe0:	d108      	bne.n	8004ff4 <UART_DMAError+0x7a>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d005      	beq.n	8004ff4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	2200      	movs	r2, #0
 8004fec:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004fee:	68b8      	ldr	r0, [r7, #8]
 8004ff0:	f000 f86f 	bl	80050d2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ff8:	f043 0210 	orr.w	r2, r3, #16
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005000:	68b8      	ldr	r0, [r7, #8]
 8005002:	f7ff ff49 	bl	8004e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005006:	bf00      	nop
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800500e:	b480      	push	{r7}
 8005010:	b085      	sub	sp, #20
 8005012:	af00      	add	r7, sp, #0
 8005014:	60f8      	str	r0, [r7, #12]
 8005016:	60b9      	str	r1, [r7, #8]
 8005018:	4613      	mov	r3, r2
 800501a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	88fa      	ldrh	r2, [r7, #6]
 8005026:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	88fa      	ldrh	r2, [r7, #6]
 800502c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2222      	movs	r2, #34	; 0x22
 8005038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d007      	beq.n	8005054 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68da      	ldr	r2, [r3, #12]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005052:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	695a      	ldr	r2, [r3, #20]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0220 	orr.w	r2, r2, #32
 8005072:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3714      	adds	r7, #20
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005082:	b480      	push	{r7}
 8005084:	b089      	sub	sp, #36	; 0x24
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	330c      	adds	r3, #12
 8005090:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	e853 3f00 	ldrex	r3, [r3]
 8005098:	60bb      	str	r3, [r7, #8]
   return(result);
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80050a0:	61fb      	str	r3, [r7, #28]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	330c      	adds	r3, #12
 80050a8:	69fa      	ldr	r2, [r7, #28]
 80050aa:	61ba      	str	r2, [r7, #24]
 80050ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ae:	6979      	ldr	r1, [r7, #20]
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	e841 2300 	strex	r3, r2, [r1]
 80050b6:	613b      	str	r3, [r7, #16]
   return(result);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1e5      	bne.n	800508a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80050c6:	bf00      	nop
 80050c8:	3724      	adds	r7, #36	; 0x24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr

080050d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b095      	sub	sp, #84	; 0x54
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	330c      	adds	r3, #12
 80050e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80050ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	330c      	adds	r3, #12
 80050f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80050fa:	643a      	str	r2, [r7, #64]	; 0x40
 80050fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005100:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005102:	e841 2300 	strex	r3, r2, [r1]
 8005106:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1e5      	bne.n	80050da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3314      	adds	r3, #20
 8005114:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005116:	6a3b      	ldr	r3, [r7, #32]
 8005118:	e853 3f00 	ldrex	r3, [r3]
 800511c:	61fb      	str	r3, [r7, #28]
   return(result);
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	64bb      	str	r3, [r7, #72]	; 0x48
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3314      	adds	r3, #20
 800512c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800512e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005130:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005136:	e841 2300 	strex	r3, r2, [r1]
 800513a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800513c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e5      	bne.n	800510e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	2b01      	cmp	r3, #1
 8005148:	d119      	bne.n	800517e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	330c      	adds	r3, #12
 8005150:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	e853 3f00 	ldrex	r3, [r3]
 8005158:	60bb      	str	r3, [r7, #8]
   return(result);
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	f023 0310 	bic.w	r3, r3, #16
 8005160:	647b      	str	r3, [r7, #68]	; 0x44
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	330c      	adds	r3, #12
 8005168:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800516a:	61ba      	str	r2, [r7, #24]
 800516c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516e:	6979      	ldr	r1, [r7, #20]
 8005170:	69ba      	ldr	r2, [r7, #24]
 8005172:	e841 2300 	strex	r3, r2, [r1]
 8005176:	613b      	str	r3, [r7, #16]
   return(result);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1e5      	bne.n	800514a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800518c:	bf00      	nop
 800518e:	3754      	adds	r7, #84	; 0x54
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f7ff fe70 	bl	8004e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051b8:	bf00      	nop
 80051ba:	3710      	adds	r7, #16
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}

080051c0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b21      	cmp	r3, #33	; 0x21
 80051d2:	d13e      	bne.n	8005252 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051dc:	d114      	bne.n	8005208 <UART_Transmit_IT+0x48>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	691b      	ldr	r3, [r3, #16]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d110      	bne.n	8005208 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	881b      	ldrh	r3, [r3, #0]
 80051f0:	461a      	mov	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051fa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	1c9a      	adds	r2, r3, #2
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	621a      	str	r2, [r3, #32]
 8005206:	e008      	b.n	800521a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	1c59      	adds	r1, r3, #1
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6211      	str	r1, [r2, #32]
 8005212:	781a      	ldrb	r2, [r3, #0]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29b      	uxth	r3, r3
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	4619      	mov	r1, r3
 8005228:	84d1      	strh	r1, [r2, #38]	; 0x26
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10f      	bne.n	800524e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68da      	ldr	r2, [r3, #12]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800523c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800524c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	e000      	b.n	8005254 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005252:	2302      	movs	r3, #2
  }
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005276:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7ff fdf5 	bl	8004e70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	3708      	adds	r7, #8
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08c      	sub	sp, #48	; 0x30
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b22      	cmp	r3, #34	; 0x22
 80052a2:	f040 80ae 	bne.w	8005402 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ae:	d117      	bne.n	80052e0 <UART_Receive_IT+0x50>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	691b      	ldr	r3, [r3, #16]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d113      	bne.n	80052e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80052b8:	2300      	movs	r3, #0
 80052ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d8:	1c9a      	adds	r2, r3, #2
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
 80052de:	e026      	b.n	800532e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052f2:	d007      	beq.n	8005304 <UART_Receive_IT+0x74>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <UART_Receive_IT+0x82>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d106      	bne.n	8005312 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	b2da      	uxtb	r2, r3
 800530c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530e:	701a      	strb	r2, [r3, #0]
 8005310:	e008      	b.n	8005324 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	b2db      	uxtb	r3, r3
 800531a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800531e:	b2da      	uxtb	r2, r3
 8005320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005322:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005332:	b29b      	uxth	r3, r3
 8005334:	3b01      	subs	r3, #1
 8005336:	b29b      	uxth	r3, r3
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	4619      	mov	r1, r3
 800533c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800533e:	2b00      	cmp	r3, #0
 8005340:	d15d      	bne.n	80053fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 0220 	bic.w	r2, r2, #32
 8005350:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68da      	ldr	r2, [r3, #12]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005360:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695a      	ldr	r2, [r3, #20]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0201 	bic.w	r2, r2, #1
 8005370:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005384:	2b01      	cmp	r3, #1
 8005386:	d135      	bne.n	80053f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	330c      	adds	r3, #12
 8005394:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	e853 3f00 	ldrex	r3, [r3]
 800539c:	613b      	str	r3, [r7, #16]
   return(result);
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f023 0310 	bic.w	r3, r3, #16
 80053a4:	627b      	str	r3, [r7, #36]	; 0x24
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ae:	623a      	str	r2, [r7, #32]
 80053b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b2:	69f9      	ldr	r1, [r7, #28]
 80053b4:	6a3a      	ldr	r2, [r7, #32]
 80053b6:	e841 2300 	strex	r3, r2, [r1]
 80053ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d1e5      	bne.n	800538e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0310 	and.w	r3, r3, #16
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	d10a      	bne.n	80053e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80053ea:	4619      	mov	r1, r3
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f7ff fd5d 	bl	8004eac <HAL_UARTEx_RxEventCallback>
 80053f2:	e002      	b.n	80053fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7fb fe2f 	bl	8001058 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80053fa:	2300      	movs	r3, #0
 80053fc:	e002      	b.n	8005404 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	e000      	b.n	8005404 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005402:	2302      	movs	r3, #2
  }
}
 8005404:	4618      	mov	r0, r3
 8005406:	3730      	adds	r7, #48	; 0x30
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800540c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005410:	b0c0      	sub	sp, #256	; 0x100
 8005412:	af00      	add	r7, sp, #0
 8005414:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005428:	68d9      	ldr	r1, [r3, #12]
 800542a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	ea40 0301 	orr.w	r3, r0, r1
 8005434:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005440:	691b      	ldr	r3, [r3, #16]
 8005442:	431a      	orrs	r2, r3
 8005444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	431a      	orrs	r2, r3
 800544c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	4313      	orrs	r3, r2
 8005454:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005464:	f021 010c 	bic.w	r1, r1, #12
 8005468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005472:	430b      	orrs	r3, r1
 8005474:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005486:	6999      	ldr	r1, [r3, #24]
 8005488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	ea40 0301 	orr.w	r3, r0, r1
 8005492:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	4b8f      	ldr	r3, [pc, #572]	; (80056d8 <UART_SetConfig+0x2cc>)
 800549c:	429a      	cmp	r2, r3
 800549e:	d005      	beq.n	80054ac <UART_SetConfig+0xa0>
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	4b8d      	ldr	r3, [pc, #564]	; (80056dc <UART_SetConfig+0x2d0>)
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d104      	bne.n	80054b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054ac:	f7fe f816 	bl	80034dc <HAL_RCC_GetPCLK2Freq>
 80054b0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80054b4:	e003      	b.n	80054be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054b6:	f7fd fffd 	bl	80034b4 <HAL_RCC_GetPCLK1Freq>
 80054ba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c2:	69db      	ldr	r3, [r3, #28]
 80054c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054c8:	f040 810c 	bne.w	80056e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054d0:	2200      	movs	r2, #0
 80054d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80054d6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80054da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80054de:	4622      	mov	r2, r4
 80054e0:	462b      	mov	r3, r5
 80054e2:	1891      	adds	r1, r2, r2
 80054e4:	65b9      	str	r1, [r7, #88]	; 0x58
 80054e6:	415b      	adcs	r3, r3
 80054e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80054ee:	4621      	mov	r1, r4
 80054f0:	eb12 0801 	adds.w	r8, r2, r1
 80054f4:	4629      	mov	r1, r5
 80054f6:	eb43 0901 	adc.w	r9, r3, r1
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800550a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800550e:	4690      	mov	r8, r2
 8005510:	4699      	mov	r9, r3
 8005512:	4623      	mov	r3, r4
 8005514:	eb18 0303 	adds.w	r3, r8, r3
 8005518:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800551c:	462b      	mov	r3, r5
 800551e:	eb49 0303 	adc.w	r3, r9, r3
 8005522:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005532:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005536:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800553a:	460b      	mov	r3, r1
 800553c:	18db      	adds	r3, r3, r3
 800553e:	653b      	str	r3, [r7, #80]	; 0x50
 8005540:	4613      	mov	r3, r2
 8005542:	eb42 0303 	adc.w	r3, r2, r3
 8005546:	657b      	str	r3, [r7, #84]	; 0x54
 8005548:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800554c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005550:	f7fb fba2 	bl	8000c98 <__aeabi_uldivmod>
 8005554:	4602      	mov	r2, r0
 8005556:	460b      	mov	r3, r1
 8005558:	4b61      	ldr	r3, [pc, #388]	; (80056e0 <UART_SetConfig+0x2d4>)
 800555a:	fba3 2302 	umull	r2, r3, r3, r2
 800555e:	095b      	lsrs	r3, r3, #5
 8005560:	011c      	lsls	r4, r3, #4
 8005562:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005566:	2200      	movs	r2, #0
 8005568:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800556c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005570:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	1891      	adds	r1, r2, r2
 800557a:	64b9      	str	r1, [r7, #72]	; 0x48
 800557c:	415b      	adcs	r3, r3
 800557e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005584:	4641      	mov	r1, r8
 8005586:	eb12 0a01 	adds.w	sl, r2, r1
 800558a:	4649      	mov	r1, r9
 800558c:	eb43 0b01 	adc.w	fp, r3, r1
 8005590:	f04f 0200 	mov.w	r2, #0
 8005594:	f04f 0300 	mov.w	r3, #0
 8005598:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800559c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055a4:	4692      	mov	sl, r2
 80055a6:	469b      	mov	fp, r3
 80055a8:	4643      	mov	r3, r8
 80055aa:	eb1a 0303 	adds.w	r3, sl, r3
 80055ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055b2:	464b      	mov	r3, r9
 80055b4:	eb4b 0303 	adc.w	r3, fp, r3
 80055b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80055bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80055c8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80055cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80055d0:	460b      	mov	r3, r1
 80055d2:	18db      	adds	r3, r3, r3
 80055d4:	643b      	str	r3, [r7, #64]	; 0x40
 80055d6:	4613      	mov	r3, r2
 80055d8:	eb42 0303 	adc.w	r3, r2, r3
 80055dc:	647b      	str	r3, [r7, #68]	; 0x44
 80055de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80055e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80055e6:	f7fb fb57 	bl	8000c98 <__aeabi_uldivmod>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4611      	mov	r1, r2
 80055f0:	4b3b      	ldr	r3, [pc, #236]	; (80056e0 <UART_SetConfig+0x2d4>)
 80055f2:	fba3 2301 	umull	r2, r3, r3, r1
 80055f6:	095b      	lsrs	r3, r3, #5
 80055f8:	2264      	movs	r2, #100	; 0x64
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	1acb      	subs	r3, r1, r3
 8005600:	00db      	lsls	r3, r3, #3
 8005602:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <UART_SetConfig+0x2d4>)
 8005608:	fba3 2302 	umull	r2, r3, r3, r2
 800560c:	095b      	lsrs	r3, r3, #5
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005614:	441c      	add	r4, r3
 8005616:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800561a:	2200      	movs	r2, #0
 800561c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005620:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005624:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005628:	4642      	mov	r2, r8
 800562a:	464b      	mov	r3, r9
 800562c:	1891      	adds	r1, r2, r2
 800562e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005630:	415b      	adcs	r3, r3
 8005632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005638:	4641      	mov	r1, r8
 800563a:	1851      	adds	r1, r2, r1
 800563c:	6339      	str	r1, [r7, #48]	; 0x30
 800563e:	4649      	mov	r1, r9
 8005640:	414b      	adcs	r3, r1
 8005642:	637b      	str	r3, [r7, #52]	; 0x34
 8005644:	f04f 0200 	mov.w	r2, #0
 8005648:	f04f 0300 	mov.w	r3, #0
 800564c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005650:	4659      	mov	r1, fp
 8005652:	00cb      	lsls	r3, r1, #3
 8005654:	4651      	mov	r1, sl
 8005656:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800565a:	4651      	mov	r1, sl
 800565c:	00ca      	lsls	r2, r1, #3
 800565e:	4610      	mov	r0, r2
 8005660:	4619      	mov	r1, r3
 8005662:	4603      	mov	r3, r0
 8005664:	4642      	mov	r2, r8
 8005666:	189b      	adds	r3, r3, r2
 8005668:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800566c:	464b      	mov	r3, r9
 800566e:	460a      	mov	r2, r1
 8005670:	eb42 0303 	adc.w	r3, r2, r3
 8005674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005684:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005688:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800568c:	460b      	mov	r3, r1
 800568e:	18db      	adds	r3, r3, r3
 8005690:	62bb      	str	r3, [r7, #40]	; 0x28
 8005692:	4613      	mov	r3, r2
 8005694:	eb42 0303 	adc.w	r3, r2, r3
 8005698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800569a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800569e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80056a2:	f7fb faf9 	bl	8000c98 <__aeabi_uldivmod>
 80056a6:	4602      	mov	r2, r0
 80056a8:	460b      	mov	r3, r1
 80056aa:	4b0d      	ldr	r3, [pc, #52]	; (80056e0 <UART_SetConfig+0x2d4>)
 80056ac:	fba3 1302 	umull	r1, r3, r3, r2
 80056b0:	095b      	lsrs	r3, r3, #5
 80056b2:	2164      	movs	r1, #100	; 0x64
 80056b4:	fb01 f303 	mul.w	r3, r1, r3
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	00db      	lsls	r3, r3, #3
 80056bc:	3332      	adds	r3, #50	; 0x32
 80056be:	4a08      	ldr	r2, [pc, #32]	; (80056e0 <UART_SetConfig+0x2d4>)
 80056c0:	fba2 2303 	umull	r2, r3, r2, r3
 80056c4:	095b      	lsrs	r3, r3, #5
 80056c6:	f003 0207 	and.w	r2, r3, #7
 80056ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4422      	add	r2, r4
 80056d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056d4:	e106      	b.n	80058e4 <UART_SetConfig+0x4d8>
 80056d6:	bf00      	nop
 80056d8:	40011000 	.word	0x40011000
 80056dc:	40011400 	.word	0x40011400
 80056e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056e8:	2200      	movs	r2, #0
 80056ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80056ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80056f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80056f6:	4642      	mov	r2, r8
 80056f8:	464b      	mov	r3, r9
 80056fa:	1891      	adds	r1, r2, r2
 80056fc:	6239      	str	r1, [r7, #32]
 80056fe:	415b      	adcs	r3, r3
 8005700:	627b      	str	r3, [r7, #36]	; 0x24
 8005702:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005706:	4641      	mov	r1, r8
 8005708:	1854      	adds	r4, r2, r1
 800570a:	4649      	mov	r1, r9
 800570c:	eb43 0501 	adc.w	r5, r3, r1
 8005710:	f04f 0200 	mov.w	r2, #0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	00eb      	lsls	r3, r5, #3
 800571a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800571e:	00e2      	lsls	r2, r4, #3
 8005720:	4614      	mov	r4, r2
 8005722:	461d      	mov	r5, r3
 8005724:	4643      	mov	r3, r8
 8005726:	18e3      	adds	r3, r4, r3
 8005728:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800572c:	464b      	mov	r3, r9
 800572e:	eb45 0303 	adc.w	r3, r5, r3
 8005732:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005742:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005746:	f04f 0200 	mov.w	r2, #0
 800574a:	f04f 0300 	mov.w	r3, #0
 800574e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005752:	4629      	mov	r1, r5
 8005754:	008b      	lsls	r3, r1, #2
 8005756:	4621      	mov	r1, r4
 8005758:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800575c:	4621      	mov	r1, r4
 800575e:	008a      	lsls	r2, r1, #2
 8005760:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005764:	f7fb fa98 	bl	8000c98 <__aeabi_uldivmod>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4b60      	ldr	r3, [pc, #384]	; (80058f0 <UART_SetConfig+0x4e4>)
 800576e:	fba3 2302 	umull	r2, r3, r3, r2
 8005772:	095b      	lsrs	r3, r3, #5
 8005774:	011c      	lsls	r4, r3, #4
 8005776:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800577a:	2200      	movs	r2, #0
 800577c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005780:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005784:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005788:	4642      	mov	r2, r8
 800578a:	464b      	mov	r3, r9
 800578c:	1891      	adds	r1, r2, r2
 800578e:	61b9      	str	r1, [r7, #24]
 8005790:	415b      	adcs	r3, r3
 8005792:	61fb      	str	r3, [r7, #28]
 8005794:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005798:	4641      	mov	r1, r8
 800579a:	1851      	adds	r1, r2, r1
 800579c:	6139      	str	r1, [r7, #16]
 800579e:	4649      	mov	r1, r9
 80057a0:	414b      	adcs	r3, r1
 80057a2:	617b      	str	r3, [r7, #20]
 80057a4:	f04f 0200 	mov.w	r2, #0
 80057a8:	f04f 0300 	mov.w	r3, #0
 80057ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057b0:	4659      	mov	r1, fp
 80057b2:	00cb      	lsls	r3, r1, #3
 80057b4:	4651      	mov	r1, sl
 80057b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057ba:	4651      	mov	r1, sl
 80057bc:	00ca      	lsls	r2, r1, #3
 80057be:	4610      	mov	r0, r2
 80057c0:	4619      	mov	r1, r3
 80057c2:	4603      	mov	r3, r0
 80057c4:	4642      	mov	r2, r8
 80057c6:	189b      	adds	r3, r3, r2
 80057c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80057cc:	464b      	mov	r3, r9
 80057ce:	460a      	mov	r2, r1
 80057d0:	eb42 0303 	adc.w	r3, r2, r3
 80057d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	67bb      	str	r3, [r7, #120]	; 0x78
 80057e2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80057e4:	f04f 0200 	mov.w	r2, #0
 80057e8:	f04f 0300 	mov.w	r3, #0
 80057ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80057f0:	4649      	mov	r1, r9
 80057f2:	008b      	lsls	r3, r1, #2
 80057f4:	4641      	mov	r1, r8
 80057f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057fa:	4641      	mov	r1, r8
 80057fc:	008a      	lsls	r2, r1, #2
 80057fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005802:	f7fb fa49 	bl	8000c98 <__aeabi_uldivmod>
 8005806:	4602      	mov	r2, r0
 8005808:	460b      	mov	r3, r1
 800580a:	4611      	mov	r1, r2
 800580c:	4b38      	ldr	r3, [pc, #224]	; (80058f0 <UART_SetConfig+0x4e4>)
 800580e:	fba3 2301 	umull	r2, r3, r3, r1
 8005812:	095b      	lsrs	r3, r3, #5
 8005814:	2264      	movs	r2, #100	; 0x64
 8005816:	fb02 f303 	mul.w	r3, r2, r3
 800581a:	1acb      	subs	r3, r1, r3
 800581c:	011b      	lsls	r3, r3, #4
 800581e:	3332      	adds	r3, #50	; 0x32
 8005820:	4a33      	ldr	r2, [pc, #204]	; (80058f0 <UART_SetConfig+0x4e4>)
 8005822:	fba2 2303 	umull	r2, r3, r2, r3
 8005826:	095b      	lsrs	r3, r3, #5
 8005828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800582c:	441c      	add	r4, r3
 800582e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005832:	2200      	movs	r2, #0
 8005834:	673b      	str	r3, [r7, #112]	; 0x70
 8005836:	677a      	str	r2, [r7, #116]	; 0x74
 8005838:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800583c:	4642      	mov	r2, r8
 800583e:	464b      	mov	r3, r9
 8005840:	1891      	adds	r1, r2, r2
 8005842:	60b9      	str	r1, [r7, #8]
 8005844:	415b      	adcs	r3, r3
 8005846:	60fb      	str	r3, [r7, #12]
 8005848:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800584c:	4641      	mov	r1, r8
 800584e:	1851      	adds	r1, r2, r1
 8005850:	6039      	str	r1, [r7, #0]
 8005852:	4649      	mov	r1, r9
 8005854:	414b      	adcs	r3, r1
 8005856:	607b      	str	r3, [r7, #4]
 8005858:	f04f 0200 	mov.w	r2, #0
 800585c:	f04f 0300 	mov.w	r3, #0
 8005860:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005864:	4659      	mov	r1, fp
 8005866:	00cb      	lsls	r3, r1, #3
 8005868:	4651      	mov	r1, sl
 800586a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800586e:	4651      	mov	r1, sl
 8005870:	00ca      	lsls	r2, r1, #3
 8005872:	4610      	mov	r0, r2
 8005874:	4619      	mov	r1, r3
 8005876:	4603      	mov	r3, r0
 8005878:	4642      	mov	r2, r8
 800587a:	189b      	adds	r3, r3, r2
 800587c:	66bb      	str	r3, [r7, #104]	; 0x68
 800587e:	464b      	mov	r3, r9
 8005880:	460a      	mov	r2, r1
 8005882:	eb42 0303 	adc.w	r3, r2, r3
 8005886:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	663b      	str	r3, [r7, #96]	; 0x60
 8005892:	667a      	str	r2, [r7, #100]	; 0x64
 8005894:	f04f 0200 	mov.w	r2, #0
 8005898:	f04f 0300 	mov.w	r3, #0
 800589c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80058a0:	4649      	mov	r1, r9
 80058a2:	008b      	lsls	r3, r1, #2
 80058a4:	4641      	mov	r1, r8
 80058a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058aa:	4641      	mov	r1, r8
 80058ac:	008a      	lsls	r2, r1, #2
 80058ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80058b2:	f7fb f9f1 	bl	8000c98 <__aeabi_uldivmod>
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <UART_SetConfig+0x4e4>)
 80058bc:	fba3 1302 	umull	r1, r3, r3, r2
 80058c0:	095b      	lsrs	r3, r3, #5
 80058c2:	2164      	movs	r1, #100	; 0x64
 80058c4:	fb01 f303 	mul.w	r3, r1, r3
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	3332      	adds	r3, #50	; 0x32
 80058ce:	4a08      	ldr	r2, [pc, #32]	; (80058f0 <UART_SetConfig+0x4e4>)
 80058d0:	fba2 2303 	umull	r2, r3, r2, r3
 80058d4:	095b      	lsrs	r3, r3, #5
 80058d6:	f003 020f 	and.w	r2, r3, #15
 80058da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4422      	add	r2, r4
 80058e2:	609a      	str	r2, [r3, #8]
}
 80058e4:	bf00      	nop
 80058e6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80058ea:	46bd      	mov	sp, r7
 80058ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058f0:	51eb851f 	.word	0x51eb851f

080058f4 <__cvt>:
 80058f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058f8:	ec55 4b10 	vmov	r4, r5, d0
 80058fc:	2d00      	cmp	r5, #0
 80058fe:	460e      	mov	r6, r1
 8005900:	4619      	mov	r1, r3
 8005902:	462b      	mov	r3, r5
 8005904:	bfbb      	ittet	lt
 8005906:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800590a:	461d      	movlt	r5, r3
 800590c:	2300      	movge	r3, #0
 800590e:	232d      	movlt	r3, #45	; 0x2d
 8005910:	700b      	strb	r3, [r1, #0]
 8005912:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005914:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005918:	4691      	mov	r9, r2
 800591a:	f023 0820 	bic.w	r8, r3, #32
 800591e:	bfbc      	itt	lt
 8005920:	4622      	movlt	r2, r4
 8005922:	4614      	movlt	r4, r2
 8005924:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005928:	d005      	beq.n	8005936 <__cvt+0x42>
 800592a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800592e:	d100      	bne.n	8005932 <__cvt+0x3e>
 8005930:	3601      	adds	r6, #1
 8005932:	2102      	movs	r1, #2
 8005934:	e000      	b.n	8005938 <__cvt+0x44>
 8005936:	2103      	movs	r1, #3
 8005938:	ab03      	add	r3, sp, #12
 800593a:	9301      	str	r3, [sp, #4]
 800593c:	ab02      	add	r3, sp, #8
 800593e:	9300      	str	r3, [sp, #0]
 8005940:	ec45 4b10 	vmov	d0, r4, r5
 8005944:	4653      	mov	r3, sl
 8005946:	4632      	mov	r2, r6
 8005948:	f001 f87e 	bl	8006a48 <_dtoa_r>
 800594c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005950:	4607      	mov	r7, r0
 8005952:	d102      	bne.n	800595a <__cvt+0x66>
 8005954:	f019 0f01 	tst.w	r9, #1
 8005958:	d022      	beq.n	80059a0 <__cvt+0xac>
 800595a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800595e:	eb07 0906 	add.w	r9, r7, r6
 8005962:	d110      	bne.n	8005986 <__cvt+0x92>
 8005964:	783b      	ldrb	r3, [r7, #0]
 8005966:	2b30      	cmp	r3, #48	; 0x30
 8005968:	d10a      	bne.n	8005980 <__cvt+0x8c>
 800596a:	2200      	movs	r2, #0
 800596c:	2300      	movs	r3, #0
 800596e:	4620      	mov	r0, r4
 8005970:	4629      	mov	r1, r5
 8005972:	f7fb f8b1 	bl	8000ad8 <__aeabi_dcmpeq>
 8005976:	b918      	cbnz	r0, 8005980 <__cvt+0x8c>
 8005978:	f1c6 0601 	rsb	r6, r6, #1
 800597c:	f8ca 6000 	str.w	r6, [sl]
 8005980:	f8da 3000 	ldr.w	r3, [sl]
 8005984:	4499      	add	r9, r3
 8005986:	2200      	movs	r2, #0
 8005988:	2300      	movs	r3, #0
 800598a:	4620      	mov	r0, r4
 800598c:	4629      	mov	r1, r5
 800598e:	f7fb f8a3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005992:	b108      	cbz	r0, 8005998 <__cvt+0xa4>
 8005994:	f8cd 900c 	str.w	r9, [sp, #12]
 8005998:	2230      	movs	r2, #48	; 0x30
 800599a:	9b03      	ldr	r3, [sp, #12]
 800599c:	454b      	cmp	r3, r9
 800599e:	d307      	bcc.n	80059b0 <__cvt+0xbc>
 80059a0:	9b03      	ldr	r3, [sp, #12]
 80059a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059a4:	1bdb      	subs	r3, r3, r7
 80059a6:	4638      	mov	r0, r7
 80059a8:	6013      	str	r3, [r2, #0]
 80059aa:	b004      	add	sp, #16
 80059ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b0:	1c59      	adds	r1, r3, #1
 80059b2:	9103      	str	r1, [sp, #12]
 80059b4:	701a      	strb	r2, [r3, #0]
 80059b6:	e7f0      	b.n	800599a <__cvt+0xa6>

080059b8 <__exponent>:
 80059b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059ba:	4603      	mov	r3, r0
 80059bc:	2900      	cmp	r1, #0
 80059be:	bfb8      	it	lt
 80059c0:	4249      	neglt	r1, r1
 80059c2:	f803 2b02 	strb.w	r2, [r3], #2
 80059c6:	bfb4      	ite	lt
 80059c8:	222d      	movlt	r2, #45	; 0x2d
 80059ca:	222b      	movge	r2, #43	; 0x2b
 80059cc:	2909      	cmp	r1, #9
 80059ce:	7042      	strb	r2, [r0, #1]
 80059d0:	dd2a      	ble.n	8005a28 <__exponent+0x70>
 80059d2:	f10d 0207 	add.w	r2, sp, #7
 80059d6:	4617      	mov	r7, r2
 80059d8:	260a      	movs	r6, #10
 80059da:	4694      	mov	ip, r2
 80059dc:	fb91 f5f6 	sdiv	r5, r1, r6
 80059e0:	fb06 1415 	mls	r4, r6, r5, r1
 80059e4:	3430      	adds	r4, #48	; 0x30
 80059e6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80059ea:	460c      	mov	r4, r1
 80059ec:	2c63      	cmp	r4, #99	; 0x63
 80059ee:	f102 32ff 	add.w	r2, r2, #4294967295
 80059f2:	4629      	mov	r1, r5
 80059f4:	dcf1      	bgt.n	80059da <__exponent+0x22>
 80059f6:	3130      	adds	r1, #48	; 0x30
 80059f8:	f1ac 0402 	sub.w	r4, ip, #2
 80059fc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005a00:	1c41      	adds	r1, r0, #1
 8005a02:	4622      	mov	r2, r4
 8005a04:	42ba      	cmp	r2, r7
 8005a06:	d30a      	bcc.n	8005a1e <__exponent+0x66>
 8005a08:	f10d 0209 	add.w	r2, sp, #9
 8005a0c:	eba2 020c 	sub.w	r2, r2, ip
 8005a10:	42bc      	cmp	r4, r7
 8005a12:	bf88      	it	hi
 8005a14:	2200      	movhi	r2, #0
 8005a16:	4413      	add	r3, r2
 8005a18:	1a18      	subs	r0, r3, r0
 8005a1a:	b003      	add	sp, #12
 8005a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a1e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005a22:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005a26:	e7ed      	b.n	8005a04 <__exponent+0x4c>
 8005a28:	2330      	movs	r3, #48	; 0x30
 8005a2a:	3130      	adds	r1, #48	; 0x30
 8005a2c:	7083      	strb	r3, [r0, #2]
 8005a2e:	70c1      	strb	r1, [r0, #3]
 8005a30:	1d03      	adds	r3, r0, #4
 8005a32:	e7f1      	b.n	8005a18 <__exponent+0x60>

08005a34 <_printf_float>:
 8005a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a38:	ed2d 8b02 	vpush	{d8}
 8005a3c:	b08d      	sub	sp, #52	; 0x34
 8005a3e:	460c      	mov	r4, r1
 8005a40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a44:	4616      	mov	r6, r2
 8005a46:	461f      	mov	r7, r3
 8005a48:	4605      	mov	r5, r0
 8005a4a:	f000 fef7 	bl	800683c <_localeconv_r>
 8005a4e:	f8d0 a000 	ldr.w	sl, [r0]
 8005a52:	4650      	mov	r0, sl
 8005a54:	f7fa fc14 	bl	8000280 <strlen>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	9305      	str	r3, [sp, #20]
 8005a60:	f8d8 3000 	ldr.w	r3, [r8]
 8005a64:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a68:	3307      	adds	r3, #7
 8005a6a:	f023 0307 	bic.w	r3, r3, #7
 8005a6e:	f103 0208 	add.w	r2, r3, #8
 8005a72:	f8c8 2000 	str.w	r2, [r8]
 8005a76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a7a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a7e:	9307      	str	r3, [sp, #28]
 8005a80:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a84:	ee08 0a10 	vmov	s16, r0
 8005a88:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005a8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a90:	4b9e      	ldr	r3, [pc, #632]	; (8005d0c <_printf_float+0x2d8>)
 8005a92:	f04f 32ff 	mov.w	r2, #4294967295
 8005a96:	f7fb f851 	bl	8000b3c <__aeabi_dcmpun>
 8005a9a:	bb88      	cbnz	r0, 8005b00 <_printf_float+0xcc>
 8005a9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aa0:	4b9a      	ldr	r3, [pc, #616]	; (8005d0c <_printf_float+0x2d8>)
 8005aa2:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa6:	f7fb f82b 	bl	8000b00 <__aeabi_dcmple>
 8005aaa:	bb48      	cbnz	r0, 8005b00 <_printf_float+0xcc>
 8005aac:	2200      	movs	r2, #0
 8005aae:	2300      	movs	r3, #0
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	f7fb f81a 	bl	8000aec <__aeabi_dcmplt>
 8005ab8:	b110      	cbz	r0, 8005ac0 <_printf_float+0x8c>
 8005aba:	232d      	movs	r3, #45	; 0x2d
 8005abc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ac0:	4a93      	ldr	r2, [pc, #588]	; (8005d10 <_printf_float+0x2dc>)
 8005ac2:	4b94      	ldr	r3, [pc, #592]	; (8005d14 <_printf_float+0x2e0>)
 8005ac4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ac8:	bf94      	ite	ls
 8005aca:	4690      	movls	r8, r2
 8005acc:	4698      	movhi	r8, r3
 8005ace:	2303      	movs	r3, #3
 8005ad0:	6123      	str	r3, [r4, #16]
 8005ad2:	9b05      	ldr	r3, [sp, #20]
 8005ad4:	f023 0304 	bic.w	r3, r3, #4
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	f04f 0900 	mov.w	r9, #0
 8005ade:	9700      	str	r7, [sp, #0]
 8005ae0:	4633      	mov	r3, r6
 8005ae2:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ae4:	4621      	mov	r1, r4
 8005ae6:	4628      	mov	r0, r5
 8005ae8:	f000 f9da 	bl	8005ea0 <_printf_common>
 8005aec:	3001      	adds	r0, #1
 8005aee:	f040 8090 	bne.w	8005c12 <_printf_float+0x1de>
 8005af2:	f04f 30ff 	mov.w	r0, #4294967295
 8005af6:	b00d      	add	sp, #52	; 0x34
 8005af8:	ecbd 8b02 	vpop	{d8}
 8005afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b00:	4642      	mov	r2, r8
 8005b02:	464b      	mov	r3, r9
 8005b04:	4640      	mov	r0, r8
 8005b06:	4649      	mov	r1, r9
 8005b08:	f7fb f818 	bl	8000b3c <__aeabi_dcmpun>
 8005b0c:	b140      	cbz	r0, 8005b20 <_printf_float+0xec>
 8005b0e:	464b      	mov	r3, r9
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	bfbc      	itt	lt
 8005b14:	232d      	movlt	r3, #45	; 0x2d
 8005b16:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b1a:	4a7f      	ldr	r2, [pc, #508]	; (8005d18 <_printf_float+0x2e4>)
 8005b1c:	4b7f      	ldr	r3, [pc, #508]	; (8005d1c <_printf_float+0x2e8>)
 8005b1e:	e7d1      	b.n	8005ac4 <_printf_float+0x90>
 8005b20:	6863      	ldr	r3, [r4, #4]
 8005b22:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b26:	9206      	str	r2, [sp, #24]
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	d13f      	bne.n	8005bac <_printf_float+0x178>
 8005b2c:	2306      	movs	r3, #6
 8005b2e:	6063      	str	r3, [r4, #4]
 8005b30:	9b05      	ldr	r3, [sp, #20]
 8005b32:	6861      	ldr	r1, [r4, #4]
 8005b34:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b38:	2300      	movs	r3, #0
 8005b3a:	9303      	str	r3, [sp, #12]
 8005b3c:	ab0a      	add	r3, sp, #40	; 0x28
 8005b3e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b42:	ab09      	add	r3, sp, #36	; 0x24
 8005b44:	ec49 8b10 	vmov	d0, r8, r9
 8005b48:	9300      	str	r3, [sp, #0]
 8005b4a:	6022      	str	r2, [r4, #0]
 8005b4c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b50:	4628      	mov	r0, r5
 8005b52:	f7ff fecf 	bl	80058f4 <__cvt>
 8005b56:	9b06      	ldr	r3, [sp, #24]
 8005b58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b5a:	2b47      	cmp	r3, #71	; 0x47
 8005b5c:	4680      	mov	r8, r0
 8005b5e:	d108      	bne.n	8005b72 <_printf_float+0x13e>
 8005b60:	1cc8      	adds	r0, r1, #3
 8005b62:	db02      	blt.n	8005b6a <_printf_float+0x136>
 8005b64:	6863      	ldr	r3, [r4, #4]
 8005b66:	4299      	cmp	r1, r3
 8005b68:	dd41      	ble.n	8005bee <_printf_float+0x1ba>
 8005b6a:	f1ab 0302 	sub.w	r3, fp, #2
 8005b6e:	fa5f fb83 	uxtb.w	fp, r3
 8005b72:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b76:	d820      	bhi.n	8005bba <_printf_float+0x186>
 8005b78:	3901      	subs	r1, #1
 8005b7a:	465a      	mov	r2, fp
 8005b7c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b80:	9109      	str	r1, [sp, #36]	; 0x24
 8005b82:	f7ff ff19 	bl	80059b8 <__exponent>
 8005b86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b88:	1813      	adds	r3, r2, r0
 8005b8a:	2a01      	cmp	r2, #1
 8005b8c:	4681      	mov	r9, r0
 8005b8e:	6123      	str	r3, [r4, #16]
 8005b90:	dc02      	bgt.n	8005b98 <_printf_float+0x164>
 8005b92:	6822      	ldr	r2, [r4, #0]
 8005b94:	07d2      	lsls	r2, r2, #31
 8005b96:	d501      	bpl.n	8005b9c <_printf_float+0x168>
 8005b98:	3301      	adds	r3, #1
 8005b9a:	6123      	str	r3, [r4, #16]
 8005b9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d09c      	beq.n	8005ade <_printf_float+0xaa>
 8005ba4:	232d      	movs	r3, #45	; 0x2d
 8005ba6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005baa:	e798      	b.n	8005ade <_printf_float+0xaa>
 8005bac:	9a06      	ldr	r2, [sp, #24]
 8005bae:	2a47      	cmp	r2, #71	; 0x47
 8005bb0:	d1be      	bne.n	8005b30 <_printf_float+0xfc>
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d1bc      	bne.n	8005b30 <_printf_float+0xfc>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e7b9      	b.n	8005b2e <_printf_float+0xfa>
 8005bba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005bbe:	d118      	bne.n	8005bf2 <_printf_float+0x1be>
 8005bc0:	2900      	cmp	r1, #0
 8005bc2:	6863      	ldr	r3, [r4, #4]
 8005bc4:	dd0b      	ble.n	8005bde <_printf_float+0x1aa>
 8005bc6:	6121      	str	r1, [r4, #16]
 8005bc8:	b913      	cbnz	r3, 8005bd0 <_printf_float+0x19c>
 8005bca:	6822      	ldr	r2, [r4, #0]
 8005bcc:	07d0      	lsls	r0, r2, #31
 8005bce:	d502      	bpl.n	8005bd6 <_printf_float+0x1a2>
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	440b      	add	r3, r1
 8005bd4:	6123      	str	r3, [r4, #16]
 8005bd6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005bd8:	f04f 0900 	mov.w	r9, #0
 8005bdc:	e7de      	b.n	8005b9c <_printf_float+0x168>
 8005bde:	b913      	cbnz	r3, 8005be6 <_printf_float+0x1b2>
 8005be0:	6822      	ldr	r2, [r4, #0]
 8005be2:	07d2      	lsls	r2, r2, #31
 8005be4:	d501      	bpl.n	8005bea <_printf_float+0x1b6>
 8005be6:	3302      	adds	r3, #2
 8005be8:	e7f4      	b.n	8005bd4 <_printf_float+0x1a0>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e7f2      	b.n	8005bd4 <_printf_float+0x1a0>
 8005bee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005bf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bf4:	4299      	cmp	r1, r3
 8005bf6:	db05      	blt.n	8005c04 <_printf_float+0x1d0>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	6121      	str	r1, [r4, #16]
 8005bfc:	07d8      	lsls	r0, r3, #31
 8005bfe:	d5ea      	bpl.n	8005bd6 <_printf_float+0x1a2>
 8005c00:	1c4b      	adds	r3, r1, #1
 8005c02:	e7e7      	b.n	8005bd4 <_printf_float+0x1a0>
 8005c04:	2900      	cmp	r1, #0
 8005c06:	bfd4      	ite	le
 8005c08:	f1c1 0202 	rsble	r2, r1, #2
 8005c0c:	2201      	movgt	r2, #1
 8005c0e:	4413      	add	r3, r2
 8005c10:	e7e0      	b.n	8005bd4 <_printf_float+0x1a0>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	055a      	lsls	r2, r3, #21
 8005c16:	d407      	bmi.n	8005c28 <_printf_float+0x1f4>
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	4642      	mov	r2, r8
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4628      	mov	r0, r5
 8005c20:	47b8      	blx	r7
 8005c22:	3001      	adds	r0, #1
 8005c24:	d12c      	bne.n	8005c80 <_printf_float+0x24c>
 8005c26:	e764      	b.n	8005af2 <_printf_float+0xbe>
 8005c28:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c2c:	f240 80e0 	bls.w	8005df0 <_printf_float+0x3bc>
 8005c30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c34:	2200      	movs	r2, #0
 8005c36:	2300      	movs	r3, #0
 8005c38:	f7fa ff4e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d034      	beq.n	8005caa <_printf_float+0x276>
 8005c40:	4a37      	ldr	r2, [pc, #220]	; (8005d20 <_printf_float+0x2ec>)
 8005c42:	2301      	movs	r3, #1
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	f43f af51 	beq.w	8005af2 <_printf_float+0xbe>
 8005c50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c54:	429a      	cmp	r2, r3
 8005c56:	db02      	blt.n	8005c5e <_printf_float+0x22a>
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	07d8      	lsls	r0, r3, #31
 8005c5c:	d510      	bpl.n	8005c80 <_printf_float+0x24c>
 8005c5e:	ee18 3a10 	vmov	r3, s16
 8005c62:	4652      	mov	r2, sl
 8005c64:	4631      	mov	r1, r6
 8005c66:	4628      	mov	r0, r5
 8005c68:	47b8      	blx	r7
 8005c6a:	3001      	adds	r0, #1
 8005c6c:	f43f af41 	beq.w	8005af2 <_printf_float+0xbe>
 8005c70:	f04f 0800 	mov.w	r8, #0
 8005c74:	f104 091a 	add.w	r9, r4, #26
 8005c78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	4543      	cmp	r3, r8
 8005c7e:	dc09      	bgt.n	8005c94 <_printf_float+0x260>
 8005c80:	6823      	ldr	r3, [r4, #0]
 8005c82:	079b      	lsls	r3, r3, #30
 8005c84:	f100 8107 	bmi.w	8005e96 <_printf_float+0x462>
 8005c88:	68e0      	ldr	r0, [r4, #12]
 8005c8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c8c:	4298      	cmp	r0, r3
 8005c8e:	bfb8      	it	lt
 8005c90:	4618      	movlt	r0, r3
 8005c92:	e730      	b.n	8005af6 <_printf_float+0xc2>
 8005c94:	2301      	movs	r3, #1
 8005c96:	464a      	mov	r2, r9
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	47b8      	blx	r7
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	f43f af27 	beq.w	8005af2 <_printf_float+0xbe>
 8005ca4:	f108 0801 	add.w	r8, r8, #1
 8005ca8:	e7e6      	b.n	8005c78 <_printf_float+0x244>
 8005caa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	dc39      	bgt.n	8005d24 <_printf_float+0x2f0>
 8005cb0:	4a1b      	ldr	r2, [pc, #108]	; (8005d20 <_printf_float+0x2ec>)
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	4631      	mov	r1, r6
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	47b8      	blx	r7
 8005cba:	3001      	adds	r0, #1
 8005cbc:	f43f af19 	beq.w	8005af2 <_printf_float+0xbe>
 8005cc0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	d102      	bne.n	8005cce <_printf_float+0x29a>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	07d9      	lsls	r1, r3, #31
 8005ccc:	d5d8      	bpl.n	8005c80 <_printf_float+0x24c>
 8005cce:	ee18 3a10 	vmov	r3, s16
 8005cd2:	4652      	mov	r2, sl
 8005cd4:	4631      	mov	r1, r6
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	47b8      	blx	r7
 8005cda:	3001      	adds	r0, #1
 8005cdc:	f43f af09 	beq.w	8005af2 <_printf_float+0xbe>
 8005ce0:	f04f 0900 	mov.w	r9, #0
 8005ce4:	f104 0a1a 	add.w	sl, r4, #26
 8005ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cea:	425b      	negs	r3, r3
 8005cec:	454b      	cmp	r3, r9
 8005cee:	dc01      	bgt.n	8005cf4 <_printf_float+0x2c0>
 8005cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf2:	e792      	b.n	8005c1a <_printf_float+0x1e6>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	4652      	mov	r2, sl
 8005cf8:	4631      	mov	r1, r6
 8005cfa:	4628      	mov	r0, r5
 8005cfc:	47b8      	blx	r7
 8005cfe:	3001      	adds	r0, #1
 8005d00:	f43f aef7 	beq.w	8005af2 <_printf_float+0xbe>
 8005d04:	f109 0901 	add.w	r9, r9, #1
 8005d08:	e7ee      	b.n	8005ce8 <_printf_float+0x2b4>
 8005d0a:	bf00      	nop
 8005d0c:	7fefffff 	.word	0x7fefffff
 8005d10:	0800a0ec 	.word	0x0800a0ec
 8005d14:	0800a0f0 	.word	0x0800a0f0
 8005d18:	0800a0f4 	.word	0x0800a0f4
 8005d1c:	0800a0f8 	.word	0x0800a0f8
 8005d20:	0800a0fc 	.word	0x0800a0fc
 8005d24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d28:	429a      	cmp	r2, r3
 8005d2a:	bfa8      	it	ge
 8005d2c:	461a      	movge	r2, r3
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	4691      	mov	r9, r2
 8005d32:	dc37      	bgt.n	8005da4 <_printf_float+0x370>
 8005d34:	f04f 0b00 	mov.w	fp, #0
 8005d38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d3c:	f104 021a 	add.w	r2, r4, #26
 8005d40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d42:	9305      	str	r3, [sp, #20]
 8005d44:	eba3 0309 	sub.w	r3, r3, r9
 8005d48:	455b      	cmp	r3, fp
 8005d4a:	dc33      	bgt.n	8005db4 <_printf_float+0x380>
 8005d4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d50:	429a      	cmp	r2, r3
 8005d52:	db3b      	blt.n	8005dcc <_printf_float+0x398>
 8005d54:	6823      	ldr	r3, [r4, #0]
 8005d56:	07da      	lsls	r2, r3, #31
 8005d58:	d438      	bmi.n	8005dcc <_printf_float+0x398>
 8005d5a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d5e:	eba2 0903 	sub.w	r9, r2, r3
 8005d62:	9b05      	ldr	r3, [sp, #20]
 8005d64:	1ad2      	subs	r2, r2, r3
 8005d66:	4591      	cmp	r9, r2
 8005d68:	bfa8      	it	ge
 8005d6a:	4691      	movge	r9, r2
 8005d6c:	f1b9 0f00 	cmp.w	r9, #0
 8005d70:	dc35      	bgt.n	8005dde <_printf_float+0x3aa>
 8005d72:	f04f 0800 	mov.w	r8, #0
 8005d76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d7a:	f104 0a1a 	add.w	sl, r4, #26
 8005d7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d82:	1a9b      	subs	r3, r3, r2
 8005d84:	eba3 0309 	sub.w	r3, r3, r9
 8005d88:	4543      	cmp	r3, r8
 8005d8a:	f77f af79 	ble.w	8005c80 <_printf_float+0x24c>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4652      	mov	r2, sl
 8005d92:	4631      	mov	r1, r6
 8005d94:	4628      	mov	r0, r5
 8005d96:	47b8      	blx	r7
 8005d98:	3001      	adds	r0, #1
 8005d9a:	f43f aeaa 	beq.w	8005af2 <_printf_float+0xbe>
 8005d9e:	f108 0801 	add.w	r8, r8, #1
 8005da2:	e7ec      	b.n	8005d7e <_printf_float+0x34a>
 8005da4:	4613      	mov	r3, r2
 8005da6:	4631      	mov	r1, r6
 8005da8:	4642      	mov	r2, r8
 8005daa:	4628      	mov	r0, r5
 8005dac:	47b8      	blx	r7
 8005dae:	3001      	adds	r0, #1
 8005db0:	d1c0      	bne.n	8005d34 <_printf_float+0x300>
 8005db2:	e69e      	b.n	8005af2 <_printf_float+0xbe>
 8005db4:	2301      	movs	r3, #1
 8005db6:	4631      	mov	r1, r6
 8005db8:	4628      	mov	r0, r5
 8005dba:	9205      	str	r2, [sp, #20]
 8005dbc:	47b8      	blx	r7
 8005dbe:	3001      	adds	r0, #1
 8005dc0:	f43f ae97 	beq.w	8005af2 <_printf_float+0xbe>
 8005dc4:	9a05      	ldr	r2, [sp, #20]
 8005dc6:	f10b 0b01 	add.w	fp, fp, #1
 8005dca:	e7b9      	b.n	8005d40 <_printf_float+0x30c>
 8005dcc:	ee18 3a10 	vmov	r3, s16
 8005dd0:	4652      	mov	r2, sl
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	d1be      	bne.n	8005d5a <_printf_float+0x326>
 8005ddc:	e689      	b.n	8005af2 <_printf_float+0xbe>
 8005dde:	9a05      	ldr	r2, [sp, #20]
 8005de0:	464b      	mov	r3, r9
 8005de2:	4442      	add	r2, r8
 8005de4:	4631      	mov	r1, r6
 8005de6:	4628      	mov	r0, r5
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	d1c1      	bne.n	8005d72 <_printf_float+0x33e>
 8005dee:	e680      	b.n	8005af2 <_printf_float+0xbe>
 8005df0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005df2:	2a01      	cmp	r2, #1
 8005df4:	dc01      	bgt.n	8005dfa <_printf_float+0x3c6>
 8005df6:	07db      	lsls	r3, r3, #31
 8005df8:	d53a      	bpl.n	8005e70 <_printf_float+0x43c>
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	4642      	mov	r2, r8
 8005dfe:	4631      	mov	r1, r6
 8005e00:	4628      	mov	r0, r5
 8005e02:	47b8      	blx	r7
 8005e04:	3001      	adds	r0, #1
 8005e06:	f43f ae74 	beq.w	8005af2 <_printf_float+0xbe>
 8005e0a:	ee18 3a10 	vmov	r3, s16
 8005e0e:	4652      	mov	r2, sl
 8005e10:	4631      	mov	r1, r6
 8005e12:	4628      	mov	r0, r5
 8005e14:	47b8      	blx	r7
 8005e16:	3001      	adds	r0, #1
 8005e18:	f43f ae6b 	beq.w	8005af2 <_printf_float+0xbe>
 8005e1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e20:	2200      	movs	r2, #0
 8005e22:	2300      	movs	r3, #0
 8005e24:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005e28:	f7fa fe56 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e2c:	b9d8      	cbnz	r0, 8005e66 <_printf_float+0x432>
 8005e2e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e32:	f108 0201 	add.w	r2, r8, #1
 8005e36:	4631      	mov	r1, r6
 8005e38:	4628      	mov	r0, r5
 8005e3a:	47b8      	blx	r7
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	d10e      	bne.n	8005e5e <_printf_float+0x42a>
 8005e40:	e657      	b.n	8005af2 <_printf_float+0xbe>
 8005e42:	2301      	movs	r3, #1
 8005e44:	4652      	mov	r2, sl
 8005e46:	4631      	mov	r1, r6
 8005e48:	4628      	mov	r0, r5
 8005e4a:	47b8      	blx	r7
 8005e4c:	3001      	adds	r0, #1
 8005e4e:	f43f ae50 	beq.w	8005af2 <_printf_float+0xbe>
 8005e52:	f108 0801 	add.w	r8, r8, #1
 8005e56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	4543      	cmp	r3, r8
 8005e5c:	dcf1      	bgt.n	8005e42 <_printf_float+0x40e>
 8005e5e:	464b      	mov	r3, r9
 8005e60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e64:	e6da      	b.n	8005c1c <_printf_float+0x1e8>
 8005e66:	f04f 0800 	mov.w	r8, #0
 8005e6a:	f104 0a1a 	add.w	sl, r4, #26
 8005e6e:	e7f2      	b.n	8005e56 <_printf_float+0x422>
 8005e70:	2301      	movs	r3, #1
 8005e72:	4642      	mov	r2, r8
 8005e74:	e7df      	b.n	8005e36 <_printf_float+0x402>
 8005e76:	2301      	movs	r3, #1
 8005e78:	464a      	mov	r2, r9
 8005e7a:	4631      	mov	r1, r6
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	47b8      	blx	r7
 8005e80:	3001      	adds	r0, #1
 8005e82:	f43f ae36 	beq.w	8005af2 <_printf_float+0xbe>
 8005e86:	f108 0801 	add.w	r8, r8, #1
 8005e8a:	68e3      	ldr	r3, [r4, #12]
 8005e8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e8e:	1a5b      	subs	r3, r3, r1
 8005e90:	4543      	cmp	r3, r8
 8005e92:	dcf0      	bgt.n	8005e76 <_printf_float+0x442>
 8005e94:	e6f8      	b.n	8005c88 <_printf_float+0x254>
 8005e96:	f04f 0800 	mov.w	r8, #0
 8005e9a:	f104 0919 	add.w	r9, r4, #25
 8005e9e:	e7f4      	b.n	8005e8a <_printf_float+0x456>

08005ea0 <_printf_common>:
 8005ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ea4:	4616      	mov	r6, r2
 8005ea6:	4699      	mov	r9, r3
 8005ea8:	688a      	ldr	r2, [r1, #8]
 8005eaa:	690b      	ldr	r3, [r1, #16]
 8005eac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	bfb8      	it	lt
 8005eb4:	4613      	movlt	r3, r2
 8005eb6:	6033      	str	r3, [r6, #0]
 8005eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	460c      	mov	r4, r1
 8005ec0:	b10a      	cbz	r2, 8005ec6 <_printf_common+0x26>
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	6033      	str	r3, [r6, #0]
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	0699      	lsls	r1, r3, #26
 8005eca:	bf42      	ittt	mi
 8005ecc:	6833      	ldrmi	r3, [r6, #0]
 8005ece:	3302      	addmi	r3, #2
 8005ed0:	6033      	strmi	r3, [r6, #0]
 8005ed2:	6825      	ldr	r5, [r4, #0]
 8005ed4:	f015 0506 	ands.w	r5, r5, #6
 8005ed8:	d106      	bne.n	8005ee8 <_printf_common+0x48>
 8005eda:	f104 0a19 	add.w	sl, r4, #25
 8005ede:	68e3      	ldr	r3, [r4, #12]
 8005ee0:	6832      	ldr	r2, [r6, #0]
 8005ee2:	1a9b      	subs	r3, r3, r2
 8005ee4:	42ab      	cmp	r3, r5
 8005ee6:	dc26      	bgt.n	8005f36 <_printf_common+0x96>
 8005ee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005eec:	1e13      	subs	r3, r2, #0
 8005eee:	6822      	ldr	r2, [r4, #0]
 8005ef0:	bf18      	it	ne
 8005ef2:	2301      	movne	r3, #1
 8005ef4:	0692      	lsls	r2, r2, #26
 8005ef6:	d42b      	bmi.n	8005f50 <_printf_common+0xb0>
 8005ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005efc:	4649      	mov	r1, r9
 8005efe:	4638      	mov	r0, r7
 8005f00:	47c0      	blx	r8
 8005f02:	3001      	adds	r0, #1
 8005f04:	d01e      	beq.n	8005f44 <_printf_common+0xa4>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	6922      	ldr	r2, [r4, #16]
 8005f0a:	f003 0306 	and.w	r3, r3, #6
 8005f0e:	2b04      	cmp	r3, #4
 8005f10:	bf02      	ittt	eq
 8005f12:	68e5      	ldreq	r5, [r4, #12]
 8005f14:	6833      	ldreq	r3, [r6, #0]
 8005f16:	1aed      	subeq	r5, r5, r3
 8005f18:	68a3      	ldr	r3, [r4, #8]
 8005f1a:	bf0c      	ite	eq
 8005f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f20:	2500      	movne	r5, #0
 8005f22:	4293      	cmp	r3, r2
 8005f24:	bfc4      	itt	gt
 8005f26:	1a9b      	subgt	r3, r3, r2
 8005f28:	18ed      	addgt	r5, r5, r3
 8005f2a:	2600      	movs	r6, #0
 8005f2c:	341a      	adds	r4, #26
 8005f2e:	42b5      	cmp	r5, r6
 8005f30:	d11a      	bne.n	8005f68 <_printf_common+0xc8>
 8005f32:	2000      	movs	r0, #0
 8005f34:	e008      	b.n	8005f48 <_printf_common+0xa8>
 8005f36:	2301      	movs	r3, #1
 8005f38:	4652      	mov	r2, sl
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	4638      	mov	r0, r7
 8005f3e:	47c0      	blx	r8
 8005f40:	3001      	adds	r0, #1
 8005f42:	d103      	bne.n	8005f4c <_printf_common+0xac>
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295
 8005f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f4c:	3501      	adds	r5, #1
 8005f4e:	e7c6      	b.n	8005ede <_printf_common+0x3e>
 8005f50:	18e1      	adds	r1, r4, r3
 8005f52:	1c5a      	adds	r2, r3, #1
 8005f54:	2030      	movs	r0, #48	; 0x30
 8005f56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f5a:	4422      	add	r2, r4
 8005f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f64:	3302      	adds	r3, #2
 8005f66:	e7c7      	b.n	8005ef8 <_printf_common+0x58>
 8005f68:	2301      	movs	r3, #1
 8005f6a:	4622      	mov	r2, r4
 8005f6c:	4649      	mov	r1, r9
 8005f6e:	4638      	mov	r0, r7
 8005f70:	47c0      	blx	r8
 8005f72:	3001      	adds	r0, #1
 8005f74:	d0e6      	beq.n	8005f44 <_printf_common+0xa4>
 8005f76:	3601      	adds	r6, #1
 8005f78:	e7d9      	b.n	8005f2e <_printf_common+0x8e>
	...

08005f7c <_printf_i>:
 8005f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f80:	7e0f      	ldrb	r7, [r1, #24]
 8005f82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f84:	2f78      	cmp	r7, #120	; 0x78
 8005f86:	4691      	mov	r9, r2
 8005f88:	4680      	mov	r8, r0
 8005f8a:	460c      	mov	r4, r1
 8005f8c:	469a      	mov	sl, r3
 8005f8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f92:	d807      	bhi.n	8005fa4 <_printf_i+0x28>
 8005f94:	2f62      	cmp	r7, #98	; 0x62
 8005f96:	d80a      	bhi.n	8005fae <_printf_i+0x32>
 8005f98:	2f00      	cmp	r7, #0
 8005f9a:	f000 80d4 	beq.w	8006146 <_printf_i+0x1ca>
 8005f9e:	2f58      	cmp	r7, #88	; 0x58
 8005fa0:	f000 80c0 	beq.w	8006124 <_printf_i+0x1a8>
 8005fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005fa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fac:	e03a      	b.n	8006024 <_printf_i+0xa8>
 8005fae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fb2:	2b15      	cmp	r3, #21
 8005fb4:	d8f6      	bhi.n	8005fa4 <_printf_i+0x28>
 8005fb6:	a101      	add	r1, pc, #4	; (adr r1, 8005fbc <_printf_i+0x40>)
 8005fb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fbc:	08006015 	.word	0x08006015
 8005fc0:	08006029 	.word	0x08006029
 8005fc4:	08005fa5 	.word	0x08005fa5
 8005fc8:	08005fa5 	.word	0x08005fa5
 8005fcc:	08005fa5 	.word	0x08005fa5
 8005fd0:	08005fa5 	.word	0x08005fa5
 8005fd4:	08006029 	.word	0x08006029
 8005fd8:	08005fa5 	.word	0x08005fa5
 8005fdc:	08005fa5 	.word	0x08005fa5
 8005fe0:	08005fa5 	.word	0x08005fa5
 8005fe4:	08005fa5 	.word	0x08005fa5
 8005fe8:	0800612d 	.word	0x0800612d
 8005fec:	08006055 	.word	0x08006055
 8005ff0:	080060e7 	.word	0x080060e7
 8005ff4:	08005fa5 	.word	0x08005fa5
 8005ff8:	08005fa5 	.word	0x08005fa5
 8005ffc:	0800614f 	.word	0x0800614f
 8006000:	08005fa5 	.word	0x08005fa5
 8006004:	08006055 	.word	0x08006055
 8006008:	08005fa5 	.word	0x08005fa5
 800600c:	08005fa5 	.word	0x08005fa5
 8006010:	080060ef 	.word	0x080060ef
 8006014:	682b      	ldr	r3, [r5, #0]
 8006016:	1d1a      	adds	r2, r3, #4
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	602a      	str	r2, [r5, #0]
 800601c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006020:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006024:	2301      	movs	r3, #1
 8006026:	e09f      	b.n	8006168 <_printf_i+0x1ec>
 8006028:	6820      	ldr	r0, [r4, #0]
 800602a:	682b      	ldr	r3, [r5, #0]
 800602c:	0607      	lsls	r7, r0, #24
 800602e:	f103 0104 	add.w	r1, r3, #4
 8006032:	6029      	str	r1, [r5, #0]
 8006034:	d501      	bpl.n	800603a <_printf_i+0xbe>
 8006036:	681e      	ldr	r6, [r3, #0]
 8006038:	e003      	b.n	8006042 <_printf_i+0xc6>
 800603a:	0646      	lsls	r6, r0, #25
 800603c:	d5fb      	bpl.n	8006036 <_printf_i+0xba>
 800603e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006042:	2e00      	cmp	r6, #0
 8006044:	da03      	bge.n	800604e <_printf_i+0xd2>
 8006046:	232d      	movs	r3, #45	; 0x2d
 8006048:	4276      	negs	r6, r6
 800604a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800604e:	485a      	ldr	r0, [pc, #360]	; (80061b8 <_printf_i+0x23c>)
 8006050:	230a      	movs	r3, #10
 8006052:	e012      	b.n	800607a <_printf_i+0xfe>
 8006054:	682b      	ldr	r3, [r5, #0]
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	1d19      	adds	r1, r3, #4
 800605a:	6029      	str	r1, [r5, #0]
 800605c:	0605      	lsls	r5, r0, #24
 800605e:	d501      	bpl.n	8006064 <_printf_i+0xe8>
 8006060:	681e      	ldr	r6, [r3, #0]
 8006062:	e002      	b.n	800606a <_printf_i+0xee>
 8006064:	0641      	lsls	r1, r0, #25
 8006066:	d5fb      	bpl.n	8006060 <_printf_i+0xe4>
 8006068:	881e      	ldrh	r6, [r3, #0]
 800606a:	4853      	ldr	r0, [pc, #332]	; (80061b8 <_printf_i+0x23c>)
 800606c:	2f6f      	cmp	r7, #111	; 0x6f
 800606e:	bf0c      	ite	eq
 8006070:	2308      	moveq	r3, #8
 8006072:	230a      	movne	r3, #10
 8006074:	2100      	movs	r1, #0
 8006076:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800607a:	6865      	ldr	r5, [r4, #4]
 800607c:	60a5      	str	r5, [r4, #8]
 800607e:	2d00      	cmp	r5, #0
 8006080:	bfa2      	ittt	ge
 8006082:	6821      	ldrge	r1, [r4, #0]
 8006084:	f021 0104 	bicge.w	r1, r1, #4
 8006088:	6021      	strge	r1, [r4, #0]
 800608a:	b90e      	cbnz	r6, 8006090 <_printf_i+0x114>
 800608c:	2d00      	cmp	r5, #0
 800608e:	d04b      	beq.n	8006128 <_printf_i+0x1ac>
 8006090:	4615      	mov	r5, r2
 8006092:	fbb6 f1f3 	udiv	r1, r6, r3
 8006096:	fb03 6711 	mls	r7, r3, r1, r6
 800609a:	5dc7      	ldrb	r7, [r0, r7]
 800609c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80060a0:	4637      	mov	r7, r6
 80060a2:	42bb      	cmp	r3, r7
 80060a4:	460e      	mov	r6, r1
 80060a6:	d9f4      	bls.n	8006092 <_printf_i+0x116>
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d10b      	bne.n	80060c4 <_printf_i+0x148>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	07de      	lsls	r6, r3, #31
 80060b0:	d508      	bpl.n	80060c4 <_printf_i+0x148>
 80060b2:	6923      	ldr	r3, [r4, #16]
 80060b4:	6861      	ldr	r1, [r4, #4]
 80060b6:	4299      	cmp	r1, r3
 80060b8:	bfde      	ittt	le
 80060ba:	2330      	movle	r3, #48	; 0x30
 80060bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060c4:	1b52      	subs	r2, r2, r5
 80060c6:	6122      	str	r2, [r4, #16]
 80060c8:	f8cd a000 	str.w	sl, [sp]
 80060cc:	464b      	mov	r3, r9
 80060ce:	aa03      	add	r2, sp, #12
 80060d0:	4621      	mov	r1, r4
 80060d2:	4640      	mov	r0, r8
 80060d4:	f7ff fee4 	bl	8005ea0 <_printf_common>
 80060d8:	3001      	adds	r0, #1
 80060da:	d14a      	bne.n	8006172 <_printf_i+0x1f6>
 80060dc:	f04f 30ff 	mov.w	r0, #4294967295
 80060e0:	b004      	add	sp, #16
 80060e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	f043 0320 	orr.w	r3, r3, #32
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	4833      	ldr	r0, [pc, #204]	; (80061bc <_printf_i+0x240>)
 80060f0:	2778      	movs	r7, #120	; 0x78
 80060f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060f6:	6823      	ldr	r3, [r4, #0]
 80060f8:	6829      	ldr	r1, [r5, #0]
 80060fa:	061f      	lsls	r7, r3, #24
 80060fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006100:	d402      	bmi.n	8006108 <_printf_i+0x18c>
 8006102:	065f      	lsls	r7, r3, #25
 8006104:	bf48      	it	mi
 8006106:	b2b6      	uxthmi	r6, r6
 8006108:	07df      	lsls	r7, r3, #31
 800610a:	bf48      	it	mi
 800610c:	f043 0320 	orrmi.w	r3, r3, #32
 8006110:	6029      	str	r1, [r5, #0]
 8006112:	bf48      	it	mi
 8006114:	6023      	strmi	r3, [r4, #0]
 8006116:	b91e      	cbnz	r6, 8006120 <_printf_i+0x1a4>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	f023 0320 	bic.w	r3, r3, #32
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	2310      	movs	r3, #16
 8006122:	e7a7      	b.n	8006074 <_printf_i+0xf8>
 8006124:	4824      	ldr	r0, [pc, #144]	; (80061b8 <_printf_i+0x23c>)
 8006126:	e7e4      	b.n	80060f2 <_printf_i+0x176>
 8006128:	4615      	mov	r5, r2
 800612a:	e7bd      	b.n	80060a8 <_printf_i+0x12c>
 800612c:	682b      	ldr	r3, [r5, #0]
 800612e:	6826      	ldr	r6, [r4, #0]
 8006130:	6961      	ldr	r1, [r4, #20]
 8006132:	1d18      	adds	r0, r3, #4
 8006134:	6028      	str	r0, [r5, #0]
 8006136:	0635      	lsls	r5, r6, #24
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	d501      	bpl.n	8006140 <_printf_i+0x1c4>
 800613c:	6019      	str	r1, [r3, #0]
 800613e:	e002      	b.n	8006146 <_printf_i+0x1ca>
 8006140:	0670      	lsls	r0, r6, #25
 8006142:	d5fb      	bpl.n	800613c <_printf_i+0x1c0>
 8006144:	8019      	strh	r1, [r3, #0]
 8006146:	2300      	movs	r3, #0
 8006148:	6123      	str	r3, [r4, #16]
 800614a:	4615      	mov	r5, r2
 800614c:	e7bc      	b.n	80060c8 <_printf_i+0x14c>
 800614e:	682b      	ldr	r3, [r5, #0]
 8006150:	1d1a      	adds	r2, r3, #4
 8006152:	602a      	str	r2, [r5, #0]
 8006154:	681d      	ldr	r5, [r3, #0]
 8006156:	6862      	ldr	r2, [r4, #4]
 8006158:	2100      	movs	r1, #0
 800615a:	4628      	mov	r0, r5
 800615c:	f7fa f840 	bl	80001e0 <memchr>
 8006160:	b108      	cbz	r0, 8006166 <_printf_i+0x1ea>
 8006162:	1b40      	subs	r0, r0, r5
 8006164:	6060      	str	r0, [r4, #4]
 8006166:	6863      	ldr	r3, [r4, #4]
 8006168:	6123      	str	r3, [r4, #16]
 800616a:	2300      	movs	r3, #0
 800616c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006170:	e7aa      	b.n	80060c8 <_printf_i+0x14c>
 8006172:	6923      	ldr	r3, [r4, #16]
 8006174:	462a      	mov	r2, r5
 8006176:	4649      	mov	r1, r9
 8006178:	4640      	mov	r0, r8
 800617a:	47d0      	blx	sl
 800617c:	3001      	adds	r0, #1
 800617e:	d0ad      	beq.n	80060dc <_printf_i+0x160>
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	079b      	lsls	r3, r3, #30
 8006184:	d413      	bmi.n	80061ae <_printf_i+0x232>
 8006186:	68e0      	ldr	r0, [r4, #12]
 8006188:	9b03      	ldr	r3, [sp, #12]
 800618a:	4298      	cmp	r0, r3
 800618c:	bfb8      	it	lt
 800618e:	4618      	movlt	r0, r3
 8006190:	e7a6      	b.n	80060e0 <_printf_i+0x164>
 8006192:	2301      	movs	r3, #1
 8006194:	4632      	mov	r2, r6
 8006196:	4649      	mov	r1, r9
 8006198:	4640      	mov	r0, r8
 800619a:	47d0      	blx	sl
 800619c:	3001      	adds	r0, #1
 800619e:	d09d      	beq.n	80060dc <_printf_i+0x160>
 80061a0:	3501      	adds	r5, #1
 80061a2:	68e3      	ldr	r3, [r4, #12]
 80061a4:	9903      	ldr	r1, [sp, #12]
 80061a6:	1a5b      	subs	r3, r3, r1
 80061a8:	42ab      	cmp	r3, r5
 80061aa:	dcf2      	bgt.n	8006192 <_printf_i+0x216>
 80061ac:	e7eb      	b.n	8006186 <_printf_i+0x20a>
 80061ae:	2500      	movs	r5, #0
 80061b0:	f104 0619 	add.w	r6, r4, #25
 80061b4:	e7f5      	b.n	80061a2 <_printf_i+0x226>
 80061b6:	bf00      	nop
 80061b8:	0800a0fe 	.word	0x0800a0fe
 80061bc:	0800a10f 	.word	0x0800a10f

080061c0 <_scanf_float>:
 80061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c4:	b087      	sub	sp, #28
 80061c6:	4617      	mov	r7, r2
 80061c8:	9303      	str	r3, [sp, #12]
 80061ca:	688b      	ldr	r3, [r1, #8]
 80061cc:	1e5a      	subs	r2, r3, #1
 80061ce:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80061d2:	bf83      	ittte	hi
 80061d4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80061d8:	195b      	addhi	r3, r3, r5
 80061da:	9302      	strhi	r3, [sp, #8]
 80061dc:	2300      	movls	r3, #0
 80061de:	bf86      	itte	hi
 80061e0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80061e4:	608b      	strhi	r3, [r1, #8]
 80061e6:	9302      	strls	r3, [sp, #8]
 80061e8:	680b      	ldr	r3, [r1, #0]
 80061ea:	468b      	mov	fp, r1
 80061ec:	2500      	movs	r5, #0
 80061ee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80061f2:	f84b 3b1c 	str.w	r3, [fp], #28
 80061f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80061fa:	4680      	mov	r8, r0
 80061fc:	460c      	mov	r4, r1
 80061fe:	465e      	mov	r6, fp
 8006200:	46aa      	mov	sl, r5
 8006202:	46a9      	mov	r9, r5
 8006204:	9501      	str	r5, [sp, #4]
 8006206:	68a2      	ldr	r2, [r4, #8]
 8006208:	b152      	cbz	r2, 8006220 <_scanf_float+0x60>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	781b      	ldrb	r3, [r3, #0]
 800620e:	2b4e      	cmp	r3, #78	; 0x4e
 8006210:	d864      	bhi.n	80062dc <_scanf_float+0x11c>
 8006212:	2b40      	cmp	r3, #64	; 0x40
 8006214:	d83c      	bhi.n	8006290 <_scanf_float+0xd0>
 8006216:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800621a:	b2c8      	uxtb	r0, r1
 800621c:	280e      	cmp	r0, #14
 800621e:	d93a      	bls.n	8006296 <_scanf_float+0xd6>
 8006220:	f1b9 0f00 	cmp.w	r9, #0
 8006224:	d003      	beq.n	800622e <_scanf_float+0x6e>
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006232:	f1ba 0f01 	cmp.w	sl, #1
 8006236:	f200 8113 	bhi.w	8006460 <_scanf_float+0x2a0>
 800623a:	455e      	cmp	r6, fp
 800623c:	f200 8105 	bhi.w	800644a <_scanf_float+0x28a>
 8006240:	2501      	movs	r5, #1
 8006242:	4628      	mov	r0, r5
 8006244:	b007      	add	sp, #28
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800624e:	2a0d      	cmp	r2, #13
 8006250:	d8e6      	bhi.n	8006220 <_scanf_float+0x60>
 8006252:	a101      	add	r1, pc, #4	; (adr r1, 8006258 <_scanf_float+0x98>)
 8006254:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006258:	08006397 	.word	0x08006397
 800625c:	08006221 	.word	0x08006221
 8006260:	08006221 	.word	0x08006221
 8006264:	08006221 	.word	0x08006221
 8006268:	080063f7 	.word	0x080063f7
 800626c:	080063cf 	.word	0x080063cf
 8006270:	08006221 	.word	0x08006221
 8006274:	08006221 	.word	0x08006221
 8006278:	080063a5 	.word	0x080063a5
 800627c:	08006221 	.word	0x08006221
 8006280:	08006221 	.word	0x08006221
 8006284:	08006221 	.word	0x08006221
 8006288:	08006221 	.word	0x08006221
 800628c:	0800635d 	.word	0x0800635d
 8006290:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006294:	e7db      	b.n	800624e <_scanf_float+0x8e>
 8006296:	290e      	cmp	r1, #14
 8006298:	d8c2      	bhi.n	8006220 <_scanf_float+0x60>
 800629a:	a001      	add	r0, pc, #4	; (adr r0, 80062a0 <_scanf_float+0xe0>)
 800629c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80062a0:	0800634f 	.word	0x0800634f
 80062a4:	08006221 	.word	0x08006221
 80062a8:	0800634f 	.word	0x0800634f
 80062ac:	080063e3 	.word	0x080063e3
 80062b0:	08006221 	.word	0x08006221
 80062b4:	080062fd 	.word	0x080062fd
 80062b8:	08006339 	.word	0x08006339
 80062bc:	08006339 	.word	0x08006339
 80062c0:	08006339 	.word	0x08006339
 80062c4:	08006339 	.word	0x08006339
 80062c8:	08006339 	.word	0x08006339
 80062cc:	08006339 	.word	0x08006339
 80062d0:	08006339 	.word	0x08006339
 80062d4:	08006339 	.word	0x08006339
 80062d8:	08006339 	.word	0x08006339
 80062dc:	2b6e      	cmp	r3, #110	; 0x6e
 80062de:	d809      	bhi.n	80062f4 <_scanf_float+0x134>
 80062e0:	2b60      	cmp	r3, #96	; 0x60
 80062e2:	d8b2      	bhi.n	800624a <_scanf_float+0x8a>
 80062e4:	2b54      	cmp	r3, #84	; 0x54
 80062e6:	d077      	beq.n	80063d8 <_scanf_float+0x218>
 80062e8:	2b59      	cmp	r3, #89	; 0x59
 80062ea:	d199      	bne.n	8006220 <_scanf_float+0x60>
 80062ec:	2d07      	cmp	r5, #7
 80062ee:	d197      	bne.n	8006220 <_scanf_float+0x60>
 80062f0:	2508      	movs	r5, #8
 80062f2:	e029      	b.n	8006348 <_scanf_float+0x188>
 80062f4:	2b74      	cmp	r3, #116	; 0x74
 80062f6:	d06f      	beq.n	80063d8 <_scanf_float+0x218>
 80062f8:	2b79      	cmp	r3, #121	; 0x79
 80062fa:	e7f6      	b.n	80062ea <_scanf_float+0x12a>
 80062fc:	6821      	ldr	r1, [r4, #0]
 80062fe:	05c8      	lsls	r0, r1, #23
 8006300:	d51a      	bpl.n	8006338 <_scanf_float+0x178>
 8006302:	9b02      	ldr	r3, [sp, #8]
 8006304:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006308:	6021      	str	r1, [r4, #0]
 800630a:	f109 0901 	add.w	r9, r9, #1
 800630e:	b11b      	cbz	r3, 8006318 <_scanf_float+0x158>
 8006310:	3b01      	subs	r3, #1
 8006312:	3201      	adds	r2, #1
 8006314:	9302      	str	r3, [sp, #8]
 8006316:	60a2      	str	r2, [r4, #8]
 8006318:	68a3      	ldr	r3, [r4, #8]
 800631a:	3b01      	subs	r3, #1
 800631c:	60a3      	str	r3, [r4, #8]
 800631e:	6923      	ldr	r3, [r4, #16]
 8006320:	3301      	adds	r3, #1
 8006322:	6123      	str	r3, [r4, #16]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	3b01      	subs	r3, #1
 8006328:	2b00      	cmp	r3, #0
 800632a:	607b      	str	r3, [r7, #4]
 800632c:	f340 8084 	ble.w	8006438 <_scanf_float+0x278>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	3301      	adds	r3, #1
 8006334:	603b      	str	r3, [r7, #0]
 8006336:	e766      	b.n	8006206 <_scanf_float+0x46>
 8006338:	eb1a 0f05 	cmn.w	sl, r5
 800633c:	f47f af70 	bne.w	8006220 <_scanf_float+0x60>
 8006340:	6822      	ldr	r2, [r4, #0]
 8006342:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006346:	6022      	str	r2, [r4, #0]
 8006348:	f806 3b01 	strb.w	r3, [r6], #1
 800634c:	e7e4      	b.n	8006318 <_scanf_float+0x158>
 800634e:	6822      	ldr	r2, [r4, #0]
 8006350:	0610      	lsls	r0, r2, #24
 8006352:	f57f af65 	bpl.w	8006220 <_scanf_float+0x60>
 8006356:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800635a:	e7f4      	b.n	8006346 <_scanf_float+0x186>
 800635c:	f1ba 0f00 	cmp.w	sl, #0
 8006360:	d10e      	bne.n	8006380 <_scanf_float+0x1c0>
 8006362:	f1b9 0f00 	cmp.w	r9, #0
 8006366:	d10e      	bne.n	8006386 <_scanf_float+0x1c6>
 8006368:	6822      	ldr	r2, [r4, #0]
 800636a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800636e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006372:	d108      	bne.n	8006386 <_scanf_float+0x1c6>
 8006374:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006378:	6022      	str	r2, [r4, #0]
 800637a:	f04f 0a01 	mov.w	sl, #1
 800637e:	e7e3      	b.n	8006348 <_scanf_float+0x188>
 8006380:	f1ba 0f02 	cmp.w	sl, #2
 8006384:	d055      	beq.n	8006432 <_scanf_float+0x272>
 8006386:	2d01      	cmp	r5, #1
 8006388:	d002      	beq.n	8006390 <_scanf_float+0x1d0>
 800638a:	2d04      	cmp	r5, #4
 800638c:	f47f af48 	bne.w	8006220 <_scanf_float+0x60>
 8006390:	3501      	adds	r5, #1
 8006392:	b2ed      	uxtb	r5, r5
 8006394:	e7d8      	b.n	8006348 <_scanf_float+0x188>
 8006396:	f1ba 0f01 	cmp.w	sl, #1
 800639a:	f47f af41 	bne.w	8006220 <_scanf_float+0x60>
 800639e:	f04f 0a02 	mov.w	sl, #2
 80063a2:	e7d1      	b.n	8006348 <_scanf_float+0x188>
 80063a4:	b97d      	cbnz	r5, 80063c6 <_scanf_float+0x206>
 80063a6:	f1b9 0f00 	cmp.w	r9, #0
 80063aa:	f47f af3c 	bne.w	8006226 <_scanf_float+0x66>
 80063ae:	6822      	ldr	r2, [r4, #0]
 80063b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80063b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80063b8:	f47f af39 	bne.w	800622e <_scanf_float+0x6e>
 80063bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80063c0:	6022      	str	r2, [r4, #0]
 80063c2:	2501      	movs	r5, #1
 80063c4:	e7c0      	b.n	8006348 <_scanf_float+0x188>
 80063c6:	2d03      	cmp	r5, #3
 80063c8:	d0e2      	beq.n	8006390 <_scanf_float+0x1d0>
 80063ca:	2d05      	cmp	r5, #5
 80063cc:	e7de      	b.n	800638c <_scanf_float+0x1cc>
 80063ce:	2d02      	cmp	r5, #2
 80063d0:	f47f af26 	bne.w	8006220 <_scanf_float+0x60>
 80063d4:	2503      	movs	r5, #3
 80063d6:	e7b7      	b.n	8006348 <_scanf_float+0x188>
 80063d8:	2d06      	cmp	r5, #6
 80063da:	f47f af21 	bne.w	8006220 <_scanf_float+0x60>
 80063de:	2507      	movs	r5, #7
 80063e0:	e7b2      	b.n	8006348 <_scanf_float+0x188>
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	0591      	lsls	r1, r2, #22
 80063e6:	f57f af1b 	bpl.w	8006220 <_scanf_float+0x60>
 80063ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80063ee:	6022      	str	r2, [r4, #0]
 80063f0:	f8cd 9004 	str.w	r9, [sp, #4]
 80063f4:	e7a8      	b.n	8006348 <_scanf_float+0x188>
 80063f6:	6822      	ldr	r2, [r4, #0]
 80063f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80063fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006400:	d006      	beq.n	8006410 <_scanf_float+0x250>
 8006402:	0550      	lsls	r0, r2, #21
 8006404:	f57f af0c 	bpl.w	8006220 <_scanf_float+0x60>
 8006408:	f1b9 0f00 	cmp.w	r9, #0
 800640c:	f43f af0f 	beq.w	800622e <_scanf_float+0x6e>
 8006410:	0591      	lsls	r1, r2, #22
 8006412:	bf58      	it	pl
 8006414:	9901      	ldrpl	r1, [sp, #4]
 8006416:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800641a:	bf58      	it	pl
 800641c:	eba9 0101 	subpl.w	r1, r9, r1
 8006420:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006424:	bf58      	it	pl
 8006426:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800642a:	6022      	str	r2, [r4, #0]
 800642c:	f04f 0900 	mov.w	r9, #0
 8006430:	e78a      	b.n	8006348 <_scanf_float+0x188>
 8006432:	f04f 0a03 	mov.w	sl, #3
 8006436:	e787      	b.n	8006348 <_scanf_float+0x188>
 8006438:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800643c:	4639      	mov	r1, r7
 800643e:	4640      	mov	r0, r8
 8006440:	4798      	blx	r3
 8006442:	2800      	cmp	r0, #0
 8006444:	f43f aedf 	beq.w	8006206 <_scanf_float+0x46>
 8006448:	e6ea      	b.n	8006220 <_scanf_float+0x60>
 800644a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800644e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006452:	463a      	mov	r2, r7
 8006454:	4640      	mov	r0, r8
 8006456:	4798      	blx	r3
 8006458:	6923      	ldr	r3, [r4, #16]
 800645a:	3b01      	subs	r3, #1
 800645c:	6123      	str	r3, [r4, #16]
 800645e:	e6ec      	b.n	800623a <_scanf_float+0x7a>
 8006460:	1e6b      	subs	r3, r5, #1
 8006462:	2b06      	cmp	r3, #6
 8006464:	d825      	bhi.n	80064b2 <_scanf_float+0x2f2>
 8006466:	2d02      	cmp	r5, #2
 8006468:	d836      	bhi.n	80064d8 <_scanf_float+0x318>
 800646a:	455e      	cmp	r6, fp
 800646c:	f67f aee8 	bls.w	8006240 <_scanf_float+0x80>
 8006470:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006474:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006478:	463a      	mov	r2, r7
 800647a:	4640      	mov	r0, r8
 800647c:	4798      	blx	r3
 800647e:	6923      	ldr	r3, [r4, #16]
 8006480:	3b01      	subs	r3, #1
 8006482:	6123      	str	r3, [r4, #16]
 8006484:	e7f1      	b.n	800646a <_scanf_float+0x2aa>
 8006486:	9802      	ldr	r0, [sp, #8]
 8006488:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800648c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006490:	9002      	str	r0, [sp, #8]
 8006492:	463a      	mov	r2, r7
 8006494:	4640      	mov	r0, r8
 8006496:	4798      	blx	r3
 8006498:	6923      	ldr	r3, [r4, #16]
 800649a:	3b01      	subs	r3, #1
 800649c:	6123      	str	r3, [r4, #16]
 800649e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80064a2:	fa5f fa8a 	uxtb.w	sl, sl
 80064a6:	f1ba 0f02 	cmp.w	sl, #2
 80064aa:	d1ec      	bne.n	8006486 <_scanf_float+0x2c6>
 80064ac:	3d03      	subs	r5, #3
 80064ae:	b2ed      	uxtb	r5, r5
 80064b0:	1b76      	subs	r6, r6, r5
 80064b2:	6823      	ldr	r3, [r4, #0]
 80064b4:	05da      	lsls	r2, r3, #23
 80064b6:	d52f      	bpl.n	8006518 <_scanf_float+0x358>
 80064b8:	055b      	lsls	r3, r3, #21
 80064ba:	d510      	bpl.n	80064de <_scanf_float+0x31e>
 80064bc:	455e      	cmp	r6, fp
 80064be:	f67f aebf 	bls.w	8006240 <_scanf_float+0x80>
 80064c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80064c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80064ca:	463a      	mov	r2, r7
 80064cc:	4640      	mov	r0, r8
 80064ce:	4798      	blx	r3
 80064d0:	6923      	ldr	r3, [r4, #16]
 80064d2:	3b01      	subs	r3, #1
 80064d4:	6123      	str	r3, [r4, #16]
 80064d6:	e7f1      	b.n	80064bc <_scanf_float+0x2fc>
 80064d8:	46aa      	mov	sl, r5
 80064da:	9602      	str	r6, [sp, #8]
 80064dc:	e7df      	b.n	800649e <_scanf_float+0x2de>
 80064de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80064e2:	6923      	ldr	r3, [r4, #16]
 80064e4:	2965      	cmp	r1, #101	; 0x65
 80064e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80064ea:	f106 35ff 	add.w	r5, r6, #4294967295
 80064ee:	6123      	str	r3, [r4, #16]
 80064f0:	d00c      	beq.n	800650c <_scanf_float+0x34c>
 80064f2:	2945      	cmp	r1, #69	; 0x45
 80064f4:	d00a      	beq.n	800650c <_scanf_float+0x34c>
 80064f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80064fa:	463a      	mov	r2, r7
 80064fc:	4640      	mov	r0, r8
 80064fe:	4798      	blx	r3
 8006500:	6923      	ldr	r3, [r4, #16]
 8006502:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006506:	3b01      	subs	r3, #1
 8006508:	1eb5      	subs	r5, r6, #2
 800650a:	6123      	str	r3, [r4, #16]
 800650c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006510:	463a      	mov	r2, r7
 8006512:	4640      	mov	r0, r8
 8006514:	4798      	blx	r3
 8006516:	462e      	mov	r6, r5
 8006518:	6825      	ldr	r5, [r4, #0]
 800651a:	f015 0510 	ands.w	r5, r5, #16
 800651e:	d158      	bne.n	80065d2 <_scanf_float+0x412>
 8006520:	7035      	strb	r5, [r6, #0]
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006528:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800652c:	d11c      	bne.n	8006568 <_scanf_float+0x3a8>
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	454b      	cmp	r3, r9
 8006532:	eba3 0209 	sub.w	r2, r3, r9
 8006536:	d124      	bne.n	8006582 <_scanf_float+0x3c2>
 8006538:	2200      	movs	r2, #0
 800653a:	4659      	mov	r1, fp
 800653c:	4640      	mov	r0, r8
 800653e:	f002 fc2f 	bl	8008da0 <_strtod_r>
 8006542:	9b03      	ldr	r3, [sp, #12]
 8006544:	6821      	ldr	r1, [r4, #0]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f011 0f02 	tst.w	r1, #2
 800654c:	ec57 6b10 	vmov	r6, r7, d0
 8006550:	f103 0204 	add.w	r2, r3, #4
 8006554:	d020      	beq.n	8006598 <_scanf_float+0x3d8>
 8006556:	9903      	ldr	r1, [sp, #12]
 8006558:	600a      	str	r2, [r1, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	e9c3 6700 	strd	r6, r7, [r3]
 8006560:	68e3      	ldr	r3, [r4, #12]
 8006562:	3301      	adds	r3, #1
 8006564:	60e3      	str	r3, [r4, #12]
 8006566:	e66c      	b.n	8006242 <_scanf_float+0x82>
 8006568:	9b04      	ldr	r3, [sp, #16]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d0e4      	beq.n	8006538 <_scanf_float+0x378>
 800656e:	9905      	ldr	r1, [sp, #20]
 8006570:	230a      	movs	r3, #10
 8006572:	462a      	mov	r2, r5
 8006574:	3101      	adds	r1, #1
 8006576:	4640      	mov	r0, r8
 8006578:	f002 fc9a 	bl	8008eb0 <_strtol_r>
 800657c:	9b04      	ldr	r3, [sp, #16]
 800657e:	9e05      	ldr	r6, [sp, #20]
 8006580:	1ac2      	subs	r2, r0, r3
 8006582:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006586:	429e      	cmp	r6, r3
 8006588:	bf28      	it	cs
 800658a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800658e:	4912      	ldr	r1, [pc, #72]	; (80065d8 <_scanf_float+0x418>)
 8006590:	4630      	mov	r0, r6
 8006592:	f000 f8e7 	bl	8006764 <siprintf>
 8006596:	e7cf      	b.n	8006538 <_scanf_float+0x378>
 8006598:	f011 0f04 	tst.w	r1, #4
 800659c:	9903      	ldr	r1, [sp, #12]
 800659e:	600a      	str	r2, [r1, #0]
 80065a0:	d1db      	bne.n	800655a <_scanf_float+0x39a>
 80065a2:	f8d3 8000 	ldr.w	r8, [r3]
 80065a6:	ee10 2a10 	vmov	r2, s0
 80065aa:	ee10 0a10 	vmov	r0, s0
 80065ae:	463b      	mov	r3, r7
 80065b0:	4639      	mov	r1, r7
 80065b2:	f7fa fac3 	bl	8000b3c <__aeabi_dcmpun>
 80065b6:	b128      	cbz	r0, 80065c4 <_scanf_float+0x404>
 80065b8:	4808      	ldr	r0, [pc, #32]	; (80065dc <_scanf_float+0x41c>)
 80065ba:	f000 f9b7 	bl	800692c <nanf>
 80065be:	ed88 0a00 	vstr	s0, [r8]
 80065c2:	e7cd      	b.n	8006560 <_scanf_float+0x3a0>
 80065c4:	4630      	mov	r0, r6
 80065c6:	4639      	mov	r1, r7
 80065c8:	f7fa fb16 	bl	8000bf8 <__aeabi_d2f>
 80065cc:	f8c8 0000 	str.w	r0, [r8]
 80065d0:	e7c6      	b.n	8006560 <_scanf_float+0x3a0>
 80065d2:	2500      	movs	r5, #0
 80065d4:	e635      	b.n	8006242 <_scanf_float+0x82>
 80065d6:	bf00      	nop
 80065d8:	0800a120 	.word	0x0800a120
 80065dc:	0800a4b5 	.word	0x0800a4b5

080065e0 <std>:
 80065e0:	2300      	movs	r3, #0
 80065e2:	b510      	push	{r4, lr}
 80065e4:	4604      	mov	r4, r0
 80065e6:	e9c0 3300 	strd	r3, r3, [r0]
 80065ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065ee:	6083      	str	r3, [r0, #8]
 80065f0:	8181      	strh	r1, [r0, #12]
 80065f2:	6643      	str	r3, [r0, #100]	; 0x64
 80065f4:	81c2      	strh	r2, [r0, #14]
 80065f6:	6183      	str	r3, [r0, #24]
 80065f8:	4619      	mov	r1, r3
 80065fa:	2208      	movs	r2, #8
 80065fc:	305c      	adds	r0, #92	; 0x5c
 80065fe:	f000 f914 	bl	800682a <memset>
 8006602:	4b0d      	ldr	r3, [pc, #52]	; (8006638 <std+0x58>)
 8006604:	6263      	str	r3, [r4, #36]	; 0x24
 8006606:	4b0d      	ldr	r3, [pc, #52]	; (800663c <std+0x5c>)
 8006608:	62a3      	str	r3, [r4, #40]	; 0x28
 800660a:	4b0d      	ldr	r3, [pc, #52]	; (8006640 <std+0x60>)
 800660c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800660e:	4b0d      	ldr	r3, [pc, #52]	; (8006644 <std+0x64>)
 8006610:	6323      	str	r3, [r4, #48]	; 0x30
 8006612:	4b0d      	ldr	r3, [pc, #52]	; (8006648 <std+0x68>)
 8006614:	6224      	str	r4, [r4, #32]
 8006616:	429c      	cmp	r4, r3
 8006618:	d006      	beq.n	8006628 <std+0x48>
 800661a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800661e:	4294      	cmp	r4, r2
 8006620:	d002      	beq.n	8006628 <std+0x48>
 8006622:	33d0      	adds	r3, #208	; 0xd0
 8006624:	429c      	cmp	r4, r3
 8006626:	d105      	bne.n	8006634 <std+0x54>
 8006628:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800662c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006630:	f000 b978 	b.w	8006924 <__retarget_lock_init_recursive>
 8006634:	bd10      	pop	{r4, pc}
 8006636:	bf00      	nop
 8006638:	080067a5 	.word	0x080067a5
 800663c:	080067c7 	.word	0x080067c7
 8006640:	080067ff 	.word	0x080067ff
 8006644:	08006823 	.word	0x08006823
 8006648:	20000428 	.word	0x20000428

0800664c <stdio_exit_handler>:
 800664c:	4a02      	ldr	r2, [pc, #8]	; (8006658 <stdio_exit_handler+0xc>)
 800664e:	4903      	ldr	r1, [pc, #12]	; (800665c <stdio_exit_handler+0x10>)
 8006650:	4803      	ldr	r0, [pc, #12]	; (8006660 <stdio_exit_handler+0x14>)
 8006652:	f000 b869 	b.w	8006728 <_fwalk_sglue>
 8006656:	bf00      	nop
 8006658:	20000010 	.word	0x20000010
 800665c:	08009271 	.word	0x08009271
 8006660:	2000001c 	.word	0x2000001c

08006664 <cleanup_stdio>:
 8006664:	6841      	ldr	r1, [r0, #4]
 8006666:	4b0c      	ldr	r3, [pc, #48]	; (8006698 <cleanup_stdio+0x34>)
 8006668:	4299      	cmp	r1, r3
 800666a:	b510      	push	{r4, lr}
 800666c:	4604      	mov	r4, r0
 800666e:	d001      	beq.n	8006674 <cleanup_stdio+0x10>
 8006670:	f002 fdfe 	bl	8009270 <_fflush_r>
 8006674:	68a1      	ldr	r1, [r4, #8]
 8006676:	4b09      	ldr	r3, [pc, #36]	; (800669c <cleanup_stdio+0x38>)
 8006678:	4299      	cmp	r1, r3
 800667a:	d002      	beq.n	8006682 <cleanup_stdio+0x1e>
 800667c:	4620      	mov	r0, r4
 800667e:	f002 fdf7 	bl	8009270 <_fflush_r>
 8006682:	68e1      	ldr	r1, [r4, #12]
 8006684:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <cleanup_stdio+0x3c>)
 8006686:	4299      	cmp	r1, r3
 8006688:	d004      	beq.n	8006694 <cleanup_stdio+0x30>
 800668a:	4620      	mov	r0, r4
 800668c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006690:	f002 bdee 	b.w	8009270 <_fflush_r>
 8006694:	bd10      	pop	{r4, pc}
 8006696:	bf00      	nop
 8006698:	20000428 	.word	0x20000428
 800669c:	20000490 	.word	0x20000490
 80066a0:	200004f8 	.word	0x200004f8

080066a4 <global_stdio_init.part.0>:
 80066a4:	b510      	push	{r4, lr}
 80066a6:	4b0b      	ldr	r3, [pc, #44]	; (80066d4 <global_stdio_init.part.0+0x30>)
 80066a8:	4c0b      	ldr	r4, [pc, #44]	; (80066d8 <global_stdio_init.part.0+0x34>)
 80066aa:	4a0c      	ldr	r2, [pc, #48]	; (80066dc <global_stdio_init.part.0+0x38>)
 80066ac:	601a      	str	r2, [r3, #0]
 80066ae:	4620      	mov	r0, r4
 80066b0:	2200      	movs	r2, #0
 80066b2:	2104      	movs	r1, #4
 80066b4:	f7ff ff94 	bl	80065e0 <std>
 80066b8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80066bc:	2201      	movs	r2, #1
 80066be:	2109      	movs	r1, #9
 80066c0:	f7ff ff8e 	bl	80065e0 <std>
 80066c4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80066c8:	2202      	movs	r2, #2
 80066ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066ce:	2112      	movs	r1, #18
 80066d0:	f7ff bf86 	b.w	80065e0 <std>
 80066d4:	20000560 	.word	0x20000560
 80066d8:	20000428 	.word	0x20000428
 80066dc:	0800664d 	.word	0x0800664d

080066e0 <__sfp_lock_acquire>:
 80066e0:	4801      	ldr	r0, [pc, #4]	; (80066e8 <__sfp_lock_acquire+0x8>)
 80066e2:	f000 b920 	b.w	8006926 <__retarget_lock_acquire_recursive>
 80066e6:	bf00      	nop
 80066e8:	20000569 	.word	0x20000569

080066ec <__sfp_lock_release>:
 80066ec:	4801      	ldr	r0, [pc, #4]	; (80066f4 <__sfp_lock_release+0x8>)
 80066ee:	f000 b91b 	b.w	8006928 <__retarget_lock_release_recursive>
 80066f2:	bf00      	nop
 80066f4:	20000569 	.word	0x20000569

080066f8 <__sinit>:
 80066f8:	b510      	push	{r4, lr}
 80066fa:	4604      	mov	r4, r0
 80066fc:	f7ff fff0 	bl	80066e0 <__sfp_lock_acquire>
 8006700:	6a23      	ldr	r3, [r4, #32]
 8006702:	b11b      	cbz	r3, 800670c <__sinit+0x14>
 8006704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006708:	f7ff bff0 	b.w	80066ec <__sfp_lock_release>
 800670c:	4b04      	ldr	r3, [pc, #16]	; (8006720 <__sinit+0x28>)
 800670e:	6223      	str	r3, [r4, #32]
 8006710:	4b04      	ldr	r3, [pc, #16]	; (8006724 <__sinit+0x2c>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1f5      	bne.n	8006704 <__sinit+0xc>
 8006718:	f7ff ffc4 	bl	80066a4 <global_stdio_init.part.0>
 800671c:	e7f2      	b.n	8006704 <__sinit+0xc>
 800671e:	bf00      	nop
 8006720:	08006665 	.word	0x08006665
 8006724:	20000560 	.word	0x20000560

08006728 <_fwalk_sglue>:
 8006728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800672c:	4607      	mov	r7, r0
 800672e:	4688      	mov	r8, r1
 8006730:	4614      	mov	r4, r2
 8006732:	2600      	movs	r6, #0
 8006734:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006738:	f1b9 0901 	subs.w	r9, r9, #1
 800673c:	d505      	bpl.n	800674a <_fwalk_sglue+0x22>
 800673e:	6824      	ldr	r4, [r4, #0]
 8006740:	2c00      	cmp	r4, #0
 8006742:	d1f7      	bne.n	8006734 <_fwalk_sglue+0xc>
 8006744:	4630      	mov	r0, r6
 8006746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800674a:	89ab      	ldrh	r3, [r5, #12]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d907      	bls.n	8006760 <_fwalk_sglue+0x38>
 8006750:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006754:	3301      	adds	r3, #1
 8006756:	d003      	beq.n	8006760 <_fwalk_sglue+0x38>
 8006758:	4629      	mov	r1, r5
 800675a:	4638      	mov	r0, r7
 800675c:	47c0      	blx	r8
 800675e:	4306      	orrs	r6, r0
 8006760:	3568      	adds	r5, #104	; 0x68
 8006762:	e7e9      	b.n	8006738 <_fwalk_sglue+0x10>

08006764 <siprintf>:
 8006764:	b40e      	push	{r1, r2, r3}
 8006766:	b500      	push	{lr}
 8006768:	b09c      	sub	sp, #112	; 0x70
 800676a:	ab1d      	add	r3, sp, #116	; 0x74
 800676c:	9002      	str	r0, [sp, #8]
 800676e:	9006      	str	r0, [sp, #24]
 8006770:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006774:	4809      	ldr	r0, [pc, #36]	; (800679c <siprintf+0x38>)
 8006776:	9107      	str	r1, [sp, #28]
 8006778:	9104      	str	r1, [sp, #16]
 800677a:	4909      	ldr	r1, [pc, #36]	; (80067a0 <siprintf+0x3c>)
 800677c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006780:	9105      	str	r1, [sp, #20]
 8006782:	6800      	ldr	r0, [r0, #0]
 8006784:	9301      	str	r3, [sp, #4]
 8006786:	a902      	add	r1, sp, #8
 8006788:	f002 fbee 	bl	8008f68 <_svfiprintf_r>
 800678c:	9b02      	ldr	r3, [sp, #8]
 800678e:	2200      	movs	r2, #0
 8006790:	701a      	strb	r2, [r3, #0]
 8006792:	b01c      	add	sp, #112	; 0x70
 8006794:	f85d eb04 	ldr.w	lr, [sp], #4
 8006798:	b003      	add	sp, #12
 800679a:	4770      	bx	lr
 800679c:	20000068 	.word	0x20000068
 80067a0:	ffff0208 	.word	0xffff0208

080067a4 <__sread>:
 80067a4:	b510      	push	{r4, lr}
 80067a6:	460c      	mov	r4, r1
 80067a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067ac:	f000 f86c 	bl	8006888 <_read_r>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	bfab      	itete	ge
 80067b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067b6:	89a3      	ldrhlt	r3, [r4, #12]
 80067b8:	181b      	addge	r3, r3, r0
 80067ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067be:	bfac      	ite	ge
 80067c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80067c2:	81a3      	strhlt	r3, [r4, #12]
 80067c4:	bd10      	pop	{r4, pc}

080067c6 <__swrite>:
 80067c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ca:	461f      	mov	r7, r3
 80067cc:	898b      	ldrh	r3, [r1, #12]
 80067ce:	05db      	lsls	r3, r3, #23
 80067d0:	4605      	mov	r5, r0
 80067d2:	460c      	mov	r4, r1
 80067d4:	4616      	mov	r6, r2
 80067d6:	d505      	bpl.n	80067e4 <__swrite+0x1e>
 80067d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067dc:	2302      	movs	r3, #2
 80067de:	2200      	movs	r2, #0
 80067e0:	f000 f840 	bl	8006864 <_lseek_r>
 80067e4:	89a3      	ldrh	r3, [r4, #12]
 80067e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067ee:	81a3      	strh	r3, [r4, #12]
 80067f0:	4632      	mov	r2, r6
 80067f2:	463b      	mov	r3, r7
 80067f4:	4628      	mov	r0, r5
 80067f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067fa:	f000 b857 	b.w	80068ac <_write_r>

080067fe <__sseek>:
 80067fe:	b510      	push	{r4, lr}
 8006800:	460c      	mov	r4, r1
 8006802:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006806:	f000 f82d 	bl	8006864 <_lseek_r>
 800680a:	1c43      	adds	r3, r0, #1
 800680c:	89a3      	ldrh	r3, [r4, #12]
 800680e:	bf15      	itete	ne
 8006810:	6560      	strne	r0, [r4, #84]	; 0x54
 8006812:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006816:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800681a:	81a3      	strheq	r3, [r4, #12]
 800681c:	bf18      	it	ne
 800681e:	81a3      	strhne	r3, [r4, #12]
 8006820:	bd10      	pop	{r4, pc}

08006822 <__sclose>:
 8006822:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006826:	f000 b80d 	b.w	8006844 <_close_r>

0800682a <memset>:
 800682a:	4402      	add	r2, r0
 800682c:	4603      	mov	r3, r0
 800682e:	4293      	cmp	r3, r2
 8006830:	d100      	bne.n	8006834 <memset+0xa>
 8006832:	4770      	bx	lr
 8006834:	f803 1b01 	strb.w	r1, [r3], #1
 8006838:	e7f9      	b.n	800682e <memset+0x4>
	...

0800683c <_localeconv_r>:
 800683c:	4800      	ldr	r0, [pc, #0]	; (8006840 <_localeconv_r+0x4>)
 800683e:	4770      	bx	lr
 8006840:	2000015c 	.word	0x2000015c

08006844 <_close_r>:
 8006844:	b538      	push	{r3, r4, r5, lr}
 8006846:	4d06      	ldr	r5, [pc, #24]	; (8006860 <_close_r+0x1c>)
 8006848:	2300      	movs	r3, #0
 800684a:	4604      	mov	r4, r0
 800684c:	4608      	mov	r0, r1
 800684e:	602b      	str	r3, [r5, #0]
 8006850:	f7fb fa11 	bl	8001c76 <_close>
 8006854:	1c43      	adds	r3, r0, #1
 8006856:	d102      	bne.n	800685e <_close_r+0x1a>
 8006858:	682b      	ldr	r3, [r5, #0]
 800685a:	b103      	cbz	r3, 800685e <_close_r+0x1a>
 800685c:	6023      	str	r3, [r4, #0]
 800685e:	bd38      	pop	{r3, r4, r5, pc}
 8006860:	20000564 	.word	0x20000564

08006864 <_lseek_r>:
 8006864:	b538      	push	{r3, r4, r5, lr}
 8006866:	4d07      	ldr	r5, [pc, #28]	; (8006884 <_lseek_r+0x20>)
 8006868:	4604      	mov	r4, r0
 800686a:	4608      	mov	r0, r1
 800686c:	4611      	mov	r1, r2
 800686e:	2200      	movs	r2, #0
 8006870:	602a      	str	r2, [r5, #0]
 8006872:	461a      	mov	r2, r3
 8006874:	f7fb fa26 	bl	8001cc4 <_lseek>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d102      	bne.n	8006882 <_lseek_r+0x1e>
 800687c:	682b      	ldr	r3, [r5, #0]
 800687e:	b103      	cbz	r3, 8006882 <_lseek_r+0x1e>
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	bd38      	pop	{r3, r4, r5, pc}
 8006884:	20000564 	.word	0x20000564

08006888 <_read_r>:
 8006888:	b538      	push	{r3, r4, r5, lr}
 800688a:	4d07      	ldr	r5, [pc, #28]	; (80068a8 <_read_r+0x20>)
 800688c:	4604      	mov	r4, r0
 800688e:	4608      	mov	r0, r1
 8006890:	4611      	mov	r1, r2
 8006892:	2200      	movs	r2, #0
 8006894:	602a      	str	r2, [r5, #0]
 8006896:	461a      	mov	r2, r3
 8006898:	f7fb f9b4 	bl	8001c04 <_read>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_read_r+0x1e>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_read_r+0x1e>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20000564 	.word	0x20000564

080068ac <_write_r>:
 80068ac:	b538      	push	{r3, r4, r5, lr}
 80068ae:	4d07      	ldr	r5, [pc, #28]	; (80068cc <_write_r+0x20>)
 80068b0:	4604      	mov	r4, r0
 80068b2:	4608      	mov	r0, r1
 80068b4:	4611      	mov	r1, r2
 80068b6:	2200      	movs	r2, #0
 80068b8:	602a      	str	r2, [r5, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	f7fb f9bf 	bl	8001c3e <_write>
 80068c0:	1c43      	adds	r3, r0, #1
 80068c2:	d102      	bne.n	80068ca <_write_r+0x1e>
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	b103      	cbz	r3, 80068ca <_write_r+0x1e>
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	20000564 	.word	0x20000564

080068d0 <__errno>:
 80068d0:	4b01      	ldr	r3, [pc, #4]	; (80068d8 <__errno+0x8>)
 80068d2:	6818      	ldr	r0, [r3, #0]
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	20000068 	.word	0x20000068

080068dc <__libc_init_array>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	4d0d      	ldr	r5, [pc, #52]	; (8006914 <__libc_init_array+0x38>)
 80068e0:	4c0d      	ldr	r4, [pc, #52]	; (8006918 <__libc_init_array+0x3c>)
 80068e2:	1b64      	subs	r4, r4, r5
 80068e4:	10a4      	asrs	r4, r4, #2
 80068e6:	2600      	movs	r6, #0
 80068e8:	42a6      	cmp	r6, r4
 80068ea:	d109      	bne.n	8006900 <__libc_init_array+0x24>
 80068ec:	4d0b      	ldr	r5, [pc, #44]	; (800691c <__libc_init_array+0x40>)
 80068ee:	4c0c      	ldr	r4, [pc, #48]	; (8006920 <__libc_init_array+0x44>)
 80068f0:	f003 fbd6 	bl	800a0a0 <_init>
 80068f4:	1b64      	subs	r4, r4, r5
 80068f6:	10a4      	asrs	r4, r4, #2
 80068f8:	2600      	movs	r6, #0
 80068fa:	42a6      	cmp	r6, r4
 80068fc:	d105      	bne.n	800690a <__libc_init_array+0x2e>
 80068fe:	bd70      	pop	{r4, r5, r6, pc}
 8006900:	f855 3b04 	ldr.w	r3, [r5], #4
 8006904:	4798      	blx	r3
 8006906:	3601      	adds	r6, #1
 8006908:	e7ee      	b.n	80068e8 <__libc_init_array+0xc>
 800690a:	f855 3b04 	ldr.w	r3, [r5], #4
 800690e:	4798      	blx	r3
 8006910:	3601      	adds	r6, #1
 8006912:	e7f2      	b.n	80068fa <__libc_init_array+0x1e>
 8006914:	0800a520 	.word	0x0800a520
 8006918:	0800a520 	.word	0x0800a520
 800691c:	0800a520 	.word	0x0800a520
 8006920:	0800a524 	.word	0x0800a524

08006924 <__retarget_lock_init_recursive>:
 8006924:	4770      	bx	lr

08006926 <__retarget_lock_acquire_recursive>:
 8006926:	4770      	bx	lr

08006928 <__retarget_lock_release_recursive>:
 8006928:	4770      	bx	lr
	...

0800692c <nanf>:
 800692c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006934 <nanf+0x8>
 8006930:	4770      	bx	lr
 8006932:	bf00      	nop
 8006934:	7fc00000 	.word	0x7fc00000

08006938 <quorem>:
 8006938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693c:	6903      	ldr	r3, [r0, #16]
 800693e:	690c      	ldr	r4, [r1, #16]
 8006940:	42a3      	cmp	r3, r4
 8006942:	4607      	mov	r7, r0
 8006944:	db7e      	blt.n	8006a44 <quorem+0x10c>
 8006946:	3c01      	subs	r4, #1
 8006948:	f101 0814 	add.w	r8, r1, #20
 800694c:	f100 0514 	add.w	r5, r0, #20
 8006950:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006954:	9301      	str	r3, [sp, #4]
 8006956:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800695a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800695e:	3301      	adds	r3, #1
 8006960:	429a      	cmp	r2, r3
 8006962:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006966:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800696a:	fbb2 f6f3 	udiv	r6, r2, r3
 800696e:	d331      	bcc.n	80069d4 <quorem+0x9c>
 8006970:	f04f 0e00 	mov.w	lr, #0
 8006974:	4640      	mov	r0, r8
 8006976:	46ac      	mov	ip, r5
 8006978:	46f2      	mov	sl, lr
 800697a:	f850 2b04 	ldr.w	r2, [r0], #4
 800697e:	b293      	uxth	r3, r2
 8006980:	fb06 e303 	mla	r3, r6, r3, lr
 8006984:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006988:	0c1a      	lsrs	r2, r3, #16
 800698a:	b29b      	uxth	r3, r3
 800698c:	ebaa 0303 	sub.w	r3, sl, r3
 8006990:	f8dc a000 	ldr.w	sl, [ip]
 8006994:	fa13 f38a 	uxtah	r3, r3, sl
 8006998:	fb06 220e 	mla	r2, r6, lr, r2
 800699c:	9300      	str	r3, [sp, #0]
 800699e:	9b00      	ldr	r3, [sp, #0]
 80069a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80069a4:	b292      	uxth	r2, r2
 80069a6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80069aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069ae:	f8bd 3000 	ldrh.w	r3, [sp]
 80069b2:	4581      	cmp	r9, r0
 80069b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069b8:	f84c 3b04 	str.w	r3, [ip], #4
 80069bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80069c0:	d2db      	bcs.n	800697a <quorem+0x42>
 80069c2:	f855 300b 	ldr.w	r3, [r5, fp]
 80069c6:	b92b      	cbnz	r3, 80069d4 <quorem+0x9c>
 80069c8:	9b01      	ldr	r3, [sp, #4]
 80069ca:	3b04      	subs	r3, #4
 80069cc:	429d      	cmp	r5, r3
 80069ce:	461a      	mov	r2, r3
 80069d0:	d32c      	bcc.n	8006a2c <quorem+0xf4>
 80069d2:	613c      	str	r4, [r7, #16]
 80069d4:	4638      	mov	r0, r7
 80069d6:	f001 f9ef 	bl	8007db8 <__mcmp>
 80069da:	2800      	cmp	r0, #0
 80069dc:	db22      	blt.n	8006a24 <quorem+0xec>
 80069de:	3601      	adds	r6, #1
 80069e0:	4629      	mov	r1, r5
 80069e2:	2000      	movs	r0, #0
 80069e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80069e8:	f8d1 c000 	ldr.w	ip, [r1]
 80069ec:	b293      	uxth	r3, r2
 80069ee:	1ac3      	subs	r3, r0, r3
 80069f0:	0c12      	lsrs	r2, r2, #16
 80069f2:	fa13 f38c 	uxtah	r3, r3, ip
 80069f6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80069fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a04:	45c1      	cmp	r9, r8
 8006a06:	f841 3b04 	str.w	r3, [r1], #4
 8006a0a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006a0e:	d2e9      	bcs.n	80069e4 <quorem+0xac>
 8006a10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a18:	b922      	cbnz	r2, 8006a24 <quorem+0xec>
 8006a1a:	3b04      	subs	r3, #4
 8006a1c:	429d      	cmp	r5, r3
 8006a1e:	461a      	mov	r2, r3
 8006a20:	d30a      	bcc.n	8006a38 <quorem+0x100>
 8006a22:	613c      	str	r4, [r7, #16]
 8006a24:	4630      	mov	r0, r6
 8006a26:	b003      	add	sp, #12
 8006a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2c:	6812      	ldr	r2, [r2, #0]
 8006a2e:	3b04      	subs	r3, #4
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d1ce      	bne.n	80069d2 <quorem+0x9a>
 8006a34:	3c01      	subs	r4, #1
 8006a36:	e7c9      	b.n	80069cc <quorem+0x94>
 8006a38:	6812      	ldr	r2, [r2, #0]
 8006a3a:	3b04      	subs	r3, #4
 8006a3c:	2a00      	cmp	r2, #0
 8006a3e:	d1f0      	bne.n	8006a22 <quorem+0xea>
 8006a40:	3c01      	subs	r4, #1
 8006a42:	e7eb      	b.n	8006a1c <quorem+0xe4>
 8006a44:	2000      	movs	r0, #0
 8006a46:	e7ee      	b.n	8006a26 <quorem+0xee>

08006a48 <_dtoa_r>:
 8006a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a4c:	ed2d 8b04 	vpush	{d8-d9}
 8006a50:	69c5      	ldr	r5, [r0, #28]
 8006a52:	b093      	sub	sp, #76	; 0x4c
 8006a54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006a58:	ec57 6b10 	vmov	r6, r7, d0
 8006a5c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a60:	9107      	str	r1, [sp, #28]
 8006a62:	4604      	mov	r4, r0
 8006a64:	920a      	str	r2, [sp, #40]	; 0x28
 8006a66:	930d      	str	r3, [sp, #52]	; 0x34
 8006a68:	b975      	cbnz	r5, 8006a88 <_dtoa_r+0x40>
 8006a6a:	2010      	movs	r0, #16
 8006a6c:	f000 fe2a 	bl	80076c4 <malloc>
 8006a70:	4602      	mov	r2, r0
 8006a72:	61e0      	str	r0, [r4, #28]
 8006a74:	b920      	cbnz	r0, 8006a80 <_dtoa_r+0x38>
 8006a76:	4bae      	ldr	r3, [pc, #696]	; (8006d30 <_dtoa_r+0x2e8>)
 8006a78:	21ef      	movs	r1, #239	; 0xef
 8006a7a:	48ae      	ldr	r0, [pc, #696]	; (8006d34 <_dtoa_r+0x2ec>)
 8006a7c:	f002 fc74 	bl	8009368 <__assert_func>
 8006a80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a84:	6005      	str	r5, [r0, #0]
 8006a86:	60c5      	str	r5, [r0, #12]
 8006a88:	69e3      	ldr	r3, [r4, #28]
 8006a8a:	6819      	ldr	r1, [r3, #0]
 8006a8c:	b151      	cbz	r1, 8006aa4 <_dtoa_r+0x5c>
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	604a      	str	r2, [r1, #4]
 8006a92:	2301      	movs	r3, #1
 8006a94:	4093      	lsls	r3, r2
 8006a96:	608b      	str	r3, [r1, #8]
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f000 ff07 	bl	80078ac <_Bfree>
 8006a9e:	69e3      	ldr	r3, [r4, #28]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	601a      	str	r2, [r3, #0]
 8006aa4:	1e3b      	subs	r3, r7, #0
 8006aa6:	bfbb      	ittet	lt
 8006aa8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006aac:	9303      	strlt	r3, [sp, #12]
 8006aae:	2300      	movge	r3, #0
 8006ab0:	2201      	movlt	r2, #1
 8006ab2:	bfac      	ite	ge
 8006ab4:	f8c8 3000 	strge.w	r3, [r8]
 8006ab8:	f8c8 2000 	strlt.w	r2, [r8]
 8006abc:	4b9e      	ldr	r3, [pc, #632]	; (8006d38 <_dtoa_r+0x2f0>)
 8006abe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006ac2:	ea33 0308 	bics.w	r3, r3, r8
 8006ac6:	d11b      	bne.n	8006b00 <_dtoa_r+0xb8>
 8006ac8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006aca:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006ad4:	4333      	orrs	r3, r6
 8006ad6:	f000 8593 	beq.w	8007600 <_dtoa_r+0xbb8>
 8006ada:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006adc:	b963      	cbnz	r3, 8006af8 <_dtoa_r+0xb0>
 8006ade:	4b97      	ldr	r3, [pc, #604]	; (8006d3c <_dtoa_r+0x2f4>)
 8006ae0:	e027      	b.n	8006b32 <_dtoa_r+0xea>
 8006ae2:	4b97      	ldr	r3, [pc, #604]	; (8006d40 <_dtoa_r+0x2f8>)
 8006ae4:	9300      	str	r3, [sp, #0]
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006aea:	6013      	str	r3, [r2, #0]
 8006aec:	9800      	ldr	r0, [sp, #0]
 8006aee:	b013      	add	sp, #76	; 0x4c
 8006af0:	ecbd 8b04 	vpop	{d8-d9}
 8006af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006af8:	4b90      	ldr	r3, [pc, #576]	; (8006d3c <_dtoa_r+0x2f4>)
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	3303      	adds	r3, #3
 8006afe:	e7f3      	b.n	8006ae8 <_dtoa_r+0xa0>
 8006b00:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b04:	2200      	movs	r2, #0
 8006b06:	ec51 0b17 	vmov	r0, r1, d7
 8006b0a:	eeb0 8a47 	vmov.f32	s16, s14
 8006b0e:	eef0 8a67 	vmov.f32	s17, s15
 8006b12:	2300      	movs	r3, #0
 8006b14:	f7f9 ffe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b18:	4681      	mov	r9, r0
 8006b1a:	b160      	cbz	r0, 8006b36 <_dtoa_r+0xee>
 8006b1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b1e:	2301      	movs	r3, #1
 8006b20:	6013      	str	r3, [r2, #0]
 8006b22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	f000 8568 	beq.w	80075fa <_dtoa_r+0xbb2>
 8006b2a:	4b86      	ldr	r3, [pc, #536]	; (8006d44 <_dtoa_r+0x2fc>)
 8006b2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006b2e:	6013      	str	r3, [r2, #0]
 8006b30:	3b01      	subs	r3, #1
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	e7da      	b.n	8006aec <_dtoa_r+0xa4>
 8006b36:	aa10      	add	r2, sp, #64	; 0x40
 8006b38:	a911      	add	r1, sp, #68	; 0x44
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	eeb0 0a48 	vmov.f32	s0, s16
 8006b40:	eef0 0a68 	vmov.f32	s1, s17
 8006b44:	f001 fa4e 	bl	8007fe4 <__d2b>
 8006b48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006b4c:	4682      	mov	sl, r0
 8006b4e:	2d00      	cmp	r5, #0
 8006b50:	d07f      	beq.n	8006c52 <_dtoa_r+0x20a>
 8006b52:	ee18 3a90 	vmov	r3, s17
 8006b56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006b5e:	ec51 0b18 	vmov	r0, r1, d8
 8006b62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006b66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006b6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006b6e:	4619      	mov	r1, r3
 8006b70:	2200      	movs	r2, #0
 8006b72:	4b75      	ldr	r3, [pc, #468]	; (8006d48 <_dtoa_r+0x300>)
 8006b74:	f7f9 fb90 	bl	8000298 <__aeabi_dsub>
 8006b78:	a367      	add	r3, pc, #412	; (adr r3, 8006d18 <_dtoa_r+0x2d0>)
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	f7f9 fd43 	bl	8000608 <__aeabi_dmul>
 8006b82:	a367      	add	r3, pc, #412	; (adr r3, 8006d20 <_dtoa_r+0x2d8>)
 8006b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b88:	f7f9 fb88 	bl	800029c <__adddf3>
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	4628      	mov	r0, r5
 8006b90:	460f      	mov	r7, r1
 8006b92:	f7f9 fccf 	bl	8000534 <__aeabi_i2d>
 8006b96:	a364      	add	r3, pc, #400	; (adr r3, 8006d28 <_dtoa_r+0x2e0>)
 8006b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9c:	f7f9 fd34 	bl	8000608 <__aeabi_dmul>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	4639      	mov	r1, r7
 8006ba8:	f7f9 fb78 	bl	800029c <__adddf3>
 8006bac:	4606      	mov	r6, r0
 8006bae:	460f      	mov	r7, r1
 8006bb0:	f7f9 ffda 	bl	8000b68 <__aeabi_d2iz>
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4683      	mov	fp, r0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4630      	mov	r0, r6
 8006bbc:	4639      	mov	r1, r7
 8006bbe:	f7f9 ff95 	bl	8000aec <__aeabi_dcmplt>
 8006bc2:	b148      	cbz	r0, 8006bd8 <_dtoa_r+0x190>
 8006bc4:	4658      	mov	r0, fp
 8006bc6:	f7f9 fcb5 	bl	8000534 <__aeabi_i2d>
 8006bca:	4632      	mov	r2, r6
 8006bcc:	463b      	mov	r3, r7
 8006bce:	f7f9 ff83 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bd2:	b908      	cbnz	r0, 8006bd8 <_dtoa_r+0x190>
 8006bd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006bd8:	f1bb 0f16 	cmp.w	fp, #22
 8006bdc:	d857      	bhi.n	8006c8e <_dtoa_r+0x246>
 8006bde:	4b5b      	ldr	r3, [pc, #364]	; (8006d4c <_dtoa_r+0x304>)
 8006be0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be8:	ec51 0b18 	vmov	r0, r1, d8
 8006bec:	f7f9 ff7e 	bl	8000aec <__aeabi_dcmplt>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d04e      	beq.n	8006c92 <_dtoa_r+0x24a>
 8006bf4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	930c      	str	r3, [sp, #48]	; 0x30
 8006bfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bfe:	1b5b      	subs	r3, r3, r5
 8006c00:	1e5a      	subs	r2, r3, #1
 8006c02:	bf45      	ittet	mi
 8006c04:	f1c3 0301 	rsbmi	r3, r3, #1
 8006c08:	9305      	strmi	r3, [sp, #20]
 8006c0a:	2300      	movpl	r3, #0
 8006c0c:	2300      	movmi	r3, #0
 8006c0e:	9206      	str	r2, [sp, #24]
 8006c10:	bf54      	ite	pl
 8006c12:	9305      	strpl	r3, [sp, #20]
 8006c14:	9306      	strmi	r3, [sp, #24]
 8006c16:	f1bb 0f00 	cmp.w	fp, #0
 8006c1a:	db3c      	blt.n	8006c96 <_dtoa_r+0x24e>
 8006c1c:	9b06      	ldr	r3, [sp, #24]
 8006c1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006c22:	445b      	add	r3, fp
 8006c24:	9306      	str	r3, [sp, #24]
 8006c26:	2300      	movs	r3, #0
 8006c28:	9308      	str	r3, [sp, #32]
 8006c2a:	9b07      	ldr	r3, [sp, #28]
 8006c2c:	2b09      	cmp	r3, #9
 8006c2e:	d868      	bhi.n	8006d02 <_dtoa_r+0x2ba>
 8006c30:	2b05      	cmp	r3, #5
 8006c32:	bfc4      	itt	gt
 8006c34:	3b04      	subgt	r3, #4
 8006c36:	9307      	strgt	r3, [sp, #28]
 8006c38:	9b07      	ldr	r3, [sp, #28]
 8006c3a:	f1a3 0302 	sub.w	r3, r3, #2
 8006c3e:	bfcc      	ite	gt
 8006c40:	2500      	movgt	r5, #0
 8006c42:	2501      	movle	r5, #1
 8006c44:	2b03      	cmp	r3, #3
 8006c46:	f200 8085 	bhi.w	8006d54 <_dtoa_r+0x30c>
 8006c4a:	e8df f003 	tbb	[pc, r3]
 8006c4e:	3b2e      	.short	0x3b2e
 8006c50:	5839      	.short	0x5839
 8006c52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006c56:	441d      	add	r5, r3
 8006c58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006c5c:	2b20      	cmp	r3, #32
 8006c5e:	bfc1      	itttt	gt
 8006c60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006c64:	fa08 f803 	lslgt.w	r8, r8, r3
 8006c68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006c6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006c70:	bfd6      	itet	le
 8006c72:	f1c3 0320 	rsble	r3, r3, #32
 8006c76:	ea48 0003 	orrgt.w	r0, r8, r3
 8006c7a:	fa06 f003 	lslle.w	r0, r6, r3
 8006c7e:	f7f9 fc49 	bl	8000514 <__aeabi_ui2d>
 8006c82:	2201      	movs	r2, #1
 8006c84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006c88:	3d01      	subs	r5, #1
 8006c8a:	920e      	str	r2, [sp, #56]	; 0x38
 8006c8c:	e76f      	b.n	8006b6e <_dtoa_r+0x126>
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e7b3      	b.n	8006bfa <_dtoa_r+0x1b2>
 8006c92:	900c      	str	r0, [sp, #48]	; 0x30
 8006c94:	e7b2      	b.n	8006bfc <_dtoa_r+0x1b4>
 8006c96:	9b05      	ldr	r3, [sp, #20]
 8006c98:	eba3 030b 	sub.w	r3, r3, fp
 8006c9c:	9305      	str	r3, [sp, #20]
 8006c9e:	f1cb 0300 	rsb	r3, fp, #0
 8006ca2:	9308      	str	r3, [sp, #32]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ca8:	e7bf      	b.n	8006c2a <_dtoa_r+0x1e2>
 8006caa:	2300      	movs	r3, #0
 8006cac:	9309      	str	r3, [sp, #36]	; 0x24
 8006cae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	dc52      	bgt.n	8006d5a <_dtoa_r+0x312>
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	9301      	str	r3, [sp, #4]
 8006cb8:	9304      	str	r3, [sp, #16]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	920a      	str	r2, [sp, #40]	; 0x28
 8006cbe:	e00b      	b.n	8006cd8 <_dtoa_r+0x290>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e7f3      	b.n	8006cac <_dtoa_r+0x264>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006cc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cca:	445b      	add	r3, fp
 8006ccc:	9301      	str	r3, [sp, #4]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	9304      	str	r3, [sp, #16]
 8006cd4:	bfb8      	it	lt
 8006cd6:	2301      	movlt	r3, #1
 8006cd8:	69e0      	ldr	r0, [r4, #28]
 8006cda:	2100      	movs	r1, #0
 8006cdc:	2204      	movs	r2, #4
 8006cde:	f102 0614 	add.w	r6, r2, #20
 8006ce2:	429e      	cmp	r6, r3
 8006ce4:	d93d      	bls.n	8006d62 <_dtoa_r+0x31a>
 8006ce6:	6041      	str	r1, [r0, #4]
 8006ce8:	4620      	mov	r0, r4
 8006cea:	f000 fd9f 	bl	800782c <_Balloc>
 8006cee:	9000      	str	r0, [sp, #0]
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	d139      	bne.n	8006d68 <_dtoa_r+0x320>
 8006cf4:	4b16      	ldr	r3, [pc, #88]	; (8006d50 <_dtoa_r+0x308>)
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	f240 11af 	movw	r1, #431	; 0x1af
 8006cfc:	e6bd      	b.n	8006a7a <_dtoa_r+0x32>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e7e1      	b.n	8006cc6 <_dtoa_r+0x27e>
 8006d02:	2501      	movs	r5, #1
 8006d04:	2300      	movs	r3, #0
 8006d06:	9307      	str	r3, [sp, #28]
 8006d08:	9509      	str	r5, [sp, #36]	; 0x24
 8006d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d0e:	9301      	str	r3, [sp, #4]
 8006d10:	9304      	str	r3, [sp, #16]
 8006d12:	2200      	movs	r2, #0
 8006d14:	2312      	movs	r3, #18
 8006d16:	e7d1      	b.n	8006cbc <_dtoa_r+0x274>
 8006d18:	636f4361 	.word	0x636f4361
 8006d1c:	3fd287a7 	.word	0x3fd287a7
 8006d20:	8b60c8b3 	.word	0x8b60c8b3
 8006d24:	3fc68a28 	.word	0x3fc68a28
 8006d28:	509f79fb 	.word	0x509f79fb
 8006d2c:	3fd34413 	.word	0x3fd34413
 8006d30:	0800a132 	.word	0x0800a132
 8006d34:	0800a149 	.word	0x0800a149
 8006d38:	7ff00000 	.word	0x7ff00000
 8006d3c:	0800a12e 	.word	0x0800a12e
 8006d40:	0800a125 	.word	0x0800a125
 8006d44:	0800a0fd 	.word	0x0800a0fd
 8006d48:	3ff80000 	.word	0x3ff80000
 8006d4c:	0800a238 	.word	0x0800a238
 8006d50:	0800a1a1 	.word	0x0800a1a1
 8006d54:	2301      	movs	r3, #1
 8006d56:	9309      	str	r3, [sp, #36]	; 0x24
 8006d58:	e7d7      	b.n	8006d0a <_dtoa_r+0x2c2>
 8006d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d5c:	9301      	str	r3, [sp, #4]
 8006d5e:	9304      	str	r3, [sp, #16]
 8006d60:	e7ba      	b.n	8006cd8 <_dtoa_r+0x290>
 8006d62:	3101      	adds	r1, #1
 8006d64:	0052      	lsls	r2, r2, #1
 8006d66:	e7ba      	b.n	8006cde <_dtoa_r+0x296>
 8006d68:	69e3      	ldr	r3, [r4, #28]
 8006d6a:	9a00      	ldr	r2, [sp, #0]
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	9b04      	ldr	r3, [sp, #16]
 8006d70:	2b0e      	cmp	r3, #14
 8006d72:	f200 80a8 	bhi.w	8006ec6 <_dtoa_r+0x47e>
 8006d76:	2d00      	cmp	r5, #0
 8006d78:	f000 80a5 	beq.w	8006ec6 <_dtoa_r+0x47e>
 8006d7c:	f1bb 0f00 	cmp.w	fp, #0
 8006d80:	dd38      	ble.n	8006df4 <_dtoa_r+0x3ac>
 8006d82:	4bc0      	ldr	r3, [pc, #768]	; (8007084 <_dtoa_r+0x63c>)
 8006d84:	f00b 020f 	and.w	r2, fp, #15
 8006d88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006d90:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006d94:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006d98:	d019      	beq.n	8006dce <_dtoa_r+0x386>
 8006d9a:	4bbb      	ldr	r3, [pc, #748]	; (8007088 <_dtoa_r+0x640>)
 8006d9c:	ec51 0b18 	vmov	r0, r1, d8
 8006da0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006da4:	f7f9 fd5a 	bl	800085c <__aeabi_ddiv>
 8006da8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dac:	f008 080f 	and.w	r8, r8, #15
 8006db0:	2503      	movs	r5, #3
 8006db2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007088 <_dtoa_r+0x640>
 8006db6:	f1b8 0f00 	cmp.w	r8, #0
 8006dba:	d10a      	bne.n	8006dd2 <_dtoa_r+0x38a>
 8006dbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dc0:	4632      	mov	r2, r6
 8006dc2:	463b      	mov	r3, r7
 8006dc4:	f7f9 fd4a 	bl	800085c <__aeabi_ddiv>
 8006dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dcc:	e02b      	b.n	8006e26 <_dtoa_r+0x3de>
 8006dce:	2502      	movs	r5, #2
 8006dd0:	e7ef      	b.n	8006db2 <_dtoa_r+0x36a>
 8006dd2:	f018 0f01 	tst.w	r8, #1
 8006dd6:	d008      	beq.n	8006dea <_dtoa_r+0x3a2>
 8006dd8:	4630      	mov	r0, r6
 8006dda:	4639      	mov	r1, r7
 8006ddc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006de0:	f7f9 fc12 	bl	8000608 <__aeabi_dmul>
 8006de4:	3501      	adds	r5, #1
 8006de6:	4606      	mov	r6, r0
 8006de8:	460f      	mov	r7, r1
 8006dea:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006dee:	f109 0908 	add.w	r9, r9, #8
 8006df2:	e7e0      	b.n	8006db6 <_dtoa_r+0x36e>
 8006df4:	f000 809f 	beq.w	8006f36 <_dtoa_r+0x4ee>
 8006df8:	f1cb 0600 	rsb	r6, fp, #0
 8006dfc:	4ba1      	ldr	r3, [pc, #644]	; (8007084 <_dtoa_r+0x63c>)
 8006dfe:	4fa2      	ldr	r7, [pc, #648]	; (8007088 <_dtoa_r+0x640>)
 8006e00:	f006 020f 	and.w	r2, r6, #15
 8006e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0c:	ec51 0b18 	vmov	r0, r1, d8
 8006e10:	f7f9 fbfa 	bl	8000608 <__aeabi_dmul>
 8006e14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e18:	1136      	asrs	r6, r6, #4
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	2502      	movs	r5, #2
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	d17e      	bne.n	8006f20 <_dtoa_r+0x4d8>
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d1d0      	bne.n	8006dc8 <_dtoa_r+0x380>
 8006e26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e28:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8084 	beq.w	8006f3a <_dtoa_r+0x4f2>
 8006e32:	4b96      	ldr	r3, [pc, #600]	; (800708c <_dtoa_r+0x644>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	4640      	mov	r0, r8
 8006e38:	4649      	mov	r1, r9
 8006e3a:	f7f9 fe57 	bl	8000aec <__aeabi_dcmplt>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	d07b      	beq.n	8006f3a <_dtoa_r+0x4f2>
 8006e42:	9b04      	ldr	r3, [sp, #16]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d078      	beq.n	8006f3a <_dtoa_r+0x4f2>
 8006e48:	9b01      	ldr	r3, [sp, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	dd39      	ble.n	8006ec2 <_dtoa_r+0x47a>
 8006e4e:	4b90      	ldr	r3, [pc, #576]	; (8007090 <_dtoa_r+0x648>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	f7f9 fbd7 	bl	8000608 <__aeabi_dmul>
 8006e5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e5e:	9e01      	ldr	r6, [sp, #4]
 8006e60:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006e64:	3501      	adds	r5, #1
 8006e66:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	f7f9 fb62 	bl	8000534 <__aeabi_i2d>
 8006e70:	4642      	mov	r2, r8
 8006e72:	464b      	mov	r3, r9
 8006e74:	f7f9 fbc8 	bl	8000608 <__aeabi_dmul>
 8006e78:	4b86      	ldr	r3, [pc, #536]	; (8007094 <_dtoa_r+0x64c>)
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f7f9 fa0e 	bl	800029c <__adddf3>
 8006e80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006e84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e88:	9303      	str	r3, [sp, #12]
 8006e8a:	2e00      	cmp	r6, #0
 8006e8c:	d158      	bne.n	8006f40 <_dtoa_r+0x4f8>
 8006e8e:	4b82      	ldr	r3, [pc, #520]	; (8007098 <_dtoa_r+0x650>)
 8006e90:	2200      	movs	r2, #0
 8006e92:	4640      	mov	r0, r8
 8006e94:	4649      	mov	r1, r9
 8006e96:	f7f9 f9ff 	bl	8000298 <__aeabi_dsub>
 8006e9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e9e:	4680      	mov	r8, r0
 8006ea0:	4689      	mov	r9, r1
 8006ea2:	f7f9 fe41 	bl	8000b28 <__aeabi_dcmpgt>
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	f040 8296 	bne.w	80073d8 <_dtoa_r+0x990>
 8006eac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006eb0:	4640      	mov	r0, r8
 8006eb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	f7f9 fe18 	bl	8000aec <__aeabi_dcmplt>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	f040 8289 	bne.w	80073d4 <_dtoa_r+0x98c>
 8006ec2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006ec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f2c0 814e 	blt.w	800716a <_dtoa_r+0x722>
 8006ece:	f1bb 0f0e 	cmp.w	fp, #14
 8006ed2:	f300 814a 	bgt.w	800716a <_dtoa_r+0x722>
 8006ed6:	4b6b      	ldr	r3, [pc, #428]	; (8007084 <_dtoa_r+0x63c>)
 8006ed8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006edc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f280 80dc 	bge.w	80070a0 <_dtoa_r+0x658>
 8006ee8:	9b04      	ldr	r3, [sp, #16]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f300 80d8 	bgt.w	80070a0 <_dtoa_r+0x658>
 8006ef0:	f040 826f 	bne.w	80073d2 <_dtoa_r+0x98a>
 8006ef4:	4b68      	ldr	r3, [pc, #416]	; (8007098 <_dtoa_r+0x650>)
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	4640      	mov	r0, r8
 8006efa:	4649      	mov	r1, r9
 8006efc:	f7f9 fb84 	bl	8000608 <__aeabi_dmul>
 8006f00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f04:	f7f9 fe06 	bl	8000b14 <__aeabi_dcmpge>
 8006f08:	9e04      	ldr	r6, [sp, #16]
 8006f0a:	4637      	mov	r7, r6
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	f040 8245 	bne.w	800739c <_dtoa_r+0x954>
 8006f12:	9d00      	ldr	r5, [sp, #0]
 8006f14:	2331      	movs	r3, #49	; 0x31
 8006f16:	f805 3b01 	strb.w	r3, [r5], #1
 8006f1a:	f10b 0b01 	add.w	fp, fp, #1
 8006f1e:	e241      	b.n	80073a4 <_dtoa_r+0x95c>
 8006f20:	07f2      	lsls	r2, r6, #31
 8006f22:	d505      	bpl.n	8006f30 <_dtoa_r+0x4e8>
 8006f24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f28:	f7f9 fb6e 	bl	8000608 <__aeabi_dmul>
 8006f2c:	3501      	adds	r5, #1
 8006f2e:	2301      	movs	r3, #1
 8006f30:	1076      	asrs	r6, r6, #1
 8006f32:	3708      	adds	r7, #8
 8006f34:	e773      	b.n	8006e1e <_dtoa_r+0x3d6>
 8006f36:	2502      	movs	r5, #2
 8006f38:	e775      	b.n	8006e26 <_dtoa_r+0x3de>
 8006f3a:	9e04      	ldr	r6, [sp, #16]
 8006f3c:	465f      	mov	r7, fp
 8006f3e:	e792      	b.n	8006e66 <_dtoa_r+0x41e>
 8006f40:	9900      	ldr	r1, [sp, #0]
 8006f42:	4b50      	ldr	r3, [pc, #320]	; (8007084 <_dtoa_r+0x63c>)
 8006f44:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f48:	4431      	add	r1, r6
 8006f4a:	9102      	str	r1, [sp, #8]
 8006f4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f4e:	eeb0 9a47 	vmov.f32	s18, s14
 8006f52:	eef0 9a67 	vmov.f32	s19, s15
 8006f56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006f5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006f5e:	2900      	cmp	r1, #0
 8006f60:	d044      	beq.n	8006fec <_dtoa_r+0x5a4>
 8006f62:	494e      	ldr	r1, [pc, #312]	; (800709c <_dtoa_r+0x654>)
 8006f64:	2000      	movs	r0, #0
 8006f66:	f7f9 fc79 	bl	800085c <__aeabi_ddiv>
 8006f6a:	ec53 2b19 	vmov	r2, r3, d9
 8006f6e:	f7f9 f993 	bl	8000298 <__aeabi_dsub>
 8006f72:	9d00      	ldr	r5, [sp, #0]
 8006f74:	ec41 0b19 	vmov	d9, r0, r1
 8006f78:	4649      	mov	r1, r9
 8006f7a:	4640      	mov	r0, r8
 8006f7c:	f7f9 fdf4 	bl	8000b68 <__aeabi_d2iz>
 8006f80:	4606      	mov	r6, r0
 8006f82:	f7f9 fad7 	bl	8000534 <__aeabi_i2d>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4640      	mov	r0, r8
 8006f8c:	4649      	mov	r1, r9
 8006f8e:	f7f9 f983 	bl	8000298 <__aeabi_dsub>
 8006f92:	3630      	adds	r6, #48	; 0x30
 8006f94:	f805 6b01 	strb.w	r6, [r5], #1
 8006f98:	ec53 2b19 	vmov	r2, r3, d9
 8006f9c:	4680      	mov	r8, r0
 8006f9e:	4689      	mov	r9, r1
 8006fa0:	f7f9 fda4 	bl	8000aec <__aeabi_dcmplt>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	d164      	bne.n	8007072 <_dtoa_r+0x62a>
 8006fa8:	4642      	mov	r2, r8
 8006faa:	464b      	mov	r3, r9
 8006fac:	4937      	ldr	r1, [pc, #220]	; (800708c <_dtoa_r+0x644>)
 8006fae:	2000      	movs	r0, #0
 8006fb0:	f7f9 f972 	bl	8000298 <__aeabi_dsub>
 8006fb4:	ec53 2b19 	vmov	r2, r3, d9
 8006fb8:	f7f9 fd98 	bl	8000aec <__aeabi_dcmplt>
 8006fbc:	2800      	cmp	r0, #0
 8006fbe:	f040 80b6 	bne.w	800712e <_dtoa_r+0x6e6>
 8006fc2:	9b02      	ldr	r3, [sp, #8]
 8006fc4:	429d      	cmp	r5, r3
 8006fc6:	f43f af7c 	beq.w	8006ec2 <_dtoa_r+0x47a>
 8006fca:	4b31      	ldr	r3, [pc, #196]	; (8007090 <_dtoa_r+0x648>)
 8006fcc:	ec51 0b19 	vmov	r0, r1, d9
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f7f9 fb19 	bl	8000608 <__aeabi_dmul>
 8006fd6:	4b2e      	ldr	r3, [pc, #184]	; (8007090 <_dtoa_r+0x648>)
 8006fd8:	ec41 0b19 	vmov	d9, r0, r1
 8006fdc:	2200      	movs	r2, #0
 8006fde:	4640      	mov	r0, r8
 8006fe0:	4649      	mov	r1, r9
 8006fe2:	f7f9 fb11 	bl	8000608 <__aeabi_dmul>
 8006fe6:	4680      	mov	r8, r0
 8006fe8:	4689      	mov	r9, r1
 8006fea:	e7c5      	b.n	8006f78 <_dtoa_r+0x530>
 8006fec:	ec51 0b17 	vmov	r0, r1, d7
 8006ff0:	f7f9 fb0a 	bl	8000608 <__aeabi_dmul>
 8006ff4:	9b02      	ldr	r3, [sp, #8]
 8006ff6:	9d00      	ldr	r5, [sp, #0]
 8006ff8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ffa:	ec41 0b19 	vmov	d9, r0, r1
 8006ffe:	4649      	mov	r1, r9
 8007000:	4640      	mov	r0, r8
 8007002:	f7f9 fdb1 	bl	8000b68 <__aeabi_d2iz>
 8007006:	4606      	mov	r6, r0
 8007008:	f7f9 fa94 	bl	8000534 <__aeabi_i2d>
 800700c:	3630      	adds	r6, #48	; 0x30
 800700e:	4602      	mov	r2, r0
 8007010:	460b      	mov	r3, r1
 8007012:	4640      	mov	r0, r8
 8007014:	4649      	mov	r1, r9
 8007016:	f7f9 f93f 	bl	8000298 <__aeabi_dsub>
 800701a:	f805 6b01 	strb.w	r6, [r5], #1
 800701e:	9b02      	ldr	r3, [sp, #8]
 8007020:	429d      	cmp	r5, r3
 8007022:	4680      	mov	r8, r0
 8007024:	4689      	mov	r9, r1
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	d124      	bne.n	8007076 <_dtoa_r+0x62e>
 800702c:	4b1b      	ldr	r3, [pc, #108]	; (800709c <_dtoa_r+0x654>)
 800702e:	ec51 0b19 	vmov	r0, r1, d9
 8007032:	f7f9 f933 	bl	800029c <__adddf3>
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4640      	mov	r0, r8
 800703c:	4649      	mov	r1, r9
 800703e:	f7f9 fd73 	bl	8000b28 <__aeabi_dcmpgt>
 8007042:	2800      	cmp	r0, #0
 8007044:	d173      	bne.n	800712e <_dtoa_r+0x6e6>
 8007046:	ec53 2b19 	vmov	r2, r3, d9
 800704a:	4914      	ldr	r1, [pc, #80]	; (800709c <_dtoa_r+0x654>)
 800704c:	2000      	movs	r0, #0
 800704e:	f7f9 f923 	bl	8000298 <__aeabi_dsub>
 8007052:	4602      	mov	r2, r0
 8007054:	460b      	mov	r3, r1
 8007056:	4640      	mov	r0, r8
 8007058:	4649      	mov	r1, r9
 800705a:	f7f9 fd47 	bl	8000aec <__aeabi_dcmplt>
 800705e:	2800      	cmp	r0, #0
 8007060:	f43f af2f 	beq.w	8006ec2 <_dtoa_r+0x47a>
 8007064:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007066:	1e6b      	subs	r3, r5, #1
 8007068:	930f      	str	r3, [sp, #60]	; 0x3c
 800706a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800706e:	2b30      	cmp	r3, #48	; 0x30
 8007070:	d0f8      	beq.n	8007064 <_dtoa_r+0x61c>
 8007072:	46bb      	mov	fp, r7
 8007074:	e04a      	b.n	800710c <_dtoa_r+0x6c4>
 8007076:	4b06      	ldr	r3, [pc, #24]	; (8007090 <_dtoa_r+0x648>)
 8007078:	f7f9 fac6 	bl	8000608 <__aeabi_dmul>
 800707c:	4680      	mov	r8, r0
 800707e:	4689      	mov	r9, r1
 8007080:	e7bd      	b.n	8006ffe <_dtoa_r+0x5b6>
 8007082:	bf00      	nop
 8007084:	0800a238 	.word	0x0800a238
 8007088:	0800a210 	.word	0x0800a210
 800708c:	3ff00000 	.word	0x3ff00000
 8007090:	40240000 	.word	0x40240000
 8007094:	401c0000 	.word	0x401c0000
 8007098:	40140000 	.word	0x40140000
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80070a4:	9d00      	ldr	r5, [sp, #0]
 80070a6:	4642      	mov	r2, r8
 80070a8:	464b      	mov	r3, r9
 80070aa:	4630      	mov	r0, r6
 80070ac:	4639      	mov	r1, r7
 80070ae:	f7f9 fbd5 	bl	800085c <__aeabi_ddiv>
 80070b2:	f7f9 fd59 	bl	8000b68 <__aeabi_d2iz>
 80070b6:	9001      	str	r0, [sp, #4]
 80070b8:	f7f9 fa3c 	bl	8000534 <__aeabi_i2d>
 80070bc:	4642      	mov	r2, r8
 80070be:	464b      	mov	r3, r9
 80070c0:	f7f9 faa2 	bl	8000608 <__aeabi_dmul>
 80070c4:	4602      	mov	r2, r0
 80070c6:	460b      	mov	r3, r1
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 f8e4 	bl	8000298 <__aeabi_dsub>
 80070d0:	9e01      	ldr	r6, [sp, #4]
 80070d2:	9f04      	ldr	r7, [sp, #16]
 80070d4:	3630      	adds	r6, #48	; 0x30
 80070d6:	f805 6b01 	strb.w	r6, [r5], #1
 80070da:	9e00      	ldr	r6, [sp, #0]
 80070dc:	1bae      	subs	r6, r5, r6
 80070de:	42b7      	cmp	r7, r6
 80070e0:	4602      	mov	r2, r0
 80070e2:	460b      	mov	r3, r1
 80070e4:	d134      	bne.n	8007150 <_dtoa_r+0x708>
 80070e6:	f7f9 f8d9 	bl	800029c <__adddf3>
 80070ea:	4642      	mov	r2, r8
 80070ec:	464b      	mov	r3, r9
 80070ee:	4606      	mov	r6, r0
 80070f0:	460f      	mov	r7, r1
 80070f2:	f7f9 fd19 	bl	8000b28 <__aeabi_dcmpgt>
 80070f6:	b9c8      	cbnz	r0, 800712c <_dtoa_r+0x6e4>
 80070f8:	4642      	mov	r2, r8
 80070fa:	464b      	mov	r3, r9
 80070fc:	4630      	mov	r0, r6
 80070fe:	4639      	mov	r1, r7
 8007100:	f7f9 fcea 	bl	8000ad8 <__aeabi_dcmpeq>
 8007104:	b110      	cbz	r0, 800710c <_dtoa_r+0x6c4>
 8007106:	9b01      	ldr	r3, [sp, #4]
 8007108:	07db      	lsls	r3, r3, #31
 800710a:	d40f      	bmi.n	800712c <_dtoa_r+0x6e4>
 800710c:	4651      	mov	r1, sl
 800710e:	4620      	mov	r0, r4
 8007110:	f000 fbcc 	bl	80078ac <_Bfree>
 8007114:	2300      	movs	r3, #0
 8007116:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007118:	702b      	strb	r3, [r5, #0]
 800711a:	f10b 0301 	add.w	r3, fp, #1
 800711e:	6013      	str	r3, [r2, #0]
 8007120:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007122:	2b00      	cmp	r3, #0
 8007124:	f43f ace2 	beq.w	8006aec <_dtoa_r+0xa4>
 8007128:	601d      	str	r5, [r3, #0]
 800712a:	e4df      	b.n	8006aec <_dtoa_r+0xa4>
 800712c:	465f      	mov	r7, fp
 800712e:	462b      	mov	r3, r5
 8007130:	461d      	mov	r5, r3
 8007132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007136:	2a39      	cmp	r2, #57	; 0x39
 8007138:	d106      	bne.n	8007148 <_dtoa_r+0x700>
 800713a:	9a00      	ldr	r2, [sp, #0]
 800713c:	429a      	cmp	r2, r3
 800713e:	d1f7      	bne.n	8007130 <_dtoa_r+0x6e8>
 8007140:	9900      	ldr	r1, [sp, #0]
 8007142:	2230      	movs	r2, #48	; 0x30
 8007144:	3701      	adds	r7, #1
 8007146:	700a      	strb	r2, [r1, #0]
 8007148:	781a      	ldrb	r2, [r3, #0]
 800714a:	3201      	adds	r2, #1
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	e790      	b.n	8007072 <_dtoa_r+0x62a>
 8007150:	4ba3      	ldr	r3, [pc, #652]	; (80073e0 <_dtoa_r+0x998>)
 8007152:	2200      	movs	r2, #0
 8007154:	f7f9 fa58 	bl	8000608 <__aeabi_dmul>
 8007158:	2200      	movs	r2, #0
 800715a:	2300      	movs	r3, #0
 800715c:	4606      	mov	r6, r0
 800715e:	460f      	mov	r7, r1
 8007160:	f7f9 fcba 	bl	8000ad8 <__aeabi_dcmpeq>
 8007164:	2800      	cmp	r0, #0
 8007166:	d09e      	beq.n	80070a6 <_dtoa_r+0x65e>
 8007168:	e7d0      	b.n	800710c <_dtoa_r+0x6c4>
 800716a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800716c:	2a00      	cmp	r2, #0
 800716e:	f000 80ca 	beq.w	8007306 <_dtoa_r+0x8be>
 8007172:	9a07      	ldr	r2, [sp, #28]
 8007174:	2a01      	cmp	r2, #1
 8007176:	f300 80ad 	bgt.w	80072d4 <_dtoa_r+0x88c>
 800717a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800717c:	2a00      	cmp	r2, #0
 800717e:	f000 80a5 	beq.w	80072cc <_dtoa_r+0x884>
 8007182:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007186:	9e08      	ldr	r6, [sp, #32]
 8007188:	9d05      	ldr	r5, [sp, #20]
 800718a:	9a05      	ldr	r2, [sp, #20]
 800718c:	441a      	add	r2, r3
 800718e:	9205      	str	r2, [sp, #20]
 8007190:	9a06      	ldr	r2, [sp, #24]
 8007192:	2101      	movs	r1, #1
 8007194:	441a      	add	r2, r3
 8007196:	4620      	mov	r0, r4
 8007198:	9206      	str	r2, [sp, #24]
 800719a:	f000 fc87 	bl	8007aac <__i2b>
 800719e:	4607      	mov	r7, r0
 80071a0:	b165      	cbz	r5, 80071bc <_dtoa_r+0x774>
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	dd09      	ble.n	80071bc <_dtoa_r+0x774>
 80071a8:	42ab      	cmp	r3, r5
 80071aa:	9a05      	ldr	r2, [sp, #20]
 80071ac:	bfa8      	it	ge
 80071ae:	462b      	movge	r3, r5
 80071b0:	1ad2      	subs	r2, r2, r3
 80071b2:	9205      	str	r2, [sp, #20]
 80071b4:	9a06      	ldr	r2, [sp, #24]
 80071b6:	1aed      	subs	r5, r5, r3
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	9306      	str	r3, [sp, #24]
 80071bc:	9b08      	ldr	r3, [sp, #32]
 80071be:	b1f3      	cbz	r3, 80071fe <_dtoa_r+0x7b6>
 80071c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f000 80a3 	beq.w	800730e <_dtoa_r+0x8c6>
 80071c8:	2e00      	cmp	r6, #0
 80071ca:	dd10      	ble.n	80071ee <_dtoa_r+0x7a6>
 80071cc:	4639      	mov	r1, r7
 80071ce:	4632      	mov	r2, r6
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 fd2b 	bl	8007c2c <__pow5mult>
 80071d6:	4652      	mov	r2, sl
 80071d8:	4601      	mov	r1, r0
 80071da:	4607      	mov	r7, r0
 80071dc:	4620      	mov	r0, r4
 80071de:	f000 fc7b 	bl	8007ad8 <__multiply>
 80071e2:	4651      	mov	r1, sl
 80071e4:	4680      	mov	r8, r0
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 fb60 	bl	80078ac <_Bfree>
 80071ec:	46c2      	mov	sl, r8
 80071ee:	9b08      	ldr	r3, [sp, #32]
 80071f0:	1b9a      	subs	r2, r3, r6
 80071f2:	d004      	beq.n	80071fe <_dtoa_r+0x7b6>
 80071f4:	4651      	mov	r1, sl
 80071f6:	4620      	mov	r0, r4
 80071f8:	f000 fd18 	bl	8007c2c <__pow5mult>
 80071fc:	4682      	mov	sl, r0
 80071fe:	2101      	movs	r1, #1
 8007200:	4620      	mov	r0, r4
 8007202:	f000 fc53 	bl	8007aac <__i2b>
 8007206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007208:	2b00      	cmp	r3, #0
 800720a:	4606      	mov	r6, r0
 800720c:	f340 8081 	ble.w	8007312 <_dtoa_r+0x8ca>
 8007210:	461a      	mov	r2, r3
 8007212:	4601      	mov	r1, r0
 8007214:	4620      	mov	r0, r4
 8007216:	f000 fd09 	bl	8007c2c <__pow5mult>
 800721a:	9b07      	ldr	r3, [sp, #28]
 800721c:	2b01      	cmp	r3, #1
 800721e:	4606      	mov	r6, r0
 8007220:	dd7a      	ble.n	8007318 <_dtoa_r+0x8d0>
 8007222:	f04f 0800 	mov.w	r8, #0
 8007226:	6933      	ldr	r3, [r6, #16]
 8007228:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800722c:	6918      	ldr	r0, [r3, #16]
 800722e:	f000 fbef 	bl	8007a10 <__hi0bits>
 8007232:	f1c0 0020 	rsb	r0, r0, #32
 8007236:	9b06      	ldr	r3, [sp, #24]
 8007238:	4418      	add	r0, r3
 800723a:	f010 001f 	ands.w	r0, r0, #31
 800723e:	f000 8094 	beq.w	800736a <_dtoa_r+0x922>
 8007242:	f1c0 0320 	rsb	r3, r0, #32
 8007246:	2b04      	cmp	r3, #4
 8007248:	f340 8085 	ble.w	8007356 <_dtoa_r+0x90e>
 800724c:	9b05      	ldr	r3, [sp, #20]
 800724e:	f1c0 001c 	rsb	r0, r0, #28
 8007252:	4403      	add	r3, r0
 8007254:	9305      	str	r3, [sp, #20]
 8007256:	9b06      	ldr	r3, [sp, #24]
 8007258:	4403      	add	r3, r0
 800725a:	4405      	add	r5, r0
 800725c:	9306      	str	r3, [sp, #24]
 800725e:	9b05      	ldr	r3, [sp, #20]
 8007260:	2b00      	cmp	r3, #0
 8007262:	dd05      	ble.n	8007270 <_dtoa_r+0x828>
 8007264:	4651      	mov	r1, sl
 8007266:	461a      	mov	r2, r3
 8007268:	4620      	mov	r0, r4
 800726a:	f000 fd39 	bl	8007ce0 <__lshift>
 800726e:	4682      	mov	sl, r0
 8007270:	9b06      	ldr	r3, [sp, #24]
 8007272:	2b00      	cmp	r3, #0
 8007274:	dd05      	ble.n	8007282 <_dtoa_r+0x83a>
 8007276:	4631      	mov	r1, r6
 8007278:	461a      	mov	r2, r3
 800727a:	4620      	mov	r0, r4
 800727c:	f000 fd30 	bl	8007ce0 <__lshift>
 8007280:	4606      	mov	r6, r0
 8007282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007284:	2b00      	cmp	r3, #0
 8007286:	d072      	beq.n	800736e <_dtoa_r+0x926>
 8007288:	4631      	mov	r1, r6
 800728a:	4650      	mov	r0, sl
 800728c:	f000 fd94 	bl	8007db8 <__mcmp>
 8007290:	2800      	cmp	r0, #0
 8007292:	da6c      	bge.n	800736e <_dtoa_r+0x926>
 8007294:	2300      	movs	r3, #0
 8007296:	4651      	mov	r1, sl
 8007298:	220a      	movs	r2, #10
 800729a:	4620      	mov	r0, r4
 800729c:	f000 fb28 	bl	80078f0 <__multadd>
 80072a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072a6:	4682      	mov	sl, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f000 81b0 	beq.w	800760e <_dtoa_r+0xbc6>
 80072ae:	2300      	movs	r3, #0
 80072b0:	4639      	mov	r1, r7
 80072b2:	220a      	movs	r2, #10
 80072b4:	4620      	mov	r0, r4
 80072b6:	f000 fb1b 	bl	80078f0 <__multadd>
 80072ba:	9b01      	ldr	r3, [sp, #4]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	4607      	mov	r7, r0
 80072c0:	f300 8096 	bgt.w	80073f0 <_dtoa_r+0x9a8>
 80072c4:	9b07      	ldr	r3, [sp, #28]
 80072c6:	2b02      	cmp	r3, #2
 80072c8:	dc59      	bgt.n	800737e <_dtoa_r+0x936>
 80072ca:	e091      	b.n	80073f0 <_dtoa_r+0x9a8>
 80072cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80072d2:	e758      	b.n	8007186 <_dtoa_r+0x73e>
 80072d4:	9b04      	ldr	r3, [sp, #16]
 80072d6:	1e5e      	subs	r6, r3, #1
 80072d8:	9b08      	ldr	r3, [sp, #32]
 80072da:	42b3      	cmp	r3, r6
 80072dc:	bfbf      	itttt	lt
 80072de:	9b08      	ldrlt	r3, [sp, #32]
 80072e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80072e2:	9608      	strlt	r6, [sp, #32]
 80072e4:	1af3      	sublt	r3, r6, r3
 80072e6:	bfb4      	ite	lt
 80072e8:	18d2      	addlt	r2, r2, r3
 80072ea:	1b9e      	subge	r6, r3, r6
 80072ec:	9b04      	ldr	r3, [sp, #16]
 80072ee:	bfbc      	itt	lt
 80072f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80072f2:	2600      	movlt	r6, #0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	bfb7      	itett	lt
 80072f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80072fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007300:	1a9d      	sublt	r5, r3, r2
 8007302:	2300      	movlt	r3, #0
 8007304:	e741      	b.n	800718a <_dtoa_r+0x742>
 8007306:	9e08      	ldr	r6, [sp, #32]
 8007308:	9d05      	ldr	r5, [sp, #20]
 800730a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800730c:	e748      	b.n	80071a0 <_dtoa_r+0x758>
 800730e:	9a08      	ldr	r2, [sp, #32]
 8007310:	e770      	b.n	80071f4 <_dtoa_r+0x7ac>
 8007312:	9b07      	ldr	r3, [sp, #28]
 8007314:	2b01      	cmp	r3, #1
 8007316:	dc19      	bgt.n	800734c <_dtoa_r+0x904>
 8007318:	9b02      	ldr	r3, [sp, #8]
 800731a:	b9bb      	cbnz	r3, 800734c <_dtoa_r+0x904>
 800731c:	9b03      	ldr	r3, [sp, #12]
 800731e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007322:	b99b      	cbnz	r3, 800734c <_dtoa_r+0x904>
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800732a:	0d1b      	lsrs	r3, r3, #20
 800732c:	051b      	lsls	r3, r3, #20
 800732e:	b183      	cbz	r3, 8007352 <_dtoa_r+0x90a>
 8007330:	9b05      	ldr	r3, [sp, #20]
 8007332:	3301      	adds	r3, #1
 8007334:	9305      	str	r3, [sp, #20]
 8007336:	9b06      	ldr	r3, [sp, #24]
 8007338:	3301      	adds	r3, #1
 800733a:	9306      	str	r3, [sp, #24]
 800733c:	f04f 0801 	mov.w	r8, #1
 8007340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007342:	2b00      	cmp	r3, #0
 8007344:	f47f af6f 	bne.w	8007226 <_dtoa_r+0x7de>
 8007348:	2001      	movs	r0, #1
 800734a:	e774      	b.n	8007236 <_dtoa_r+0x7ee>
 800734c:	f04f 0800 	mov.w	r8, #0
 8007350:	e7f6      	b.n	8007340 <_dtoa_r+0x8f8>
 8007352:	4698      	mov	r8, r3
 8007354:	e7f4      	b.n	8007340 <_dtoa_r+0x8f8>
 8007356:	d082      	beq.n	800725e <_dtoa_r+0x816>
 8007358:	9a05      	ldr	r2, [sp, #20]
 800735a:	331c      	adds	r3, #28
 800735c:	441a      	add	r2, r3
 800735e:	9205      	str	r2, [sp, #20]
 8007360:	9a06      	ldr	r2, [sp, #24]
 8007362:	441a      	add	r2, r3
 8007364:	441d      	add	r5, r3
 8007366:	9206      	str	r2, [sp, #24]
 8007368:	e779      	b.n	800725e <_dtoa_r+0x816>
 800736a:	4603      	mov	r3, r0
 800736c:	e7f4      	b.n	8007358 <_dtoa_r+0x910>
 800736e:	9b04      	ldr	r3, [sp, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	dc37      	bgt.n	80073e4 <_dtoa_r+0x99c>
 8007374:	9b07      	ldr	r3, [sp, #28]
 8007376:	2b02      	cmp	r3, #2
 8007378:	dd34      	ble.n	80073e4 <_dtoa_r+0x99c>
 800737a:	9b04      	ldr	r3, [sp, #16]
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	9b01      	ldr	r3, [sp, #4]
 8007380:	b963      	cbnz	r3, 800739c <_dtoa_r+0x954>
 8007382:	4631      	mov	r1, r6
 8007384:	2205      	movs	r2, #5
 8007386:	4620      	mov	r0, r4
 8007388:	f000 fab2 	bl	80078f0 <__multadd>
 800738c:	4601      	mov	r1, r0
 800738e:	4606      	mov	r6, r0
 8007390:	4650      	mov	r0, sl
 8007392:	f000 fd11 	bl	8007db8 <__mcmp>
 8007396:	2800      	cmp	r0, #0
 8007398:	f73f adbb 	bgt.w	8006f12 <_dtoa_r+0x4ca>
 800739c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800739e:	9d00      	ldr	r5, [sp, #0]
 80073a0:	ea6f 0b03 	mvn.w	fp, r3
 80073a4:	f04f 0800 	mov.w	r8, #0
 80073a8:	4631      	mov	r1, r6
 80073aa:	4620      	mov	r0, r4
 80073ac:	f000 fa7e 	bl	80078ac <_Bfree>
 80073b0:	2f00      	cmp	r7, #0
 80073b2:	f43f aeab 	beq.w	800710c <_dtoa_r+0x6c4>
 80073b6:	f1b8 0f00 	cmp.w	r8, #0
 80073ba:	d005      	beq.n	80073c8 <_dtoa_r+0x980>
 80073bc:	45b8      	cmp	r8, r7
 80073be:	d003      	beq.n	80073c8 <_dtoa_r+0x980>
 80073c0:	4641      	mov	r1, r8
 80073c2:	4620      	mov	r0, r4
 80073c4:	f000 fa72 	bl	80078ac <_Bfree>
 80073c8:	4639      	mov	r1, r7
 80073ca:	4620      	mov	r0, r4
 80073cc:	f000 fa6e 	bl	80078ac <_Bfree>
 80073d0:	e69c      	b.n	800710c <_dtoa_r+0x6c4>
 80073d2:	2600      	movs	r6, #0
 80073d4:	4637      	mov	r7, r6
 80073d6:	e7e1      	b.n	800739c <_dtoa_r+0x954>
 80073d8:	46bb      	mov	fp, r7
 80073da:	4637      	mov	r7, r6
 80073dc:	e599      	b.n	8006f12 <_dtoa_r+0x4ca>
 80073de:	bf00      	nop
 80073e0:	40240000 	.word	0x40240000
 80073e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	f000 80c8 	beq.w	800757c <_dtoa_r+0xb34>
 80073ec:	9b04      	ldr	r3, [sp, #16]
 80073ee:	9301      	str	r3, [sp, #4]
 80073f0:	2d00      	cmp	r5, #0
 80073f2:	dd05      	ble.n	8007400 <_dtoa_r+0x9b8>
 80073f4:	4639      	mov	r1, r7
 80073f6:	462a      	mov	r2, r5
 80073f8:	4620      	mov	r0, r4
 80073fa:	f000 fc71 	bl	8007ce0 <__lshift>
 80073fe:	4607      	mov	r7, r0
 8007400:	f1b8 0f00 	cmp.w	r8, #0
 8007404:	d05b      	beq.n	80074be <_dtoa_r+0xa76>
 8007406:	6879      	ldr	r1, [r7, #4]
 8007408:	4620      	mov	r0, r4
 800740a:	f000 fa0f 	bl	800782c <_Balloc>
 800740e:	4605      	mov	r5, r0
 8007410:	b928      	cbnz	r0, 800741e <_dtoa_r+0x9d6>
 8007412:	4b83      	ldr	r3, [pc, #524]	; (8007620 <_dtoa_r+0xbd8>)
 8007414:	4602      	mov	r2, r0
 8007416:	f240 21ef 	movw	r1, #751	; 0x2ef
 800741a:	f7ff bb2e 	b.w	8006a7a <_dtoa_r+0x32>
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	3202      	adds	r2, #2
 8007422:	0092      	lsls	r2, r2, #2
 8007424:	f107 010c 	add.w	r1, r7, #12
 8007428:	300c      	adds	r0, #12
 800742a:	f001 ff85 	bl	8009338 <memcpy>
 800742e:	2201      	movs	r2, #1
 8007430:	4629      	mov	r1, r5
 8007432:	4620      	mov	r0, r4
 8007434:	f000 fc54 	bl	8007ce0 <__lshift>
 8007438:	9b00      	ldr	r3, [sp, #0]
 800743a:	3301      	adds	r3, #1
 800743c:	9304      	str	r3, [sp, #16]
 800743e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007442:	4413      	add	r3, r2
 8007444:	9308      	str	r3, [sp, #32]
 8007446:	9b02      	ldr	r3, [sp, #8]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	46b8      	mov	r8, r7
 800744e:	9306      	str	r3, [sp, #24]
 8007450:	4607      	mov	r7, r0
 8007452:	9b04      	ldr	r3, [sp, #16]
 8007454:	4631      	mov	r1, r6
 8007456:	3b01      	subs	r3, #1
 8007458:	4650      	mov	r0, sl
 800745a:	9301      	str	r3, [sp, #4]
 800745c:	f7ff fa6c 	bl	8006938 <quorem>
 8007460:	4641      	mov	r1, r8
 8007462:	9002      	str	r0, [sp, #8]
 8007464:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007468:	4650      	mov	r0, sl
 800746a:	f000 fca5 	bl	8007db8 <__mcmp>
 800746e:	463a      	mov	r2, r7
 8007470:	9005      	str	r0, [sp, #20]
 8007472:	4631      	mov	r1, r6
 8007474:	4620      	mov	r0, r4
 8007476:	f000 fcbb 	bl	8007df0 <__mdiff>
 800747a:	68c2      	ldr	r2, [r0, #12]
 800747c:	4605      	mov	r5, r0
 800747e:	bb02      	cbnz	r2, 80074c2 <_dtoa_r+0xa7a>
 8007480:	4601      	mov	r1, r0
 8007482:	4650      	mov	r0, sl
 8007484:	f000 fc98 	bl	8007db8 <__mcmp>
 8007488:	4602      	mov	r2, r0
 800748a:	4629      	mov	r1, r5
 800748c:	4620      	mov	r0, r4
 800748e:	9209      	str	r2, [sp, #36]	; 0x24
 8007490:	f000 fa0c 	bl	80078ac <_Bfree>
 8007494:	9b07      	ldr	r3, [sp, #28]
 8007496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007498:	9d04      	ldr	r5, [sp, #16]
 800749a:	ea43 0102 	orr.w	r1, r3, r2
 800749e:	9b06      	ldr	r3, [sp, #24]
 80074a0:	4319      	orrs	r1, r3
 80074a2:	d110      	bne.n	80074c6 <_dtoa_r+0xa7e>
 80074a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80074a8:	d029      	beq.n	80074fe <_dtoa_r+0xab6>
 80074aa:	9b05      	ldr	r3, [sp, #20]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	dd02      	ble.n	80074b6 <_dtoa_r+0xa6e>
 80074b0:	9b02      	ldr	r3, [sp, #8]
 80074b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	f883 9000 	strb.w	r9, [r3]
 80074bc:	e774      	b.n	80073a8 <_dtoa_r+0x960>
 80074be:	4638      	mov	r0, r7
 80074c0:	e7ba      	b.n	8007438 <_dtoa_r+0x9f0>
 80074c2:	2201      	movs	r2, #1
 80074c4:	e7e1      	b.n	800748a <_dtoa_r+0xa42>
 80074c6:	9b05      	ldr	r3, [sp, #20]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	db04      	blt.n	80074d6 <_dtoa_r+0xa8e>
 80074cc:	9907      	ldr	r1, [sp, #28]
 80074ce:	430b      	orrs	r3, r1
 80074d0:	9906      	ldr	r1, [sp, #24]
 80074d2:	430b      	orrs	r3, r1
 80074d4:	d120      	bne.n	8007518 <_dtoa_r+0xad0>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	dded      	ble.n	80074b6 <_dtoa_r+0xa6e>
 80074da:	4651      	mov	r1, sl
 80074dc:	2201      	movs	r2, #1
 80074de:	4620      	mov	r0, r4
 80074e0:	f000 fbfe 	bl	8007ce0 <__lshift>
 80074e4:	4631      	mov	r1, r6
 80074e6:	4682      	mov	sl, r0
 80074e8:	f000 fc66 	bl	8007db8 <__mcmp>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	dc03      	bgt.n	80074f8 <_dtoa_r+0xab0>
 80074f0:	d1e1      	bne.n	80074b6 <_dtoa_r+0xa6e>
 80074f2:	f019 0f01 	tst.w	r9, #1
 80074f6:	d0de      	beq.n	80074b6 <_dtoa_r+0xa6e>
 80074f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80074fc:	d1d8      	bne.n	80074b0 <_dtoa_r+0xa68>
 80074fe:	9a01      	ldr	r2, [sp, #4]
 8007500:	2339      	movs	r3, #57	; 0x39
 8007502:	7013      	strb	r3, [r2, #0]
 8007504:	462b      	mov	r3, r5
 8007506:	461d      	mov	r5, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800750e:	2a39      	cmp	r2, #57	; 0x39
 8007510:	d06c      	beq.n	80075ec <_dtoa_r+0xba4>
 8007512:	3201      	adds	r2, #1
 8007514:	701a      	strb	r2, [r3, #0]
 8007516:	e747      	b.n	80073a8 <_dtoa_r+0x960>
 8007518:	2a00      	cmp	r2, #0
 800751a:	dd07      	ble.n	800752c <_dtoa_r+0xae4>
 800751c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007520:	d0ed      	beq.n	80074fe <_dtoa_r+0xab6>
 8007522:	9a01      	ldr	r2, [sp, #4]
 8007524:	f109 0301 	add.w	r3, r9, #1
 8007528:	7013      	strb	r3, [r2, #0]
 800752a:	e73d      	b.n	80073a8 <_dtoa_r+0x960>
 800752c:	9b04      	ldr	r3, [sp, #16]
 800752e:	9a08      	ldr	r2, [sp, #32]
 8007530:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007534:	4293      	cmp	r3, r2
 8007536:	d043      	beq.n	80075c0 <_dtoa_r+0xb78>
 8007538:	4651      	mov	r1, sl
 800753a:	2300      	movs	r3, #0
 800753c:	220a      	movs	r2, #10
 800753e:	4620      	mov	r0, r4
 8007540:	f000 f9d6 	bl	80078f0 <__multadd>
 8007544:	45b8      	cmp	r8, r7
 8007546:	4682      	mov	sl, r0
 8007548:	f04f 0300 	mov.w	r3, #0
 800754c:	f04f 020a 	mov.w	r2, #10
 8007550:	4641      	mov	r1, r8
 8007552:	4620      	mov	r0, r4
 8007554:	d107      	bne.n	8007566 <_dtoa_r+0xb1e>
 8007556:	f000 f9cb 	bl	80078f0 <__multadd>
 800755a:	4680      	mov	r8, r0
 800755c:	4607      	mov	r7, r0
 800755e:	9b04      	ldr	r3, [sp, #16]
 8007560:	3301      	adds	r3, #1
 8007562:	9304      	str	r3, [sp, #16]
 8007564:	e775      	b.n	8007452 <_dtoa_r+0xa0a>
 8007566:	f000 f9c3 	bl	80078f0 <__multadd>
 800756a:	4639      	mov	r1, r7
 800756c:	4680      	mov	r8, r0
 800756e:	2300      	movs	r3, #0
 8007570:	220a      	movs	r2, #10
 8007572:	4620      	mov	r0, r4
 8007574:	f000 f9bc 	bl	80078f0 <__multadd>
 8007578:	4607      	mov	r7, r0
 800757a:	e7f0      	b.n	800755e <_dtoa_r+0xb16>
 800757c:	9b04      	ldr	r3, [sp, #16]
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	9d00      	ldr	r5, [sp, #0]
 8007582:	4631      	mov	r1, r6
 8007584:	4650      	mov	r0, sl
 8007586:	f7ff f9d7 	bl	8006938 <quorem>
 800758a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800758e:	9b00      	ldr	r3, [sp, #0]
 8007590:	f805 9b01 	strb.w	r9, [r5], #1
 8007594:	1aea      	subs	r2, r5, r3
 8007596:	9b01      	ldr	r3, [sp, #4]
 8007598:	4293      	cmp	r3, r2
 800759a:	dd07      	ble.n	80075ac <_dtoa_r+0xb64>
 800759c:	4651      	mov	r1, sl
 800759e:	2300      	movs	r3, #0
 80075a0:	220a      	movs	r2, #10
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 f9a4 	bl	80078f0 <__multadd>
 80075a8:	4682      	mov	sl, r0
 80075aa:	e7ea      	b.n	8007582 <_dtoa_r+0xb3a>
 80075ac:	9b01      	ldr	r3, [sp, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	bfc8      	it	gt
 80075b2:	461d      	movgt	r5, r3
 80075b4:	9b00      	ldr	r3, [sp, #0]
 80075b6:	bfd8      	it	le
 80075b8:	2501      	movle	r5, #1
 80075ba:	441d      	add	r5, r3
 80075bc:	f04f 0800 	mov.w	r8, #0
 80075c0:	4651      	mov	r1, sl
 80075c2:	2201      	movs	r2, #1
 80075c4:	4620      	mov	r0, r4
 80075c6:	f000 fb8b 	bl	8007ce0 <__lshift>
 80075ca:	4631      	mov	r1, r6
 80075cc:	4682      	mov	sl, r0
 80075ce:	f000 fbf3 	bl	8007db8 <__mcmp>
 80075d2:	2800      	cmp	r0, #0
 80075d4:	dc96      	bgt.n	8007504 <_dtoa_r+0xabc>
 80075d6:	d102      	bne.n	80075de <_dtoa_r+0xb96>
 80075d8:	f019 0f01 	tst.w	r9, #1
 80075dc:	d192      	bne.n	8007504 <_dtoa_r+0xabc>
 80075de:	462b      	mov	r3, r5
 80075e0:	461d      	mov	r5, r3
 80075e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075e6:	2a30      	cmp	r2, #48	; 0x30
 80075e8:	d0fa      	beq.n	80075e0 <_dtoa_r+0xb98>
 80075ea:	e6dd      	b.n	80073a8 <_dtoa_r+0x960>
 80075ec:	9a00      	ldr	r2, [sp, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d189      	bne.n	8007506 <_dtoa_r+0xabe>
 80075f2:	f10b 0b01 	add.w	fp, fp, #1
 80075f6:	2331      	movs	r3, #49	; 0x31
 80075f8:	e796      	b.n	8007528 <_dtoa_r+0xae0>
 80075fa:	4b0a      	ldr	r3, [pc, #40]	; (8007624 <_dtoa_r+0xbdc>)
 80075fc:	f7ff ba99 	b.w	8006b32 <_dtoa_r+0xea>
 8007600:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007602:	2b00      	cmp	r3, #0
 8007604:	f47f aa6d 	bne.w	8006ae2 <_dtoa_r+0x9a>
 8007608:	4b07      	ldr	r3, [pc, #28]	; (8007628 <_dtoa_r+0xbe0>)
 800760a:	f7ff ba92 	b.w	8006b32 <_dtoa_r+0xea>
 800760e:	9b01      	ldr	r3, [sp, #4]
 8007610:	2b00      	cmp	r3, #0
 8007612:	dcb5      	bgt.n	8007580 <_dtoa_r+0xb38>
 8007614:	9b07      	ldr	r3, [sp, #28]
 8007616:	2b02      	cmp	r3, #2
 8007618:	f73f aeb1 	bgt.w	800737e <_dtoa_r+0x936>
 800761c:	e7b0      	b.n	8007580 <_dtoa_r+0xb38>
 800761e:	bf00      	nop
 8007620:	0800a1a1 	.word	0x0800a1a1
 8007624:	0800a0fc 	.word	0x0800a0fc
 8007628:	0800a125 	.word	0x0800a125

0800762c <_free_r>:
 800762c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800762e:	2900      	cmp	r1, #0
 8007630:	d044      	beq.n	80076bc <_free_r+0x90>
 8007632:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007636:	9001      	str	r0, [sp, #4]
 8007638:	2b00      	cmp	r3, #0
 800763a:	f1a1 0404 	sub.w	r4, r1, #4
 800763e:	bfb8      	it	lt
 8007640:	18e4      	addlt	r4, r4, r3
 8007642:	f000 f8e7 	bl	8007814 <__malloc_lock>
 8007646:	4a1e      	ldr	r2, [pc, #120]	; (80076c0 <_free_r+0x94>)
 8007648:	9801      	ldr	r0, [sp, #4]
 800764a:	6813      	ldr	r3, [r2, #0]
 800764c:	b933      	cbnz	r3, 800765c <_free_r+0x30>
 800764e:	6063      	str	r3, [r4, #4]
 8007650:	6014      	str	r4, [r2, #0]
 8007652:	b003      	add	sp, #12
 8007654:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007658:	f000 b8e2 	b.w	8007820 <__malloc_unlock>
 800765c:	42a3      	cmp	r3, r4
 800765e:	d908      	bls.n	8007672 <_free_r+0x46>
 8007660:	6825      	ldr	r5, [r4, #0]
 8007662:	1961      	adds	r1, r4, r5
 8007664:	428b      	cmp	r3, r1
 8007666:	bf01      	itttt	eq
 8007668:	6819      	ldreq	r1, [r3, #0]
 800766a:	685b      	ldreq	r3, [r3, #4]
 800766c:	1949      	addeq	r1, r1, r5
 800766e:	6021      	streq	r1, [r4, #0]
 8007670:	e7ed      	b.n	800764e <_free_r+0x22>
 8007672:	461a      	mov	r2, r3
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	b10b      	cbz	r3, 800767c <_free_r+0x50>
 8007678:	42a3      	cmp	r3, r4
 800767a:	d9fa      	bls.n	8007672 <_free_r+0x46>
 800767c:	6811      	ldr	r1, [r2, #0]
 800767e:	1855      	adds	r5, r2, r1
 8007680:	42a5      	cmp	r5, r4
 8007682:	d10b      	bne.n	800769c <_free_r+0x70>
 8007684:	6824      	ldr	r4, [r4, #0]
 8007686:	4421      	add	r1, r4
 8007688:	1854      	adds	r4, r2, r1
 800768a:	42a3      	cmp	r3, r4
 800768c:	6011      	str	r1, [r2, #0]
 800768e:	d1e0      	bne.n	8007652 <_free_r+0x26>
 8007690:	681c      	ldr	r4, [r3, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	6053      	str	r3, [r2, #4]
 8007696:	440c      	add	r4, r1
 8007698:	6014      	str	r4, [r2, #0]
 800769a:	e7da      	b.n	8007652 <_free_r+0x26>
 800769c:	d902      	bls.n	80076a4 <_free_r+0x78>
 800769e:	230c      	movs	r3, #12
 80076a0:	6003      	str	r3, [r0, #0]
 80076a2:	e7d6      	b.n	8007652 <_free_r+0x26>
 80076a4:	6825      	ldr	r5, [r4, #0]
 80076a6:	1961      	adds	r1, r4, r5
 80076a8:	428b      	cmp	r3, r1
 80076aa:	bf04      	itt	eq
 80076ac:	6819      	ldreq	r1, [r3, #0]
 80076ae:	685b      	ldreq	r3, [r3, #4]
 80076b0:	6063      	str	r3, [r4, #4]
 80076b2:	bf04      	itt	eq
 80076b4:	1949      	addeq	r1, r1, r5
 80076b6:	6021      	streq	r1, [r4, #0]
 80076b8:	6054      	str	r4, [r2, #4]
 80076ba:	e7ca      	b.n	8007652 <_free_r+0x26>
 80076bc:	b003      	add	sp, #12
 80076be:	bd30      	pop	{r4, r5, pc}
 80076c0:	2000056c 	.word	0x2000056c

080076c4 <malloc>:
 80076c4:	4b02      	ldr	r3, [pc, #8]	; (80076d0 <malloc+0xc>)
 80076c6:	4601      	mov	r1, r0
 80076c8:	6818      	ldr	r0, [r3, #0]
 80076ca:	f000 b823 	b.w	8007714 <_malloc_r>
 80076ce:	bf00      	nop
 80076d0:	20000068 	.word	0x20000068

080076d4 <sbrk_aligned>:
 80076d4:	b570      	push	{r4, r5, r6, lr}
 80076d6:	4e0e      	ldr	r6, [pc, #56]	; (8007710 <sbrk_aligned+0x3c>)
 80076d8:	460c      	mov	r4, r1
 80076da:	6831      	ldr	r1, [r6, #0]
 80076dc:	4605      	mov	r5, r0
 80076de:	b911      	cbnz	r1, 80076e6 <sbrk_aligned+0x12>
 80076e0:	f001 fe1a 	bl	8009318 <_sbrk_r>
 80076e4:	6030      	str	r0, [r6, #0]
 80076e6:	4621      	mov	r1, r4
 80076e8:	4628      	mov	r0, r5
 80076ea:	f001 fe15 	bl	8009318 <_sbrk_r>
 80076ee:	1c43      	adds	r3, r0, #1
 80076f0:	d00a      	beq.n	8007708 <sbrk_aligned+0x34>
 80076f2:	1cc4      	adds	r4, r0, #3
 80076f4:	f024 0403 	bic.w	r4, r4, #3
 80076f8:	42a0      	cmp	r0, r4
 80076fa:	d007      	beq.n	800770c <sbrk_aligned+0x38>
 80076fc:	1a21      	subs	r1, r4, r0
 80076fe:	4628      	mov	r0, r5
 8007700:	f001 fe0a 	bl	8009318 <_sbrk_r>
 8007704:	3001      	adds	r0, #1
 8007706:	d101      	bne.n	800770c <sbrk_aligned+0x38>
 8007708:	f04f 34ff 	mov.w	r4, #4294967295
 800770c:	4620      	mov	r0, r4
 800770e:	bd70      	pop	{r4, r5, r6, pc}
 8007710:	20000570 	.word	0x20000570

08007714 <_malloc_r>:
 8007714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007718:	1ccd      	adds	r5, r1, #3
 800771a:	f025 0503 	bic.w	r5, r5, #3
 800771e:	3508      	adds	r5, #8
 8007720:	2d0c      	cmp	r5, #12
 8007722:	bf38      	it	cc
 8007724:	250c      	movcc	r5, #12
 8007726:	2d00      	cmp	r5, #0
 8007728:	4607      	mov	r7, r0
 800772a:	db01      	blt.n	8007730 <_malloc_r+0x1c>
 800772c:	42a9      	cmp	r1, r5
 800772e:	d905      	bls.n	800773c <_malloc_r+0x28>
 8007730:	230c      	movs	r3, #12
 8007732:	603b      	str	r3, [r7, #0]
 8007734:	2600      	movs	r6, #0
 8007736:	4630      	mov	r0, r6
 8007738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800773c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007810 <_malloc_r+0xfc>
 8007740:	f000 f868 	bl	8007814 <__malloc_lock>
 8007744:	f8d8 3000 	ldr.w	r3, [r8]
 8007748:	461c      	mov	r4, r3
 800774a:	bb5c      	cbnz	r4, 80077a4 <_malloc_r+0x90>
 800774c:	4629      	mov	r1, r5
 800774e:	4638      	mov	r0, r7
 8007750:	f7ff ffc0 	bl	80076d4 <sbrk_aligned>
 8007754:	1c43      	adds	r3, r0, #1
 8007756:	4604      	mov	r4, r0
 8007758:	d155      	bne.n	8007806 <_malloc_r+0xf2>
 800775a:	f8d8 4000 	ldr.w	r4, [r8]
 800775e:	4626      	mov	r6, r4
 8007760:	2e00      	cmp	r6, #0
 8007762:	d145      	bne.n	80077f0 <_malloc_r+0xdc>
 8007764:	2c00      	cmp	r4, #0
 8007766:	d048      	beq.n	80077fa <_malloc_r+0xe6>
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	4631      	mov	r1, r6
 800776c:	4638      	mov	r0, r7
 800776e:	eb04 0903 	add.w	r9, r4, r3
 8007772:	f001 fdd1 	bl	8009318 <_sbrk_r>
 8007776:	4581      	cmp	r9, r0
 8007778:	d13f      	bne.n	80077fa <_malloc_r+0xe6>
 800777a:	6821      	ldr	r1, [r4, #0]
 800777c:	1a6d      	subs	r5, r5, r1
 800777e:	4629      	mov	r1, r5
 8007780:	4638      	mov	r0, r7
 8007782:	f7ff ffa7 	bl	80076d4 <sbrk_aligned>
 8007786:	3001      	adds	r0, #1
 8007788:	d037      	beq.n	80077fa <_malloc_r+0xe6>
 800778a:	6823      	ldr	r3, [r4, #0]
 800778c:	442b      	add	r3, r5
 800778e:	6023      	str	r3, [r4, #0]
 8007790:	f8d8 3000 	ldr.w	r3, [r8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d038      	beq.n	800780a <_malloc_r+0xf6>
 8007798:	685a      	ldr	r2, [r3, #4]
 800779a:	42a2      	cmp	r2, r4
 800779c:	d12b      	bne.n	80077f6 <_malloc_r+0xe2>
 800779e:	2200      	movs	r2, #0
 80077a0:	605a      	str	r2, [r3, #4]
 80077a2:	e00f      	b.n	80077c4 <_malloc_r+0xb0>
 80077a4:	6822      	ldr	r2, [r4, #0]
 80077a6:	1b52      	subs	r2, r2, r5
 80077a8:	d41f      	bmi.n	80077ea <_malloc_r+0xd6>
 80077aa:	2a0b      	cmp	r2, #11
 80077ac:	d917      	bls.n	80077de <_malloc_r+0xca>
 80077ae:	1961      	adds	r1, r4, r5
 80077b0:	42a3      	cmp	r3, r4
 80077b2:	6025      	str	r5, [r4, #0]
 80077b4:	bf18      	it	ne
 80077b6:	6059      	strne	r1, [r3, #4]
 80077b8:	6863      	ldr	r3, [r4, #4]
 80077ba:	bf08      	it	eq
 80077bc:	f8c8 1000 	streq.w	r1, [r8]
 80077c0:	5162      	str	r2, [r4, r5]
 80077c2:	604b      	str	r3, [r1, #4]
 80077c4:	4638      	mov	r0, r7
 80077c6:	f104 060b 	add.w	r6, r4, #11
 80077ca:	f000 f829 	bl	8007820 <__malloc_unlock>
 80077ce:	f026 0607 	bic.w	r6, r6, #7
 80077d2:	1d23      	adds	r3, r4, #4
 80077d4:	1af2      	subs	r2, r6, r3
 80077d6:	d0ae      	beq.n	8007736 <_malloc_r+0x22>
 80077d8:	1b9b      	subs	r3, r3, r6
 80077da:	50a3      	str	r3, [r4, r2]
 80077dc:	e7ab      	b.n	8007736 <_malloc_r+0x22>
 80077de:	42a3      	cmp	r3, r4
 80077e0:	6862      	ldr	r2, [r4, #4]
 80077e2:	d1dd      	bne.n	80077a0 <_malloc_r+0x8c>
 80077e4:	f8c8 2000 	str.w	r2, [r8]
 80077e8:	e7ec      	b.n	80077c4 <_malloc_r+0xb0>
 80077ea:	4623      	mov	r3, r4
 80077ec:	6864      	ldr	r4, [r4, #4]
 80077ee:	e7ac      	b.n	800774a <_malloc_r+0x36>
 80077f0:	4634      	mov	r4, r6
 80077f2:	6876      	ldr	r6, [r6, #4]
 80077f4:	e7b4      	b.n	8007760 <_malloc_r+0x4c>
 80077f6:	4613      	mov	r3, r2
 80077f8:	e7cc      	b.n	8007794 <_malloc_r+0x80>
 80077fa:	230c      	movs	r3, #12
 80077fc:	603b      	str	r3, [r7, #0]
 80077fe:	4638      	mov	r0, r7
 8007800:	f000 f80e 	bl	8007820 <__malloc_unlock>
 8007804:	e797      	b.n	8007736 <_malloc_r+0x22>
 8007806:	6025      	str	r5, [r4, #0]
 8007808:	e7dc      	b.n	80077c4 <_malloc_r+0xb0>
 800780a:	605b      	str	r3, [r3, #4]
 800780c:	deff      	udf	#255	; 0xff
 800780e:	bf00      	nop
 8007810:	2000056c 	.word	0x2000056c

08007814 <__malloc_lock>:
 8007814:	4801      	ldr	r0, [pc, #4]	; (800781c <__malloc_lock+0x8>)
 8007816:	f7ff b886 	b.w	8006926 <__retarget_lock_acquire_recursive>
 800781a:	bf00      	nop
 800781c:	20000568 	.word	0x20000568

08007820 <__malloc_unlock>:
 8007820:	4801      	ldr	r0, [pc, #4]	; (8007828 <__malloc_unlock+0x8>)
 8007822:	f7ff b881 	b.w	8006928 <__retarget_lock_release_recursive>
 8007826:	bf00      	nop
 8007828:	20000568 	.word	0x20000568

0800782c <_Balloc>:
 800782c:	b570      	push	{r4, r5, r6, lr}
 800782e:	69c6      	ldr	r6, [r0, #28]
 8007830:	4604      	mov	r4, r0
 8007832:	460d      	mov	r5, r1
 8007834:	b976      	cbnz	r6, 8007854 <_Balloc+0x28>
 8007836:	2010      	movs	r0, #16
 8007838:	f7ff ff44 	bl	80076c4 <malloc>
 800783c:	4602      	mov	r2, r0
 800783e:	61e0      	str	r0, [r4, #28]
 8007840:	b920      	cbnz	r0, 800784c <_Balloc+0x20>
 8007842:	4b18      	ldr	r3, [pc, #96]	; (80078a4 <_Balloc+0x78>)
 8007844:	4818      	ldr	r0, [pc, #96]	; (80078a8 <_Balloc+0x7c>)
 8007846:	216b      	movs	r1, #107	; 0x6b
 8007848:	f001 fd8e 	bl	8009368 <__assert_func>
 800784c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007850:	6006      	str	r6, [r0, #0]
 8007852:	60c6      	str	r6, [r0, #12]
 8007854:	69e6      	ldr	r6, [r4, #28]
 8007856:	68f3      	ldr	r3, [r6, #12]
 8007858:	b183      	cbz	r3, 800787c <_Balloc+0x50>
 800785a:	69e3      	ldr	r3, [r4, #28]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007862:	b9b8      	cbnz	r0, 8007894 <_Balloc+0x68>
 8007864:	2101      	movs	r1, #1
 8007866:	fa01 f605 	lsl.w	r6, r1, r5
 800786a:	1d72      	adds	r2, r6, #5
 800786c:	0092      	lsls	r2, r2, #2
 800786e:	4620      	mov	r0, r4
 8007870:	f001 fd98 	bl	80093a4 <_calloc_r>
 8007874:	b160      	cbz	r0, 8007890 <_Balloc+0x64>
 8007876:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800787a:	e00e      	b.n	800789a <_Balloc+0x6e>
 800787c:	2221      	movs	r2, #33	; 0x21
 800787e:	2104      	movs	r1, #4
 8007880:	4620      	mov	r0, r4
 8007882:	f001 fd8f 	bl	80093a4 <_calloc_r>
 8007886:	69e3      	ldr	r3, [r4, #28]
 8007888:	60f0      	str	r0, [r6, #12]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1e4      	bne.n	800785a <_Balloc+0x2e>
 8007890:	2000      	movs	r0, #0
 8007892:	bd70      	pop	{r4, r5, r6, pc}
 8007894:	6802      	ldr	r2, [r0, #0]
 8007896:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800789a:	2300      	movs	r3, #0
 800789c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80078a0:	e7f7      	b.n	8007892 <_Balloc+0x66>
 80078a2:	bf00      	nop
 80078a4:	0800a132 	.word	0x0800a132
 80078a8:	0800a1b2 	.word	0x0800a1b2

080078ac <_Bfree>:
 80078ac:	b570      	push	{r4, r5, r6, lr}
 80078ae:	69c6      	ldr	r6, [r0, #28]
 80078b0:	4605      	mov	r5, r0
 80078b2:	460c      	mov	r4, r1
 80078b4:	b976      	cbnz	r6, 80078d4 <_Bfree+0x28>
 80078b6:	2010      	movs	r0, #16
 80078b8:	f7ff ff04 	bl	80076c4 <malloc>
 80078bc:	4602      	mov	r2, r0
 80078be:	61e8      	str	r0, [r5, #28]
 80078c0:	b920      	cbnz	r0, 80078cc <_Bfree+0x20>
 80078c2:	4b09      	ldr	r3, [pc, #36]	; (80078e8 <_Bfree+0x3c>)
 80078c4:	4809      	ldr	r0, [pc, #36]	; (80078ec <_Bfree+0x40>)
 80078c6:	218f      	movs	r1, #143	; 0x8f
 80078c8:	f001 fd4e 	bl	8009368 <__assert_func>
 80078cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078d0:	6006      	str	r6, [r0, #0]
 80078d2:	60c6      	str	r6, [r0, #12]
 80078d4:	b13c      	cbz	r4, 80078e6 <_Bfree+0x3a>
 80078d6:	69eb      	ldr	r3, [r5, #28]
 80078d8:	6862      	ldr	r2, [r4, #4]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078e0:	6021      	str	r1, [r4, #0]
 80078e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80078e6:	bd70      	pop	{r4, r5, r6, pc}
 80078e8:	0800a132 	.word	0x0800a132
 80078ec:	0800a1b2 	.word	0x0800a1b2

080078f0 <__multadd>:
 80078f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078f4:	690d      	ldr	r5, [r1, #16]
 80078f6:	4607      	mov	r7, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	461e      	mov	r6, r3
 80078fc:	f101 0c14 	add.w	ip, r1, #20
 8007900:	2000      	movs	r0, #0
 8007902:	f8dc 3000 	ldr.w	r3, [ip]
 8007906:	b299      	uxth	r1, r3
 8007908:	fb02 6101 	mla	r1, r2, r1, r6
 800790c:	0c1e      	lsrs	r6, r3, #16
 800790e:	0c0b      	lsrs	r3, r1, #16
 8007910:	fb02 3306 	mla	r3, r2, r6, r3
 8007914:	b289      	uxth	r1, r1
 8007916:	3001      	adds	r0, #1
 8007918:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800791c:	4285      	cmp	r5, r0
 800791e:	f84c 1b04 	str.w	r1, [ip], #4
 8007922:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007926:	dcec      	bgt.n	8007902 <__multadd+0x12>
 8007928:	b30e      	cbz	r6, 800796e <__multadd+0x7e>
 800792a:	68a3      	ldr	r3, [r4, #8]
 800792c:	42ab      	cmp	r3, r5
 800792e:	dc19      	bgt.n	8007964 <__multadd+0x74>
 8007930:	6861      	ldr	r1, [r4, #4]
 8007932:	4638      	mov	r0, r7
 8007934:	3101      	adds	r1, #1
 8007936:	f7ff ff79 	bl	800782c <_Balloc>
 800793a:	4680      	mov	r8, r0
 800793c:	b928      	cbnz	r0, 800794a <__multadd+0x5a>
 800793e:	4602      	mov	r2, r0
 8007940:	4b0c      	ldr	r3, [pc, #48]	; (8007974 <__multadd+0x84>)
 8007942:	480d      	ldr	r0, [pc, #52]	; (8007978 <__multadd+0x88>)
 8007944:	21ba      	movs	r1, #186	; 0xba
 8007946:	f001 fd0f 	bl	8009368 <__assert_func>
 800794a:	6922      	ldr	r2, [r4, #16]
 800794c:	3202      	adds	r2, #2
 800794e:	f104 010c 	add.w	r1, r4, #12
 8007952:	0092      	lsls	r2, r2, #2
 8007954:	300c      	adds	r0, #12
 8007956:	f001 fcef 	bl	8009338 <memcpy>
 800795a:	4621      	mov	r1, r4
 800795c:	4638      	mov	r0, r7
 800795e:	f7ff ffa5 	bl	80078ac <_Bfree>
 8007962:	4644      	mov	r4, r8
 8007964:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007968:	3501      	adds	r5, #1
 800796a:	615e      	str	r6, [r3, #20]
 800796c:	6125      	str	r5, [r4, #16]
 800796e:	4620      	mov	r0, r4
 8007970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007974:	0800a1a1 	.word	0x0800a1a1
 8007978:	0800a1b2 	.word	0x0800a1b2

0800797c <__s2b>:
 800797c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007980:	460c      	mov	r4, r1
 8007982:	4615      	mov	r5, r2
 8007984:	461f      	mov	r7, r3
 8007986:	2209      	movs	r2, #9
 8007988:	3308      	adds	r3, #8
 800798a:	4606      	mov	r6, r0
 800798c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007990:	2100      	movs	r1, #0
 8007992:	2201      	movs	r2, #1
 8007994:	429a      	cmp	r2, r3
 8007996:	db09      	blt.n	80079ac <__s2b+0x30>
 8007998:	4630      	mov	r0, r6
 800799a:	f7ff ff47 	bl	800782c <_Balloc>
 800799e:	b940      	cbnz	r0, 80079b2 <__s2b+0x36>
 80079a0:	4602      	mov	r2, r0
 80079a2:	4b19      	ldr	r3, [pc, #100]	; (8007a08 <__s2b+0x8c>)
 80079a4:	4819      	ldr	r0, [pc, #100]	; (8007a0c <__s2b+0x90>)
 80079a6:	21d3      	movs	r1, #211	; 0xd3
 80079a8:	f001 fcde 	bl	8009368 <__assert_func>
 80079ac:	0052      	lsls	r2, r2, #1
 80079ae:	3101      	adds	r1, #1
 80079b0:	e7f0      	b.n	8007994 <__s2b+0x18>
 80079b2:	9b08      	ldr	r3, [sp, #32]
 80079b4:	6143      	str	r3, [r0, #20]
 80079b6:	2d09      	cmp	r5, #9
 80079b8:	f04f 0301 	mov.w	r3, #1
 80079bc:	6103      	str	r3, [r0, #16]
 80079be:	dd16      	ble.n	80079ee <__s2b+0x72>
 80079c0:	f104 0909 	add.w	r9, r4, #9
 80079c4:	46c8      	mov	r8, r9
 80079c6:	442c      	add	r4, r5
 80079c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80079cc:	4601      	mov	r1, r0
 80079ce:	3b30      	subs	r3, #48	; 0x30
 80079d0:	220a      	movs	r2, #10
 80079d2:	4630      	mov	r0, r6
 80079d4:	f7ff ff8c 	bl	80078f0 <__multadd>
 80079d8:	45a0      	cmp	r8, r4
 80079da:	d1f5      	bne.n	80079c8 <__s2b+0x4c>
 80079dc:	f1a5 0408 	sub.w	r4, r5, #8
 80079e0:	444c      	add	r4, r9
 80079e2:	1b2d      	subs	r5, r5, r4
 80079e4:	1963      	adds	r3, r4, r5
 80079e6:	42bb      	cmp	r3, r7
 80079e8:	db04      	blt.n	80079f4 <__s2b+0x78>
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	340a      	adds	r4, #10
 80079f0:	2509      	movs	r5, #9
 80079f2:	e7f6      	b.n	80079e2 <__s2b+0x66>
 80079f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80079f8:	4601      	mov	r1, r0
 80079fa:	3b30      	subs	r3, #48	; 0x30
 80079fc:	220a      	movs	r2, #10
 80079fe:	4630      	mov	r0, r6
 8007a00:	f7ff ff76 	bl	80078f0 <__multadd>
 8007a04:	e7ee      	b.n	80079e4 <__s2b+0x68>
 8007a06:	bf00      	nop
 8007a08:	0800a1a1 	.word	0x0800a1a1
 8007a0c:	0800a1b2 	.word	0x0800a1b2

08007a10 <__hi0bits>:
 8007a10:	0c03      	lsrs	r3, r0, #16
 8007a12:	041b      	lsls	r3, r3, #16
 8007a14:	b9d3      	cbnz	r3, 8007a4c <__hi0bits+0x3c>
 8007a16:	0400      	lsls	r0, r0, #16
 8007a18:	2310      	movs	r3, #16
 8007a1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007a1e:	bf04      	itt	eq
 8007a20:	0200      	lsleq	r0, r0, #8
 8007a22:	3308      	addeq	r3, #8
 8007a24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007a28:	bf04      	itt	eq
 8007a2a:	0100      	lsleq	r0, r0, #4
 8007a2c:	3304      	addeq	r3, #4
 8007a2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007a32:	bf04      	itt	eq
 8007a34:	0080      	lsleq	r0, r0, #2
 8007a36:	3302      	addeq	r3, #2
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	db05      	blt.n	8007a48 <__hi0bits+0x38>
 8007a3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007a40:	f103 0301 	add.w	r3, r3, #1
 8007a44:	bf08      	it	eq
 8007a46:	2320      	moveq	r3, #32
 8007a48:	4618      	mov	r0, r3
 8007a4a:	4770      	bx	lr
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e7e4      	b.n	8007a1a <__hi0bits+0xa>

08007a50 <__lo0bits>:
 8007a50:	6803      	ldr	r3, [r0, #0]
 8007a52:	f013 0207 	ands.w	r2, r3, #7
 8007a56:	d00c      	beq.n	8007a72 <__lo0bits+0x22>
 8007a58:	07d9      	lsls	r1, r3, #31
 8007a5a:	d422      	bmi.n	8007aa2 <__lo0bits+0x52>
 8007a5c:	079a      	lsls	r2, r3, #30
 8007a5e:	bf49      	itett	mi
 8007a60:	085b      	lsrmi	r3, r3, #1
 8007a62:	089b      	lsrpl	r3, r3, #2
 8007a64:	6003      	strmi	r3, [r0, #0]
 8007a66:	2201      	movmi	r2, #1
 8007a68:	bf5c      	itt	pl
 8007a6a:	6003      	strpl	r3, [r0, #0]
 8007a6c:	2202      	movpl	r2, #2
 8007a6e:	4610      	mov	r0, r2
 8007a70:	4770      	bx	lr
 8007a72:	b299      	uxth	r1, r3
 8007a74:	b909      	cbnz	r1, 8007a7a <__lo0bits+0x2a>
 8007a76:	0c1b      	lsrs	r3, r3, #16
 8007a78:	2210      	movs	r2, #16
 8007a7a:	b2d9      	uxtb	r1, r3
 8007a7c:	b909      	cbnz	r1, 8007a82 <__lo0bits+0x32>
 8007a7e:	3208      	adds	r2, #8
 8007a80:	0a1b      	lsrs	r3, r3, #8
 8007a82:	0719      	lsls	r1, r3, #28
 8007a84:	bf04      	itt	eq
 8007a86:	091b      	lsreq	r3, r3, #4
 8007a88:	3204      	addeq	r2, #4
 8007a8a:	0799      	lsls	r1, r3, #30
 8007a8c:	bf04      	itt	eq
 8007a8e:	089b      	lsreq	r3, r3, #2
 8007a90:	3202      	addeq	r2, #2
 8007a92:	07d9      	lsls	r1, r3, #31
 8007a94:	d403      	bmi.n	8007a9e <__lo0bits+0x4e>
 8007a96:	085b      	lsrs	r3, r3, #1
 8007a98:	f102 0201 	add.w	r2, r2, #1
 8007a9c:	d003      	beq.n	8007aa6 <__lo0bits+0x56>
 8007a9e:	6003      	str	r3, [r0, #0]
 8007aa0:	e7e5      	b.n	8007a6e <__lo0bits+0x1e>
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	e7e3      	b.n	8007a6e <__lo0bits+0x1e>
 8007aa6:	2220      	movs	r2, #32
 8007aa8:	e7e1      	b.n	8007a6e <__lo0bits+0x1e>
	...

08007aac <__i2b>:
 8007aac:	b510      	push	{r4, lr}
 8007aae:	460c      	mov	r4, r1
 8007ab0:	2101      	movs	r1, #1
 8007ab2:	f7ff febb 	bl	800782c <_Balloc>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	b928      	cbnz	r0, 8007ac6 <__i2b+0x1a>
 8007aba:	4b05      	ldr	r3, [pc, #20]	; (8007ad0 <__i2b+0x24>)
 8007abc:	4805      	ldr	r0, [pc, #20]	; (8007ad4 <__i2b+0x28>)
 8007abe:	f240 1145 	movw	r1, #325	; 0x145
 8007ac2:	f001 fc51 	bl	8009368 <__assert_func>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	6144      	str	r4, [r0, #20]
 8007aca:	6103      	str	r3, [r0, #16]
 8007acc:	bd10      	pop	{r4, pc}
 8007ace:	bf00      	nop
 8007ad0:	0800a1a1 	.word	0x0800a1a1
 8007ad4:	0800a1b2 	.word	0x0800a1b2

08007ad8 <__multiply>:
 8007ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007adc:	4691      	mov	r9, r2
 8007ade:	690a      	ldr	r2, [r1, #16]
 8007ae0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	bfb8      	it	lt
 8007ae8:	460b      	movlt	r3, r1
 8007aea:	460c      	mov	r4, r1
 8007aec:	bfbc      	itt	lt
 8007aee:	464c      	movlt	r4, r9
 8007af0:	4699      	movlt	r9, r3
 8007af2:	6927      	ldr	r7, [r4, #16]
 8007af4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007af8:	68a3      	ldr	r3, [r4, #8]
 8007afa:	6861      	ldr	r1, [r4, #4]
 8007afc:	eb07 060a 	add.w	r6, r7, sl
 8007b00:	42b3      	cmp	r3, r6
 8007b02:	b085      	sub	sp, #20
 8007b04:	bfb8      	it	lt
 8007b06:	3101      	addlt	r1, #1
 8007b08:	f7ff fe90 	bl	800782c <_Balloc>
 8007b0c:	b930      	cbnz	r0, 8007b1c <__multiply+0x44>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	4b44      	ldr	r3, [pc, #272]	; (8007c24 <__multiply+0x14c>)
 8007b12:	4845      	ldr	r0, [pc, #276]	; (8007c28 <__multiply+0x150>)
 8007b14:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007b18:	f001 fc26 	bl	8009368 <__assert_func>
 8007b1c:	f100 0514 	add.w	r5, r0, #20
 8007b20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b24:	462b      	mov	r3, r5
 8007b26:	2200      	movs	r2, #0
 8007b28:	4543      	cmp	r3, r8
 8007b2a:	d321      	bcc.n	8007b70 <__multiply+0x98>
 8007b2c:	f104 0314 	add.w	r3, r4, #20
 8007b30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007b34:	f109 0314 	add.w	r3, r9, #20
 8007b38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007b3c:	9202      	str	r2, [sp, #8]
 8007b3e:	1b3a      	subs	r2, r7, r4
 8007b40:	3a15      	subs	r2, #21
 8007b42:	f022 0203 	bic.w	r2, r2, #3
 8007b46:	3204      	adds	r2, #4
 8007b48:	f104 0115 	add.w	r1, r4, #21
 8007b4c:	428f      	cmp	r7, r1
 8007b4e:	bf38      	it	cc
 8007b50:	2204      	movcc	r2, #4
 8007b52:	9201      	str	r2, [sp, #4]
 8007b54:	9a02      	ldr	r2, [sp, #8]
 8007b56:	9303      	str	r3, [sp, #12]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d80c      	bhi.n	8007b76 <__multiply+0x9e>
 8007b5c:	2e00      	cmp	r6, #0
 8007b5e:	dd03      	ble.n	8007b68 <__multiply+0x90>
 8007b60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d05b      	beq.n	8007c20 <__multiply+0x148>
 8007b68:	6106      	str	r6, [r0, #16]
 8007b6a:	b005      	add	sp, #20
 8007b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b70:	f843 2b04 	str.w	r2, [r3], #4
 8007b74:	e7d8      	b.n	8007b28 <__multiply+0x50>
 8007b76:	f8b3 a000 	ldrh.w	sl, [r3]
 8007b7a:	f1ba 0f00 	cmp.w	sl, #0
 8007b7e:	d024      	beq.n	8007bca <__multiply+0xf2>
 8007b80:	f104 0e14 	add.w	lr, r4, #20
 8007b84:	46a9      	mov	r9, r5
 8007b86:	f04f 0c00 	mov.w	ip, #0
 8007b8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007b8e:	f8d9 1000 	ldr.w	r1, [r9]
 8007b92:	fa1f fb82 	uxth.w	fp, r2
 8007b96:	b289      	uxth	r1, r1
 8007b98:	fb0a 110b 	mla	r1, sl, fp, r1
 8007b9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007ba0:	f8d9 2000 	ldr.w	r2, [r9]
 8007ba4:	4461      	add	r1, ip
 8007ba6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007baa:	fb0a c20b 	mla	r2, sl, fp, ip
 8007bae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007bb2:	b289      	uxth	r1, r1
 8007bb4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007bb8:	4577      	cmp	r7, lr
 8007bba:	f849 1b04 	str.w	r1, [r9], #4
 8007bbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007bc2:	d8e2      	bhi.n	8007b8a <__multiply+0xb2>
 8007bc4:	9a01      	ldr	r2, [sp, #4]
 8007bc6:	f845 c002 	str.w	ip, [r5, r2]
 8007bca:	9a03      	ldr	r2, [sp, #12]
 8007bcc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	f1b9 0f00 	cmp.w	r9, #0
 8007bd6:	d021      	beq.n	8007c1c <__multiply+0x144>
 8007bd8:	6829      	ldr	r1, [r5, #0]
 8007bda:	f104 0c14 	add.w	ip, r4, #20
 8007bde:	46ae      	mov	lr, r5
 8007be0:	f04f 0a00 	mov.w	sl, #0
 8007be4:	f8bc b000 	ldrh.w	fp, [ip]
 8007be8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007bec:	fb09 220b 	mla	r2, r9, fp, r2
 8007bf0:	4452      	add	r2, sl
 8007bf2:	b289      	uxth	r1, r1
 8007bf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007bf8:	f84e 1b04 	str.w	r1, [lr], #4
 8007bfc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007c00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c04:	f8be 1000 	ldrh.w	r1, [lr]
 8007c08:	fb09 110a 	mla	r1, r9, sl, r1
 8007c0c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007c10:	4567      	cmp	r7, ip
 8007c12:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007c16:	d8e5      	bhi.n	8007be4 <__multiply+0x10c>
 8007c18:	9a01      	ldr	r2, [sp, #4]
 8007c1a:	50a9      	str	r1, [r5, r2]
 8007c1c:	3504      	adds	r5, #4
 8007c1e:	e799      	b.n	8007b54 <__multiply+0x7c>
 8007c20:	3e01      	subs	r6, #1
 8007c22:	e79b      	b.n	8007b5c <__multiply+0x84>
 8007c24:	0800a1a1 	.word	0x0800a1a1
 8007c28:	0800a1b2 	.word	0x0800a1b2

08007c2c <__pow5mult>:
 8007c2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c30:	4615      	mov	r5, r2
 8007c32:	f012 0203 	ands.w	r2, r2, #3
 8007c36:	4606      	mov	r6, r0
 8007c38:	460f      	mov	r7, r1
 8007c3a:	d007      	beq.n	8007c4c <__pow5mult+0x20>
 8007c3c:	4c25      	ldr	r4, [pc, #148]	; (8007cd4 <__pow5mult+0xa8>)
 8007c3e:	3a01      	subs	r2, #1
 8007c40:	2300      	movs	r3, #0
 8007c42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c46:	f7ff fe53 	bl	80078f0 <__multadd>
 8007c4a:	4607      	mov	r7, r0
 8007c4c:	10ad      	asrs	r5, r5, #2
 8007c4e:	d03d      	beq.n	8007ccc <__pow5mult+0xa0>
 8007c50:	69f4      	ldr	r4, [r6, #28]
 8007c52:	b97c      	cbnz	r4, 8007c74 <__pow5mult+0x48>
 8007c54:	2010      	movs	r0, #16
 8007c56:	f7ff fd35 	bl	80076c4 <malloc>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	61f0      	str	r0, [r6, #28]
 8007c5e:	b928      	cbnz	r0, 8007c6c <__pow5mult+0x40>
 8007c60:	4b1d      	ldr	r3, [pc, #116]	; (8007cd8 <__pow5mult+0xac>)
 8007c62:	481e      	ldr	r0, [pc, #120]	; (8007cdc <__pow5mult+0xb0>)
 8007c64:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007c68:	f001 fb7e 	bl	8009368 <__assert_func>
 8007c6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c70:	6004      	str	r4, [r0, #0]
 8007c72:	60c4      	str	r4, [r0, #12]
 8007c74:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007c78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c7c:	b94c      	cbnz	r4, 8007c92 <__pow5mult+0x66>
 8007c7e:	f240 2171 	movw	r1, #625	; 0x271
 8007c82:	4630      	mov	r0, r6
 8007c84:	f7ff ff12 	bl	8007aac <__i2b>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c8e:	4604      	mov	r4, r0
 8007c90:	6003      	str	r3, [r0, #0]
 8007c92:	f04f 0900 	mov.w	r9, #0
 8007c96:	07eb      	lsls	r3, r5, #31
 8007c98:	d50a      	bpl.n	8007cb0 <__pow5mult+0x84>
 8007c9a:	4639      	mov	r1, r7
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	f7ff ff1a 	bl	8007ad8 <__multiply>
 8007ca4:	4639      	mov	r1, r7
 8007ca6:	4680      	mov	r8, r0
 8007ca8:	4630      	mov	r0, r6
 8007caa:	f7ff fdff 	bl	80078ac <_Bfree>
 8007cae:	4647      	mov	r7, r8
 8007cb0:	106d      	asrs	r5, r5, #1
 8007cb2:	d00b      	beq.n	8007ccc <__pow5mult+0xa0>
 8007cb4:	6820      	ldr	r0, [r4, #0]
 8007cb6:	b938      	cbnz	r0, 8007cc8 <__pow5mult+0x9c>
 8007cb8:	4622      	mov	r2, r4
 8007cba:	4621      	mov	r1, r4
 8007cbc:	4630      	mov	r0, r6
 8007cbe:	f7ff ff0b 	bl	8007ad8 <__multiply>
 8007cc2:	6020      	str	r0, [r4, #0]
 8007cc4:	f8c0 9000 	str.w	r9, [r0]
 8007cc8:	4604      	mov	r4, r0
 8007cca:	e7e4      	b.n	8007c96 <__pow5mult+0x6a>
 8007ccc:	4638      	mov	r0, r7
 8007cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cd2:	bf00      	nop
 8007cd4:	0800a300 	.word	0x0800a300
 8007cd8:	0800a132 	.word	0x0800a132
 8007cdc:	0800a1b2 	.word	0x0800a1b2

08007ce0 <__lshift>:
 8007ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce4:	460c      	mov	r4, r1
 8007ce6:	6849      	ldr	r1, [r1, #4]
 8007ce8:	6923      	ldr	r3, [r4, #16]
 8007cea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	4691      	mov	r9, r2
 8007cf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cf8:	f108 0601 	add.w	r6, r8, #1
 8007cfc:	42b3      	cmp	r3, r6
 8007cfe:	db0b      	blt.n	8007d18 <__lshift+0x38>
 8007d00:	4638      	mov	r0, r7
 8007d02:	f7ff fd93 	bl	800782c <_Balloc>
 8007d06:	4605      	mov	r5, r0
 8007d08:	b948      	cbnz	r0, 8007d1e <__lshift+0x3e>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	4b28      	ldr	r3, [pc, #160]	; (8007db0 <__lshift+0xd0>)
 8007d0e:	4829      	ldr	r0, [pc, #164]	; (8007db4 <__lshift+0xd4>)
 8007d10:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007d14:	f001 fb28 	bl	8009368 <__assert_func>
 8007d18:	3101      	adds	r1, #1
 8007d1a:	005b      	lsls	r3, r3, #1
 8007d1c:	e7ee      	b.n	8007cfc <__lshift+0x1c>
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f100 0114 	add.w	r1, r0, #20
 8007d24:	f100 0210 	add.w	r2, r0, #16
 8007d28:	4618      	mov	r0, r3
 8007d2a:	4553      	cmp	r3, sl
 8007d2c:	db33      	blt.n	8007d96 <__lshift+0xb6>
 8007d2e:	6920      	ldr	r0, [r4, #16]
 8007d30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d34:	f104 0314 	add.w	r3, r4, #20
 8007d38:	f019 091f 	ands.w	r9, r9, #31
 8007d3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d44:	d02b      	beq.n	8007d9e <__lshift+0xbe>
 8007d46:	f1c9 0e20 	rsb	lr, r9, #32
 8007d4a:	468a      	mov	sl, r1
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	6818      	ldr	r0, [r3, #0]
 8007d50:	fa00 f009 	lsl.w	r0, r0, r9
 8007d54:	4310      	orrs	r0, r2
 8007d56:	f84a 0b04 	str.w	r0, [sl], #4
 8007d5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d5e:	459c      	cmp	ip, r3
 8007d60:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d64:	d8f3      	bhi.n	8007d4e <__lshift+0x6e>
 8007d66:	ebac 0304 	sub.w	r3, ip, r4
 8007d6a:	3b15      	subs	r3, #21
 8007d6c:	f023 0303 	bic.w	r3, r3, #3
 8007d70:	3304      	adds	r3, #4
 8007d72:	f104 0015 	add.w	r0, r4, #21
 8007d76:	4584      	cmp	ip, r0
 8007d78:	bf38      	it	cc
 8007d7a:	2304      	movcc	r3, #4
 8007d7c:	50ca      	str	r2, [r1, r3]
 8007d7e:	b10a      	cbz	r2, 8007d84 <__lshift+0xa4>
 8007d80:	f108 0602 	add.w	r6, r8, #2
 8007d84:	3e01      	subs	r6, #1
 8007d86:	4638      	mov	r0, r7
 8007d88:	612e      	str	r6, [r5, #16]
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	f7ff fd8e 	bl	80078ac <_Bfree>
 8007d90:	4628      	mov	r0, r5
 8007d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d96:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	e7c5      	b.n	8007d2a <__lshift+0x4a>
 8007d9e:	3904      	subs	r1, #4
 8007da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007da4:	f841 2f04 	str.w	r2, [r1, #4]!
 8007da8:	459c      	cmp	ip, r3
 8007daa:	d8f9      	bhi.n	8007da0 <__lshift+0xc0>
 8007dac:	e7ea      	b.n	8007d84 <__lshift+0xa4>
 8007dae:	bf00      	nop
 8007db0:	0800a1a1 	.word	0x0800a1a1
 8007db4:	0800a1b2 	.word	0x0800a1b2

08007db8 <__mcmp>:
 8007db8:	b530      	push	{r4, r5, lr}
 8007dba:	6902      	ldr	r2, [r0, #16]
 8007dbc:	690c      	ldr	r4, [r1, #16]
 8007dbe:	1b12      	subs	r2, r2, r4
 8007dc0:	d10e      	bne.n	8007de0 <__mcmp+0x28>
 8007dc2:	f100 0314 	add.w	r3, r0, #20
 8007dc6:	3114      	adds	r1, #20
 8007dc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007dcc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007dd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007dd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007dd8:	42a5      	cmp	r5, r4
 8007dda:	d003      	beq.n	8007de4 <__mcmp+0x2c>
 8007ddc:	d305      	bcc.n	8007dea <__mcmp+0x32>
 8007dde:	2201      	movs	r2, #1
 8007de0:	4610      	mov	r0, r2
 8007de2:	bd30      	pop	{r4, r5, pc}
 8007de4:	4283      	cmp	r3, r0
 8007de6:	d3f3      	bcc.n	8007dd0 <__mcmp+0x18>
 8007de8:	e7fa      	b.n	8007de0 <__mcmp+0x28>
 8007dea:	f04f 32ff 	mov.w	r2, #4294967295
 8007dee:	e7f7      	b.n	8007de0 <__mcmp+0x28>

08007df0 <__mdiff>:
 8007df0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	460c      	mov	r4, r1
 8007df6:	4606      	mov	r6, r0
 8007df8:	4611      	mov	r1, r2
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	4690      	mov	r8, r2
 8007dfe:	f7ff ffdb 	bl	8007db8 <__mcmp>
 8007e02:	1e05      	subs	r5, r0, #0
 8007e04:	d110      	bne.n	8007e28 <__mdiff+0x38>
 8007e06:	4629      	mov	r1, r5
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f7ff fd0f 	bl	800782c <_Balloc>
 8007e0e:	b930      	cbnz	r0, 8007e1e <__mdiff+0x2e>
 8007e10:	4b3a      	ldr	r3, [pc, #232]	; (8007efc <__mdiff+0x10c>)
 8007e12:	4602      	mov	r2, r0
 8007e14:	f240 2137 	movw	r1, #567	; 0x237
 8007e18:	4839      	ldr	r0, [pc, #228]	; (8007f00 <__mdiff+0x110>)
 8007e1a:	f001 faa5 	bl	8009368 <__assert_func>
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e28:	bfa4      	itt	ge
 8007e2a:	4643      	movge	r3, r8
 8007e2c:	46a0      	movge	r8, r4
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e34:	bfa6      	itte	ge
 8007e36:	461c      	movge	r4, r3
 8007e38:	2500      	movge	r5, #0
 8007e3a:	2501      	movlt	r5, #1
 8007e3c:	f7ff fcf6 	bl	800782c <_Balloc>
 8007e40:	b920      	cbnz	r0, 8007e4c <__mdiff+0x5c>
 8007e42:	4b2e      	ldr	r3, [pc, #184]	; (8007efc <__mdiff+0x10c>)
 8007e44:	4602      	mov	r2, r0
 8007e46:	f240 2145 	movw	r1, #581	; 0x245
 8007e4a:	e7e5      	b.n	8007e18 <__mdiff+0x28>
 8007e4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007e50:	6926      	ldr	r6, [r4, #16]
 8007e52:	60c5      	str	r5, [r0, #12]
 8007e54:	f104 0914 	add.w	r9, r4, #20
 8007e58:	f108 0514 	add.w	r5, r8, #20
 8007e5c:	f100 0e14 	add.w	lr, r0, #20
 8007e60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007e64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007e68:	f108 0210 	add.w	r2, r8, #16
 8007e6c:	46f2      	mov	sl, lr
 8007e6e:	2100      	movs	r1, #0
 8007e70:	f859 3b04 	ldr.w	r3, [r9], #4
 8007e74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007e78:	fa11 f88b 	uxtah	r8, r1, fp
 8007e7c:	b299      	uxth	r1, r3
 8007e7e:	0c1b      	lsrs	r3, r3, #16
 8007e80:	eba8 0801 	sub.w	r8, r8, r1
 8007e84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007e88:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007e8c:	fa1f f888 	uxth.w	r8, r8
 8007e90:	1419      	asrs	r1, r3, #16
 8007e92:	454e      	cmp	r6, r9
 8007e94:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007e98:	f84a 3b04 	str.w	r3, [sl], #4
 8007e9c:	d8e8      	bhi.n	8007e70 <__mdiff+0x80>
 8007e9e:	1b33      	subs	r3, r6, r4
 8007ea0:	3b15      	subs	r3, #21
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	3415      	adds	r4, #21
 8007eaa:	42a6      	cmp	r6, r4
 8007eac:	bf38      	it	cc
 8007eae:	2304      	movcc	r3, #4
 8007eb0:	441d      	add	r5, r3
 8007eb2:	4473      	add	r3, lr
 8007eb4:	469e      	mov	lr, r3
 8007eb6:	462e      	mov	r6, r5
 8007eb8:	4566      	cmp	r6, ip
 8007eba:	d30e      	bcc.n	8007eda <__mdiff+0xea>
 8007ebc:	f10c 0203 	add.w	r2, ip, #3
 8007ec0:	1b52      	subs	r2, r2, r5
 8007ec2:	f022 0203 	bic.w	r2, r2, #3
 8007ec6:	3d03      	subs	r5, #3
 8007ec8:	45ac      	cmp	ip, r5
 8007eca:	bf38      	it	cc
 8007ecc:	2200      	movcc	r2, #0
 8007ece:	4413      	add	r3, r2
 8007ed0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007ed4:	b17a      	cbz	r2, 8007ef6 <__mdiff+0x106>
 8007ed6:	6107      	str	r7, [r0, #16]
 8007ed8:	e7a4      	b.n	8007e24 <__mdiff+0x34>
 8007eda:	f856 8b04 	ldr.w	r8, [r6], #4
 8007ede:	fa11 f288 	uxtah	r2, r1, r8
 8007ee2:	1414      	asrs	r4, r2, #16
 8007ee4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007eee:	f84e 2b04 	str.w	r2, [lr], #4
 8007ef2:	1421      	asrs	r1, r4, #16
 8007ef4:	e7e0      	b.n	8007eb8 <__mdiff+0xc8>
 8007ef6:	3f01      	subs	r7, #1
 8007ef8:	e7ea      	b.n	8007ed0 <__mdiff+0xe0>
 8007efa:	bf00      	nop
 8007efc:	0800a1a1 	.word	0x0800a1a1
 8007f00:	0800a1b2 	.word	0x0800a1b2

08007f04 <__ulp>:
 8007f04:	b082      	sub	sp, #8
 8007f06:	ed8d 0b00 	vstr	d0, [sp]
 8007f0a:	9a01      	ldr	r2, [sp, #4]
 8007f0c:	4b0f      	ldr	r3, [pc, #60]	; (8007f4c <__ulp+0x48>)
 8007f0e:	4013      	ands	r3, r2
 8007f10:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	dc08      	bgt.n	8007f2a <__ulp+0x26>
 8007f18:	425b      	negs	r3, r3
 8007f1a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007f1e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007f22:	da04      	bge.n	8007f2e <__ulp+0x2a>
 8007f24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007f28:	4113      	asrs	r3, r2
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	e008      	b.n	8007f40 <__ulp+0x3c>
 8007f2e:	f1a2 0314 	sub.w	r3, r2, #20
 8007f32:	2b1e      	cmp	r3, #30
 8007f34:	bfda      	itte	le
 8007f36:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007f3a:	40da      	lsrle	r2, r3
 8007f3c:	2201      	movgt	r2, #1
 8007f3e:	2300      	movs	r3, #0
 8007f40:	4619      	mov	r1, r3
 8007f42:	4610      	mov	r0, r2
 8007f44:	ec41 0b10 	vmov	d0, r0, r1
 8007f48:	b002      	add	sp, #8
 8007f4a:	4770      	bx	lr
 8007f4c:	7ff00000 	.word	0x7ff00000

08007f50 <__b2d>:
 8007f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f54:	6906      	ldr	r6, [r0, #16]
 8007f56:	f100 0814 	add.w	r8, r0, #20
 8007f5a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007f5e:	1f37      	subs	r7, r6, #4
 8007f60:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f64:	4610      	mov	r0, r2
 8007f66:	f7ff fd53 	bl	8007a10 <__hi0bits>
 8007f6a:	f1c0 0320 	rsb	r3, r0, #32
 8007f6e:	280a      	cmp	r0, #10
 8007f70:	600b      	str	r3, [r1, #0]
 8007f72:	491b      	ldr	r1, [pc, #108]	; (8007fe0 <__b2d+0x90>)
 8007f74:	dc15      	bgt.n	8007fa2 <__b2d+0x52>
 8007f76:	f1c0 0c0b 	rsb	ip, r0, #11
 8007f7a:	fa22 f30c 	lsr.w	r3, r2, ip
 8007f7e:	45b8      	cmp	r8, r7
 8007f80:	ea43 0501 	orr.w	r5, r3, r1
 8007f84:	bf34      	ite	cc
 8007f86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007f8a:	2300      	movcs	r3, #0
 8007f8c:	3015      	adds	r0, #21
 8007f8e:	fa02 f000 	lsl.w	r0, r2, r0
 8007f92:	fa23 f30c 	lsr.w	r3, r3, ip
 8007f96:	4303      	orrs	r3, r0
 8007f98:	461c      	mov	r4, r3
 8007f9a:	ec45 4b10 	vmov	d0, r4, r5
 8007f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fa2:	45b8      	cmp	r8, r7
 8007fa4:	bf3a      	itte	cc
 8007fa6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007faa:	f1a6 0708 	subcc.w	r7, r6, #8
 8007fae:	2300      	movcs	r3, #0
 8007fb0:	380b      	subs	r0, #11
 8007fb2:	d012      	beq.n	8007fda <__b2d+0x8a>
 8007fb4:	f1c0 0120 	rsb	r1, r0, #32
 8007fb8:	fa23 f401 	lsr.w	r4, r3, r1
 8007fbc:	4082      	lsls	r2, r0
 8007fbe:	4322      	orrs	r2, r4
 8007fc0:	4547      	cmp	r7, r8
 8007fc2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8007fc6:	bf8c      	ite	hi
 8007fc8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007fcc:	2200      	movls	r2, #0
 8007fce:	4083      	lsls	r3, r0
 8007fd0:	40ca      	lsrs	r2, r1
 8007fd2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	e7de      	b.n	8007f98 <__b2d+0x48>
 8007fda:	ea42 0501 	orr.w	r5, r2, r1
 8007fde:	e7db      	b.n	8007f98 <__b2d+0x48>
 8007fe0:	3ff00000 	.word	0x3ff00000

08007fe4 <__d2b>:
 8007fe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fe8:	460f      	mov	r7, r1
 8007fea:	2101      	movs	r1, #1
 8007fec:	ec59 8b10 	vmov	r8, r9, d0
 8007ff0:	4616      	mov	r6, r2
 8007ff2:	f7ff fc1b 	bl	800782c <_Balloc>
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	b930      	cbnz	r0, 8008008 <__d2b+0x24>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	4b24      	ldr	r3, [pc, #144]	; (8008090 <__d2b+0xac>)
 8007ffe:	4825      	ldr	r0, [pc, #148]	; (8008094 <__d2b+0xb0>)
 8008000:	f240 310f 	movw	r1, #783	; 0x30f
 8008004:	f001 f9b0 	bl	8009368 <__assert_func>
 8008008:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800800c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008010:	bb2d      	cbnz	r5, 800805e <__d2b+0x7a>
 8008012:	9301      	str	r3, [sp, #4]
 8008014:	f1b8 0300 	subs.w	r3, r8, #0
 8008018:	d026      	beq.n	8008068 <__d2b+0x84>
 800801a:	4668      	mov	r0, sp
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	f7ff fd17 	bl	8007a50 <__lo0bits>
 8008022:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008026:	b1e8      	cbz	r0, 8008064 <__d2b+0x80>
 8008028:	f1c0 0320 	rsb	r3, r0, #32
 800802c:	fa02 f303 	lsl.w	r3, r2, r3
 8008030:	430b      	orrs	r3, r1
 8008032:	40c2      	lsrs	r2, r0
 8008034:	6163      	str	r3, [r4, #20]
 8008036:	9201      	str	r2, [sp, #4]
 8008038:	9b01      	ldr	r3, [sp, #4]
 800803a:	61a3      	str	r3, [r4, #24]
 800803c:	2b00      	cmp	r3, #0
 800803e:	bf14      	ite	ne
 8008040:	2202      	movne	r2, #2
 8008042:	2201      	moveq	r2, #1
 8008044:	6122      	str	r2, [r4, #16]
 8008046:	b1bd      	cbz	r5, 8008078 <__d2b+0x94>
 8008048:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800804c:	4405      	add	r5, r0
 800804e:	603d      	str	r5, [r7, #0]
 8008050:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008054:	6030      	str	r0, [r6, #0]
 8008056:	4620      	mov	r0, r4
 8008058:	b003      	add	sp, #12
 800805a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800805e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008062:	e7d6      	b.n	8008012 <__d2b+0x2e>
 8008064:	6161      	str	r1, [r4, #20]
 8008066:	e7e7      	b.n	8008038 <__d2b+0x54>
 8008068:	a801      	add	r0, sp, #4
 800806a:	f7ff fcf1 	bl	8007a50 <__lo0bits>
 800806e:	9b01      	ldr	r3, [sp, #4]
 8008070:	6163      	str	r3, [r4, #20]
 8008072:	3020      	adds	r0, #32
 8008074:	2201      	movs	r2, #1
 8008076:	e7e5      	b.n	8008044 <__d2b+0x60>
 8008078:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800807c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008080:	6038      	str	r0, [r7, #0]
 8008082:	6918      	ldr	r0, [r3, #16]
 8008084:	f7ff fcc4 	bl	8007a10 <__hi0bits>
 8008088:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800808c:	e7e2      	b.n	8008054 <__d2b+0x70>
 800808e:	bf00      	nop
 8008090:	0800a1a1 	.word	0x0800a1a1
 8008094:	0800a1b2 	.word	0x0800a1b2

08008098 <__ratio>:
 8008098:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	4688      	mov	r8, r1
 800809e:	4669      	mov	r1, sp
 80080a0:	4681      	mov	r9, r0
 80080a2:	f7ff ff55 	bl	8007f50 <__b2d>
 80080a6:	a901      	add	r1, sp, #4
 80080a8:	4640      	mov	r0, r8
 80080aa:	ec55 4b10 	vmov	r4, r5, d0
 80080ae:	f7ff ff4f 	bl	8007f50 <__b2d>
 80080b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80080ba:	eba3 0c02 	sub.w	ip, r3, r2
 80080be:	e9dd 3200 	ldrd	r3, r2, [sp]
 80080c2:	1a9b      	subs	r3, r3, r2
 80080c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80080c8:	ec51 0b10 	vmov	r0, r1, d0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	bfd6      	itet	le
 80080d0:	460a      	movle	r2, r1
 80080d2:	462a      	movgt	r2, r5
 80080d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80080d8:	468b      	mov	fp, r1
 80080da:	462f      	mov	r7, r5
 80080dc:	bfd4      	ite	le
 80080de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80080e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80080e6:	4620      	mov	r0, r4
 80080e8:	ee10 2a10 	vmov	r2, s0
 80080ec:	465b      	mov	r3, fp
 80080ee:	4639      	mov	r1, r7
 80080f0:	f7f8 fbb4 	bl	800085c <__aeabi_ddiv>
 80080f4:	ec41 0b10 	vmov	d0, r0, r1
 80080f8:	b003      	add	sp, #12
 80080fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080080fe <__copybits>:
 80080fe:	3901      	subs	r1, #1
 8008100:	b570      	push	{r4, r5, r6, lr}
 8008102:	1149      	asrs	r1, r1, #5
 8008104:	6914      	ldr	r4, [r2, #16]
 8008106:	3101      	adds	r1, #1
 8008108:	f102 0314 	add.w	r3, r2, #20
 800810c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008110:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008114:	1f05      	subs	r5, r0, #4
 8008116:	42a3      	cmp	r3, r4
 8008118:	d30c      	bcc.n	8008134 <__copybits+0x36>
 800811a:	1aa3      	subs	r3, r4, r2
 800811c:	3b11      	subs	r3, #17
 800811e:	f023 0303 	bic.w	r3, r3, #3
 8008122:	3211      	adds	r2, #17
 8008124:	42a2      	cmp	r2, r4
 8008126:	bf88      	it	hi
 8008128:	2300      	movhi	r3, #0
 800812a:	4418      	add	r0, r3
 800812c:	2300      	movs	r3, #0
 800812e:	4288      	cmp	r0, r1
 8008130:	d305      	bcc.n	800813e <__copybits+0x40>
 8008132:	bd70      	pop	{r4, r5, r6, pc}
 8008134:	f853 6b04 	ldr.w	r6, [r3], #4
 8008138:	f845 6f04 	str.w	r6, [r5, #4]!
 800813c:	e7eb      	b.n	8008116 <__copybits+0x18>
 800813e:	f840 3b04 	str.w	r3, [r0], #4
 8008142:	e7f4      	b.n	800812e <__copybits+0x30>

08008144 <__any_on>:
 8008144:	f100 0214 	add.w	r2, r0, #20
 8008148:	6900      	ldr	r0, [r0, #16]
 800814a:	114b      	asrs	r3, r1, #5
 800814c:	4298      	cmp	r0, r3
 800814e:	b510      	push	{r4, lr}
 8008150:	db11      	blt.n	8008176 <__any_on+0x32>
 8008152:	dd0a      	ble.n	800816a <__any_on+0x26>
 8008154:	f011 011f 	ands.w	r1, r1, #31
 8008158:	d007      	beq.n	800816a <__any_on+0x26>
 800815a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800815e:	fa24 f001 	lsr.w	r0, r4, r1
 8008162:	fa00 f101 	lsl.w	r1, r0, r1
 8008166:	428c      	cmp	r4, r1
 8008168:	d10b      	bne.n	8008182 <__any_on+0x3e>
 800816a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800816e:	4293      	cmp	r3, r2
 8008170:	d803      	bhi.n	800817a <__any_on+0x36>
 8008172:	2000      	movs	r0, #0
 8008174:	bd10      	pop	{r4, pc}
 8008176:	4603      	mov	r3, r0
 8008178:	e7f7      	b.n	800816a <__any_on+0x26>
 800817a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800817e:	2900      	cmp	r1, #0
 8008180:	d0f5      	beq.n	800816e <__any_on+0x2a>
 8008182:	2001      	movs	r0, #1
 8008184:	e7f6      	b.n	8008174 <__any_on+0x30>

08008186 <sulp>:
 8008186:	b570      	push	{r4, r5, r6, lr}
 8008188:	4604      	mov	r4, r0
 800818a:	460d      	mov	r5, r1
 800818c:	ec45 4b10 	vmov	d0, r4, r5
 8008190:	4616      	mov	r6, r2
 8008192:	f7ff feb7 	bl	8007f04 <__ulp>
 8008196:	ec51 0b10 	vmov	r0, r1, d0
 800819a:	b17e      	cbz	r6, 80081bc <sulp+0x36>
 800819c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80081a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	dd09      	ble.n	80081bc <sulp+0x36>
 80081a8:	051b      	lsls	r3, r3, #20
 80081aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80081ae:	2400      	movs	r4, #0
 80081b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80081b4:	4622      	mov	r2, r4
 80081b6:	462b      	mov	r3, r5
 80081b8:	f7f8 fa26 	bl	8000608 <__aeabi_dmul>
 80081bc:	bd70      	pop	{r4, r5, r6, pc}
	...

080081c0 <_strtod_l>:
 80081c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c4:	ed2d 8b02 	vpush	{d8}
 80081c8:	b09b      	sub	sp, #108	; 0x6c
 80081ca:	4604      	mov	r4, r0
 80081cc:	9213      	str	r2, [sp, #76]	; 0x4c
 80081ce:	2200      	movs	r2, #0
 80081d0:	9216      	str	r2, [sp, #88]	; 0x58
 80081d2:	460d      	mov	r5, r1
 80081d4:	f04f 0800 	mov.w	r8, #0
 80081d8:	f04f 0900 	mov.w	r9, #0
 80081dc:	460a      	mov	r2, r1
 80081de:	9215      	str	r2, [sp, #84]	; 0x54
 80081e0:	7811      	ldrb	r1, [r2, #0]
 80081e2:	292b      	cmp	r1, #43	; 0x2b
 80081e4:	d04c      	beq.n	8008280 <_strtod_l+0xc0>
 80081e6:	d83a      	bhi.n	800825e <_strtod_l+0x9e>
 80081e8:	290d      	cmp	r1, #13
 80081ea:	d834      	bhi.n	8008256 <_strtod_l+0x96>
 80081ec:	2908      	cmp	r1, #8
 80081ee:	d834      	bhi.n	800825a <_strtod_l+0x9a>
 80081f0:	2900      	cmp	r1, #0
 80081f2:	d03d      	beq.n	8008270 <_strtod_l+0xb0>
 80081f4:	2200      	movs	r2, #0
 80081f6:	920a      	str	r2, [sp, #40]	; 0x28
 80081f8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80081fa:	7832      	ldrb	r2, [r6, #0]
 80081fc:	2a30      	cmp	r2, #48	; 0x30
 80081fe:	f040 80b4 	bne.w	800836a <_strtod_l+0x1aa>
 8008202:	7872      	ldrb	r2, [r6, #1]
 8008204:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008208:	2a58      	cmp	r2, #88	; 0x58
 800820a:	d170      	bne.n	80082ee <_strtod_l+0x12e>
 800820c:	9302      	str	r3, [sp, #8]
 800820e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008210:	9301      	str	r3, [sp, #4]
 8008212:	ab16      	add	r3, sp, #88	; 0x58
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	4a8e      	ldr	r2, [pc, #568]	; (8008450 <_strtod_l+0x290>)
 8008218:	ab17      	add	r3, sp, #92	; 0x5c
 800821a:	a915      	add	r1, sp, #84	; 0x54
 800821c:	4620      	mov	r0, r4
 800821e:	f001 f93f 	bl	80094a0 <__gethex>
 8008222:	f010 070f 	ands.w	r7, r0, #15
 8008226:	4605      	mov	r5, r0
 8008228:	d005      	beq.n	8008236 <_strtod_l+0x76>
 800822a:	2f06      	cmp	r7, #6
 800822c:	d12a      	bne.n	8008284 <_strtod_l+0xc4>
 800822e:	3601      	adds	r6, #1
 8008230:	2300      	movs	r3, #0
 8008232:	9615      	str	r6, [sp, #84]	; 0x54
 8008234:	930a      	str	r3, [sp, #40]	; 0x28
 8008236:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008238:	2b00      	cmp	r3, #0
 800823a:	f040 857f 	bne.w	8008d3c <_strtod_l+0xb7c>
 800823e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008240:	b1db      	cbz	r3, 800827a <_strtod_l+0xba>
 8008242:	4642      	mov	r2, r8
 8008244:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008248:	ec43 2b10 	vmov	d0, r2, r3
 800824c:	b01b      	add	sp, #108	; 0x6c
 800824e:	ecbd 8b02 	vpop	{d8}
 8008252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008256:	2920      	cmp	r1, #32
 8008258:	d1cc      	bne.n	80081f4 <_strtod_l+0x34>
 800825a:	3201      	adds	r2, #1
 800825c:	e7bf      	b.n	80081de <_strtod_l+0x1e>
 800825e:	292d      	cmp	r1, #45	; 0x2d
 8008260:	d1c8      	bne.n	80081f4 <_strtod_l+0x34>
 8008262:	2101      	movs	r1, #1
 8008264:	910a      	str	r1, [sp, #40]	; 0x28
 8008266:	1c51      	adds	r1, r2, #1
 8008268:	9115      	str	r1, [sp, #84]	; 0x54
 800826a:	7852      	ldrb	r2, [r2, #1]
 800826c:	2a00      	cmp	r2, #0
 800826e:	d1c3      	bne.n	80081f8 <_strtod_l+0x38>
 8008270:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008272:	9515      	str	r5, [sp, #84]	; 0x54
 8008274:	2b00      	cmp	r3, #0
 8008276:	f040 855f 	bne.w	8008d38 <_strtod_l+0xb78>
 800827a:	4642      	mov	r2, r8
 800827c:	464b      	mov	r3, r9
 800827e:	e7e3      	b.n	8008248 <_strtod_l+0x88>
 8008280:	2100      	movs	r1, #0
 8008282:	e7ef      	b.n	8008264 <_strtod_l+0xa4>
 8008284:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008286:	b13a      	cbz	r2, 8008298 <_strtod_l+0xd8>
 8008288:	2135      	movs	r1, #53	; 0x35
 800828a:	a818      	add	r0, sp, #96	; 0x60
 800828c:	f7ff ff37 	bl	80080fe <__copybits>
 8008290:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008292:	4620      	mov	r0, r4
 8008294:	f7ff fb0a 	bl	80078ac <_Bfree>
 8008298:	3f01      	subs	r7, #1
 800829a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800829c:	2f04      	cmp	r7, #4
 800829e:	d806      	bhi.n	80082ae <_strtod_l+0xee>
 80082a0:	e8df f007 	tbb	[pc, r7]
 80082a4:	201d0314 	.word	0x201d0314
 80082a8:	14          	.byte	0x14
 80082a9:	00          	.byte	0x00
 80082aa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80082ae:	05e9      	lsls	r1, r5, #23
 80082b0:	bf48      	it	mi
 80082b2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80082b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80082ba:	0d1b      	lsrs	r3, r3, #20
 80082bc:	051b      	lsls	r3, r3, #20
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1b9      	bne.n	8008236 <_strtod_l+0x76>
 80082c2:	f7fe fb05 	bl	80068d0 <__errno>
 80082c6:	2322      	movs	r3, #34	; 0x22
 80082c8:	6003      	str	r3, [r0, #0]
 80082ca:	e7b4      	b.n	8008236 <_strtod_l+0x76>
 80082cc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80082d0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80082d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80082d8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80082dc:	e7e7      	b.n	80082ae <_strtod_l+0xee>
 80082de:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008458 <_strtod_l+0x298>
 80082e2:	e7e4      	b.n	80082ae <_strtod_l+0xee>
 80082e4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80082e8:	f04f 38ff 	mov.w	r8, #4294967295
 80082ec:	e7df      	b.n	80082ae <_strtod_l+0xee>
 80082ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082f0:	1c5a      	adds	r2, r3, #1
 80082f2:	9215      	str	r2, [sp, #84]	; 0x54
 80082f4:	785b      	ldrb	r3, [r3, #1]
 80082f6:	2b30      	cmp	r3, #48	; 0x30
 80082f8:	d0f9      	beq.n	80082ee <_strtod_l+0x12e>
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d09b      	beq.n	8008236 <_strtod_l+0x76>
 80082fe:	2301      	movs	r3, #1
 8008300:	f04f 0a00 	mov.w	sl, #0
 8008304:	9304      	str	r3, [sp, #16]
 8008306:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008308:	930b      	str	r3, [sp, #44]	; 0x2c
 800830a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800830e:	46d3      	mov	fp, sl
 8008310:	220a      	movs	r2, #10
 8008312:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008314:	7806      	ldrb	r6, [r0, #0]
 8008316:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800831a:	b2d9      	uxtb	r1, r3
 800831c:	2909      	cmp	r1, #9
 800831e:	d926      	bls.n	800836e <_strtod_l+0x1ae>
 8008320:	494c      	ldr	r1, [pc, #304]	; (8008454 <_strtod_l+0x294>)
 8008322:	2201      	movs	r2, #1
 8008324:	f000 ffe6 	bl	80092f4 <strncmp>
 8008328:	2800      	cmp	r0, #0
 800832a:	d030      	beq.n	800838e <_strtod_l+0x1ce>
 800832c:	2000      	movs	r0, #0
 800832e:	4632      	mov	r2, r6
 8008330:	9005      	str	r0, [sp, #20]
 8008332:	465e      	mov	r6, fp
 8008334:	4603      	mov	r3, r0
 8008336:	2a65      	cmp	r2, #101	; 0x65
 8008338:	d001      	beq.n	800833e <_strtod_l+0x17e>
 800833a:	2a45      	cmp	r2, #69	; 0x45
 800833c:	d113      	bne.n	8008366 <_strtod_l+0x1a6>
 800833e:	b91e      	cbnz	r6, 8008348 <_strtod_l+0x188>
 8008340:	9a04      	ldr	r2, [sp, #16]
 8008342:	4302      	orrs	r2, r0
 8008344:	d094      	beq.n	8008270 <_strtod_l+0xb0>
 8008346:	2600      	movs	r6, #0
 8008348:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800834a:	1c6a      	adds	r2, r5, #1
 800834c:	9215      	str	r2, [sp, #84]	; 0x54
 800834e:	786a      	ldrb	r2, [r5, #1]
 8008350:	2a2b      	cmp	r2, #43	; 0x2b
 8008352:	d074      	beq.n	800843e <_strtod_l+0x27e>
 8008354:	2a2d      	cmp	r2, #45	; 0x2d
 8008356:	d078      	beq.n	800844a <_strtod_l+0x28a>
 8008358:	f04f 0c00 	mov.w	ip, #0
 800835c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008360:	2909      	cmp	r1, #9
 8008362:	d97f      	bls.n	8008464 <_strtod_l+0x2a4>
 8008364:	9515      	str	r5, [sp, #84]	; 0x54
 8008366:	2700      	movs	r7, #0
 8008368:	e09e      	b.n	80084a8 <_strtod_l+0x2e8>
 800836a:	2300      	movs	r3, #0
 800836c:	e7c8      	b.n	8008300 <_strtod_l+0x140>
 800836e:	f1bb 0f08 	cmp.w	fp, #8
 8008372:	bfd8      	it	le
 8008374:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8008376:	f100 0001 	add.w	r0, r0, #1
 800837a:	bfda      	itte	le
 800837c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008380:	9309      	strle	r3, [sp, #36]	; 0x24
 8008382:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008386:	f10b 0b01 	add.w	fp, fp, #1
 800838a:	9015      	str	r0, [sp, #84]	; 0x54
 800838c:	e7c1      	b.n	8008312 <_strtod_l+0x152>
 800838e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008390:	1c5a      	adds	r2, r3, #1
 8008392:	9215      	str	r2, [sp, #84]	; 0x54
 8008394:	785a      	ldrb	r2, [r3, #1]
 8008396:	f1bb 0f00 	cmp.w	fp, #0
 800839a:	d037      	beq.n	800840c <_strtod_l+0x24c>
 800839c:	9005      	str	r0, [sp, #20]
 800839e:	465e      	mov	r6, fp
 80083a0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80083a4:	2b09      	cmp	r3, #9
 80083a6:	d912      	bls.n	80083ce <_strtod_l+0x20e>
 80083a8:	2301      	movs	r3, #1
 80083aa:	e7c4      	b.n	8008336 <_strtod_l+0x176>
 80083ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083ae:	1c5a      	adds	r2, r3, #1
 80083b0:	9215      	str	r2, [sp, #84]	; 0x54
 80083b2:	785a      	ldrb	r2, [r3, #1]
 80083b4:	3001      	adds	r0, #1
 80083b6:	2a30      	cmp	r2, #48	; 0x30
 80083b8:	d0f8      	beq.n	80083ac <_strtod_l+0x1ec>
 80083ba:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80083be:	2b08      	cmp	r3, #8
 80083c0:	f200 84c1 	bhi.w	8008d46 <_strtod_l+0xb86>
 80083c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80083c6:	9005      	str	r0, [sp, #20]
 80083c8:	2000      	movs	r0, #0
 80083ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80083cc:	4606      	mov	r6, r0
 80083ce:	3a30      	subs	r2, #48	; 0x30
 80083d0:	f100 0301 	add.w	r3, r0, #1
 80083d4:	d014      	beq.n	8008400 <_strtod_l+0x240>
 80083d6:	9905      	ldr	r1, [sp, #20]
 80083d8:	4419      	add	r1, r3
 80083da:	9105      	str	r1, [sp, #20]
 80083dc:	4633      	mov	r3, r6
 80083de:	eb00 0c06 	add.w	ip, r0, r6
 80083e2:	210a      	movs	r1, #10
 80083e4:	4563      	cmp	r3, ip
 80083e6:	d113      	bne.n	8008410 <_strtod_l+0x250>
 80083e8:	1833      	adds	r3, r6, r0
 80083ea:	2b08      	cmp	r3, #8
 80083ec:	f106 0601 	add.w	r6, r6, #1
 80083f0:	4406      	add	r6, r0
 80083f2:	dc1a      	bgt.n	800842a <_strtod_l+0x26a>
 80083f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083f6:	230a      	movs	r3, #10
 80083f8:	fb03 2301 	mla	r3, r3, r1, r2
 80083fc:	9309      	str	r3, [sp, #36]	; 0x24
 80083fe:	2300      	movs	r3, #0
 8008400:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008402:	1c51      	adds	r1, r2, #1
 8008404:	9115      	str	r1, [sp, #84]	; 0x54
 8008406:	7852      	ldrb	r2, [r2, #1]
 8008408:	4618      	mov	r0, r3
 800840a:	e7c9      	b.n	80083a0 <_strtod_l+0x1e0>
 800840c:	4658      	mov	r0, fp
 800840e:	e7d2      	b.n	80083b6 <_strtod_l+0x1f6>
 8008410:	2b08      	cmp	r3, #8
 8008412:	f103 0301 	add.w	r3, r3, #1
 8008416:	dc03      	bgt.n	8008420 <_strtod_l+0x260>
 8008418:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800841a:	434f      	muls	r7, r1
 800841c:	9709      	str	r7, [sp, #36]	; 0x24
 800841e:	e7e1      	b.n	80083e4 <_strtod_l+0x224>
 8008420:	2b10      	cmp	r3, #16
 8008422:	bfd8      	it	le
 8008424:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008428:	e7dc      	b.n	80083e4 <_strtod_l+0x224>
 800842a:	2e10      	cmp	r6, #16
 800842c:	bfdc      	itt	le
 800842e:	230a      	movle	r3, #10
 8008430:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008434:	e7e3      	b.n	80083fe <_strtod_l+0x23e>
 8008436:	2300      	movs	r3, #0
 8008438:	9305      	str	r3, [sp, #20]
 800843a:	2301      	movs	r3, #1
 800843c:	e780      	b.n	8008340 <_strtod_l+0x180>
 800843e:	f04f 0c00 	mov.w	ip, #0
 8008442:	1caa      	adds	r2, r5, #2
 8008444:	9215      	str	r2, [sp, #84]	; 0x54
 8008446:	78aa      	ldrb	r2, [r5, #2]
 8008448:	e788      	b.n	800835c <_strtod_l+0x19c>
 800844a:	f04f 0c01 	mov.w	ip, #1
 800844e:	e7f8      	b.n	8008442 <_strtod_l+0x282>
 8008450:	0800a310 	.word	0x0800a310
 8008454:	0800a30c 	.word	0x0800a30c
 8008458:	7ff00000 	.word	0x7ff00000
 800845c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800845e:	1c51      	adds	r1, r2, #1
 8008460:	9115      	str	r1, [sp, #84]	; 0x54
 8008462:	7852      	ldrb	r2, [r2, #1]
 8008464:	2a30      	cmp	r2, #48	; 0x30
 8008466:	d0f9      	beq.n	800845c <_strtod_l+0x29c>
 8008468:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800846c:	2908      	cmp	r1, #8
 800846e:	f63f af7a 	bhi.w	8008366 <_strtod_l+0x1a6>
 8008472:	3a30      	subs	r2, #48	; 0x30
 8008474:	9208      	str	r2, [sp, #32]
 8008476:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008478:	920c      	str	r2, [sp, #48]	; 0x30
 800847a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800847c:	1c57      	adds	r7, r2, #1
 800847e:	9715      	str	r7, [sp, #84]	; 0x54
 8008480:	7852      	ldrb	r2, [r2, #1]
 8008482:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008486:	f1be 0f09 	cmp.w	lr, #9
 800848a:	d938      	bls.n	80084fe <_strtod_l+0x33e>
 800848c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800848e:	1a7f      	subs	r7, r7, r1
 8008490:	2f08      	cmp	r7, #8
 8008492:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008496:	dc03      	bgt.n	80084a0 <_strtod_l+0x2e0>
 8008498:	9908      	ldr	r1, [sp, #32]
 800849a:	428f      	cmp	r7, r1
 800849c:	bfa8      	it	ge
 800849e:	460f      	movge	r7, r1
 80084a0:	f1bc 0f00 	cmp.w	ip, #0
 80084a4:	d000      	beq.n	80084a8 <_strtod_l+0x2e8>
 80084a6:	427f      	negs	r7, r7
 80084a8:	2e00      	cmp	r6, #0
 80084aa:	d14f      	bne.n	800854c <_strtod_l+0x38c>
 80084ac:	9904      	ldr	r1, [sp, #16]
 80084ae:	4301      	orrs	r1, r0
 80084b0:	f47f aec1 	bne.w	8008236 <_strtod_l+0x76>
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	f47f aedb 	bne.w	8008270 <_strtod_l+0xb0>
 80084ba:	2a69      	cmp	r2, #105	; 0x69
 80084bc:	d029      	beq.n	8008512 <_strtod_l+0x352>
 80084be:	dc26      	bgt.n	800850e <_strtod_l+0x34e>
 80084c0:	2a49      	cmp	r2, #73	; 0x49
 80084c2:	d026      	beq.n	8008512 <_strtod_l+0x352>
 80084c4:	2a4e      	cmp	r2, #78	; 0x4e
 80084c6:	f47f aed3 	bne.w	8008270 <_strtod_l+0xb0>
 80084ca:	499b      	ldr	r1, [pc, #620]	; (8008738 <_strtod_l+0x578>)
 80084cc:	a815      	add	r0, sp, #84	; 0x54
 80084ce:	f001 fa27 	bl	8009920 <__match>
 80084d2:	2800      	cmp	r0, #0
 80084d4:	f43f aecc 	beq.w	8008270 <_strtod_l+0xb0>
 80084d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	2b28      	cmp	r3, #40	; 0x28
 80084de:	d12f      	bne.n	8008540 <_strtod_l+0x380>
 80084e0:	4996      	ldr	r1, [pc, #600]	; (800873c <_strtod_l+0x57c>)
 80084e2:	aa18      	add	r2, sp, #96	; 0x60
 80084e4:	a815      	add	r0, sp, #84	; 0x54
 80084e6:	f001 fa2f 	bl	8009948 <__hexnan>
 80084ea:	2805      	cmp	r0, #5
 80084ec:	d128      	bne.n	8008540 <_strtod_l+0x380>
 80084ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80084f4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80084f8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80084fc:	e69b      	b.n	8008236 <_strtod_l+0x76>
 80084fe:	9f08      	ldr	r7, [sp, #32]
 8008500:	210a      	movs	r1, #10
 8008502:	fb01 2107 	mla	r1, r1, r7, r2
 8008506:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800850a:	9208      	str	r2, [sp, #32]
 800850c:	e7b5      	b.n	800847a <_strtod_l+0x2ba>
 800850e:	2a6e      	cmp	r2, #110	; 0x6e
 8008510:	e7d9      	b.n	80084c6 <_strtod_l+0x306>
 8008512:	498b      	ldr	r1, [pc, #556]	; (8008740 <_strtod_l+0x580>)
 8008514:	a815      	add	r0, sp, #84	; 0x54
 8008516:	f001 fa03 	bl	8009920 <__match>
 800851a:	2800      	cmp	r0, #0
 800851c:	f43f aea8 	beq.w	8008270 <_strtod_l+0xb0>
 8008520:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008522:	4988      	ldr	r1, [pc, #544]	; (8008744 <_strtod_l+0x584>)
 8008524:	3b01      	subs	r3, #1
 8008526:	a815      	add	r0, sp, #84	; 0x54
 8008528:	9315      	str	r3, [sp, #84]	; 0x54
 800852a:	f001 f9f9 	bl	8009920 <__match>
 800852e:	b910      	cbnz	r0, 8008536 <_strtod_l+0x376>
 8008530:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008532:	3301      	adds	r3, #1
 8008534:	9315      	str	r3, [sp, #84]	; 0x54
 8008536:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8008754 <_strtod_l+0x594>
 800853a:	f04f 0800 	mov.w	r8, #0
 800853e:	e67a      	b.n	8008236 <_strtod_l+0x76>
 8008540:	4881      	ldr	r0, [pc, #516]	; (8008748 <_strtod_l+0x588>)
 8008542:	f000 ff09 	bl	8009358 <nan>
 8008546:	ec59 8b10 	vmov	r8, r9, d0
 800854a:	e674      	b.n	8008236 <_strtod_l+0x76>
 800854c:	9b05      	ldr	r3, [sp, #20]
 800854e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008550:	1afb      	subs	r3, r7, r3
 8008552:	f1bb 0f00 	cmp.w	fp, #0
 8008556:	bf08      	it	eq
 8008558:	46b3      	moveq	fp, r6
 800855a:	2e10      	cmp	r6, #16
 800855c:	9308      	str	r3, [sp, #32]
 800855e:	4635      	mov	r5, r6
 8008560:	bfa8      	it	ge
 8008562:	2510      	movge	r5, #16
 8008564:	f7f7 ffd6 	bl	8000514 <__aeabi_ui2d>
 8008568:	2e09      	cmp	r6, #9
 800856a:	4680      	mov	r8, r0
 800856c:	4689      	mov	r9, r1
 800856e:	dd13      	ble.n	8008598 <_strtod_l+0x3d8>
 8008570:	4b76      	ldr	r3, [pc, #472]	; (800874c <_strtod_l+0x58c>)
 8008572:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008576:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800857a:	f7f8 f845 	bl	8000608 <__aeabi_dmul>
 800857e:	4680      	mov	r8, r0
 8008580:	4650      	mov	r0, sl
 8008582:	4689      	mov	r9, r1
 8008584:	f7f7 ffc6 	bl	8000514 <__aeabi_ui2d>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	4640      	mov	r0, r8
 800858e:	4649      	mov	r1, r9
 8008590:	f7f7 fe84 	bl	800029c <__adddf3>
 8008594:	4680      	mov	r8, r0
 8008596:	4689      	mov	r9, r1
 8008598:	2e0f      	cmp	r6, #15
 800859a:	dc38      	bgt.n	800860e <_strtod_l+0x44e>
 800859c:	9b08      	ldr	r3, [sp, #32]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f43f ae49 	beq.w	8008236 <_strtod_l+0x76>
 80085a4:	dd24      	ble.n	80085f0 <_strtod_l+0x430>
 80085a6:	2b16      	cmp	r3, #22
 80085a8:	dc0b      	bgt.n	80085c2 <_strtod_l+0x402>
 80085aa:	4968      	ldr	r1, [pc, #416]	; (800874c <_strtod_l+0x58c>)
 80085ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80085b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b4:	4642      	mov	r2, r8
 80085b6:	464b      	mov	r3, r9
 80085b8:	f7f8 f826 	bl	8000608 <__aeabi_dmul>
 80085bc:	4680      	mov	r8, r0
 80085be:	4689      	mov	r9, r1
 80085c0:	e639      	b.n	8008236 <_strtod_l+0x76>
 80085c2:	9a08      	ldr	r2, [sp, #32]
 80085c4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80085c8:	4293      	cmp	r3, r2
 80085ca:	db20      	blt.n	800860e <_strtod_l+0x44e>
 80085cc:	4c5f      	ldr	r4, [pc, #380]	; (800874c <_strtod_l+0x58c>)
 80085ce:	f1c6 060f 	rsb	r6, r6, #15
 80085d2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80085d6:	4642      	mov	r2, r8
 80085d8:	464b      	mov	r3, r9
 80085da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085de:	f7f8 f813 	bl	8000608 <__aeabi_dmul>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	1b9e      	subs	r6, r3, r6
 80085e6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80085ea:	e9d4 2300 	ldrd	r2, r3, [r4]
 80085ee:	e7e3      	b.n	80085b8 <_strtod_l+0x3f8>
 80085f0:	9b08      	ldr	r3, [sp, #32]
 80085f2:	3316      	adds	r3, #22
 80085f4:	db0b      	blt.n	800860e <_strtod_l+0x44e>
 80085f6:	9b05      	ldr	r3, [sp, #20]
 80085f8:	1bdf      	subs	r7, r3, r7
 80085fa:	4b54      	ldr	r3, [pc, #336]	; (800874c <_strtod_l+0x58c>)
 80085fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008600:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008604:	4640      	mov	r0, r8
 8008606:	4649      	mov	r1, r9
 8008608:	f7f8 f928 	bl	800085c <__aeabi_ddiv>
 800860c:	e7d6      	b.n	80085bc <_strtod_l+0x3fc>
 800860e:	9b08      	ldr	r3, [sp, #32]
 8008610:	1b75      	subs	r5, r6, r5
 8008612:	441d      	add	r5, r3
 8008614:	2d00      	cmp	r5, #0
 8008616:	dd70      	ble.n	80086fa <_strtod_l+0x53a>
 8008618:	f015 030f 	ands.w	r3, r5, #15
 800861c:	d00a      	beq.n	8008634 <_strtod_l+0x474>
 800861e:	494b      	ldr	r1, [pc, #300]	; (800874c <_strtod_l+0x58c>)
 8008620:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008624:	4642      	mov	r2, r8
 8008626:	464b      	mov	r3, r9
 8008628:	e9d1 0100 	ldrd	r0, r1, [r1]
 800862c:	f7f7 ffec 	bl	8000608 <__aeabi_dmul>
 8008630:	4680      	mov	r8, r0
 8008632:	4689      	mov	r9, r1
 8008634:	f035 050f 	bics.w	r5, r5, #15
 8008638:	d04d      	beq.n	80086d6 <_strtod_l+0x516>
 800863a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800863e:	dd22      	ble.n	8008686 <_strtod_l+0x4c6>
 8008640:	2500      	movs	r5, #0
 8008642:	46ab      	mov	fp, r5
 8008644:	9509      	str	r5, [sp, #36]	; 0x24
 8008646:	9505      	str	r5, [sp, #20]
 8008648:	2322      	movs	r3, #34	; 0x22
 800864a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008754 <_strtod_l+0x594>
 800864e:	6023      	str	r3, [r4, #0]
 8008650:	f04f 0800 	mov.w	r8, #0
 8008654:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008656:	2b00      	cmp	r3, #0
 8008658:	f43f aded 	beq.w	8008236 <_strtod_l+0x76>
 800865c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800865e:	4620      	mov	r0, r4
 8008660:	f7ff f924 	bl	80078ac <_Bfree>
 8008664:	9905      	ldr	r1, [sp, #20]
 8008666:	4620      	mov	r0, r4
 8008668:	f7ff f920 	bl	80078ac <_Bfree>
 800866c:	4659      	mov	r1, fp
 800866e:	4620      	mov	r0, r4
 8008670:	f7ff f91c 	bl	80078ac <_Bfree>
 8008674:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008676:	4620      	mov	r0, r4
 8008678:	f7ff f918 	bl	80078ac <_Bfree>
 800867c:	4629      	mov	r1, r5
 800867e:	4620      	mov	r0, r4
 8008680:	f7ff f914 	bl	80078ac <_Bfree>
 8008684:	e5d7      	b.n	8008236 <_strtod_l+0x76>
 8008686:	4b32      	ldr	r3, [pc, #200]	; (8008750 <_strtod_l+0x590>)
 8008688:	9304      	str	r3, [sp, #16]
 800868a:	2300      	movs	r3, #0
 800868c:	112d      	asrs	r5, r5, #4
 800868e:	4640      	mov	r0, r8
 8008690:	4649      	mov	r1, r9
 8008692:	469a      	mov	sl, r3
 8008694:	2d01      	cmp	r5, #1
 8008696:	dc21      	bgt.n	80086dc <_strtod_l+0x51c>
 8008698:	b10b      	cbz	r3, 800869e <_strtod_l+0x4de>
 800869a:	4680      	mov	r8, r0
 800869c:	4689      	mov	r9, r1
 800869e:	492c      	ldr	r1, [pc, #176]	; (8008750 <_strtod_l+0x590>)
 80086a0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80086a4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80086a8:	4642      	mov	r2, r8
 80086aa:	464b      	mov	r3, r9
 80086ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086b0:	f7f7 ffaa 	bl	8000608 <__aeabi_dmul>
 80086b4:	4b27      	ldr	r3, [pc, #156]	; (8008754 <_strtod_l+0x594>)
 80086b6:	460a      	mov	r2, r1
 80086b8:	400b      	ands	r3, r1
 80086ba:	4927      	ldr	r1, [pc, #156]	; (8008758 <_strtod_l+0x598>)
 80086bc:	428b      	cmp	r3, r1
 80086be:	4680      	mov	r8, r0
 80086c0:	d8be      	bhi.n	8008640 <_strtod_l+0x480>
 80086c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80086c6:	428b      	cmp	r3, r1
 80086c8:	bf86      	itte	hi
 80086ca:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800875c <_strtod_l+0x59c>
 80086ce:	f04f 38ff 	movhi.w	r8, #4294967295
 80086d2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80086d6:	2300      	movs	r3, #0
 80086d8:	9304      	str	r3, [sp, #16]
 80086da:	e07b      	b.n	80087d4 <_strtod_l+0x614>
 80086dc:	07ea      	lsls	r2, r5, #31
 80086de:	d505      	bpl.n	80086ec <_strtod_l+0x52c>
 80086e0:	9b04      	ldr	r3, [sp, #16]
 80086e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e6:	f7f7 ff8f 	bl	8000608 <__aeabi_dmul>
 80086ea:	2301      	movs	r3, #1
 80086ec:	9a04      	ldr	r2, [sp, #16]
 80086ee:	3208      	adds	r2, #8
 80086f0:	f10a 0a01 	add.w	sl, sl, #1
 80086f4:	106d      	asrs	r5, r5, #1
 80086f6:	9204      	str	r2, [sp, #16]
 80086f8:	e7cc      	b.n	8008694 <_strtod_l+0x4d4>
 80086fa:	d0ec      	beq.n	80086d6 <_strtod_l+0x516>
 80086fc:	426d      	negs	r5, r5
 80086fe:	f015 020f 	ands.w	r2, r5, #15
 8008702:	d00a      	beq.n	800871a <_strtod_l+0x55a>
 8008704:	4b11      	ldr	r3, [pc, #68]	; (800874c <_strtod_l+0x58c>)
 8008706:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800870a:	4640      	mov	r0, r8
 800870c:	4649      	mov	r1, r9
 800870e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008712:	f7f8 f8a3 	bl	800085c <__aeabi_ddiv>
 8008716:	4680      	mov	r8, r0
 8008718:	4689      	mov	r9, r1
 800871a:	112d      	asrs	r5, r5, #4
 800871c:	d0db      	beq.n	80086d6 <_strtod_l+0x516>
 800871e:	2d1f      	cmp	r5, #31
 8008720:	dd1e      	ble.n	8008760 <_strtod_l+0x5a0>
 8008722:	2500      	movs	r5, #0
 8008724:	46ab      	mov	fp, r5
 8008726:	9509      	str	r5, [sp, #36]	; 0x24
 8008728:	9505      	str	r5, [sp, #20]
 800872a:	2322      	movs	r3, #34	; 0x22
 800872c:	f04f 0800 	mov.w	r8, #0
 8008730:	f04f 0900 	mov.w	r9, #0
 8008734:	6023      	str	r3, [r4, #0]
 8008736:	e78d      	b.n	8008654 <_strtod_l+0x494>
 8008738:	0800a0f9 	.word	0x0800a0f9
 800873c:	0800a324 	.word	0x0800a324
 8008740:	0800a0f1 	.word	0x0800a0f1
 8008744:	0800a128 	.word	0x0800a128
 8008748:	0800a4b5 	.word	0x0800a4b5
 800874c:	0800a238 	.word	0x0800a238
 8008750:	0800a210 	.word	0x0800a210
 8008754:	7ff00000 	.word	0x7ff00000
 8008758:	7ca00000 	.word	0x7ca00000
 800875c:	7fefffff 	.word	0x7fefffff
 8008760:	f015 0310 	ands.w	r3, r5, #16
 8008764:	bf18      	it	ne
 8008766:	236a      	movne	r3, #106	; 0x6a
 8008768:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8008b0c <_strtod_l+0x94c>
 800876c:	9304      	str	r3, [sp, #16]
 800876e:	4640      	mov	r0, r8
 8008770:	4649      	mov	r1, r9
 8008772:	2300      	movs	r3, #0
 8008774:	07ea      	lsls	r2, r5, #31
 8008776:	d504      	bpl.n	8008782 <_strtod_l+0x5c2>
 8008778:	e9da 2300 	ldrd	r2, r3, [sl]
 800877c:	f7f7 ff44 	bl	8000608 <__aeabi_dmul>
 8008780:	2301      	movs	r3, #1
 8008782:	106d      	asrs	r5, r5, #1
 8008784:	f10a 0a08 	add.w	sl, sl, #8
 8008788:	d1f4      	bne.n	8008774 <_strtod_l+0x5b4>
 800878a:	b10b      	cbz	r3, 8008790 <_strtod_l+0x5d0>
 800878c:	4680      	mov	r8, r0
 800878e:	4689      	mov	r9, r1
 8008790:	9b04      	ldr	r3, [sp, #16]
 8008792:	b1bb      	cbz	r3, 80087c4 <_strtod_l+0x604>
 8008794:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008798:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800879c:	2b00      	cmp	r3, #0
 800879e:	4649      	mov	r1, r9
 80087a0:	dd10      	ble.n	80087c4 <_strtod_l+0x604>
 80087a2:	2b1f      	cmp	r3, #31
 80087a4:	f340 811e 	ble.w	80089e4 <_strtod_l+0x824>
 80087a8:	2b34      	cmp	r3, #52	; 0x34
 80087aa:	bfde      	ittt	le
 80087ac:	f04f 33ff 	movle.w	r3, #4294967295
 80087b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80087b4:	4093      	lslle	r3, r2
 80087b6:	f04f 0800 	mov.w	r8, #0
 80087ba:	bfcc      	ite	gt
 80087bc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80087c0:	ea03 0901 	andle.w	r9, r3, r1
 80087c4:	2200      	movs	r2, #0
 80087c6:	2300      	movs	r3, #0
 80087c8:	4640      	mov	r0, r8
 80087ca:	4649      	mov	r1, r9
 80087cc:	f7f8 f984 	bl	8000ad8 <__aeabi_dcmpeq>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	d1a6      	bne.n	8008722 <_strtod_l+0x562>
 80087d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d6:	9300      	str	r3, [sp, #0]
 80087d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087da:	4633      	mov	r3, r6
 80087dc:	465a      	mov	r2, fp
 80087de:	4620      	mov	r0, r4
 80087e0:	f7ff f8cc 	bl	800797c <__s2b>
 80087e4:	9009      	str	r0, [sp, #36]	; 0x24
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f43f af2a 	beq.w	8008640 <_strtod_l+0x480>
 80087ec:	9a08      	ldr	r2, [sp, #32]
 80087ee:	9b05      	ldr	r3, [sp, #20]
 80087f0:	2a00      	cmp	r2, #0
 80087f2:	eba3 0307 	sub.w	r3, r3, r7
 80087f6:	bfa8      	it	ge
 80087f8:	2300      	movge	r3, #0
 80087fa:	930c      	str	r3, [sp, #48]	; 0x30
 80087fc:	2500      	movs	r5, #0
 80087fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008802:	9312      	str	r3, [sp, #72]	; 0x48
 8008804:	46ab      	mov	fp, r5
 8008806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008808:	4620      	mov	r0, r4
 800880a:	6859      	ldr	r1, [r3, #4]
 800880c:	f7ff f80e 	bl	800782c <_Balloc>
 8008810:	9005      	str	r0, [sp, #20]
 8008812:	2800      	cmp	r0, #0
 8008814:	f43f af18 	beq.w	8008648 <_strtod_l+0x488>
 8008818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881a:	691a      	ldr	r2, [r3, #16]
 800881c:	3202      	adds	r2, #2
 800881e:	f103 010c 	add.w	r1, r3, #12
 8008822:	0092      	lsls	r2, r2, #2
 8008824:	300c      	adds	r0, #12
 8008826:	f000 fd87 	bl	8009338 <memcpy>
 800882a:	ec49 8b10 	vmov	d0, r8, r9
 800882e:	aa18      	add	r2, sp, #96	; 0x60
 8008830:	a917      	add	r1, sp, #92	; 0x5c
 8008832:	4620      	mov	r0, r4
 8008834:	f7ff fbd6 	bl	8007fe4 <__d2b>
 8008838:	ec49 8b18 	vmov	d8, r8, r9
 800883c:	9016      	str	r0, [sp, #88]	; 0x58
 800883e:	2800      	cmp	r0, #0
 8008840:	f43f af02 	beq.w	8008648 <_strtod_l+0x488>
 8008844:	2101      	movs	r1, #1
 8008846:	4620      	mov	r0, r4
 8008848:	f7ff f930 	bl	8007aac <__i2b>
 800884c:	4683      	mov	fp, r0
 800884e:	2800      	cmp	r0, #0
 8008850:	f43f aefa 	beq.w	8008648 <_strtod_l+0x488>
 8008854:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008856:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008858:	2e00      	cmp	r6, #0
 800885a:	bfab      	itete	ge
 800885c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800885e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8008860:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008862:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8008866:	bfac      	ite	ge
 8008868:	eb06 0a03 	addge.w	sl, r6, r3
 800886c:	1b9f      	sublt	r7, r3, r6
 800886e:	9b04      	ldr	r3, [sp, #16]
 8008870:	1af6      	subs	r6, r6, r3
 8008872:	4416      	add	r6, r2
 8008874:	4ba0      	ldr	r3, [pc, #640]	; (8008af8 <_strtod_l+0x938>)
 8008876:	3e01      	subs	r6, #1
 8008878:	429e      	cmp	r6, r3
 800887a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800887e:	f280 80c4 	bge.w	8008a0a <_strtod_l+0x84a>
 8008882:	1b9b      	subs	r3, r3, r6
 8008884:	2b1f      	cmp	r3, #31
 8008886:	eba2 0203 	sub.w	r2, r2, r3
 800888a:	f04f 0101 	mov.w	r1, #1
 800888e:	f300 80b0 	bgt.w	80089f2 <_strtod_l+0x832>
 8008892:	fa01 f303 	lsl.w	r3, r1, r3
 8008896:	930e      	str	r3, [sp, #56]	; 0x38
 8008898:	2300      	movs	r3, #0
 800889a:	930d      	str	r3, [sp, #52]	; 0x34
 800889c:	eb0a 0602 	add.w	r6, sl, r2
 80088a0:	9b04      	ldr	r3, [sp, #16]
 80088a2:	45b2      	cmp	sl, r6
 80088a4:	4417      	add	r7, r2
 80088a6:	441f      	add	r7, r3
 80088a8:	4653      	mov	r3, sl
 80088aa:	bfa8      	it	ge
 80088ac:	4633      	movge	r3, r6
 80088ae:	42bb      	cmp	r3, r7
 80088b0:	bfa8      	it	ge
 80088b2:	463b      	movge	r3, r7
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	bfc2      	ittt	gt
 80088b8:	1af6      	subgt	r6, r6, r3
 80088ba:	1aff      	subgt	r7, r7, r3
 80088bc:	ebaa 0a03 	subgt.w	sl, sl, r3
 80088c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dd17      	ble.n	80088f6 <_strtod_l+0x736>
 80088c6:	4659      	mov	r1, fp
 80088c8:	461a      	mov	r2, r3
 80088ca:	4620      	mov	r0, r4
 80088cc:	f7ff f9ae 	bl	8007c2c <__pow5mult>
 80088d0:	4683      	mov	fp, r0
 80088d2:	2800      	cmp	r0, #0
 80088d4:	f43f aeb8 	beq.w	8008648 <_strtod_l+0x488>
 80088d8:	4601      	mov	r1, r0
 80088da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80088dc:	4620      	mov	r0, r4
 80088de:	f7ff f8fb 	bl	8007ad8 <__multiply>
 80088e2:	900b      	str	r0, [sp, #44]	; 0x2c
 80088e4:	2800      	cmp	r0, #0
 80088e6:	f43f aeaf 	beq.w	8008648 <_strtod_l+0x488>
 80088ea:	9916      	ldr	r1, [sp, #88]	; 0x58
 80088ec:	4620      	mov	r0, r4
 80088ee:	f7fe ffdd 	bl	80078ac <_Bfree>
 80088f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088f4:	9316      	str	r3, [sp, #88]	; 0x58
 80088f6:	2e00      	cmp	r6, #0
 80088f8:	f300 808c 	bgt.w	8008a14 <_strtod_l+0x854>
 80088fc:	9b08      	ldr	r3, [sp, #32]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	dd08      	ble.n	8008914 <_strtod_l+0x754>
 8008902:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008904:	9905      	ldr	r1, [sp, #20]
 8008906:	4620      	mov	r0, r4
 8008908:	f7ff f990 	bl	8007c2c <__pow5mult>
 800890c:	9005      	str	r0, [sp, #20]
 800890e:	2800      	cmp	r0, #0
 8008910:	f43f ae9a 	beq.w	8008648 <_strtod_l+0x488>
 8008914:	2f00      	cmp	r7, #0
 8008916:	dd08      	ble.n	800892a <_strtod_l+0x76a>
 8008918:	9905      	ldr	r1, [sp, #20]
 800891a:	463a      	mov	r2, r7
 800891c:	4620      	mov	r0, r4
 800891e:	f7ff f9df 	bl	8007ce0 <__lshift>
 8008922:	9005      	str	r0, [sp, #20]
 8008924:	2800      	cmp	r0, #0
 8008926:	f43f ae8f 	beq.w	8008648 <_strtod_l+0x488>
 800892a:	f1ba 0f00 	cmp.w	sl, #0
 800892e:	dd08      	ble.n	8008942 <_strtod_l+0x782>
 8008930:	4659      	mov	r1, fp
 8008932:	4652      	mov	r2, sl
 8008934:	4620      	mov	r0, r4
 8008936:	f7ff f9d3 	bl	8007ce0 <__lshift>
 800893a:	4683      	mov	fp, r0
 800893c:	2800      	cmp	r0, #0
 800893e:	f43f ae83 	beq.w	8008648 <_strtod_l+0x488>
 8008942:	9a05      	ldr	r2, [sp, #20]
 8008944:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008946:	4620      	mov	r0, r4
 8008948:	f7ff fa52 	bl	8007df0 <__mdiff>
 800894c:	4605      	mov	r5, r0
 800894e:	2800      	cmp	r0, #0
 8008950:	f43f ae7a 	beq.w	8008648 <_strtod_l+0x488>
 8008954:	68c3      	ldr	r3, [r0, #12]
 8008956:	930b      	str	r3, [sp, #44]	; 0x2c
 8008958:	2300      	movs	r3, #0
 800895a:	60c3      	str	r3, [r0, #12]
 800895c:	4659      	mov	r1, fp
 800895e:	f7ff fa2b 	bl	8007db8 <__mcmp>
 8008962:	2800      	cmp	r0, #0
 8008964:	da60      	bge.n	8008a28 <_strtod_l+0x868>
 8008966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008968:	ea53 0308 	orrs.w	r3, r3, r8
 800896c:	f040 8084 	bne.w	8008a78 <_strtod_l+0x8b8>
 8008970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008974:	2b00      	cmp	r3, #0
 8008976:	d17f      	bne.n	8008a78 <_strtod_l+0x8b8>
 8008978:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800897c:	0d1b      	lsrs	r3, r3, #20
 800897e:	051b      	lsls	r3, r3, #20
 8008980:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008984:	d978      	bls.n	8008a78 <_strtod_l+0x8b8>
 8008986:	696b      	ldr	r3, [r5, #20]
 8008988:	b913      	cbnz	r3, 8008990 <_strtod_l+0x7d0>
 800898a:	692b      	ldr	r3, [r5, #16]
 800898c:	2b01      	cmp	r3, #1
 800898e:	dd73      	ble.n	8008a78 <_strtod_l+0x8b8>
 8008990:	4629      	mov	r1, r5
 8008992:	2201      	movs	r2, #1
 8008994:	4620      	mov	r0, r4
 8008996:	f7ff f9a3 	bl	8007ce0 <__lshift>
 800899a:	4659      	mov	r1, fp
 800899c:	4605      	mov	r5, r0
 800899e:	f7ff fa0b 	bl	8007db8 <__mcmp>
 80089a2:	2800      	cmp	r0, #0
 80089a4:	dd68      	ble.n	8008a78 <_strtod_l+0x8b8>
 80089a6:	9904      	ldr	r1, [sp, #16]
 80089a8:	4a54      	ldr	r2, [pc, #336]	; (8008afc <_strtod_l+0x93c>)
 80089aa:	464b      	mov	r3, r9
 80089ac:	2900      	cmp	r1, #0
 80089ae:	f000 8084 	beq.w	8008aba <_strtod_l+0x8fa>
 80089b2:	ea02 0109 	and.w	r1, r2, r9
 80089b6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80089ba:	dc7e      	bgt.n	8008aba <_strtod_l+0x8fa>
 80089bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80089c0:	f77f aeb3 	ble.w	800872a <_strtod_l+0x56a>
 80089c4:	4b4e      	ldr	r3, [pc, #312]	; (8008b00 <_strtod_l+0x940>)
 80089c6:	4640      	mov	r0, r8
 80089c8:	4649      	mov	r1, r9
 80089ca:	2200      	movs	r2, #0
 80089cc:	f7f7 fe1c 	bl	8000608 <__aeabi_dmul>
 80089d0:	4b4a      	ldr	r3, [pc, #296]	; (8008afc <_strtod_l+0x93c>)
 80089d2:	400b      	ands	r3, r1
 80089d4:	4680      	mov	r8, r0
 80089d6:	4689      	mov	r9, r1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	f47f ae3f 	bne.w	800865c <_strtod_l+0x49c>
 80089de:	2322      	movs	r3, #34	; 0x22
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	e63b      	b.n	800865c <_strtod_l+0x49c>
 80089e4:	f04f 32ff 	mov.w	r2, #4294967295
 80089e8:	fa02 f303 	lsl.w	r3, r2, r3
 80089ec:	ea03 0808 	and.w	r8, r3, r8
 80089f0:	e6e8      	b.n	80087c4 <_strtod_l+0x604>
 80089f2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80089f6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80089fa:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80089fe:	36e2      	adds	r6, #226	; 0xe2
 8008a00:	fa01 f306 	lsl.w	r3, r1, r6
 8008a04:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8008a08:	e748      	b.n	800889c <_strtod_l+0x6dc>
 8008a0a:	2100      	movs	r1, #0
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8008a12:	e743      	b.n	800889c <_strtod_l+0x6dc>
 8008a14:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008a16:	4632      	mov	r2, r6
 8008a18:	4620      	mov	r0, r4
 8008a1a:	f7ff f961 	bl	8007ce0 <__lshift>
 8008a1e:	9016      	str	r0, [sp, #88]	; 0x58
 8008a20:	2800      	cmp	r0, #0
 8008a22:	f47f af6b 	bne.w	80088fc <_strtod_l+0x73c>
 8008a26:	e60f      	b.n	8008648 <_strtod_l+0x488>
 8008a28:	46ca      	mov	sl, r9
 8008a2a:	d171      	bne.n	8008b10 <_strtod_l+0x950>
 8008a2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008a2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a32:	b352      	cbz	r2, 8008a8a <_strtod_l+0x8ca>
 8008a34:	4a33      	ldr	r2, [pc, #204]	; (8008b04 <_strtod_l+0x944>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d12a      	bne.n	8008a90 <_strtod_l+0x8d0>
 8008a3a:	9b04      	ldr	r3, [sp, #16]
 8008a3c:	4641      	mov	r1, r8
 8008a3e:	b1fb      	cbz	r3, 8008a80 <_strtod_l+0x8c0>
 8008a40:	4b2e      	ldr	r3, [pc, #184]	; (8008afc <_strtod_l+0x93c>)
 8008a42:	ea09 0303 	and.w	r3, r9, r3
 8008a46:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a4e:	d81a      	bhi.n	8008a86 <_strtod_l+0x8c6>
 8008a50:	0d1b      	lsrs	r3, r3, #20
 8008a52:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008a56:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5a:	4299      	cmp	r1, r3
 8008a5c:	d118      	bne.n	8008a90 <_strtod_l+0x8d0>
 8008a5e:	4b2a      	ldr	r3, [pc, #168]	; (8008b08 <_strtod_l+0x948>)
 8008a60:	459a      	cmp	sl, r3
 8008a62:	d102      	bne.n	8008a6a <_strtod_l+0x8aa>
 8008a64:	3101      	adds	r1, #1
 8008a66:	f43f adef 	beq.w	8008648 <_strtod_l+0x488>
 8008a6a:	4b24      	ldr	r3, [pc, #144]	; (8008afc <_strtod_l+0x93c>)
 8008a6c:	ea0a 0303 	and.w	r3, sl, r3
 8008a70:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008a74:	f04f 0800 	mov.w	r8, #0
 8008a78:	9b04      	ldr	r3, [sp, #16]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1a2      	bne.n	80089c4 <_strtod_l+0x804>
 8008a7e:	e5ed      	b.n	800865c <_strtod_l+0x49c>
 8008a80:	f04f 33ff 	mov.w	r3, #4294967295
 8008a84:	e7e9      	b.n	8008a5a <_strtod_l+0x89a>
 8008a86:	4613      	mov	r3, r2
 8008a88:	e7e7      	b.n	8008a5a <_strtod_l+0x89a>
 8008a8a:	ea53 0308 	orrs.w	r3, r3, r8
 8008a8e:	d08a      	beq.n	80089a6 <_strtod_l+0x7e6>
 8008a90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a92:	b1e3      	cbz	r3, 8008ace <_strtod_l+0x90e>
 8008a94:	ea13 0f0a 	tst.w	r3, sl
 8008a98:	d0ee      	beq.n	8008a78 <_strtod_l+0x8b8>
 8008a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9c:	9a04      	ldr	r2, [sp, #16]
 8008a9e:	4640      	mov	r0, r8
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	b1c3      	cbz	r3, 8008ad6 <_strtod_l+0x916>
 8008aa4:	f7ff fb6f 	bl	8008186 <sulp>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	ec51 0b18 	vmov	r0, r1, d8
 8008ab0:	f7f7 fbf4 	bl	800029c <__adddf3>
 8008ab4:	4680      	mov	r8, r0
 8008ab6:	4689      	mov	r9, r1
 8008ab8:	e7de      	b.n	8008a78 <_strtod_l+0x8b8>
 8008aba:	4013      	ands	r3, r2
 8008abc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008ac0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008ac4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008ac8:	f04f 38ff 	mov.w	r8, #4294967295
 8008acc:	e7d4      	b.n	8008a78 <_strtod_l+0x8b8>
 8008ace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ad0:	ea13 0f08 	tst.w	r3, r8
 8008ad4:	e7e0      	b.n	8008a98 <_strtod_l+0x8d8>
 8008ad6:	f7ff fb56 	bl	8008186 <sulp>
 8008ada:	4602      	mov	r2, r0
 8008adc:	460b      	mov	r3, r1
 8008ade:	ec51 0b18 	vmov	r0, r1, d8
 8008ae2:	f7f7 fbd9 	bl	8000298 <__aeabi_dsub>
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	2300      	movs	r3, #0
 8008aea:	4680      	mov	r8, r0
 8008aec:	4689      	mov	r9, r1
 8008aee:	f7f7 fff3 	bl	8000ad8 <__aeabi_dcmpeq>
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d0c0      	beq.n	8008a78 <_strtod_l+0x8b8>
 8008af6:	e618      	b.n	800872a <_strtod_l+0x56a>
 8008af8:	fffffc02 	.word	0xfffffc02
 8008afc:	7ff00000 	.word	0x7ff00000
 8008b00:	39500000 	.word	0x39500000
 8008b04:	000fffff 	.word	0x000fffff
 8008b08:	7fefffff 	.word	0x7fefffff
 8008b0c:	0800a338 	.word	0x0800a338
 8008b10:	4659      	mov	r1, fp
 8008b12:	4628      	mov	r0, r5
 8008b14:	f7ff fac0 	bl	8008098 <__ratio>
 8008b18:	ec57 6b10 	vmov	r6, r7, d0
 8008b1c:	ee10 0a10 	vmov	r0, s0
 8008b20:	2200      	movs	r2, #0
 8008b22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008b26:	4639      	mov	r1, r7
 8008b28:	f7f7 ffea 	bl	8000b00 <__aeabi_dcmple>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	d071      	beq.n	8008c14 <_strtod_l+0xa54>
 8008b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d17c      	bne.n	8008c30 <_strtod_l+0xa70>
 8008b36:	f1b8 0f00 	cmp.w	r8, #0
 8008b3a:	d15a      	bne.n	8008bf2 <_strtod_l+0xa32>
 8008b3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d15d      	bne.n	8008c00 <_strtod_l+0xa40>
 8008b44:	4b90      	ldr	r3, [pc, #576]	; (8008d88 <_strtod_l+0xbc8>)
 8008b46:	2200      	movs	r2, #0
 8008b48:	4630      	mov	r0, r6
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f7f7 ffce 	bl	8000aec <__aeabi_dcmplt>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d15c      	bne.n	8008c0e <_strtod_l+0xa4e>
 8008b54:	4630      	mov	r0, r6
 8008b56:	4639      	mov	r1, r7
 8008b58:	4b8c      	ldr	r3, [pc, #560]	; (8008d8c <_strtod_l+0xbcc>)
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f7f7 fd54 	bl	8000608 <__aeabi_dmul>
 8008b60:	4606      	mov	r6, r0
 8008b62:	460f      	mov	r7, r1
 8008b64:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008b68:	9606      	str	r6, [sp, #24]
 8008b6a:	9307      	str	r3, [sp, #28]
 8008b6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b70:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008b74:	4b86      	ldr	r3, [pc, #536]	; (8008d90 <_strtod_l+0xbd0>)
 8008b76:	ea0a 0303 	and.w	r3, sl, r3
 8008b7a:	930d      	str	r3, [sp, #52]	; 0x34
 8008b7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b7e:	4b85      	ldr	r3, [pc, #532]	; (8008d94 <_strtod_l+0xbd4>)
 8008b80:	429a      	cmp	r2, r3
 8008b82:	f040 8090 	bne.w	8008ca6 <_strtod_l+0xae6>
 8008b86:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008b8a:	ec49 8b10 	vmov	d0, r8, r9
 8008b8e:	f7ff f9b9 	bl	8007f04 <__ulp>
 8008b92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008b96:	ec51 0b10 	vmov	r0, r1, d0
 8008b9a:	f7f7 fd35 	bl	8000608 <__aeabi_dmul>
 8008b9e:	4642      	mov	r2, r8
 8008ba0:	464b      	mov	r3, r9
 8008ba2:	f7f7 fb7b 	bl	800029c <__adddf3>
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	4979      	ldr	r1, [pc, #484]	; (8008d90 <_strtod_l+0xbd0>)
 8008baa:	4a7b      	ldr	r2, [pc, #492]	; (8008d98 <_strtod_l+0xbd8>)
 8008bac:	4019      	ands	r1, r3
 8008bae:	4291      	cmp	r1, r2
 8008bb0:	4680      	mov	r8, r0
 8008bb2:	d944      	bls.n	8008c3e <_strtod_l+0xa7e>
 8008bb4:	ee18 2a90 	vmov	r2, s17
 8008bb8:	4b78      	ldr	r3, [pc, #480]	; (8008d9c <_strtod_l+0xbdc>)
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d104      	bne.n	8008bc8 <_strtod_l+0xa08>
 8008bbe:	ee18 3a10 	vmov	r3, s16
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	f43f ad40 	beq.w	8008648 <_strtod_l+0x488>
 8008bc8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8008d9c <_strtod_l+0xbdc>
 8008bcc:	f04f 38ff 	mov.w	r8, #4294967295
 8008bd0:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	f7fe fe6a 	bl	80078ac <_Bfree>
 8008bd8:	9905      	ldr	r1, [sp, #20]
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f7fe fe66 	bl	80078ac <_Bfree>
 8008be0:	4659      	mov	r1, fp
 8008be2:	4620      	mov	r0, r4
 8008be4:	f7fe fe62 	bl	80078ac <_Bfree>
 8008be8:	4629      	mov	r1, r5
 8008bea:	4620      	mov	r0, r4
 8008bec:	f7fe fe5e 	bl	80078ac <_Bfree>
 8008bf0:	e609      	b.n	8008806 <_strtod_l+0x646>
 8008bf2:	f1b8 0f01 	cmp.w	r8, #1
 8008bf6:	d103      	bne.n	8008c00 <_strtod_l+0xa40>
 8008bf8:	f1b9 0f00 	cmp.w	r9, #0
 8008bfc:	f43f ad95 	beq.w	800872a <_strtod_l+0x56a>
 8008c00:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8008d58 <_strtod_l+0xb98>
 8008c04:	4f60      	ldr	r7, [pc, #384]	; (8008d88 <_strtod_l+0xbc8>)
 8008c06:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c0a:	2600      	movs	r6, #0
 8008c0c:	e7ae      	b.n	8008b6c <_strtod_l+0x9ac>
 8008c0e:	4f5f      	ldr	r7, [pc, #380]	; (8008d8c <_strtod_l+0xbcc>)
 8008c10:	2600      	movs	r6, #0
 8008c12:	e7a7      	b.n	8008b64 <_strtod_l+0x9a4>
 8008c14:	4b5d      	ldr	r3, [pc, #372]	; (8008d8c <_strtod_l+0xbcc>)
 8008c16:	4630      	mov	r0, r6
 8008c18:	4639      	mov	r1, r7
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f7f7 fcf4 	bl	8000608 <__aeabi_dmul>
 8008c20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c22:	4606      	mov	r6, r0
 8008c24:	460f      	mov	r7, r1
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d09c      	beq.n	8008b64 <_strtod_l+0x9a4>
 8008c2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008c2e:	e79d      	b.n	8008b6c <_strtod_l+0x9ac>
 8008c30:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8008d60 <_strtod_l+0xba0>
 8008c34:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008c38:	ec57 6b17 	vmov	r6, r7, d7
 8008c3c:	e796      	b.n	8008b6c <_strtod_l+0x9ac>
 8008c3e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008c42:	9b04      	ldr	r3, [sp, #16]
 8008c44:	46ca      	mov	sl, r9
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1c2      	bne.n	8008bd0 <_strtod_l+0xa10>
 8008c4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008c50:	0d1b      	lsrs	r3, r3, #20
 8008c52:	051b      	lsls	r3, r3, #20
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d1bb      	bne.n	8008bd0 <_strtod_l+0xa10>
 8008c58:	4630      	mov	r0, r6
 8008c5a:	4639      	mov	r1, r7
 8008c5c:	f7f8 f834 	bl	8000cc8 <__aeabi_d2lz>
 8008c60:	f7f7 fca4 	bl	80005ac <__aeabi_l2d>
 8008c64:	4602      	mov	r2, r0
 8008c66:	460b      	mov	r3, r1
 8008c68:	4630      	mov	r0, r6
 8008c6a:	4639      	mov	r1, r7
 8008c6c:	f7f7 fb14 	bl	8000298 <__aeabi_dsub>
 8008c70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c76:	ea43 0308 	orr.w	r3, r3, r8
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	460f      	mov	r7, r1
 8008c80:	d054      	beq.n	8008d2c <_strtod_l+0xb6c>
 8008c82:	a339      	add	r3, pc, #228	; (adr r3, 8008d68 <_strtod_l+0xba8>)
 8008c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c88:	f7f7 ff30 	bl	8000aec <__aeabi_dcmplt>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	f47f ace5 	bne.w	800865c <_strtod_l+0x49c>
 8008c92:	a337      	add	r3, pc, #220	; (adr r3, 8008d70 <_strtod_l+0xbb0>)
 8008c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c98:	4630      	mov	r0, r6
 8008c9a:	4639      	mov	r1, r7
 8008c9c:	f7f7 ff44 	bl	8000b28 <__aeabi_dcmpgt>
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d095      	beq.n	8008bd0 <_strtod_l+0xa10>
 8008ca4:	e4da      	b.n	800865c <_strtod_l+0x49c>
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	b333      	cbz	r3, 8008cf8 <_strtod_l+0xb38>
 8008caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008cac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008cb0:	d822      	bhi.n	8008cf8 <_strtod_l+0xb38>
 8008cb2:	a331      	add	r3, pc, #196	; (adr r3, 8008d78 <_strtod_l+0xbb8>)
 8008cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cb8:	4630      	mov	r0, r6
 8008cba:	4639      	mov	r1, r7
 8008cbc:	f7f7 ff20 	bl	8000b00 <__aeabi_dcmple>
 8008cc0:	b1a0      	cbz	r0, 8008cec <_strtod_l+0xb2c>
 8008cc2:	4639      	mov	r1, r7
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	f7f7 ff77 	bl	8000bb8 <__aeabi_d2uiz>
 8008cca:	2801      	cmp	r0, #1
 8008ccc:	bf38      	it	cc
 8008cce:	2001      	movcc	r0, #1
 8008cd0:	f7f7 fc20 	bl	8000514 <__aeabi_ui2d>
 8008cd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	460f      	mov	r7, r1
 8008cda:	bb23      	cbnz	r3, 8008d26 <_strtod_l+0xb66>
 8008cdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008ce0:	9010      	str	r0, [sp, #64]	; 0x40
 8008ce2:	9311      	str	r3, [sp, #68]	; 0x44
 8008ce4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ce8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8008cec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008cee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cf0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008cf4:	1a9b      	subs	r3, r3, r2
 8008cf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008cf8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008cfc:	eeb0 0a48 	vmov.f32	s0, s16
 8008d00:	eef0 0a68 	vmov.f32	s1, s17
 8008d04:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8008d08:	f7ff f8fc 	bl	8007f04 <__ulp>
 8008d0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8008d10:	ec53 2b10 	vmov	r2, r3, d0
 8008d14:	f7f7 fc78 	bl	8000608 <__aeabi_dmul>
 8008d18:	ec53 2b18 	vmov	r2, r3, d8
 8008d1c:	f7f7 fabe 	bl	800029c <__adddf3>
 8008d20:	4680      	mov	r8, r0
 8008d22:	4689      	mov	r9, r1
 8008d24:	e78d      	b.n	8008c42 <_strtod_l+0xa82>
 8008d26:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8008d2a:	e7db      	b.n	8008ce4 <_strtod_l+0xb24>
 8008d2c:	a314      	add	r3, pc, #80	; (adr r3, 8008d80 <_strtod_l+0xbc0>)
 8008d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d32:	f7f7 fedb 	bl	8000aec <__aeabi_dcmplt>
 8008d36:	e7b3      	b.n	8008ca0 <_strtod_l+0xae0>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8008d3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008d3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d40:	6013      	str	r3, [r2, #0]
 8008d42:	f7ff ba7c 	b.w	800823e <_strtod_l+0x7e>
 8008d46:	2a65      	cmp	r2, #101	; 0x65
 8008d48:	f43f ab75 	beq.w	8008436 <_strtod_l+0x276>
 8008d4c:	2a45      	cmp	r2, #69	; 0x45
 8008d4e:	f43f ab72 	beq.w	8008436 <_strtod_l+0x276>
 8008d52:	2301      	movs	r3, #1
 8008d54:	f7ff bbaa 	b.w	80084ac <_strtod_l+0x2ec>
 8008d58:	00000000 	.word	0x00000000
 8008d5c:	bff00000 	.word	0xbff00000
 8008d60:	00000000 	.word	0x00000000
 8008d64:	3ff00000 	.word	0x3ff00000
 8008d68:	94a03595 	.word	0x94a03595
 8008d6c:	3fdfffff 	.word	0x3fdfffff
 8008d70:	35afe535 	.word	0x35afe535
 8008d74:	3fe00000 	.word	0x3fe00000
 8008d78:	ffc00000 	.word	0xffc00000
 8008d7c:	41dfffff 	.word	0x41dfffff
 8008d80:	94a03595 	.word	0x94a03595
 8008d84:	3fcfffff 	.word	0x3fcfffff
 8008d88:	3ff00000 	.word	0x3ff00000
 8008d8c:	3fe00000 	.word	0x3fe00000
 8008d90:	7ff00000 	.word	0x7ff00000
 8008d94:	7fe00000 	.word	0x7fe00000
 8008d98:	7c9fffff 	.word	0x7c9fffff
 8008d9c:	7fefffff 	.word	0x7fefffff

08008da0 <_strtod_r>:
 8008da0:	4b01      	ldr	r3, [pc, #4]	; (8008da8 <_strtod_r+0x8>)
 8008da2:	f7ff ba0d 	b.w	80081c0 <_strtod_l>
 8008da6:	bf00      	nop
 8008da8:	2000006c 	.word	0x2000006c

08008dac <_strtol_l.constprop.0>:
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008db2:	d001      	beq.n	8008db8 <_strtol_l.constprop.0+0xc>
 8008db4:	2b24      	cmp	r3, #36	; 0x24
 8008db6:	d906      	bls.n	8008dc6 <_strtol_l.constprop.0+0x1a>
 8008db8:	f7fd fd8a 	bl	80068d0 <__errno>
 8008dbc:	2316      	movs	r3, #22
 8008dbe:	6003      	str	r3, [r0, #0]
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008eac <_strtol_l.constprop.0+0x100>
 8008dca:	460d      	mov	r5, r1
 8008dcc:	462e      	mov	r6, r5
 8008dce:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dd2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8008dd6:	f017 0708 	ands.w	r7, r7, #8
 8008dda:	d1f7      	bne.n	8008dcc <_strtol_l.constprop.0+0x20>
 8008ddc:	2c2d      	cmp	r4, #45	; 0x2d
 8008dde:	d132      	bne.n	8008e46 <_strtol_l.constprop.0+0x9a>
 8008de0:	782c      	ldrb	r4, [r5, #0]
 8008de2:	2701      	movs	r7, #1
 8008de4:	1cb5      	adds	r5, r6, #2
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d05b      	beq.n	8008ea2 <_strtol_l.constprop.0+0xf6>
 8008dea:	2b10      	cmp	r3, #16
 8008dec:	d109      	bne.n	8008e02 <_strtol_l.constprop.0+0x56>
 8008dee:	2c30      	cmp	r4, #48	; 0x30
 8008df0:	d107      	bne.n	8008e02 <_strtol_l.constprop.0+0x56>
 8008df2:	782c      	ldrb	r4, [r5, #0]
 8008df4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008df8:	2c58      	cmp	r4, #88	; 0x58
 8008dfa:	d14d      	bne.n	8008e98 <_strtol_l.constprop.0+0xec>
 8008dfc:	786c      	ldrb	r4, [r5, #1]
 8008dfe:	2310      	movs	r3, #16
 8008e00:	3502      	adds	r5, #2
 8008e02:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008e06:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e0a:	f04f 0e00 	mov.w	lr, #0
 8008e0e:	fbb8 f9f3 	udiv	r9, r8, r3
 8008e12:	4676      	mov	r6, lr
 8008e14:	fb03 8a19 	mls	sl, r3, r9, r8
 8008e18:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008e1c:	f1bc 0f09 	cmp.w	ip, #9
 8008e20:	d816      	bhi.n	8008e50 <_strtol_l.constprop.0+0xa4>
 8008e22:	4664      	mov	r4, ip
 8008e24:	42a3      	cmp	r3, r4
 8008e26:	dd24      	ble.n	8008e72 <_strtol_l.constprop.0+0xc6>
 8008e28:	f1be 3fff 	cmp.w	lr, #4294967295
 8008e2c:	d008      	beq.n	8008e40 <_strtol_l.constprop.0+0x94>
 8008e2e:	45b1      	cmp	r9, r6
 8008e30:	d31c      	bcc.n	8008e6c <_strtol_l.constprop.0+0xc0>
 8008e32:	d101      	bne.n	8008e38 <_strtol_l.constprop.0+0x8c>
 8008e34:	45a2      	cmp	sl, r4
 8008e36:	db19      	blt.n	8008e6c <_strtol_l.constprop.0+0xc0>
 8008e38:	fb06 4603 	mla	r6, r6, r3, r4
 8008e3c:	f04f 0e01 	mov.w	lr, #1
 8008e40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e44:	e7e8      	b.n	8008e18 <_strtol_l.constprop.0+0x6c>
 8008e46:	2c2b      	cmp	r4, #43	; 0x2b
 8008e48:	bf04      	itt	eq
 8008e4a:	782c      	ldrbeq	r4, [r5, #0]
 8008e4c:	1cb5      	addeq	r5, r6, #2
 8008e4e:	e7ca      	b.n	8008de6 <_strtol_l.constprop.0+0x3a>
 8008e50:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008e54:	f1bc 0f19 	cmp.w	ip, #25
 8008e58:	d801      	bhi.n	8008e5e <_strtol_l.constprop.0+0xb2>
 8008e5a:	3c37      	subs	r4, #55	; 0x37
 8008e5c:	e7e2      	b.n	8008e24 <_strtol_l.constprop.0+0x78>
 8008e5e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008e62:	f1bc 0f19 	cmp.w	ip, #25
 8008e66:	d804      	bhi.n	8008e72 <_strtol_l.constprop.0+0xc6>
 8008e68:	3c57      	subs	r4, #87	; 0x57
 8008e6a:	e7db      	b.n	8008e24 <_strtol_l.constprop.0+0x78>
 8008e6c:	f04f 3eff 	mov.w	lr, #4294967295
 8008e70:	e7e6      	b.n	8008e40 <_strtol_l.constprop.0+0x94>
 8008e72:	f1be 3fff 	cmp.w	lr, #4294967295
 8008e76:	d105      	bne.n	8008e84 <_strtol_l.constprop.0+0xd8>
 8008e78:	2322      	movs	r3, #34	; 0x22
 8008e7a:	6003      	str	r3, [r0, #0]
 8008e7c:	4646      	mov	r6, r8
 8008e7e:	b942      	cbnz	r2, 8008e92 <_strtol_l.constprop.0+0xe6>
 8008e80:	4630      	mov	r0, r6
 8008e82:	e79e      	b.n	8008dc2 <_strtol_l.constprop.0+0x16>
 8008e84:	b107      	cbz	r7, 8008e88 <_strtol_l.constprop.0+0xdc>
 8008e86:	4276      	negs	r6, r6
 8008e88:	2a00      	cmp	r2, #0
 8008e8a:	d0f9      	beq.n	8008e80 <_strtol_l.constprop.0+0xd4>
 8008e8c:	f1be 0f00 	cmp.w	lr, #0
 8008e90:	d000      	beq.n	8008e94 <_strtol_l.constprop.0+0xe8>
 8008e92:	1e69      	subs	r1, r5, #1
 8008e94:	6011      	str	r1, [r2, #0]
 8008e96:	e7f3      	b.n	8008e80 <_strtol_l.constprop.0+0xd4>
 8008e98:	2430      	movs	r4, #48	; 0x30
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1b1      	bne.n	8008e02 <_strtol_l.constprop.0+0x56>
 8008e9e:	2308      	movs	r3, #8
 8008ea0:	e7af      	b.n	8008e02 <_strtol_l.constprop.0+0x56>
 8008ea2:	2c30      	cmp	r4, #48	; 0x30
 8008ea4:	d0a5      	beq.n	8008df2 <_strtol_l.constprop.0+0x46>
 8008ea6:	230a      	movs	r3, #10
 8008ea8:	e7ab      	b.n	8008e02 <_strtol_l.constprop.0+0x56>
 8008eaa:	bf00      	nop
 8008eac:	0800a361 	.word	0x0800a361

08008eb0 <_strtol_r>:
 8008eb0:	f7ff bf7c 	b.w	8008dac <_strtol_l.constprop.0>

08008eb4 <__ssputs_r>:
 8008eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eb8:	688e      	ldr	r6, [r1, #8]
 8008eba:	461f      	mov	r7, r3
 8008ebc:	42be      	cmp	r6, r7
 8008ebe:	680b      	ldr	r3, [r1, #0]
 8008ec0:	4682      	mov	sl, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	4690      	mov	r8, r2
 8008ec6:	d82c      	bhi.n	8008f22 <__ssputs_r+0x6e>
 8008ec8:	898a      	ldrh	r2, [r1, #12]
 8008eca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ece:	d026      	beq.n	8008f1e <__ssputs_r+0x6a>
 8008ed0:	6965      	ldr	r5, [r4, #20]
 8008ed2:	6909      	ldr	r1, [r1, #16]
 8008ed4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ed8:	eba3 0901 	sub.w	r9, r3, r1
 8008edc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ee0:	1c7b      	adds	r3, r7, #1
 8008ee2:	444b      	add	r3, r9
 8008ee4:	106d      	asrs	r5, r5, #1
 8008ee6:	429d      	cmp	r5, r3
 8008ee8:	bf38      	it	cc
 8008eea:	461d      	movcc	r5, r3
 8008eec:	0553      	lsls	r3, r2, #21
 8008eee:	d527      	bpl.n	8008f40 <__ssputs_r+0x8c>
 8008ef0:	4629      	mov	r1, r5
 8008ef2:	f7fe fc0f 	bl	8007714 <_malloc_r>
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	b360      	cbz	r0, 8008f54 <__ssputs_r+0xa0>
 8008efa:	6921      	ldr	r1, [r4, #16]
 8008efc:	464a      	mov	r2, r9
 8008efe:	f000 fa1b 	bl	8009338 <memcpy>
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f0c:	81a3      	strh	r3, [r4, #12]
 8008f0e:	6126      	str	r6, [r4, #16]
 8008f10:	6165      	str	r5, [r4, #20]
 8008f12:	444e      	add	r6, r9
 8008f14:	eba5 0509 	sub.w	r5, r5, r9
 8008f18:	6026      	str	r6, [r4, #0]
 8008f1a:	60a5      	str	r5, [r4, #8]
 8008f1c:	463e      	mov	r6, r7
 8008f1e:	42be      	cmp	r6, r7
 8008f20:	d900      	bls.n	8008f24 <__ssputs_r+0x70>
 8008f22:	463e      	mov	r6, r7
 8008f24:	6820      	ldr	r0, [r4, #0]
 8008f26:	4632      	mov	r2, r6
 8008f28:	4641      	mov	r1, r8
 8008f2a:	f000 f9c9 	bl	80092c0 <memmove>
 8008f2e:	68a3      	ldr	r3, [r4, #8]
 8008f30:	1b9b      	subs	r3, r3, r6
 8008f32:	60a3      	str	r3, [r4, #8]
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	4433      	add	r3, r6
 8008f38:	6023      	str	r3, [r4, #0]
 8008f3a:	2000      	movs	r0, #0
 8008f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f40:	462a      	mov	r2, r5
 8008f42:	f000 fdae 	bl	8009aa2 <_realloc_r>
 8008f46:	4606      	mov	r6, r0
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1e0      	bne.n	8008f0e <__ssputs_r+0x5a>
 8008f4c:	6921      	ldr	r1, [r4, #16]
 8008f4e:	4650      	mov	r0, sl
 8008f50:	f7fe fb6c 	bl	800762c <_free_r>
 8008f54:	230c      	movs	r3, #12
 8008f56:	f8ca 3000 	str.w	r3, [sl]
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f60:	81a3      	strh	r3, [r4, #12]
 8008f62:	f04f 30ff 	mov.w	r0, #4294967295
 8008f66:	e7e9      	b.n	8008f3c <__ssputs_r+0x88>

08008f68 <_svfiprintf_r>:
 8008f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f6c:	4698      	mov	r8, r3
 8008f6e:	898b      	ldrh	r3, [r1, #12]
 8008f70:	061b      	lsls	r3, r3, #24
 8008f72:	b09d      	sub	sp, #116	; 0x74
 8008f74:	4607      	mov	r7, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	4614      	mov	r4, r2
 8008f7a:	d50e      	bpl.n	8008f9a <_svfiprintf_r+0x32>
 8008f7c:	690b      	ldr	r3, [r1, #16]
 8008f7e:	b963      	cbnz	r3, 8008f9a <_svfiprintf_r+0x32>
 8008f80:	2140      	movs	r1, #64	; 0x40
 8008f82:	f7fe fbc7 	bl	8007714 <_malloc_r>
 8008f86:	6028      	str	r0, [r5, #0]
 8008f88:	6128      	str	r0, [r5, #16]
 8008f8a:	b920      	cbnz	r0, 8008f96 <_svfiprintf_r+0x2e>
 8008f8c:	230c      	movs	r3, #12
 8008f8e:	603b      	str	r3, [r7, #0]
 8008f90:	f04f 30ff 	mov.w	r0, #4294967295
 8008f94:	e0d0      	b.n	8009138 <_svfiprintf_r+0x1d0>
 8008f96:	2340      	movs	r3, #64	; 0x40
 8008f98:	616b      	str	r3, [r5, #20]
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f9e:	2320      	movs	r3, #32
 8008fa0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008fa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fa8:	2330      	movs	r3, #48	; 0x30
 8008faa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009150 <_svfiprintf_r+0x1e8>
 8008fae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008fb2:	f04f 0901 	mov.w	r9, #1
 8008fb6:	4623      	mov	r3, r4
 8008fb8:	469a      	mov	sl, r3
 8008fba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fbe:	b10a      	cbz	r2, 8008fc4 <_svfiprintf_r+0x5c>
 8008fc0:	2a25      	cmp	r2, #37	; 0x25
 8008fc2:	d1f9      	bne.n	8008fb8 <_svfiprintf_r+0x50>
 8008fc4:	ebba 0b04 	subs.w	fp, sl, r4
 8008fc8:	d00b      	beq.n	8008fe2 <_svfiprintf_r+0x7a>
 8008fca:	465b      	mov	r3, fp
 8008fcc:	4622      	mov	r2, r4
 8008fce:	4629      	mov	r1, r5
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f7ff ff6f 	bl	8008eb4 <__ssputs_r>
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f000 80a9 	beq.w	800912e <_svfiprintf_r+0x1c6>
 8008fdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fde:	445a      	add	r2, fp
 8008fe0:	9209      	str	r2, [sp, #36]	; 0x24
 8008fe2:	f89a 3000 	ldrb.w	r3, [sl]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	f000 80a1 	beq.w	800912e <_svfiprintf_r+0x1c6>
 8008fec:	2300      	movs	r3, #0
 8008fee:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ff6:	f10a 0a01 	add.w	sl, sl, #1
 8008ffa:	9304      	str	r3, [sp, #16]
 8008ffc:	9307      	str	r3, [sp, #28]
 8008ffe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009002:	931a      	str	r3, [sp, #104]	; 0x68
 8009004:	4654      	mov	r4, sl
 8009006:	2205      	movs	r2, #5
 8009008:	f814 1b01 	ldrb.w	r1, [r4], #1
 800900c:	4850      	ldr	r0, [pc, #320]	; (8009150 <_svfiprintf_r+0x1e8>)
 800900e:	f7f7 f8e7 	bl	80001e0 <memchr>
 8009012:	9a04      	ldr	r2, [sp, #16]
 8009014:	b9d8      	cbnz	r0, 800904e <_svfiprintf_r+0xe6>
 8009016:	06d0      	lsls	r0, r2, #27
 8009018:	bf44      	itt	mi
 800901a:	2320      	movmi	r3, #32
 800901c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009020:	0711      	lsls	r1, r2, #28
 8009022:	bf44      	itt	mi
 8009024:	232b      	movmi	r3, #43	; 0x2b
 8009026:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800902a:	f89a 3000 	ldrb.w	r3, [sl]
 800902e:	2b2a      	cmp	r3, #42	; 0x2a
 8009030:	d015      	beq.n	800905e <_svfiprintf_r+0xf6>
 8009032:	9a07      	ldr	r2, [sp, #28]
 8009034:	4654      	mov	r4, sl
 8009036:	2000      	movs	r0, #0
 8009038:	f04f 0c0a 	mov.w	ip, #10
 800903c:	4621      	mov	r1, r4
 800903e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009042:	3b30      	subs	r3, #48	; 0x30
 8009044:	2b09      	cmp	r3, #9
 8009046:	d94d      	bls.n	80090e4 <_svfiprintf_r+0x17c>
 8009048:	b1b0      	cbz	r0, 8009078 <_svfiprintf_r+0x110>
 800904a:	9207      	str	r2, [sp, #28]
 800904c:	e014      	b.n	8009078 <_svfiprintf_r+0x110>
 800904e:	eba0 0308 	sub.w	r3, r0, r8
 8009052:	fa09 f303 	lsl.w	r3, r9, r3
 8009056:	4313      	orrs	r3, r2
 8009058:	9304      	str	r3, [sp, #16]
 800905a:	46a2      	mov	sl, r4
 800905c:	e7d2      	b.n	8009004 <_svfiprintf_r+0x9c>
 800905e:	9b03      	ldr	r3, [sp, #12]
 8009060:	1d19      	adds	r1, r3, #4
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	9103      	str	r1, [sp, #12]
 8009066:	2b00      	cmp	r3, #0
 8009068:	bfbb      	ittet	lt
 800906a:	425b      	neglt	r3, r3
 800906c:	f042 0202 	orrlt.w	r2, r2, #2
 8009070:	9307      	strge	r3, [sp, #28]
 8009072:	9307      	strlt	r3, [sp, #28]
 8009074:	bfb8      	it	lt
 8009076:	9204      	strlt	r2, [sp, #16]
 8009078:	7823      	ldrb	r3, [r4, #0]
 800907a:	2b2e      	cmp	r3, #46	; 0x2e
 800907c:	d10c      	bne.n	8009098 <_svfiprintf_r+0x130>
 800907e:	7863      	ldrb	r3, [r4, #1]
 8009080:	2b2a      	cmp	r3, #42	; 0x2a
 8009082:	d134      	bne.n	80090ee <_svfiprintf_r+0x186>
 8009084:	9b03      	ldr	r3, [sp, #12]
 8009086:	1d1a      	adds	r2, r3, #4
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	9203      	str	r2, [sp, #12]
 800908c:	2b00      	cmp	r3, #0
 800908e:	bfb8      	it	lt
 8009090:	f04f 33ff 	movlt.w	r3, #4294967295
 8009094:	3402      	adds	r4, #2
 8009096:	9305      	str	r3, [sp, #20]
 8009098:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009160 <_svfiprintf_r+0x1f8>
 800909c:	7821      	ldrb	r1, [r4, #0]
 800909e:	2203      	movs	r2, #3
 80090a0:	4650      	mov	r0, sl
 80090a2:	f7f7 f89d 	bl	80001e0 <memchr>
 80090a6:	b138      	cbz	r0, 80090b8 <_svfiprintf_r+0x150>
 80090a8:	9b04      	ldr	r3, [sp, #16]
 80090aa:	eba0 000a 	sub.w	r0, r0, sl
 80090ae:	2240      	movs	r2, #64	; 0x40
 80090b0:	4082      	lsls	r2, r0
 80090b2:	4313      	orrs	r3, r2
 80090b4:	3401      	adds	r4, #1
 80090b6:	9304      	str	r3, [sp, #16]
 80090b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090bc:	4825      	ldr	r0, [pc, #148]	; (8009154 <_svfiprintf_r+0x1ec>)
 80090be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80090c2:	2206      	movs	r2, #6
 80090c4:	f7f7 f88c 	bl	80001e0 <memchr>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	d038      	beq.n	800913e <_svfiprintf_r+0x1d6>
 80090cc:	4b22      	ldr	r3, [pc, #136]	; (8009158 <_svfiprintf_r+0x1f0>)
 80090ce:	bb1b      	cbnz	r3, 8009118 <_svfiprintf_r+0x1b0>
 80090d0:	9b03      	ldr	r3, [sp, #12]
 80090d2:	3307      	adds	r3, #7
 80090d4:	f023 0307 	bic.w	r3, r3, #7
 80090d8:	3308      	adds	r3, #8
 80090da:	9303      	str	r3, [sp, #12]
 80090dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090de:	4433      	add	r3, r6
 80090e0:	9309      	str	r3, [sp, #36]	; 0x24
 80090e2:	e768      	b.n	8008fb6 <_svfiprintf_r+0x4e>
 80090e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80090e8:	460c      	mov	r4, r1
 80090ea:	2001      	movs	r0, #1
 80090ec:	e7a6      	b.n	800903c <_svfiprintf_r+0xd4>
 80090ee:	2300      	movs	r3, #0
 80090f0:	3401      	adds	r4, #1
 80090f2:	9305      	str	r3, [sp, #20]
 80090f4:	4619      	mov	r1, r3
 80090f6:	f04f 0c0a 	mov.w	ip, #10
 80090fa:	4620      	mov	r0, r4
 80090fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009100:	3a30      	subs	r2, #48	; 0x30
 8009102:	2a09      	cmp	r2, #9
 8009104:	d903      	bls.n	800910e <_svfiprintf_r+0x1a6>
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0c6      	beq.n	8009098 <_svfiprintf_r+0x130>
 800910a:	9105      	str	r1, [sp, #20]
 800910c:	e7c4      	b.n	8009098 <_svfiprintf_r+0x130>
 800910e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009112:	4604      	mov	r4, r0
 8009114:	2301      	movs	r3, #1
 8009116:	e7f0      	b.n	80090fa <_svfiprintf_r+0x192>
 8009118:	ab03      	add	r3, sp, #12
 800911a:	9300      	str	r3, [sp, #0]
 800911c:	462a      	mov	r2, r5
 800911e:	4b0f      	ldr	r3, [pc, #60]	; (800915c <_svfiprintf_r+0x1f4>)
 8009120:	a904      	add	r1, sp, #16
 8009122:	4638      	mov	r0, r7
 8009124:	f7fc fc86 	bl	8005a34 <_printf_float>
 8009128:	1c42      	adds	r2, r0, #1
 800912a:	4606      	mov	r6, r0
 800912c:	d1d6      	bne.n	80090dc <_svfiprintf_r+0x174>
 800912e:	89ab      	ldrh	r3, [r5, #12]
 8009130:	065b      	lsls	r3, r3, #25
 8009132:	f53f af2d 	bmi.w	8008f90 <_svfiprintf_r+0x28>
 8009136:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009138:	b01d      	add	sp, #116	; 0x74
 800913a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913e:	ab03      	add	r3, sp, #12
 8009140:	9300      	str	r3, [sp, #0]
 8009142:	462a      	mov	r2, r5
 8009144:	4b05      	ldr	r3, [pc, #20]	; (800915c <_svfiprintf_r+0x1f4>)
 8009146:	a904      	add	r1, sp, #16
 8009148:	4638      	mov	r0, r7
 800914a:	f7fc ff17 	bl	8005f7c <_printf_i>
 800914e:	e7eb      	b.n	8009128 <_svfiprintf_r+0x1c0>
 8009150:	0800a461 	.word	0x0800a461
 8009154:	0800a46b 	.word	0x0800a46b
 8009158:	08005a35 	.word	0x08005a35
 800915c:	08008eb5 	.word	0x08008eb5
 8009160:	0800a467 	.word	0x0800a467

08009164 <__sflush_r>:
 8009164:	898a      	ldrh	r2, [r1, #12]
 8009166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916a:	4605      	mov	r5, r0
 800916c:	0710      	lsls	r0, r2, #28
 800916e:	460c      	mov	r4, r1
 8009170:	d458      	bmi.n	8009224 <__sflush_r+0xc0>
 8009172:	684b      	ldr	r3, [r1, #4]
 8009174:	2b00      	cmp	r3, #0
 8009176:	dc05      	bgt.n	8009184 <__sflush_r+0x20>
 8009178:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800917a:	2b00      	cmp	r3, #0
 800917c:	dc02      	bgt.n	8009184 <__sflush_r+0x20>
 800917e:	2000      	movs	r0, #0
 8009180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009184:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009186:	2e00      	cmp	r6, #0
 8009188:	d0f9      	beq.n	800917e <__sflush_r+0x1a>
 800918a:	2300      	movs	r3, #0
 800918c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009190:	682f      	ldr	r7, [r5, #0]
 8009192:	6a21      	ldr	r1, [r4, #32]
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	d032      	beq.n	80091fe <__sflush_r+0x9a>
 8009198:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800919a:	89a3      	ldrh	r3, [r4, #12]
 800919c:	075a      	lsls	r2, r3, #29
 800919e:	d505      	bpl.n	80091ac <__sflush_r+0x48>
 80091a0:	6863      	ldr	r3, [r4, #4]
 80091a2:	1ac0      	subs	r0, r0, r3
 80091a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091a6:	b10b      	cbz	r3, 80091ac <__sflush_r+0x48>
 80091a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80091aa:	1ac0      	subs	r0, r0, r3
 80091ac:	2300      	movs	r3, #0
 80091ae:	4602      	mov	r2, r0
 80091b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091b2:	6a21      	ldr	r1, [r4, #32]
 80091b4:	4628      	mov	r0, r5
 80091b6:	47b0      	blx	r6
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	89a3      	ldrh	r3, [r4, #12]
 80091bc:	d106      	bne.n	80091cc <__sflush_r+0x68>
 80091be:	6829      	ldr	r1, [r5, #0]
 80091c0:	291d      	cmp	r1, #29
 80091c2:	d82b      	bhi.n	800921c <__sflush_r+0xb8>
 80091c4:	4a29      	ldr	r2, [pc, #164]	; (800926c <__sflush_r+0x108>)
 80091c6:	410a      	asrs	r2, r1
 80091c8:	07d6      	lsls	r6, r2, #31
 80091ca:	d427      	bmi.n	800921c <__sflush_r+0xb8>
 80091cc:	2200      	movs	r2, #0
 80091ce:	6062      	str	r2, [r4, #4]
 80091d0:	04d9      	lsls	r1, r3, #19
 80091d2:	6922      	ldr	r2, [r4, #16]
 80091d4:	6022      	str	r2, [r4, #0]
 80091d6:	d504      	bpl.n	80091e2 <__sflush_r+0x7e>
 80091d8:	1c42      	adds	r2, r0, #1
 80091da:	d101      	bne.n	80091e0 <__sflush_r+0x7c>
 80091dc:	682b      	ldr	r3, [r5, #0]
 80091de:	b903      	cbnz	r3, 80091e2 <__sflush_r+0x7e>
 80091e0:	6560      	str	r0, [r4, #84]	; 0x54
 80091e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091e4:	602f      	str	r7, [r5, #0]
 80091e6:	2900      	cmp	r1, #0
 80091e8:	d0c9      	beq.n	800917e <__sflush_r+0x1a>
 80091ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091ee:	4299      	cmp	r1, r3
 80091f0:	d002      	beq.n	80091f8 <__sflush_r+0x94>
 80091f2:	4628      	mov	r0, r5
 80091f4:	f7fe fa1a 	bl	800762c <_free_r>
 80091f8:	2000      	movs	r0, #0
 80091fa:	6360      	str	r0, [r4, #52]	; 0x34
 80091fc:	e7c0      	b.n	8009180 <__sflush_r+0x1c>
 80091fe:	2301      	movs	r3, #1
 8009200:	4628      	mov	r0, r5
 8009202:	47b0      	blx	r6
 8009204:	1c41      	adds	r1, r0, #1
 8009206:	d1c8      	bne.n	800919a <__sflush_r+0x36>
 8009208:	682b      	ldr	r3, [r5, #0]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d0c5      	beq.n	800919a <__sflush_r+0x36>
 800920e:	2b1d      	cmp	r3, #29
 8009210:	d001      	beq.n	8009216 <__sflush_r+0xb2>
 8009212:	2b16      	cmp	r3, #22
 8009214:	d101      	bne.n	800921a <__sflush_r+0xb6>
 8009216:	602f      	str	r7, [r5, #0]
 8009218:	e7b1      	b.n	800917e <__sflush_r+0x1a>
 800921a:	89a3      	ldrh	r3, [r4, #12]
 800921c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009220:	81a3      	strh	r3, [r4, #12]
 8009222:	e7ad      	b.n	8009180 <__sflush_r+0x1c>
 8009224:	690f      	ldr	r7, [r1, #16]
 8009226:	2f00      	cmp	r7, #0
 8009228:	d0a9      	beq.n	800917e <__sflush_r+0x1a>
 800922a:	0793      	lsls	r3, r2, #30
 800922c:	680e      	ldr	r6, [r1, #0]
 800922e:	bf08      	it	eq
 8009230:	694b      	ldreq	r3, [r1, #20]
 8009232:	600f      	str	r7, [r1, #0]
 8009234:	bf18      	it	ne
 8009236:	2300      	movne	r3, #0
 8009238:	eba6 0807 	sub.w	r8, r6, r7
 800923c:	608b      	str	r3, [r1, #8]
 800923e:	f1b8 0f00 	cmp.w	r8, #0
 8009242:	dd9c      	ble.n	800917e <__sflush_r+0x1a>
 8009244:	6a21      	ldr	r1, [r4, #32]
 8009246:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009248:	4643      	mov	r3, r8
 800924a:	463a      	mov	r2, r7
 800924c:	4628      	mov	r0, r5
 800924e:	47b0      	blx	r6
 8009250:	2800      	cmp	r0, #0
 8009252:	dc06      	bgt.n	8009262 <__sflush_r+0xfe>
 8009254:	89a3      	ldrh	r3, [r4, #12]
 8009256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800925a:	81a3      	strh	r3, [r4, #12]
 800925c:	f04f 30ff 	mov.w	r0, #4294967295
 8009260:	e78e      	b.n	8009180 <__sflush_r+0x1c>
 8009262:	4407      	add	r7, r0
 8009264:	eba8 0800 	sub.w	r8, r8, r0
 8009268:	e7e9      	b.n	800923e <__sflush_r+0xda>
 800926a:	bf00      	nop
 800926c:	dfbffffe 	.word	0xdfbffffe

08009270 <_fflush_r>:
 8009270:	b538      	push	{r3, r4, r5, lr}
 8009272:	690b      	ldr	r3, [r1, #16]
 8009274:	4605      	mov	r5, r0
 8009276:	460c      	mov	r4, r1
 8009278:	b913      	cbnz	r3, 8009280 <_fflush_r+0x10>
 800927a:	2500      	movs	r5, #0
 800927c:	4628      	mov	r0, r5
 800927e:	bd38      	pop	{r3, r4, r5, pc}
 8009280:	b118      	cbz	r0, 800928a <_fflush_r+0x1a>
 8009282:	6a03      	ldr	r3, [r0, #32]
 8009284:	b90b      	cbnz	r3, 800928a <_fflush_r+0x1a>
 8009286:	f7fd fa37 	bl	80066f8 <__sinit>
 800928a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d0f3      	beq.n	800927a <_fflush_r+0xa>
 8009292:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009294:	07d0      	lsls	r0, r2, #31
 8009296:	d404      	bmi.n	80092a2 <_fflush_r+0x32>
 8009298:	0599      	lsls	r1, r3, #22
 800929a:	d402      	bmi.n	80092a2 <_fflush_r+0x32>
 800929c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800929e:	f7fd fb42 	bl	8006926 <__retarget_lock_acquire_recursive>
 80092a2:	4628      	mov	r0, r5
 80092a4:	4621      	mov	r1, r4
 80092a6:	f7ff ff5d 	bl	8009164 <__sflush_r>
 80092aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092ac:	07da      	lsls	r2, r3, #31
 80092ae:	4605      	mov	r5, r0
 80092b0:	d4e4      	bmi.n	800927c <_fflush_r+0xc>
 80092b2:	89a3      	ldrh	r3, [r4, #12]
 80092b4:	059b      	lsls	r3, r3, #22
 80092b6:	d4e1      	bmi.n	800927c <_fflush_r+0xc>
 80092b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092ba:	f7fd fb35 	bl	8006928 <__retarget_lock_release_recursive>
 80092be:	e7dd      	b.n	800927c <_fflush_r+0xc>

080092c0 <memmove>:
 80092c0:	4288      	cmp	r0, r1
 80092c2:	b510      	push	{r4, lr}
 80092c4:	eb01 0402 	add.w	r4, r1, r2
 80092c8:	d902      	bls.n	80092d0 <memmove+0x10>
 80092ca:	4284      	cmp	r4, r0
 80092cc:	4623      	mov	r3, r4
 80092ce:	d807      	bhi.n	80092e0 <memmove+0x20>
 80092d0:	1e43      	subs	r3, r0, #1
 80092d2:	42a1      	cmp	r1, r4
 80092d4:	d008      	beq.n	80092e8 <memmove+0x28>
 80092d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092de:	e7f8      	b.n	80092d2 <memmove+0x12>
 80092e0:	4402      	add	r2, r0
 80092e2:	4601      	mov	r1, r0
 80092e4:	428a      	cmp	r2, r1
 80092e6:	d100      	bne.n	80092ea <memmove+0x2a>
 80092e8:	bd10      	pop	{r4, pc}
 80092ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80092f2:	e7f7      	b.n	80092e4 <memmove+0x24>

080092f4 <strncmp>:
 80092f4:	b510      	push	{r4, lr}
 80092f6:	b16a      	cbz	r2, 8009314 <strncmp+0x20>
 80092f8:	3901      	subs	r1, #1
 80092fa:	1884      	adds	r4, r0, r2
 80092fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009300:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009304:	429a      	cmp	r2, r3
 8009306:	d103      	bne.n	8009310 <strncmp+0x1c>
 8009308:	42a0      	cmp	r0, r4
 800930a:	d001      	beq.n	8009310 <strncmp+0x1c>
 800930c:	2a00      	cmp	r2, #0
 800930e:	d1f5      	bne.n	80092fc <strncmp+0x8>
 8009310:	1ad0      	subs	r0, r2, r3
 8009312:	bd10      	pop	{r4, pc}
 8009314:	4610      	mov	r0, r2
 8009316:	e7fc      	b.n	8009312 <strncmp+0x1e>

08009318 <_sbrk_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	4d06      	ldr	r5, [pc, #24]	; (8009334 <_sbrk_r+0x1c>)
 800931c:	2300      	movs	r3, #0
 800931e:	4604      	mov	r4, r0
 8009320:	4608      	mov	r0, r1
 8009322:	602b      	str	r3, [r5, #0]
 8009324:	f7f8 fcdc 	bl	8001ce0 <_sbrk>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_sbrk_r+0x1a>
 800932c:	682b      	ldr	r3, [r5, #0]
 800932e:	b103      	cbz	r3, 8009332 <_sbrk_r+0x1a>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	20000564 	.word	0x20000564

08009338 <memcpy>:
 8009338:	440a      	add	r2, r1
 800933a:	4291      	cmp	r1, r2
 800933c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009340:	d100      	bne.n	8009344 <memcpy+0xc>
 8009342:	4770      	bx	lr
 8009344:	b510      	push	{r4, lr}
 8009346:	f811 4b01 	ldrb.w	r4, [r1], #1
 800934a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800934e:	4291      	cmp	r1, r2
 8009350:	d1f9      	bne.n	8009346 <memcpy+0xe>
 8009352:	bd10      	pop	{r4, pc}
 8009354:	0000      	movs	r0, r0
	...

08009358 <nan>:
 8009358:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009360 <nan+0x8>
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	00000000 	.word	0x00000000
 8009364:	7ff80000 	.word	0x7ff80000

08009368 <__assert_func>:
 8009368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800936a:	4614      	mov	r4, r2
 800936c:	461a      	mov	r2, r3
 800936e:	4b09      	ldr	r3, [pc, #36]	; (8009394 <__assert_func+0x2c>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4605      	mov	r5, r0
 8009374:	68d8      	ldr	r0, [r3, #12]
 8009376:	b14c      	cbz	r4, 800938c <__assert_func+0x24>
 8009378:	4b07      	ldr	r3, [pc, #28]	; (8009398 <__assert_func+0x30>)
 800937a:	9100      	str	r1, [sp, #0]
 800937c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009380:	4906      	ldr	r1, [pc, #24]	; (800939c <__assert_func+0x34>)
 8009382:	462b      	mov	r3, r5
 8009384:	f000 fbca 	bl	8009b1c <fiprintf>
 8009388:	f000 fbda 	bl	8009b40 <abort>
 800938c:	4b04      	ldr	r3, [pc, #16]	; (80093a0 <__assert_func+0x38>)
 800938e:	461c      	mov	r4, r3
 8009390:	e7f3      	b.n	800937a <__assert_func+0x12>
 8009392:	bf00      	nop
 8009394:	20000068 	.word	0x20000068
 8009398:	0800a47a 	.word	0x0800a47a
 800939c:	0800a487 	.word	0x0800a487
 80093a0:	0800a4b5 	.word	0x0800a4b5

080093a4 <_calloc_r>:
 80093a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093a6:	fba1 2402 	umull	r2, r4, r1, r2
 80093aa:	b94c      	cbnz	r4, 80093c0 <_calloc_r+0x1c>
 80093ac:	4611      	mov	r1, r2
 80093ae:	9201      	str	r2, [sp, #4]
 80093b0:	f7fe f9b0 	bl	8007714 <_malloc_r>
 80093b4:	9a01      	ldr	r2, [sp, #4]
 80093b6:	4605      	mov	r5, r0
 80093b8:	b930      	cbnz	r0, 80093c8 <_calloc_r+0x24>
 80093ba:	4628      	mov	r0, r5
 80093bc:	b003      	add	sp, #12
 80093be:	bd30      	pop	{r4, r5, pc}
 80093c0:	220c      	movs	r2, #12
 80093c2:	6002      	str	r2, [r0, #0]
 80093c4:	2500      	movs	r5, #0
 80093c6:	e7f8      	b.n	80093ba <_calloc_r+0x16>
 80093c8:	4621      	mov	r1, r4
 80093ca:	f7fd fa2e 	bl	800682a <memset>
 80093ce:	e7f4      	b.n	80093ba <_calloc_r+0x16>

080093d0 <rshift>:
 80093d0:	6903      	ldr	r3, [r0, #16]
 80093d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80093d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80093da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80093de:	f100 0414 	add.w	r4, r0, #20
 80093e2:	dd45      	ble.n	8009470 <rshift+0xa0>
 80093e4:	f011 011f 	ands.w	r1, r1, #31
 80093e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80093ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80093f0:	d10c      	bne.n	800940c <rshift+0x3c>
 80093f2:	f100 0710 	add.w	r7, r0, #16
 80093f6:	4629      	mov	r1, r5
 80093f8:	42b1      	cmp	r1, r6
 80093fa:	d334      	bcc.n	8009466 <rshift+0x96>
 80093fc:	1a9b      	subs	r3, r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	1eea      	subs	r2, r5, #3
 8009402:	4296      	cmp	r6, r2
 8009404:	bf38      	it	cc
 8009406:	2300      	movcc	r3, #0
 8009408:	4423      	add	r3, r4
 800940a:	e015      	b.n	8009438 <rshift+0x68>
 800940c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009410:	f1c1 0820 	rsb	r8, r1, #32
 8009414:	40cf      	lsrs	r7, r1
 8009416:	f105 0e04 	add.w	lr, r5, #4
 800941a:	46a1      	mov	r9, r4
 800941c:	4576      	cmp	r6, lr
 800941e:	46f4      	mov	ip, lr
 8009420:	d815      	bhi.n	800944e <rshift+0x7e>
 8009422:	1a9a      	subs	r2, r3, r2
 8009424:	0092      	lsls	r2, r2, #2
 8009426:	3a04      	subs	r2, #4
 8009428:	3501      	adds	r5, #1
 800942a:	42ae      	cmp	r6, r5
 800942c:	bf38      	it	cc
 800942e:	2200      	movcc	r2, #0
 8009430:	18a3      	adds	r3, r4, r2
 8009432:	50a7      	str	r7, [r4, r2]
 8009434:	b107      	cbz	r7, 8009438 <rshift+0x68>
 8009436:	3304      	adds	r3, #4
 8009438:	1b1a      	subs	r2, r3, r4
 800943a:	42a3      	cmp	r3, r4
 800943c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009440:	bf08      	it	eq
 8009442:	2300      	moveq	r3, #0
 8009444:	6102      	str	r2, [r0, #16]
 8009446:	bf08      	it	eq
 8009448:	6143      	streq	r3, [r0, #20]
 800944a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800944e:	f8dc c000 	ldr.w	ip, [ip]
 8009452:	fa0c fc08 	lsl.w	ip, ip, r8
 8009456:	ea4c 0707 	orr.w	r7, ip, r7
 800945a:	f849 7b04 	str.w	r7, [r9], #4
 800945e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009462:	40cf      	lsrs	r7, r1
 8009464:	e7da      	b.n	800941c <rshift+0x4c>
 8009466:	f851 cb04 	ldr.w	ip, [r1], #4
 800946a:	f847 cf04 	str.w	ip, [r7, #4]!
 800946e:	e7c3      	b.n	80093f8 <rshift+0x28>
 8009470:	4623      	mov	r3, r4
 8009472:	e7e1      	b.n	8009438 <rshift+0x68>

08009474 <__hexdig_fun>:
 8009474:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009478:	2b09      	cmp	r3, #9
 800947a:	d802      	bhi.n	8009482 <__hexdig_fun+0xe>
 800947c:	3820      	subs	r0, #32
 800947e:	b2c0      	uxtb	r0, r0
 8009480:	4770      	bx	lr
 8009482:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009486:	2b05      	cmp	r3, #5
 8009488:	d801      	bhi.n	800948e <__hexdig_fun+0x1a>
 800948a:	3847      	subs	r0, #71	; 0x47
 800948c:	e7f7      	b.n	800947e <__hexdig_fun+0xa>
 800948e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009492:	2b05      	cmp	r3, #5
 8009494:	d801      	bhi.n	800949a <__hexdig_fun+0x26>
 8009496:	3827      	subs	r0, #39	; 0x27
 8009498:	e7f1      	b.n	800947e <__hexdig_fun+0xa>
 800949a:	2000      	movs	r0, #0
 800949c:	4770      	bx	lr
	...

080094a0 <__gethex>:
 80094a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a4:	4617      	mov	r7, r2
 80094a6:	680a      	ldr	r2, [r1, #0]
 80094a8:	b085      	sub	sp, #20
 80094aa:	f102 0b02 	add.w	fp, r2, #2
 80094ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80094b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80094b6:	4681      	mov	r9, r0
 80094b8:	468a      	mov	sl, r1
 80094ba:	9302      	str	r3, [sp, #8]
 80094bc:	32fe      	adds	r2, #254	; 0xfe
 80094be:	eb02 030b 	add.w	r3, r2, fp
 80094c2:	46d8      	mov	r8, fp
 80094c4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80094c8:	9301      	str	r3, [sp, #4]
 80094ca:	2830      	cmp	r0, #48	; 0x30
 80094cc:	d0f7      	beq.n	80094be <__gethex+0x1e>
 80094ce:	f7ff ffd1 	bl	8009474 <__hexdig_fun>
 80094d2:	4604      	mov	r4, r0
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d138      	bne.n	800954a <__gethex+0xaa>
 80094d8:	49a7      	ldr	r1, [pc, #668]	; (8009778 <__gethex+0x2d8>)
 80094da:	2201      	movs	r2, #1
 80094dc:	4640      	mov	r0, r8
 80094de:	f7ff ff09 	bl	80092f4 <strncmp>
 80094e2:	4606      	mov	r6, r0
 80094e4:	2800      	cmp	r0, #0
 80094e6:	d169      	bne.n	80095bc <__gethex+0x11c>
 80094e8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80094ec:	465d      	mov	r5, fp
 80094ee:	f7ff ffc1 	bl	8009474 <__hexdig_fun>
 80094f2:	2800      	cmp	r0, #0
 80094f4:	d064      	beq.n	80095c0 <__gethex+0x120>
 80094f6:	465a      	mov	r2, fp
 80094f8:	7810      	ldrb	r0, [r2, #0]
 80094fa:	2830      	cmp	r0, #48	; 0x30
 80094fc:	4690      	mov	r8, r2
 80094fe:	f102 0201 	add.w	r2, r2, #1
 8009502:	d0f9      	beq.n	80094f8 <__gethex+0x58>
 8009504:	f7ff ffb6 	bl	8009474 <__hexdig_fun>
 8009508:	2301      	movs	r3, #1
 800950a:	fab0 f480 	clz	r4, r0
 800950e:	0964      	lsrs	r4, r4, #5
 8009510:	465e      	mov	r6, fp
 8009512:	9301      	str	r3, [sp, #4]
 8009514:	4642      	mov	r2, r8
 8009516:	4615      	mov	r5, r2
 8009518:	3201      	adds	r2, #1
 800951a:	7828      	ldrb	r0, [r5, #0]
 800951c:	f7ff ffaa 	bl	8009474 <__hexdig_fun>
 8009520:	2800      	cmp	r0, #0
 8009522:	d1f8      	bne.n	8009516 <__gethex+0x76>
 8009524:	4994      	ldr	r1, [pc, #592]	; (8009778 <__gethex+0x2d8>)
 8009526:	2201      	movs	r2, #1
 8009528:	4628      	mov	r0, r5
 800952a:	f7ff fee3 	bl	80092f4 <strncmp>
 800952e:	b978      	cbnz	r0, 8009550 <__gethex+0xb0>
 8009530:	b946      	cbnz	r6, 8009544 <__gethex+0xa4>
 8009532:	1c6e      	adds	r6, r5, #1
 8009534:	4632      	mov	r2, r6
 8009536:	4615      	mov	r5, r2
 8009538:	3201      	adds	r2, #1
 800953a:	7828      	ldrb	r0, [r5, #0]
 800953c:	f7ff ff9a 	bl	8009474 <__hexdig_fun>
 8009540:	2800      	cmp	r0, #0
 8009542:	d1f8      	bne.n	8009536 <__gethex+0x96>
 8009544:	1b73      	subs	r3, r6, r5
 8009546:	009e      	lsls	r6, r3, #2
 8009548:	e004      	b.n	8009554 <__gethex+0xb4>
 800954a:	2400      	movs	r4, #0
 800954c:	4626      	mov	r6, r4
 800954e:	e7e1      	b.n	8009514 <__gethex+0x74>
 8009550:	2e00      	cmp	r6, #0
 8009552:	d1f7      	bne.n	8009544 <__gethex+0xa4>
 8009554:	782b      	ldrb	r3, [r5, #0]
 8009556:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800955a:	2b50      	cmp	r3, #80	; 0x50
 800955c:	d13d      	bne.n	80095da <__gethex+0x13a>
 800955e:	786b      	ldrb	r3, [r5, #1]
 8009560:	2b2b      	cmp	r3, #43	; 0x2b
 8009562:	d02f      	beq.n	80095c4 <__gethex+0x124>
 8009564:	2b2d      	cmp	r3, #45	; 0x2d
 8009566:	d031      	beq.n	80095cc <__gethex+0x12c>
 8009568:	1c69      	adds	r1, r5, #1
 800956a:	f04f 0b00 	mov.w	fp, #0
 800956e:	7808      	ldrb	r0, [r1, #0]
 8009570:	f7ff ff80 	bl	8009474 <__hexdig_fun>
 8009574:	1e42      	subs	r2, r0, #1
 8009576:	b2d2      	uxtb	r2, r2
 8009578:	2a18      	cmp	r2, #24
 800957a:	d82e      	bhi.n	80095da <__gethex+0x13a>
 800957c:	f1a0 0210 	sub.w	r2, r0, #16
 8009580:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009584:	f7ff ff76 	bl	8009474 <__hexdig_fun>
 8009588:	f100 3cff 	add.w	ip, r0, #4294967295
 800958c:	fa5f fc8c 	uxtb.w	ip, ip
 8009590:	f1bc 0f18 	cmp.w	ip, #24
 8009594:	d91d      	bls.n	80095d2 <__gethex+0x132>
 8009596:	f1bb 0f00 	cmp.w	fp, #0
 800959a:	d000      	beq.n	800959e <__gethex+0xfe>
 800959c:	4252      	negs	r2, r2
 800959e:	4416      	add	r6, r2
 80095a0:	f8ca 1000 	str.w	r1, [sl]
 80095a4:	b1dc      	cbz	r4, 80095de <__gethex+0x13e>
 80095a6:	9b01      	ldr	r3, [sp, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	bf14      	ite	ne
 80095ac:	f04f 0800 	movne.w	r8, #0
 80095b0:	f04f 0806 	moveq.w	r8, #6
 80095b4:	4640      	mov	r0, r8
 80095b6:	b005      	add	sp, #20
 80095b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095bc:	4645      	mov	r5, r8
 80095be:	4626      	mov	r6, r4
 80095c0:	2401      	movs	r4, #1
 80095c2:	e7c7      	b.n	8009554 <__gethex+0xb4>
 80095c4:	f04f 0b00 	mov.w	fp, #0
 80095c8:	1ca9      	adds	r1, r5, #2
 80095ca:	e7d0      	b.n	800956e <__gethex+0xce>
 80095cc:	f04f 0b01 	mov.w	fp, #1
 80095d0:	e7fa      	b.n	80095c8 <__gethex+0x128>
 80095d2:	230a      	movs	r3, #10
 80095d4:	fb03 0002 	mla	r0, r3, r2, r0
 80095d8:	e7d0      	b.n	800957c <__gethex+0xdc>
 80095da:	4629      	mov	r1, r5
 80095dc:	e7e0      	b.n	80095a0 <__gethex+0x100>
 80095de:	eba5 0308 	sub.w	r3, r5, r8
 80095e2:	3b01      	subs	r3, #1
 80095e4:	4621      	mov	r1, r4
 80095e6:	2b07      	cmp	r3, #7
 80095e8:	dc0a      	bgt.n	8009600 <__gethex+0x160>
 80095ea:	4648      	mov	r0, r9
 80095ec:	f7fe f91e 	bl	800782c <_Balloc>
 80095f0:	4604      	mov	r4, r0
 80095f2:	b940      	cbnz	r0, 8009606 <__gethex+0x166>
 80095f4:	4b61      	ldr	r3, [pc, #388]	; (800977c <__gethex+0x2dc>)
 80095f6:	4602      	mov	r2, r0
 80095f8:	21e4      	movs	r1, #228	; 0xe4
 80095fa:	4861      	ldr	r0, [pc, #388]	; (8009780 <__gethex+0x2e0>)
 80095fc:	f7ff feb4 	bl	8009368 <__assert_func>
 8009600:	3101      	adds	r1, #1
 8009602:	105b      	asrs	r3, r3, #1
 8009604:	e7ef      	b.n	80095e6 <__gethex+0x146>
 8009606:	f100 0a14 	add.w	sl, r0, #20
 800960a:	2300      	movs	r3, #0
 800960c:	495a      	ldr	r1, [pc, #360]	; (8009778 <__gethex+0x2d8>)
 800960e:	f8cd a004 	str.w	sl, [sp, #4]
 8009612:	469b      	mov	fp, r3
 8009614:	45a8      	cmp	r8, r5
 8009616:	d342      	bcc.n	800969e <__gethex+0x1fe>
 8009618:	9801      	ldr	r0, [sp, #4]
 800961a:	f840 bb04 	str.w	fp, [r0], #4
 800961e:	eba0 000a 	sub.w	r0, r0, sl
 8009622:	1080      	asrs	r0, r0, #2
 8009624:	6120      	str	r0, [r4, #16]
 8009626:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800962a:	4658      	mov	r0, fp
 800962c:	f7fe f9f0 	bl	8007a10 <__hi0bits>
 8009630:	683d      	ldr	r5, [r7, #0]
 8009632:	eba8 0000 	sub.w	r0, r8, r0
 8009636:	42a8      	cmp	r0, r5
 8009638:	dd59      	ble.n	80096ee <__gethex+0x24e>
 800963a:	eba0 0805 	sub.w	r8, r0, r5
 800963e:	4641      	mov	r1, r8
 8009640:	4620      	mov	r0, r4
 8009642:	f7fe fd7f 	bl	8008144 <__any_on>
 8009646:	4683      	mov	fp, r0
 8009648:	b1b8      	cbz	r0, 800967a <__gethex+0x1da>
 800964a:	f108 33ff 	add.w	r3, r8, #4294967295
 800964e:	1159      	asrs	r1, r3, #5
 8009650:	f003 021f 	and.w	r2, r3, #31
 8009654:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009658:	f04f 0b01 	mov.w	fp, #1
 800965c:	fa0b f202 	lsl.w	r2, fp, r2
 8009660:	420a      	tst	r2, r1
 8009662:	d00a      	beq.n	800967a <__gethex+0x1da>
 8009664:	455b      	cmp	r3, fp
 8009666:	dd06      	ble.n	8009676 <__gethex+0x1d6>
 8009668:	f1a8 0102 	sub.w	r1, r8, #2
 800966c:	4620      	mov	r0, r4
 800966e:	f7fe fd69 	bl	8008144 <__any_on>
 8009672:	2800      	cmp	r0, #0
 8009674:	d138      	bne.n	80096e8 <__gethex+0x248>
 8009676:	f04f 0b02 	mov.w	fp, #2
 800967a:	4641      	mov	r1, r8
 800967c:	4620      	mov	r0, r4
 800967e:	f7ff fea7 	bl	80093d0 <rshift>
 8009682:	4446      	add	r6, r8
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	42b3      	cmp	r3, r6
 8009688:	da41      	bge.n	800970e <__gethex+0x26e>
 800968a:	4621      	mov	r1, r4
 800968c:	4648      	mov	r0, r9
 800968e:	f7fe f90d 	bl	80078ac <_Bfree>
 8009692:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009694:	2300      	movs	r3, #0
 8009696:	6013      	str	r3, [r2, #0]
 8009698:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800969c:	e78a      	b.n	80095b4 <__gethex+0x114>
 800969e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80096a2:	2a2e      	cmp	r2, #46	; 0x2e
 80096a4:	d014      	beq.n	80096d0 <__gethex+0x230>
 80096a6:	2b20      	cmp	r3, #32
 80096a8:	d106      	bne.n	80096b8 <__gethex+0x218>
 80096aa:	9b01      	ldr	r3, [sp, #4]
 80096ac:	f843 bb04 	str.w	fp, [r3], #4
 80096b0:	f04f 0b00 	mov.w	fp, #0
 80096b4:	9301      	str	r3, [sp, #4]
 80096b6:	465b      	mov	r3, fp
 80096b8:	7828      	ldrb	r0, [r5, #0]
 80096ba:	9303      	str	r3, [sp, #12]
 80096bc:	f7ff feda 	bl	8009474 <__hexdig_fun>
 80096c0:	9b03      	ldr	r3, [sp, #12]
 80096c2:	f000 000f 	and.w	r0, r0, #15
 80096c6:	4098      	lsls	r0, r3
 80096c8:	ea4b 0b00 	orr.w	fp, fp, r0
 80096cc:	3304      	adds	r3, #4
 80096ce:	e7a1      	b.n	8009614 <__gethex+0x174>
 80096d0:	45a8      	cmp	r8, r5
 80096d2:	d8e8      	bhi.n	80096a6 <__gethex+0x206>
 80096d4:	2201      	movs	r2, #1
 80096d6:	4628      	mov	r0, r5
 80096d8:	9303      	str	r3, [sp, #12]
 80096da:	f7ff fe0b 	bl	80092f4 <strncmp>
 80096de:	4926      	ldr	r1, [pc, #152]	; (8009778 <__gethex+0x2d8>)
 80096e0:	9b03      	ldr	r3, [sp, #12]
 80096e2:	2800      	cmp	r0, #0
 80096e4:	d1df      	bne.n	80096a6 <__gethex+0x206>
 80096e6:	e795      	b.n	8009614 <__gethex+0x174>
 80096e8:	f04f 0b03 	mov.w	fp, #3
 80096ec:	e7c5      	b.n	800967a <__gethex+0x1da>
 80096ee:	da0b      	bge.n	8009708 <__gethex+0x268>
 80096f0:	eba5 0800 	sub.w	r8, r5, r0
 80096f4:	4621      	mov	r1, r4
 80096f6:	4642      	mov	r2, r8
 80096f8:	4648      	mov	r0, r9
 80096fa:	f7fe faf1 	bl	8007ce0 <__lshift>
 80096fe:	eba6 0608 	sub.w	r6, r6, r8
 8009702:	4604      	mov	r4, r0
 8009704:	f100 0a14 	add.w	sl, r0, #20
 8009708:	f04f 0b00 	mov.w	fp, #0
 800970c:	e7ba      	b.n	8009684 <__gethex+0x1e4>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	42b3      	cmp	r3, r6
 8009712:	dd73      	ble.n	80097fc <__gethex+0x35c>
 8009714:	1b9e      	subs	r6, r3, r6
 8009716:	42b5      	cmp	r5, r6
 8009718:	dc34      	bgt.n	8009784 <__gethex+0x2e4>
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2b02      	cmp	r3, #2
 800971e:	d023      	beq.n	8009768 <__gethex+0x2c8>
 8009720:	2b03      	cmp	r3, #3
 8009722:	d025      	beq.n	8009770 <__gethex+0x2d0>
 8009724:	2b01      	cmp	r3, #1
 8009726:	d115      	bne.n	8009754 <__gethex+0x2b4>
 8009728:	42b5      	cmp	r5, r6
 800972a:	d113      	bne.n	8009754 <__gethex+0x2b4>
 800972c:	2d01      	cmp	r5, #1
 800972e:	d10b      	bne.n	8009748 <__gethex+0x2a8>
 8009730:	9a02      	ldr	r2, [sp, #8]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6013      	str	r3, [r2, #0]
 8009736:	2301      	movs	r3, #1
 8009738:	6123      	str	r3, [r4, #16]
 800973a:	f8ca 3000 	str.w	r3, [sl]
 800973e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009740:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009744:	601c      	str	r4, [r3, #0]
 8009746:	e735      	b.n	80095b4 <__gethex+0x114>
 8009748:	1e69      	subs	r1, r5, #1
 800974a:	4620      	mov	r0, r4
 800974c:	f7fe fcfa 	bl	8008144 <__any_on>
 8009750:	2800      	cmp	r0, #0
 8009752:	d1ed      	bne.n	8009730 <__gethex+0x290>
 8009754:	4621      	mov	r1, r4
 8009756:	4648      	mov	r0, r9
 8009758:	f7fe f8a8 	bl	80078ac <_Bfree>
 800975c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800975e:	2300      	movs	r3, #0
 8009760:	6013      	str	r3, [r2, #0]
 8009762:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009766:	e725      	b.n	80095b4 <__gethex+0x114>
 8009768:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1f2      	bne.n	8009754 <__gethex+0x2b4>
 800976e:	e7df      	b.n	8009730 <__gethex+0x290>
 8009770:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1dc      	bne.n	8009730 <__gethex+0x290>
 8009776:	e7ed      	b.n	8009754 <__gethex+0x2b4>
 8009778:	0800a30c 	.word	0x0800a30c
 800977c:	0800a1a1 	.word	0x0800a1a1
 8009780:	0800a4b6 	.word	0x0800a4b6
 8009784:	f106 38ff 	add.w	r8, r6, #4294967295
 8009788:	f1bb 0f00 	cmp.w	fp, #0
 800978c:	d133      	bne.n	80097f6 <__gethex+0x356>
 800978e:	f1b8 0f00 	cmp.w	r8, #0
 8009792:	d004      	beq.n	800979e <__gethex+0x2fe>
 8009794:	4641      	mov	r1, r8
 8009796:	4620      	mov	r0, r4
 8009798:	f7fe fcd4 	bl	8008144 <__any_on>
 800979c:	4683      	mov	fp, r0
 800979e:	ea4f 1268 	mov.w	r2, r8, asr #5
 80097a2:	2301      	movs	r3, #1
 80097a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097a8:	f008 081f 	and.w	r8, r8, #31
 80097ac:	fa03 f308 	lsl.w	r3, r3, r8
 80097b0:	4213      	tst	r3, r2
 80097b2:	4631      	mov	r1, r6
 80097b4:	4620      	mov	r0, r4
 80097b6:	bf18      	it	ne
 80097b8:	f04b 0b02 	orrne.w	fp, fp, #2
 80097bc:	1bad      	subs	r5, r5, r6
 80097be:	f7ff fe07 	bl	80093d0 <rshift>
 80097c2:	687e      	ldr	r6, [r7, #4]
 80097c4:	f04f 0802 	mov.w	r8, #2
 80097c8:	f1bb 0f00 	cmp.w	fp, #0
 80097cc:	d04a      	beq.n	8009864 <__gethex+0x3c4>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2b02      	cmp	r3, #2
 80097d2:	d016      	beq.n	8009802 <__gethex+0x362>
 80097d4:	2b03      	cmp	r3, #3
 80097d6:	d018      	beq.n	800980a <__gethex+0x36a>
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d109      	bne.n	80097f0 <__gethex+0x350>
 80097dc:	f01b 0f02 	tst.w	fp, #2
 80097e0:	d006      	beq.n	80097f0 <__gethex+0x350>
 80097e2:	f8da 3000 	ldr.w	r3, [sl]
 80097e6:	ea4b 0b03 	orr.w	fp, fp, r3
 80097ea:	f01b 0f01 	tst.w	fp, #1
 80097ee:	d10f      	bne.n	8009810 <__gethex+0x370>
 80097f0:	f048 0810 	orr.w	r8, r8, #16
 80097f4:	e036      	b.n	8009864 <__gethex+0x3c4>
 80097f6:	f04f 0b01 	mov.w	fp, #1
 80097fa:	e7d0      	b.n	800979e <__gethex+0x2fe>
 80097fc:	f04f 0801 	mov.w	r8, #1
 8009800:	e7e2      	b.n	80097c8 <__gethex+0x328>
 8009802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009804:	f1c3 0301 	rsb	r3, r3, #1
 8009808:	930f      	str	r3, [sp, #60]	; 0x3c
 800980a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800980c:	2b00      	cmp	r3, #0
 800980e:	d0ef      	beq.n	80097f0 <__gethex+0x350>
 8009810:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009814:	f104 0214 	add.w	r2, r4, #20
 8009818:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800981c:	9301      	str	r3, [sp, #4]
 800981e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009822:	2300      	movs	r3, #0
 8009824:	4694      	mov	ip, r2
 8009826:	f852 1b04 	ldr.w	r1, [r2], #4
 800982a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800982e:	d01e      	beq.n	800986e <__gethex+0x3ce>
 8009830:	3101      	adds	r1, #1
 8009832:	f8cc 1000 	str.w	r1, [ip]
 8009836:	f1b8 0f02 	cmp.w	r8, #2
 800983a:	f104 0214 	add.w	r2, r4, #20
 800983e:	d13d      	bne.n	80098bc <__gethex+0x41c>
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	3b01      	subs	r3, #1
 8009844:	42ab      	cmp	r3, r5
 8009846:	d10b      	bne.n	8009860 <__gethex+0x3c0>
 8009848:	1169      	asrs	r1, r5, #5
 800984a:	2301      	movs	r3, #1
 800984c:	f005 051f 	and.w	r5, r5, #31
 8009850:	fa03 f505 	lsl.w	r5, r3, r5
 8009854:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009858:	421d      	tst	r5, r3
 800985a:	bf18      	it	ne
 800985c:	f04f 0801 	movne.w	r8, #1
 8009860:	f048 0820 	orr.w	r8, r8, #32
 8009864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009866:	601c      	str	r4, [r3, #0]
 8009868:	9b02      	ldr	r3, [sp, #8]
 800986a:	601e      	str	r6, [r3, #0]
 800986c:	e6a2      	b.n	80095b4 <__gethex+0x114>
 800986e:	4290      	cmp	r0, r2
 8009870:	f842 3c04 	str.w	r3, [r2, #-4]
 8009874:	d8d6      	bhi.n	8009824 <__gethex+0x384>
 8009876:	68a2      	ldr	r2, [r4, #8]
 8009878:	4593      	cmp	fp, r2
 800987a:	db17      	blt.n	80098ac <__gethex+0x40c>
 800987c:	6861      	ldr	r1, [r4, #4]
 800987e:	4648      	mov	r0, r9
 8009880:	3101      	adds	r1, #1
 8009882:	f7fd ffd3 	bl	800782c <_Balloc>
 8009886:	4682      	mov	sl, r0
 8009888:	b918      	cbnz	r0, 8009892 <__gethex+0x3f2>
 800988a:	4b1b      	ldr	r3, [pc, #108]	; (80098f8 <__gethex+0x458>)
 800988c:	4602      	mov	r2, r0
 800988e:	2184      	movs	r1, #132	; 0x84
 8009890:	e6b3      	b.n	80095fa <__gethex+0x15a>
 8009892:	6922      	ldr	r2, [r4, #16]
 8009894:	3202      	adds	r2, #2
 8009896:	f104 010c 	add.w	r1, r4, #12
 800989a:	0092      	lsls	r2, r2, #2
 800989c:	300c      	adds	r0, #12
 800989e:	f7ff fd4b 	bl	8009338 <memcpy>
 80098a2:	4621      	mov	r1, r4
 80098a4:	4648      	mov	r0, r9
 80098a6:	f7fe f801 	bl	80078ac <_Bfree>
 80098aa:	4654      	mov	r4, sl
 80098ac:	6922      	ldr	r2, [r4, #16]
 80098ae:	1c51      	adds	r1, r2, #1
 80098b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80098b4:	6121      	str	r1, [r4, #16]
 80098b6:	2101      	movs	r1, #1
 80098b8:	6151      	str	r1, [r2, #20]
 80098ba:	e7bc      	b.n	8009836 <__gethex+0x396>
 80098bc:	6921      	ldr	r1, [r4, #16]
 80098be:	4559      	cmp	r1, fp
 80098c0:	dd0b      	ble.n	80098da <__gethex+0x43a>
 80098c2:	2101      	movs	r1, #1
 80098c4:	4620      	mov	r0, r4
 80098c6:	f7ff fd83 	bl	80093d0 <rshift>
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	3601      	adds	r6, #1
 80098ce:	42b3      	cmp	r3, r6
 80098d0:	f6ff aedb 	blt.w	800968a <__gethex+0x1ea>
 80098d4:	f04f 0801 	mov.w	r8, #1
 80098d8:	e7c2      	b.n	8009860 <__gethex+0x3c0>
 80098da:	f015 051f 	ands.w	r5, r5, #31
 80098de:	d0f9      	beq.n	80098d4 <__gethex+0x434>
 80098e0:	9b01      	ldr	r3, [sp, #4]
 80098e2:	441a      	add	r2, r3
 80098e4:	f1c5 0520 	rsb	r5, r5, #32
 80098e8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80098ec:	f7fe f890 	bl	8007a10 <__hi0bits>
 80098f0:	42a8      	cmp	r0, r5
 80098f2:	dbe6      	blt.n	80098c2 <__gethex+0x422>
 80098f4:	e7ee      	b.n	80098d4 <__gethex+0x434>
 80098f6:	bf00      	nop
 80098f8:	0800a1a1 	.word	0x0800a1a1

080098fc <L_shift>:
 80098fc:	f1c2 0208 	rsb	r2, r2, #8
 8009900:	0092      	lsls	r2, r2, #2
 8009902:	b570      	push	{r4, r5, r6, lr}
 8009904:	f1c2 0620 	rsb	r6, r2, #32
 8009908:	6843      	ldr	r3, [r0, #4]
 800990a:	6804      	ldr	r4, [r0, #0]
 800990c:	fa03 f506 	lsl.w	r5, r3, r6
 8009910:	432c      	orrs	r4, r5
 8009912:	40d3      	lsrs	r3, r2
 8009914:	6004      	str	r4, [r0, #0]
 8009916:	f840 3f04 	str.w	r3, [r0, #4]!
 800991a:	4288      	cmp	r0, r1
 800991c:	d3f4      	bcc.n	8009908 <L_shift+0xc>
 800991e:	bd70      	pop	{r4, r5, r6, pc}

08009920 <__match>:
 8009920:	b530      	push	{r4, r5, lr}
 8009922:	6803      	ldr	r3, [r0, #0]
 8009924:	3301      	adds	r3, #1
 8009926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800992a:	b914      	cbnz	r4, 8009932 <__match+0x12>
 800992c:	6003      	str	r3, [r0, #0]
 800992e:	2001      	movs	r0, #1
 8009930:	bd30      	pop	{r4, r5, pc}
 8009932:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009936:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800993a:	2d19      	cmp	r5, #25
 800993c:	bf98      	it	ls
 800993e:	3220      	addls	r2, #32
 8009940:	42a2      	cmp	r2, r4
 8009942:	d0f0      	beq.n	8009926 <__match+0x6>
 8009944:	2000      	movs	r0, #0
 8009946:	e7f3      	b.n	8009930 <__match+0x10>

08009948 <__hexnan>:
 8009948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994c:	680b      	ldr	r3, [r1, #0]
 800994e:	6801      	ldr	r1, [r0, #0]
 8009950:	115e      	asrs	r6, r3, #5
 8009952:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009956:	f013 031f 	ands.w	r3, r3, #31
 800995a:	b087      	sub	sp, #28
 800995c:	bf18      	it	ne
 800995e:	3604      	addne	r6, #4
 8009960:	2500      	movs	r5, #0
 8009962:	1f37      	subs	r7, r6, #4
 8009964:	4682      	mov	sl, r0
 8009966:	4690      	mov	r8, r2
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	f846 5c04 	str.w	r5, [r6, #-4]
 800996e:	46b9      	mov	r9, r7
 8009970:	463c      	mov	r4, r7
 8009972:	9502      	str	r5, [sp, #8]
 8009974:	46ab      	mov	fp, r5
 8009976:	784a      	ldrb	r2, [r1, #1]
 8009978:	1c4b      	adds	r3, r1, #1
 800997a:	9303      	str	r3, [sp, #12]
 800997c:	b342      	cbz	r2, 80099d0 <__hexnan+0x88>
 800997e:	4610      	mov	r0, r2
 8009980:	9105      	str	r1, [sp, #20]
 8009982:	9204      	str	r2, [sp, #16]
 8009984:	f7ff fd76 	bl	8009474 <__hexdig_fun>
 8009988:	2800      	cmp	r0, #0
 800998a:	d14f      	bne.n	8009a2c <__hexnan+0xe4>
 800998c:	9a04      	ldr	r2, [sp, #16]
 800998e:	9905      	ldr	r1, [sp, #20]
 8009990:	2a20      	cmp	r2, #32
 8009992:	d818      	bhi.n	80099c6 <__hexnan+0x7e>
 8009994:	9b02      	ldr	r3, [sp, #8]
 8009996:	459b      	cmp	fp, r3
 8009998:	dd13      	ble.n	80099c2 <__hexnan+0x7a>
 800999a:	454c      	cmp	r4, r9
 800999c:	d206      	bcs.n	80099ac <__hexnan+0x64>
 800999e:	2d07      	cmp	r5, #7
 80099a0:	dc04      	bgt.n	80099ac <__hexnan+0x64>
 80099a2:	462a      	mov	r2, r5
 80099a4:	4649      	mov	r1, r9
 80099a6:	4620      	mov	r0, r4
 80099a8:	f7ff ffa8 	bl	80098fc <L_shift>
 80099ac:	4544      	cmp	r4, r8
 80099ae:	d950      	bls.n	8009a52 <__hexnan+0x10a>
 80099b0:	2300      	movs	r3, #0
 80099b2:	f1a4 0904 	sub.w	r9, r4, #4
 80099b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80099ba:	f8cd b008 	str.w	fp, [sp, #8]
 80099be:	464c      	mov	r4, r9
 80099c0:	461d      	mov	r5, r3
 80099c2:	9903      	ldr	r1, [sp, #12]
 80099c4:	e7d7      	b.n	8009976 <__hexnan+0x2e>
 80099c6:	2a29      	cmp	r2, #41	; 0x29
 80099c8:	d155      	bne.n	8009a76 <__hexnan+0x12e>
 80099ca:	3102      	adds	r1, #2
 80099cc:	f8ca 1000 	str.w	r1, [sl]
 80099d0:	f1bb 0f00 	cmp.w	fp, #0
 80099d4:	d04f      	beq.n	8009a76 <__hexnan+0x12e>
 80099d6:	454c      	cmp	r4, r9
 80099d8:	d206      	bcs.n	80099e8 <__hexnan+0xa0>
 80099da:	2d07      	cmp	r5, #7
 80099dc:	dc04      	bgt.n	80099e8 <__hexnan+0xa0>
 80099de:	462a      	mov	r2, r5
 80099e0:	4649      	mov	r1, r9
 80099e2:	4620      	mov	r0, r4
 80099e4:	f7ff ff8a 	bl	80098fc <L_shift>
 80099e8:	4544      	cmp	r4, r8
 80099ea:	d934      	bls.n	8009a56 <__hexnan+0x10e>
 80099ec:	f1a8 0204 	sub.w	r2, r8, #4
 80099f0:	4623      	mov	r3, r4
 80099f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80099f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80099fa:	429f      	cmp	r7, r3
 80099fc:	d2f9      	bcs.n	80099f2 <__hexnan+0xaa>
 80099fe:	1b3b      	subs	r3, r7, r4
 8009a00:	f023 0303 	bic.w	r3, r3, #3
 8009a04:	3304      	adds	r3, #4
 8009a06:	3e03      	subs	r6, #3
 8009a08:	3401      	adds	r4, #1
 8009a0a:	42a6      	cmp	r6, r4
 8009a0c:	bf38      	it	cc
 8009a0e:	2304      	movcc	r3, #4
 8009a10:	4443      	add	r3, r8
 8009a12:	2200      	movs	r2, #0
 8009a14:	f843 2b04 	str.w	r2, [r3], #4
 8009a18:	429f      	cmp	r7, r3
 8009a1a:	d2fb      	bcs.n	8009a14 <__hexnan+0xcc>
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	b91b      	cbnz	r3, 8009a28 <__hexnan+0xe0>
 8009a20:	4547      	cmp	r7, r8
 8009a22:	d126      	bne.n	8009a72 <__hexnan+0x12a>
 8009a24:	2301      	movs	r3, #1
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	2005      	movs	r0, #5
 8009a2a:	e025      	b.n	8009a78 <__hexnan+0x130>
 8009a2c:	3501      	adds	r5, #1
 8009a2e:	2d08      	cmp	r5, #8
 8009a30:	f10b 0b01 	add.w	fp, fp, #1
 8009a34:	dd06      	ble.n	8009a44 <__hexnan+0xfc>
 8009a36:	4544      	cmp	r4, r8
 8009a38:	d9c3      	bls.n	80099c2 <__hexnan+0x7a>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a40:	2501      	movs	r5, #1
 8009a42:	3c04      	subs	r4, #4
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	f000 000f 	and.w	r0, r0, #15
 8009a4a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a4e:	6020      	str	r0, [r4, #0]
 8009a50:	e7b7      	b.n	80099c2 <__hexnan+0x7a>
 8009a52:	2508      	movs	r5, #8
 8009a54:	e7b5      	b.n	80099c2 <__hexnan+0x7a>
 8009a56:	9b01      	ldr	r3, [sp, #4]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d0df      	beq.n	8009a1c <__hexnan+0xd4>
 8009a5c:	f1c3 0320 	rsb	r3, r3, #32
 8009a60:	f04f 32ff 	mov.w	r2, #4294967295
 8009a64:	40da      	lsrs	r2, r3
 8009a66:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a6a:	4013      	ands	r3, r2
 8009a6c:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a70:	e7d4      	b.n	8009a1c <__hexnan+0xd4>
 8009a72:	3f04      	subs	r7, #4
 8009a74:	e7d2      	b.n	8009a1c <__hexnan+0xd4>
 8009a76:	2004      	movs	r0, #4
 8009a78:	b007      	add	sp, #28
 8009a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009a7e <__ascii_mbtowc>:
 8009a7e:	b082      	sub	sp, #8
 8009a80:	b901      	cbnz	r1, 8009a84 <__ascii_mbtowc+0x6>
 8009a82:	a901      	add	r1, sp, #4
 8009a84:	b142      	cbz	r2, 8009a98 <__ascii_mbtowc+0x1a>
 8009a86:	b14b      	cbz	r3, 8009a9c <__ascii_mbtowc+0x1e>
 8009a88:	7813      	ldrb	r3, [r2, #0]
 8009a8a:	600b      	str	r3, [r1, #0]
 8009a8c:	7812      	ldrb	r2, [r2, #0]
 8009a8e:	1e10      	subs	r0, r2, #0
 8009a90:	bf18      	it	ne
 8009a92:	2001      	movne	r0, #1
 8009a94:	b002      	add	sp, #8
 8009a96:	4770      	bx	lr
 8009a98:	4610      	mov	r0, r2
 8009a9a:	e7fb      	b.n	8009a94 <__ascii_mbtowc+0x16>
 8009a9c:	f06f 0001 	mvn.w	r0, #1
 8009aa0:	e7f8      	b.n	8009a94 <__ascii_mbtowc+0x16>

08009aa2 <_realloc_r>:
 8009aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aa6:	4680      	mov	r8, r0
 8009aa8:	4614      	mov	r4, r2
 8009aaa:	460e      	mov	r6, r1
 8009aac:	b921      	cbnz	r1, 8009ab8 <_realloc_r+0x16>
 8009aae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab2:	4611      	mov	r1, r2
 8009ab4:	f7fd be2e 	b.w	8007714 <_malloc_r>
 8009ab8:	b92a      	cbnz	r2, 8009ac6 <_realloc_r+0x24>
 8009aba:	f7fd fdb7 	bl	800762c <_free_r>
 8009abe:	4625      	mov	r5, r4
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac6:	f000 f842 	bl	8009b4e <_malloc_usable_size_r>
 8009aca:	4284      	cmp	r4, r0
 8009acc:	4607      	mov	r7, r0
 8009ace:	d802      	bhi.n	8009ad6 <_realloc_r+0x34>
 8009ad0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ad4:	d812      	bhi.n	8009afc <_realloc_r+0x5a>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4640      	mov	r0, r8
 8009ada:	f7fd fe1b 	bl	8007714 <_malloc_r>
 8009ade:	4605      	mov	r5, r0
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	d0ed      	beq.n	8009ac0 <_realloc_r+0x1e>
 8009ae4:	42bc      	cmp	r4, r7
 8009ae6:	4622      	mov	r2, r4
 8009ae8:	4631      	mov	r1, r6
 8009aea:	bf28      	it	cs
 8009aec:	463a      	movcs	r2, r7
 8009aee:	f7ff fc23 	bl	8009338 <memcpy>
 8009af2:	4631      	mov	r1, r6
 8009af4:	4640      	mov	r0, r8
 8009af6:	f7fd fd99 	bl	800762c <_free_r>
 8009afa:	e7e1      	b.n	8009ac0 <_realloc_r+0x1e>
 8009afc:	4635      	mov	r5, r6
 8009afe:	e7df      	b.n	8009ac0 <_realloc_r+0x1e>

08009b00 <__ascii_wctomb>:
 8009b00:	b149      	cbz	r1, 8009b16 <__ascii_wctomb+0x16>
 8009b02:	2aff      	cmp	r2, #255	; 0xff
 8009b04:	bf85      	ittet	hi
 8009b06:	238a      	movhi	r3, #138	; 0x8a
 8009b08:	6003      	strhi	r3, [r0, #0]
 8009b0a:	700a      	strbls	r2, [r1, #0]
 8009b0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009b10:	bf98      	it	ls
 8009b12:	2001      	movls	r0, #1
 8009b14:	4770      	bx	lr
 8009b16:	4608      	mov	r0, r1
 8009b18:	4770      	bx	lr
	...

08009b1c <fiprintf>:
 8009b1c:	b40e      	push	{r1, r2, r3}
 8009b1e:	b503      	push	{r0, r1, lr}
 8009b20:	4601      	mov	r1, r0
 8009b22:	ab03      	add	r3, sp, #12
 8009b24:	4805      	ldr	r0, [pc, #20]	; (8009b3c <fiprintf+0x20>)
 8009b26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b2a:	6800      	ldr	r0, [r0, #0]
 8009b2c:	9301      	str	r3, [sp, #4]
 8009b2e:	f000 f83f 	bl	8009bb0 <_vfiprintf_r>
 8009b32:	b002      	add	sp, #8
 8009b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b38:	b003      	add	sp, #12
 8009b3a:	4770      	bx	lr
 8009b3c:	20000068 	.word	0x20000068

08009b40 <abort>:
 8009b40:	b508      	push	{r3, lr}
 8009b42:	2006      	movs	r0, #6
 8009b44:	f000 fa0c 	bl	8009f60 <raise>
 8009b48:	2001      	movs	r0, #1
 8009b4a:	f7f8 f851 	bl	8001bf0 <_exit>

08009b4e <_malloc_usable_size_r>:
 8009b4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b52:	1f18      	subs	r0, r3, #4
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	bfbc      	itt	lt
 8009b58:	580b      	ldrlt	r3, [r1, r0]
 8009b5a:	18c0      	addlt	r0, r0, r3
 8009b5c:	4770      	bx	lr

08009b5e <__sfputc_r>:
 8009b5e:	6893      	ldr	r3, [r2, #8]
 8009b60:	3b01      	subs	r3, #1
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	b410      	push	{r4}
 8009b66:	6093      	str	r3, [r2, #8]
 8009b68:	da08      	bge.n	8009b7c <__sfputc_r+0x1e>
 8009b6a:	6994      	ldr	r4, [r2, #24]
 8009b6c:	42a3      	cmp	r3, r4
 8009b6e:	db01      	blt.n	8009b74 <__sfputc_r+0x16>
 8009b70:	290a      	cmp	r1, #10
 8009b72:	d103      	bne.n	8009b7c <__sfputc_r+0x1e>
 8009b74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b78:	f000 b934 	b.w	8009de4 <__swbuf_r>
 8009b7c:	6813      	ldr	r3, [r2, #0]
 8009b7e:	1c58      	adds	r0, r3, #1
 8009b80:	6010      	str	r0, [r2, #0]
 8009b82:	7019      	strb	r1, [r3, #0]
 8009b84:	4608      	mov	r0, r1
 8009b86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b8a:	4770      	bx	lr

08009b8c <__sfputs_r>:
 8009b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8e:	4606      	mov	r6, r0
 8009b90:	460f      	mov	r7, r1
 8009b92:	4614      	mov	r4, r2
 8009b94:	18d5      	adds	r5, r2, r3
 8009b96:	42ac      	cmp	r4, r5
 8009b98:	d101      	bne.n	8009b9e <__sfputs_r+0x12>
 8009b9a:	2000      	movs	r0, #0
 8009b9c:	e007      	b.n	8009bae <__sfputs_r+0x22>
 8009b9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ba2:	463a      	mov	r2, r7
 8009ba4:	4630      	mov	r0, r6
 8009ba6:	f7ff ffda 	bl	8009b5e <__sfputc_r>
 8009baa:	1c43      	adds	r3, r0, #1
 8009bac:	d1f3      	bne.n	8009b96 <__sfputs_r+0xa>
 8009bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009bb0 <_vfiprintf_r>:
 8009bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb4:	460d      	mov	r5, r1
 8009bb6:	b09d      	sub	sp, #116	; 0x74
 8009bb8:	4614      	mov	r4, r2
 8009bba:	4698      	mov	r8, r3
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	b118      	cbz	r0, 8009bc8 <_vfiprintf_r+0x18>
 8009bc0:	6a03      	ldr	r3, [r0, #32]
 8009bc2:	b90b      	cbnz	r3, 8009bc8 <_vfiprintf_r+0x18>
 8009bc4:	f7fc fd98 	bl	80066f8 <__sinit>
 8009bc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bca:	07d9      	lsls	r1, r3, #31
 8009bcc:	d405      	bmi.n	8009bda <_vfiprintf_r+0x2a>
 8009bce:	89ab      	ldrh	r3, [r5, #12]
 8009bd0:	059a      	lsls	r2, r3, #22
 8009bd2:	d402      	bmi.n	8009bda <_vfiprintf_r+0x2a>
 8009bd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bd6:	f7fc fea6 	bl	8006926 <__retarget_lock_acquire_recursive>
 8009bda:	89ab      	ldrh	r3, [r5, #12]
 8009bdc:	071b      	lsls	r3, r3, #28
 8009bde:	d501      	bpl.n	8009be4 <_vfiprintf_r+0x34>
 8009be0:	692b      	ldr	r3, [r5, #16]
 8009be2:	b99b      	cbnz	r3, 8009c0c <_vfiprintf_r+0x5c>
 8009be4:	4629      	mov	r1, r5
 8009be6:	4630      	mov	r0, r6
 8009be8:	f000 f93a 	bl	8009e60 <__swsetup_r>
 8009bec:	b170      	cbz	r0, 8009c0c <_vfiprintf_r+0x5c>
 8009bee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bf0:	07dc      	lsls	r4, r3, #31
 8009bf2:	d504      	bpl.n	8009bfe <_vfiprintf_r+0x4e>
 8009bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf8:	b01d      	add	sp, #116	; 0x74
 8009bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	0598      	lsls	r0, r3, #22
 8009c02:	d4f7      	bmi.n	8009bf4 <_vfiprintf_r+0x44>
 8009c04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c06:	f7fc fe8f 	bl	8006928 <__retarget_lock_release_recursive>
 8009c0a:	e7f3      	b.n	8009bf4 <_vfiprintf_r+0x44>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c10:	2320      	movs	r3, #32
 8009c12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c1a:	2330      	movs	r3, #48	; 0x30
 8009c1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009dd0 <_vfiprintf_r+0x220>
 8009c20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c24:	f04f 0901 	mov.w	r9, #1
 8009c28:	4623      	mov	r3, r4
 8009c2a:	469a      	mov	sl, r3
 8009c2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c30:	b10a      	cbz	r2, 8009c36 <_vfiprintf_r+0x86>
 8009c32:	2a25      	cmp	r2, #37	; 0x25
 8009c34:	d1f9      	bne.n	8009c2a <_vfiprintf_r+0x7a>
 8009c36:	ebba 0b04 	subs.w	fp, sl, r4
 8009c3a:	d00b      	beq.n	8009c54 <_vfiprintf_r+0xa4>
 8009c3c:	465b      	mov	r3, fp
 8009c3e:	4622      	mov	r2, r4
 8009c40:	4629      	mov	r1, r5
 8009c42:	4630      	mov	r0, r6
 8009c44:	f7ff ffa2 	bl	8009b8c <__sfputs_r>
 8009c48:	3001      	adds	r0, #1
 8009c4a:	f000 80a9 	beq.w	8009da0 <_vfiprintf_r+0x1f0>
 8009c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c50:	445a      	add	r2, fp
 8009c52:	9209      	str	r2, [sp, #36]	; 0x24
 8009c54:	f89a 3000 	ldrb.w	r3, [sl]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f000 80a1 	beq.w	8009da0 <_vfiprintf_r+0x1f0>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	f04f 32ff 	mov.w	r2, #4294967295
 8009c64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c68:	f10a 0a01 	add.w	sl, sl, #1
 8009c6c:	9304      	str	r3, [sp, #16]
 8009c6e:	9307      	str	r3, [sp, #28]
 8009c70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c74:	931a      	str	r3, [sp, #104]	; 0x68
 8009c76:	4654      	mov	r4, sl
 8009c78:	2205      	movs	r2, #5
 8009c7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c7e:	4854      	ldr	r0, [pc, #336]	; (8009dd0 <_vfiprintf_r+0x220>)
 8009c80:	f7f6 faae 	bl	80001e0 <memchr>
 8009c84:	9a04      	ldr	r2, [sp, #16]
 8009c86:	b9d8      	cbnz	r0, 8009cc0 <_vfiprintf_r+0x110>
 8009c88:	06d1      	lsls	r1, r2, #27
 8009c8a:	bf44      	itt	mi
 8009c8c:	2320      	movmi	r3, #32
 8009c8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c92:	0713      	lsls	r3, r2, #28
 8009c94:	bf44      	itt	mi
 8009c96:	232b      	movmi	r3, #43	; 0x2b
 8009c98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c9c:	f89a 3000 	ldrb.w	r3, [sl]
 8009ca0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ca2:	d015      	beq.n	8009cd0 <_vfiprintf_r+0x120>
 8009ca4:	9a07      	ldr	r2, [sp, #28]
 8009ca6:	4654      	mov	r4, sl
 8009ca8:	2000      	movs	r0, #0
 8009caa:	f04f 0c0a 	mov.w	ip, #10
 8009cae:	4621      	mov	r1, r4
 8009cb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cb4:	3b30      	subs	r3, #48	; 0x30
 8009cb6:	2b09      	cmp	r3, #9
 8009cb8:	d94d      	bls.n	8009d56 <_vfiprintf_r+0x1a6>
 8009cba:	b1b0      	cbz	r0, 8009cea <_vfiprintf_r+0x13a>
 8009cbc:	9207      	str	r2, [sp, #28]
 8009cbe:	e014      	b.n	8009cea <_vfiprintf_r+0x13a>
 8009cc0:	eba0 0308 	sub.w	r3, r0, r8
 8009cc4:	fa09 f303 	lsl.w	r3, r9, r3
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	9304      	str	r3, [sp, #16]
 8009ccc:	46a2      	mov	sl, r4
 8009cce:	e7d2      	b.n	8009c76 <_vfiprintf_r+0xc6>
 8009cd0:	9b03      	ldr	r3, [sp, #12]
 8009cd2:	1d19      	adds	r1, r3, #4
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	9103      	str	r1, [sp, #12]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	bfbb      	ittet	lt
 8009cdc:	425b      	neglt	r3, r3
 8009cde:	f042 0202 	orrlt.w	r2, r2, #2
 8009ce2:	9307      	strge	r3, [sp, #28]
 8009ce4:	9307      	strlt	r3, [sp, #28]
 8009ce6:	bfb8      	it	lt
 8009ce8:	9204      	strlt	r2, [sp, #16]
 8009cea:	7823      	ldrb	r3, [r4, #0]
 8009cec:	2b2e      	cmp	r3, #46	; 0x2e
 8009cee:	d10c      	bne.n	8009d0a <_vfiprintf_r+0x15a>
 8009cf0:	7863      	ldrb	r3, [r4, #1]
 8009cf2:	2b2a      	cmp	r3, #42	; 0x2a
 8009cf4:	d134      	bne.n	8009d60 <_vfiprintf_r+0x1b0>
 8009cf6:	9b03      	ldr	r3, [sp, #12]
 8009cf8:	1d1a      	adds	r2, r3, #4
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	9203      	str	r2, [sp, #12]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfb8      	it	lt
 8009d02:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d06:	3402      	adds	r4, #2
 8009d08:	9305      	str	r3, [sp, #20]
 8009d0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009de0 <_vfiprintf_r+0x230>
 8009d0e:	7821      	ldrb	r1, [r4, #0]
 8009d10:	2203      	movs	r2, #3
 8009d12:	4650      	mov	r0, sl
 8009d14:	f7f6 fa64 	bl	80001e0 <memchr>
 8009d18:	b138      	cbz	r0, 8009d2a <_vfiprintf_r+0x17a>
 8009d1a:	9b04      	ldr	r3, [sp, #16]
 8009d1c:	eba0 000a 	sub.w	r0, r0, sl
 8009d20:	2240      	movs	r2, #64	; 0x40
 8009d22:	4082      	lsls	r2, r0
 8009d24:	4313      	orrs	r3, r2
 8009d26:	3401      	adds	r4, #1
 8009d28:	9304      	str	r3, [sp, #16]
 8009d2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d2e:	4829      	ldr	r0, [pc, #164]	; (8009dd4 <_vfiprintf_r+0x224>)
 8009d30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d34:	2206      	movs	r2, #6
 8009d36:	f7f6 fa53 	bl	80001e0 <memchr>
 8009d3a:	2800      	cmp	r0, #0
 8009d3c:	d03f      	beq.n	8009dbe <_vfiprintf_r+0x20e>
 8009d3e:	4b26      	ldr	r3, [pc, #152]	; (8009dd8 <_vfiprintf_r+0x228>)
 8009d40:	bb1b      	cbnz	r3, 8009d8a <_vfiprintf_r+0x1da>
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	3307      	adds	r3, #7
 8009d46:	f023 0307 	bic.w	r3, r3, #7
 8009d4a:	3308      	adds	r3, #8
 8009d4c:	9303      	str	r3, [sp, #12]
 8009d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d50:	443b      	add	r3, r7
 8009d52:	9309      	str	r3, [sp, #36]	; 0x24
 8009d54:	e768      	b.n	8009c28 <_vfiprintf_r+0x78>
 8009d56:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d5a:	460c      	mov	r4, r1
 8009d5c:	2001      	movs	r0, #1
 8009d5e:	e7a6      	b.n	8009cae <_vfiprintf_r+0xfe>
 8009d60:	2300      	movs	r3, #0
 8009d62:	3401      	adds	r4, #1
 8009d64:	9305      	str	r3, [sp, #20]
 8009d66:	4619      	mov	r1, r3
 8009d68:	f04f 0c0a 	mov.w	ip, #10
 8009d6c:	4620      	mov	r0, r4
 8009d6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d72:	3a30      	subs	r2, #48	; 0x30
 8009d74:	2a09      	cmp	r2, #9
 8009d76:	d903      	bls.n	8009d80 <_vfiprintf_r+0x1d0>
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d0c6      	beq.n	8009d0a <_vfiprintf_r+0x15a>
 8009d7c:	9105      	str	r1, [sp, #20]
 8009d7e:	e7c4      	b.n	8009d0a <_vfiprintf_r+0x15a>
 8009d80:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d84:	4604      	mov	r4, r0
 8009d86:	2301      	movs	r3, #1
 8009d88:	e7f0      	b.n	8009d6c <_vfiprintf_r+0x1bc>
 8009d8a:	ab03      	add	r3, sp, #12
 8009d8c:	9300      	str	r3, [sp, #0]
 8009d8e:	462a      	mov	r2, r5
 8009d90:	4b12      	ldr	r3, [pc, #72]	; (8009ddc <_vfiprintf_r+0x22c>)
 8009d92:	a904      	add	r1, sp, #16
 8009d94:	4630      	mov	r0, r6
 8009d96:	f7fb fe4d 	bl	8005a34 <_printf_float>
 8009d9a:	4607      	mov	r7, r0
 8009d9c:	1c78      	adds	r0, r7, #1
 8009d9e:	d1d6      	bne.n	8009d4e <_vfiprintf_r+0x19e>
 8009da0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009da2:	07d9      	lsls	r1, r3, #31
 8009da4:	d405      	bmi.n	8009db2 <_vfiprintf_r+0x202>
 8009da6:	89ab      	ldrh	r3, [r5, #12]
 8009da8:	059a      	lsls	r2, r3, #22
 8009daa:	d402      	bmi.n	8009db2 <_vfiprintf_r+0x202>
 8009dac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dae:	f7fc fdbb 	bl	8006928 <__retarget_lock_release_recursive>
 8009db2:	89ab      	ldrh	r3, [r5, #12]
 8009db4:	065b      	lsls	r3, r3, #25
 8009db6:	f53f af1d 	bmi.w	8009bf4 <_vfiprintf_r+0x44>
 8009dba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009dbc:	e71c      	b.n	8009bf8 <_vfiprintf_r+0x48>
 8009dbe:	ab03      	add	r3, sp, #12
 8009dc0:	9300      	str	r3, [sp, #0]
 8009dc2:	462a      	mov	r2, r5
 8009dc4:	4b05      	ldr	r3, [pc, #20]	; (8009ddc <_vfiprintf_r+0x22c>)
 8009dc6:	a904      	add	r1, sp, #16
 8009dc8:	4630      	mov	r0, r6
 8009dca:	f7fc f8d7 	bl	8005f7c <_printf_i>
 8009dce:	e7e4      	b.n	8009d9a <_vfiprintf_r+0x1ea>
 8009dd0:	0800a461 	.word	0x0800a461
 8009dd4:	0800a46b 	.word	0x0800a46b
 8009dd8:	08005a35 	.word	0x08005a35
 8009ddc:	08009b8d 	.word	0x08009b8d
 8009de0:	0800a467 	.word	0x0800a467

08009de4 <__swbuf_r>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	460e      	mov	r6, r1
 8009de8:	4614      	mov	r4, r2
 8009dea:	4605      	mov	r5, r0
 8009dec:	b118      	cbz	r0, 8009df6 <__swbuf_r+0x12>
 8009dee:	6a03      	ldr	r3, [r0, #32]
 8009df0:	b90b      	cbnz	r3, 8009df6 <__swbuf_r+0x12>
 8009df2:	f7fc fc81 	bl	80066f8 <__sinit>
 8009df6:	69a3      	ldr	r3, [r4, #24]
 8009df8:	60a3      	str	r3, [r4, #8]
 8009dfa:	89a3      	ldrh	r3, [r4, #12]
 8009dfc:	071a      	lsls	r2, r3, #28
 8009dfe:	d525      	bpl.n	8009e4c <__swbuf_r+0x68>
 8009e00:	6923      	ldr	r3, [r4, #16]
 8009e02:	b31b      	cbz	r3, 8009e4c <__swbuf_r+0x68>
 8009e04:	6823      	ldr	r3, [r4, #0]
 8009e06:	6922      	ldr	r2, [r4, #16]
 8009e08:	1a98      	subs	r0, r3, r2
 8009e0a:	6963      	ldr	r3, [r4, #20]
 8009e0c:	b2f6      	uxtb	r6, r6
 8009e0e:	4283      	cmp	r3, r0
 8009e10:	4637      	mov	r7, r6
 8009e12:	dc04      	bgt.n	8009e1e <__swbuf_r+0x3a>
 8009e14:	4621      	mov	r1, r4
 8009e16:	4628      	mov	r0, r5
 8009e18:	f7ff fa2a 	bl	8009270 <_fflush_r>
 8009e1c:	b9e0      	cbnz	r0, 8009e58 <__swbuf_r+0x74>
 8009e1e:	68a3      	ldr	r3, [r4, #8]
 8009e20:	3b01      	subs	r3, #1
 8009e22:	60a3      	str	r3, [r4, #8]
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	1c5a      	adds	r2, r3, #1
 8009e28:	6022      	str	r2, [r4, #0]
 8009e2a:	701e      	strb	r6, [r3, #0]
 8009e2c:	6962      	ldr	r2, [r4, #20]
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d004      	beq.n	8009e3e <__swbuf_r+0x5a>
 8009e34:	89a3      	ldrh	r3, [r4, #12]
 8009e36:	07db      	lsls	r3, r3, #31
 8009e38:	d506      	bpl.n	8009e48 <__swbuf_r+0x64>
 8009e3a:	2e0a      	cmp	r6, #10
 8009e3c:	d104      	bne.n	8009e48 <__swbuf_r+0x64>
 8009e3e:	4621      	mov	r1, r4
 8009e40:	4628      	mov	r0, r5
 8009e42:	f7ff fa15 	bl	8009270 <_fflush_r>
 8009e46:	b938      	cbnz	r0, 8009e58 <__swbuf_r+0x74>
 8009e48:	4638      	mov	r0, r7
 8009e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e4c:	4621      	mov	r1, r4
 8009e4e:	4628      	mov	r0, r5
 8009e50:	f000 f806 	bl	8009e60 <__swsetup_r>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d0d5      	beq.n	8009e04 <__swbuf_r+0x20>
 8009e58:	f04f 37ff 	mov.w	r7, #4294967295
 8009e5c:	e7f4      	b.n	8009e48 <__swbuf_r+0x64>
	...

08009e60 <__swsetup_r>:
 8009e60:	b538      	push	{r3, r4, r5, lr}
 8009e62:	4b2a      	ldr	r3, [pc, #168]	; (8009f0c <__swsetup_r+0xac>)
 8009e64:	4605      	mov	r5, r0
 8009e66:	6818      	ldr	r0, [r3, #0]
 8009e68:	460c      	mov	r4, r1
 8009e6a:	b118      	cbz	r0, 8009e74 <__swsetup_r+0x14>
 8009e6c:	6a03      	ldr	r3, [r0, #32]
 8009e6e:	b90b      	cbnz	r3, 8009e74 <__swsetup_r+0x14>
 8009e70:	f7fc fc42 	bl	80066f8 <__sinit>
 8009e74:	89a3      	ldrh	r3, [r4, #12]
 8009e76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e7a:	0718      	lsls	r0, r3, #28
 8009e7c:	d422      	bmi.n	8009ec4 <__swsetup_r+0x64>
 8009e7e:	06d9      	lsls	r1, r3, #27
 8009e80:	d407      	bmi.n	8009e92 <__swsetup_r+0x32>
 8009e82:	2309      	movs	r3, #9
 8009e84:	602b      	str	r3, [r5, #0]
 8009e86:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	e034      	b.n	8009efc <__swsetup_r+0x9c>
 8009e92:	0758      	lsls	r0, r3, #29
 8009e94:	d512      	bpl.n	8009ebc <__swsetup_r+0x5c>
 8009e96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e98:	b141      	cbz	r1, 8009eac <__swsetup_r+0x4c>
 8009e9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e9e:	4299      	cmp	r1, r3
 8009ea0:	d002      	beq.n	8009ea8 <__swsetup_r+0x48>
 8009ea2:	4628      	mov	r0, r5
 8009ea4:	f7fd fbc2 	bl	800762c <_free_r>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	6363      	str	r3, [r4, #52]	; 0x34
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009eb2:	81a3      	strh	r3, [r4, #12]
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	6063      	str	r3, [r4, #4]
 8009eb8:	6923      	ldr	r3, [r4, #16]
 8009eba:	6023      	str	r3, [r4, #0]
 8009ebc:	89a3      	ldrh	r3, [r4, #12]
 8009ebe:	f043 0308 	orr.w	r3, r3, #8
 8009ec2:	81a3      	strh	r3, [r4, #12]
 8009ec4:	6923      	ldr	r3, [r4, #16]
 8009ec6:	b94b      	cbnz	r3, 8009edc <__swsetup_r+0x7c>
 8009ec8:	89a3      	ldrh	r3, [r4, #12]
 8009eca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ece:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ed2:	d003      	beq.n	8009edc <__swsetup_r+0x7c>
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f000 f884 	bl	8009fe4 <__smakebuf_r>
 8009edc:	89a0      	ldrh	r0, [r4, #12]
 8009ede:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ee2:	f010 0301 	ands.w	r3, r0, #1
 8009ee6:	d00a      	beq.n	8009efe <__swsetup_r+0x9e>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	60a3      	str	r3, [r4, #8]
 8009eec:	6963      	ldr	r3, [r4, #20]
 8009eee:	425b      	negs	r3, r3
 8009ef0:	61a3      	str	r3, [r4, #24]
 8009ef2:	6923      	ldr	r3, [r4, #16]
 8009ef4:	b943      	cbnz	r3, 8009f08 <__swsetup_r+0xa8>
 8009ef6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009efa:	d1c4      	bne.n	8009e86 <__swsetup_r+0x26>
 8009efc:	bd38      	pop	{r3, r4, r5, pc}
 8009efe:	0781      	lsls	r1, r0, #30
 8009f00:	bf58      	it	pl
 8009f02:	6963      	ldrpl	r3, [r4, #20]
 8009f04:	60a3      	str	r3, [r4, #8]
 8009f06:	e7f4      	b.n	8009ef2 <__swsetup_r+0x92>
 8009f08:	2000      	movs	r0, #0
 8009f0a:	e7f7      	b.n	8009efc <__swsetup_r+0x9c>
 8009f0c:	20000068 	.word	0x20000068

08009f10 <_raise_r>:
 8009f10:	291f      	cmp	r1, #31
 8009f12:	b538      	push	{r3, r4, r5, lr}
 8009f14:	4604      	mov	r4, r0
 8009f16:	460d      	mov	r5, r1
 8009f18:	d904      	bls.n	8009f24 <_raise_r+0x14>
 8009f1a:	2316      	movs	r3, #22
 8009f1c:	6003      	str	r3, [r0, #0]
 8009f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009f26:	b112      	cbz	r2, 8009f2e <_raise_r+0x1e>
 8009f28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f2c:	b94b      	cbnz	r3, 8009f42 <_raise_r+0x32>
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f000 f830 	bl	8009f94 <_getpid_r>
 8009f34:	462a      	mov	r2, r5
 8009f36:	4601      	mov	r1, r0
 8009f38:	4620      	mov	r0, r4
 8009f3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f3e:	f000 b817 	b.w	8009f70 <_kill_r>
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d00a      	beq.n	8009f5c <_raise_r+0x4c>
 8009f46:	1c59      	adds	r1, r3, #1
 8009f48:	d103      	bne.n	8009f52 <_raise_r+0x42>
 8009f4a:	2316      	movs	r3, #22
 8009f4c:	6003      	str	r3, [r0, #0]
 8009f4e:	2001      	movs	r0, #1
 8009f50:	e7e7      	b.n	8009f22 <_raise_r+0x12>
 8009f52:	2400      	movs	r4, #0
 8009f54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f58:	4628      	mov	r0, r5
 8009f5a:	4798      	blx	r3
 8009f5c:	2000      	movs	r0, #0
 8009f5e:	e7e0      	b.n	8009f22 <_raise_r+0x12>

08009f60 <raise>:
 8009f60:	4b02      	ldr	r3, [pc, #8]	; (8009f6c <raise+0xc>)
 8009f62:	4601      	mov	r1, r0
 8009f64:	6818      	ldr	r0, [r3, #0]
 8009f66:	f7ff bfd3 	b.w	8009f10 <_raise_r>
 8009f6a:	bf00      	nop
 8009f6c:	20000068 	.word	0x20000068

08009f70 <_kill_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	4d07      	ldr	r5, [pc, #28]	; (8009f90 <_kill_r+0x20>)
 8009f74:	2300      	movs	r3, #0
 8009f76:	4604      	mov	r4, r0
 8009f78:	4608      	mov	r0, r1
 8009f7a:	4611      	mov	r1, r2
 8009f7c:	602b      	str	r3, [r5, #0]
 8009f7e:	f7f7 fe27 	bl	8001bd0 <_kill>
 8009f82:	1c43      	adds	r3, r0, #1
 8009f84:	d102      	bne.n	8009f8c <_kill_r+0x1c>
 8009f86:	682b      	ldr	r3, [r5, #0]
 8009f88:	b103      	cbz	r3, 8009f8c <_kill_r+0x1c>
 8009f8a:	6023      	str	r3, [r4, #0]
 8009f8c:	bd38      	pop	{r3, r4, r5, pc}
 8009f8e:	bf00      	nop
 8009f90:	20000564 	.word	0x20000564

08009f94 <_getpid_r>:
 8009f94:	f7f7 be14 	b.w	8001bc0 <_getpid>

08009f98 <__swhatbuf_r>:
 8009f98:	b570      	push	{r4, r5, r6, lr}
 8009f9a:	460c      	mov	r4, r1
 8009f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fa0:	2900      	cmp	r1, #0
 8009fa2:	b096      	sub	sp, #88	; 0x58
 8009fa4:	4615      	mov	r5, r2
 8009fa6:	461e      	mov	r6, r3
 8009fa8:	da0d      	bge.n	8009fc6 <__swhatbuf_r+0x2e>
 8009faa:	89a3      	ldrh	r3, [r4, #12]
 8009fac:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009fb0:	f04f 0100 	mov.w	r1, #0
 8009fb4:	bf0c      	ite	eq
 8009fb6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009fba:	2340      	movne	r3, #64	; 0x40
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	6031      	str	r1, [r6, #0]
 8009fc0:	602b      	str	r3, [r5, #0]
 8009fc2:	b016      	add	sp, #88	; 0x58
 8009fc4:	bd70      	pop	{r4, r5, r6, pc}
 8009fc6:	466a      	mov	r2, sp
 8009fc8:	f000 f848 	bl	800a05c <_fstat_r>
 8009fcc:	2800      	cmp	r0, #0
 8009fce:	dbec      	blt.n	8009faa <__swhatbuf_r+0x12>
 8009fd0:	9901      	ldr	r1, [sp, #4]
 8009fd2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009fd6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009fda:	4259      	negs	r1, r3
 8009fdc:	4159      	adcs	r1, r3
 8009fde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fe2:	e7eb      	b.n	8009fbc <__swhatbuf_r+0x24>

08009fe4 <__smakebuf_r>:
 8009fe4:	898b      	ldrh	r3, [r1, #12]
 8009fe6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fe8:	079d      	lsls	r5, r3, #30
 8009fea:	4606      	mov	r6, r0
 8009fec:	460c      	mov	r4, r1
 8009fee:	d507      	bpl.n	800a000 <__smakebuf_r+0x1c>
 8009ff0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ff4:	6023      	str	r3, [r4, #0]
 8009ff6:	6123      	str	r3, [r4, #16]
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	6163      	str	r3, [r4, #20]
 8009ffc:	b002      	add	sp, #8
 8009ffe:	bd70      	pop	{r4, r5, r6, pc}
 800a000:	ab01      	add	r3, sp, #4
 800a002:	466a      	mov	r2, sp
 800a004:	f7ff ffc8 	bl	8009f98 <__swhatbuf_r>
 800a008:	9900      	ldr	r1, [sp, #0]
 800a00a:	4605      	mov	r5, r0
 800a00c:	4630      	mov	r0, r6
 800a00e:	f7fd fb81 	bl	8007714 <_malloc_r>
 800a012:	b948      	cbnz	r0, 800a028 <__smakebuf_r+0x44>
 800a014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a018:	059a      	lsls	r2, r3, #22
 800a01a:	d4ef      	bmi.n	8009ffc <__smakebuf_r+0x18>
 800a01c:	f023 0303 	bic.w	r3, r3, #3
 800a020:	f043 0302 	orr.w	r3, r3, #2
 800a024:	81a3      	strh	r3, [r4, #12]
 800a026:	e7e3      	b.n	8009ff0 <__smakebuf_r+0xc>
 800a028:	89a3      	ldrh	r3, [r4, #12]
 800a02a:	6020      	str	r0, [r4, #0]
 800a02c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a030:	81a3      	strh	r3, [r4, #12]
 800a032:	9b00      	ldr	r3, [sp, #0]
 800a034:	6163      	str	r3, [r4, #20]
 800a036:	9b01      	ldr	r3, [sp, #4]
 800a038:	6120      	str	r0, [r4, #16]
 800a03a:	b15b      	cbz	r3, 800a054 <__smakebuf_r+0x70>
 800a03c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a040:	4630      	mov	r0, r6
 800a042:	f000 f81d 	bl	800a080 <_isatty_r>
 800a046:	b128      	cbz	r0, 800a054 <__smakebuf_r+0x70>
 800a048:	89a3      	ldrh	r3, [r4, #12]
 800a04a:	f023 0303 	bic.w	r3, r3, #3
 800a04e:	f043 0301 	orr.w	r3, r3, #1
 800a052:	81a3      	strh	r3, [r4, #12]
 800a054:	89a3      	ldrh	r3, [r4, #12]
 800a056:	431d      	orrs	r5, r3
 800a058:	81a5      	strh	r5, [r4, #12]
 800a05a:	e7cf      	b.n	8009ffc <__smakebuf_r+0x18>

0800a05c <_fstat_r>:
 800a05c:	b538      	push	{r3, r4, r5, lr}
 800a05e:	4d07      	ldr	r5, [pc, #28]	; (800a07c <_fstat_r+0x20>)
 800a060:	2300      	movs	r3, #0
 800a062:	4604      	mov	r4, r0
 800a064:	4608      	mov	r0, r1
 800a066:	4611      	mov	r1, r2
 800a068:	602b      	str	r3, [r5, #0]
 800a06a:	f7f7 fe10 	bl	8001c8e <_fstat>
 800a06e:	1c43      	adds	r3, r0, #1
 800a070:	d102      	bne.n	800a078 <_fstat_r+0x1c>
 800a072:	682b      	ldr	r3, [r5, #0]
 800a074:	b103      	cbz	r3, 800a078 <_fstat_r+0x1c>
 800a076:	6023      	str	r3, [r4, #0]
 800a078:	bd38      	pop	{r3, r4, r5, pc}
 800a07a:	bf00      	nop
 800a07c:	20000564 	.word	0x20000564

0800a080 <_isatty_r>:
 800a080:	b538      	push	{r3, r4, r5, lr}
 800a082:	4d06      	ldr	r5, [pc, #24]	; (800a09c <_isatty_r+0x1c>)
 800a084:	2300      	movs	r3, #0
 800a086:	4604      	mov	r4, r0
 800a088:	4608      	mov	r0, r1
 800a08a:	602b      	str	r3, [r5, #0]
 800a08c:	f7f7 fe0f 	bl	8001cae <_isatty>
 800a090:	1c43      	adds	r3, r0, #1
 800a092:	d102      	bne.n	800a09a <_isatty_r+0x1a>
 800a094:	682b      	ldr	r3, [r5, #0]
 800a096:	b103      	cbz	r3, 800a09a <_isatty_r+0x1a>
 800a098:	6023      	str	r3, [r4, #0]
 800a09a:	bd38      	pop	{r3, r4, r5, pc}
 800a09c:	20000564 	.word	0x20000564

0800a0a0 <_init>:
 800a0a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a2:	bf00      	nop
 800a0a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0a6:	bc08      	pop	{r3}
 800a0a8:	469e      	mov	lr, r3
 800a0aa:	4770      	bx	lr

0800a0ac <_fini>:
 800a0ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ae:	bf00      	nop
 800a0b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0b2:	bc08      	pop	{r3}
 800a0b4:	469e      	mov	lr, r3
 800a0b6:	4770      	bx	lr
