// Seed: 2590715996
module module_0 (
    input wire id_0,
    input wand id_1
);
  id_3(
      .id_0(id_0), .id_1((1)), .id_2(1)
  );
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12
);
  wire id_14;
  wire id_15;
  xor (id_2, id_15, id_9, id_1, id_12, id_5, id_4, id_10, id_14);
  module_0(
      id_6, id_11
  );
endmodule
