ARM GAS  /tmp/ccN2PSxY.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/gpio.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_GPIO_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB65:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccN2PSxY.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  27              		.loc 1 43 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              		.cfi_def_cfa_offset 48
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 45 3 view .LVU1
  40              		.loc 1 45 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0494     		str	r4, [sp, #16]
  43 0008 0594     		str	r4, [sp, #20]
  44 000a 0694     		str	r4, [sp, #24]
  45 000c 0794     		str	r4, [sp, #28]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 48 3 is_stmt 1 view .LVU3
  47              	.LBB2:
  48              		.loc 1 48 3 view .LVU4
  49              		.loc 1 48 3 view .LVU5
  50 000e 254B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 48 3 view .LVU6
  55 0018 9A69     		ldr	r2, [r3, #24]
  56 001a 02F01002 		and	r2, r2, #16
  57 001e 0092     		str	r2, [sp]
  58              		.loc 1 48 3 view .LVU7
  59 0020 009A     		ldr	r2, [sp]
  60              	.LBE2:
  61              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  62              		.loc 1 49 3 view .LVU9
  63              	.LBB3:
  64              		.loc 1 49 3 view .LVU10
  65              		.loc 1 49 3 view .LVU11
  66 0022 9A69     		ldr	r2, [r3, #24]
ARM GAS  /tmp/ccN2PSxY.s 			page 3


  67 0024 42F02002 		orr	r2, r2, #32
  68 0028 9A61     		str	r2, [r3, #24]
  69              		.loc 1 49 3 view .LVU12
  70 002a 9A69     		ldr	r2, [r3, #24]
  71 002c 02F02002 		and	r2, r2, #32
  72 0030 0192     		str	r2, [sp, #4]
  73              		.loc 1 49 3 view .LVU13
  74 0032 019A     		ldr	r2, [sp, #4]
  75              	.LBE3:
  76              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 50 3 view .LVU15
  78              	.LBB4:
  79              		.loc 1 50 3 view .LVU16
  80              		.loc 1 50 3 view .LVU17
  81 0034 9A69     		ldr	r2, [r3, #24]
  82 0036 42F00402 		orr	r2, r2, #4
  83 003a 9A61     		str	r2, [r3, #24]
  84              		.loc 1 50 3 view .LVU18
  85 003c 9A69     		ldr	r2, [r3, #24]
  86 003e 02F00402 		and	r2, r2, #4
  87 0042 0292     		str	r2, [sp, #8]
  88              		.loc 1 50 3 view .LVU19
  89 0044 029A     		ldr	r2, [sp, #8]
  90              	.LBE4:
  91              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 51 3 view .LVU21
  93              	.LBB5:
  94              		.loc 1 51 3 view .LVU22
  95              		.loc 1 51 3 view .LVU23
  96 0046 9A69     		ldr	r2, [r3, #24]
  97 0048 42F00802 		orr	r2, r2, #8
  98 004c 9A61     		str	r2, [r3, #24]
  99              		.loc 1 51 3 view .LVU24
 100 004e 9B69     		ldr	r3, [r3, #24]
 101 0050 03F00803 		and	r3, r3, #8
 102 0054 0393     		str	r3, [sp, #12]
 103              		.loc 1 51 3 view .LVU25
 104 0056 039B     		ldr	r3, [sp, #12]
 105              	.LBE5:
 106              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 107              		.loc 1 54 3 view .LVU27
 108 0058 134E     		ldr	r6, .L3+4
 109 005a 2246     		mov	r2, r4
 110 005c 4FF40051 		mov	r1, #8192
 111 0060 3046     		mov	r0, r6
 112 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin : PC13 */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 114              		.loc 1 57 3 view .LVU28
 115              		.loc 1 57 23 is_stmt 0 view .LVU29
ARM GAS  /tmp/ccN2PSxY.s 			page 4


 116 0066 4FF40053 		mov	r3, #8192
 117 006a 0493     		str	r3, [sp, #16]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 118              		.loc 1 58 3 is_stmt 1 view .LVU30
 119              		.loc 1 58 24 is_stmt 0 view .LVU31
 120 006c 0123     		movs	r3, #1
 121 006e 0593     		str	r3, [sp, #20]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 59 3 is_stmt 1 view .LVU32
 123              		.loc 1 59 24 is_stmt 0 view .LVU33
 124 0070 0694     		str	r4, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 125              		.loc 1 60 3 is_stmt 1 view .LVU34
 126              		.loc 1 60 25 is_stmt 0 view .LVU35
 127 0072 0225     		movs	r5, #2
 128 0074 0795     		str	r5, [sp, #28]
  61:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 129              		.loc 1 61 3 is_stmt 1 view .LVU36
 130 0076 04A9     		add	r1, sp, #16
 131 0078 3046     		mov	r0, r6
 132 007a FFF7FEFF 		bl	HAL_GPIO_Init
 133              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin : PA7 */
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 134              		.loc 1 64 3 view .LVU37
 135              		.loc 1 64 23 is_stmt 0 view .LVU38
 136 007e 8023     		movs	r3, #128
 137 0080 0493     		str	r3, [sp, #16]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 138              		.loc 1 65 3 is_stmt 1 view .LVU39
 139              		.loc 1 65 24 is_stmt 0 view .LVU40
 140 0082 0A4B     		ldr	r3, .L3+8
 141 0084 0593     		str	r3, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 142              		.loc 1 66 3 is_stmt 1 view .LVU41
 143              		.loc 1 66 24 is_stmt 0 view .LVU42
 144 0086 0695     		str	r5, [sp, #24]
  67:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145              		.loc 1 67 3 is_stmt 1 view .LVU43
 146 0088 04A9     		add	r1, sp, #16
 147 008a 0948     		ldr	r0, .L3+12
 148 008c FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  70:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 150              		.loc 1 70 3 view .LVU44
 151 0090 2246     		mov	r2, r4
 152 0092 0521     		movs	r1, #5
 153 0094 1720     		movs	r0, #23
 154 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 155              	.LVL3:
  71:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 156              		.loc 1 71 3 view .LVU45
 157 009a 1720     		movs	r0, #23
 158 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccN2PSxY.s 			page 5


 159              	.LVL4:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c **** }
 160              		.loc 1 73 1 is_stmt 0 view .LVU46
 161 00a0 08B0     		add	sp, sp, #32
 162              		.cfi_def_cfa_offset 16
 163              		@ sp needed
 164 00a2 70BD     		pop	{r4, r5, r6, pc}
 165              	.L4:
 166              		.align	2
 167              	.L3:
 168 00a4 00100240 		.word	1073876992
 169 00a8 00100140 		.word	1073811456
 170 00ac 00001110 		.word	269549568
 171 00b0 00080140 		.word	1073809408
 172              		.cfi_endproc
 173              	.LFE65:
 175              		.text
 176              	.Letext0:
 177              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 178              		.file 3 "/home/lorolol/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 179              		.file 4 "/home/lorolol/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 180              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 181              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccN2PSxY.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccN2PSxY.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccN2PSxY.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccN2PSxY.s:168    .text.MX_GPIO_Init:000000a4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
