Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sun Nov 26 11:26:00 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PID_PWM_test_timing_summary_routed.rpt -pb PID_PWM_test_timing_summary_routed.pb -rpx PID_PWM_test_timing_summary_routed.rpx -warn_on_violation
| Design       : PID_PWM_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 3.962ns (59.854%)  route 2.657ns (40.146%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           2.657     3.116    OutPWM_OBUF[5]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.619 r  OutPWM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.619    OutPWM[5]
    U2                                                                r  OutPWM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 3.958ns (62.506%)  route 2.374ns (37.494%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           2.374     2.833    OutPWM_OBUF[5]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.332 r  OutPWM_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.332    OutPWM[9]
    U4                                                                r  OutPWM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.205ns  (logic 3.982ns (64.171%)  route 2.223ns (35.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           2.223     2.682    OutPWM_OBUF[5]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.205 r  OutPWM_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.205    OutPWM[10]
    V4                                                                r  OutPWM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.972ns (65.715%)  route 2.072ns (34.285%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           2.072     2.531    OutPWM_OBUF[5]
    W5                   OBUF (Prop_obuf_I_O)         3.513     6.045 r  OutPWM_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.045    OutPWM[11]
    W5                                                                r  OutPWM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 3.969ns (67.382%)  route 1.921ns (32.618%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           1.921     2.380    OutPWM_OBUF[5]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.891 r  OutPWM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.891    OutPWM[7]
    W4                                                                r  OutPWM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.963ns (69.656%)  route 1.727ns (30.344%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           1.727     2.186    OutPWM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.690 r  OutPWM_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.690    OutPWM[8]
    V5                                                                r  OutPWM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InPWM
                            (input port)
  Destination:            OutPWM_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.395ns  (logic 1.481ns (61.825%)  route 0.914ns (38.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  InPWM (IN)
                         net (fo=0)                   0.000     0.000    InPWM
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  InPWM_IBUF_inst/O
                         net (fo=1, routed)           0.914     2.395    InPWM_IBUF
    SLICE_X65Y21         FDRE                                         r  OutPWM_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 InPWM
                            (input port)
  Destination:            OutPWM_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.249ns (41.719%)  route 0.347ns (58.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  InPWM (IN)
                         net (fo=0)                   0.000     0.000    InPWM
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  InPWM_IBUF_inst/O
                         net (fo=1, routed)           0.347     0.596    InPWM_IBUF
    SLICE_X65Y21         FDRE                                         r  OutPWM_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.352ns (78.575%)  route 0.369ns (21.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.369     0.515    OutPWM_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.720 r  OutPWM_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.720    OutPWM[8]
    V5                                                                r  OutPWM[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.357ns (74.099%)  route 0.474ns (25.901%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.474     0.620    OutPWM_OBUF[5]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.832 r  OutPWM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.832    OutPWM[7]
    W4                                                                r  OutPWM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.360ns (71.606%)  route 0.539ns (28.394%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.539     0.685    OutPWM_OBUF[5]
    W5                   OBUF (Prop_obuf_I_O)         1.214     1.900 r  OutPWM_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.900    OutPWM[11]
    W5                                                                r  OutPWM[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.370ns (69.391%)  route 0.604ns (30.609%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.604     0.750    OutPWM_OBUF[5]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.974 r  OutPWM_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.974    OutPWM[10]
    V4                                                                r  OutPWM[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.346ns (66.795%)  route 0.669ns (33.205%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.669     0.815    OutPWM_OBUF[5]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.016 r  OutPWM_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.016    OutPWM[9]
    U4                                                                r  OutPWM[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OutPWM_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OutPWM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.350ns (63.251%)  route 0.784ns (36.749%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  OutPWM_reg[11]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  OutPWM_reg[11]/Q
                         net (fo=6, routed)           0.784     0.930    OutPWM_OBUF[5]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.134 r  OutPWM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.134    OutPWM[5]
    U2                                                                r  OutPWM[5] (OUT)
  -------------------------------------------------------------------    -------------------





