{"Naehyuck Chang": [0.999998927116394, ["Flip-flop insertion with shifted-phase clocks for FPGA power reduction", ["Hyeonmin Lim", "Kyungsoo Lee", "Youngjin Cho", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2005.1560090", 8, "iccad", 2005]], "Chulsung Park": [0.950427457690239, ["Energy-efficient platform designs for real-world wireless sensing applications", ["Pai H. Chou", "Chulsung Park"], "https://doi.org/10.1109/ICCAD.2005.1560192", 8, "iccad", 2005]], "Chanhee Oh": [0.7742483913898468, ["Pessimism reduction in crosstalk noise aware STA", ["Murat R. Becer", "Vladimir Zolotov", "Rajendran Panda", "Amir Grinshpon", "Ilan Algor", "Rafi Levy", "Chanhee Oh"], "https://doi.org/10.1109/ICCAD.2005.1560199", 8, "iccad", 2005]], "Joshua Jaeyoung Kang": [0.9989203661680222, ["Global signaling over lossy transmission lines", ["Michael P. Flynn", "Joshua Jaeyoung Kang"], "https://doi.org/10.1109/ICCAD.2005.1560205", 8, "iccad", 2005]]}