0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v,1585519496,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v,,TOP,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v,1585520239,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v,,fulladder,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v,1586204137,verilog,,C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v,,lookahead_adder,,,,,,,,
C:/Users/lucas/Documents/fpga/lab8/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v,1585529063,verilog,,,,testbench,,,,,,,,
