// minisys.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// 顶层实体
module minisys (

  input rst,
  input clk,

  input imem_data_in,
  output reg imem_addr_out,
  output reg imem_e_out

);

  // TODO: 连接各级流水
  

endmodule