
Day09A-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000012b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08001448  08001448  00002448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014a8  080014a8  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080014a8  080014a8  000024a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080014b0  080014b0  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014b0  080014b0  000024b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080014b4  080014b4  000024b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080014b8  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001b91  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000093f  00000000  00000000  00004c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b0  00000000  00000000  00005550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000122  00000000  00000000  00005700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001967a  00000000  00000000  00005822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00002857  00000000  00000000  0001ee9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c17d  00000000  00000000  000216f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ad870  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009bc  00000000  00000000  000ad8b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ae270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000063  00000000  00000000  000ae28f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001430 	.word	0x08001430

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001430 	.word	0x08001430

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <SPI_Init>:
#include "stm32f407xx.h"
#include "spi.h"
#include <stdint.h>

void SPI_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000274:	4b3c      	ldr	r3, [pc, #240]	@ (8000368 <SPI_Init+0xf8>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a3b      	ldr	r2, [pc, #236]	@ (8000368 <SPI_Init+0xf8>)
 800027a:	f043 0310 	orr.w	r3, r3, #16
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOE->MODER &= ~BV(SPI_CS_PIN*2+1);
 8000280:	4b3a      	ldr	r3, [pc, #232]	@ (800036c <SPI_Init+0xfc>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a39      	ldr	r2, [pc, #228]	@ (800036c <SPI_Init+0xfc>)
 8000286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800028a:	6013      	str	r3, [r2, #0]
	GPIOE->MODER |= BV(SPI_CS_PIN*2);
 800028c:	4b37      	ldr	r3, [pc, #220]	@ (800036c <SPI_Init+0xfc>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a36      	ldr	r2, [pc, #216]	@ (800036c <SPI_Init+0xfc>)
 8000292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000296:	6013      	str	r3, [r2, #0]
	GPIOE->OSPEEDR &= ~BV(SPI_CS_PIN*2+1);
 8000298:	4b34      	ldr	r3, [pc, #208]	@ (800036c <SPI_Init+0xfc>)
 800029a:	689b      	ldr	r3, [r3, #8]
 800029c:	4a33      	ldr	r2, [pc, #204]	@ (800036c <SPI_Init+0xfc>)
 800029e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002a2:	6093      	str	r3, [r2, #8]
	GPIOE->OSPEEDR |= BV(SPI_CS_PIN*2);
 80002a4:	4b31      	ldr	r3, [pc, #196]	@ (800036c <SPI_Init+0xfc>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	4a30      	ldr	r2, [pc, #192]	@ (800036c <SPI_Init+0xfc>)
 80002aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ae:	6093      	str	r3, [r2, #8]
	GPIOE->PUPDR &= ~(BV(SPI_CS_PIN*2+1) |BV(SPI_CS_PIN*2));
 80002b0:	4b2e      	ldr	r3, [pc, #184]	@ (800036c <SPI_Init+0xfc>)
 80002b2:	68db      	ldr	r3, [r3, #12]
 80002b4:	4a2d      	ldr	r2, [pc, #180]	@ (800036c <SPI_Init+0xfc>)
 80002b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80002ba:	60d3      	str	r3, [r2, #12]
	GPIOE->OTYPER &= ~BV(SPI_CS_PIN);
 80002bc:	4b2b      	ldr	r3, [pc, #172]	@ (800036c <SPI_Init+0xfc>)
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	4a2a      	ldr	r2, [pc, #168]	@ (800036c <SPI_Init+0xfc>)
 80002c2:	f023 0308 	bic.w	r3, r3, #8
 80002c6:	6053      	str	r3, [r2, #4]

	SPI_CS_Disable();
 80002c8:	f000 f894 	bl	80003f4 <SPI_CS_Disable>
	RCC->AHB1ENR |=RCC_AHB1ENR_GPIOAEN;
 80002cc:	4b26      	ldr	r3, [pc, #152]	@ (8000368 <SPI_Init+0xf8>)
 80002ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d0:	4a25      	ldr	r2, [pc, #148]	@ (8000368 <SPI_Init+0xf8>)
 80002d2:	f043 0301 	orr.w	r3, r3, #1
 80002d6:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO mode=AltFn(0b10)
 80002d8:	4b25      	ldr	r3, [pc, #148]	@ (8000370 <SPI_Init+0x100>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a24      	ldr	r2, [pc, #144]	@ (8000370 <SPI_Init+0x100>)
 80002de:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 80002e2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 80002e4:	4b22      	ldr	r3, [pc, #136]	@ (8000370 <SPI_Init+0x100>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a21      	ldr	r2, [pc, #132]	@ (8000370 <SPI_Init+0x100>)
 80002ea:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 80002ee:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1)); // GPIO speed=Medium(0b01)
 80002f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000370 <SPI_Init+0x100>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000370 <SPI_Init+0x100>)
 80002f6:	f423 4328 	bic.w	r3, r3, #43008	@ 0xa800
 80002fa:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2));
 80002fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000370 <SPI_Init+0x100>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	4a1b      	ldr	r2, [pc, #108]	@ (8000370 <SPI_Init+0x100>)
 8000302:	f443 43a8 	orr.w	r3, r3, #21504	@ 0x5400
 8000306:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(SPI_MOSI_PIN*2)|BV(SPI_MISO_PIN*2)|BV(SPI_SCLK_PIN*2)); // GPIO Pull-Down (0b10)
 8000308:	4b19      	ldr	r3, [pc, #100]	@ (8000370 <SPI_Init+0x100>)
 800030a:	68db      	ldr	r3, [r3, #12]
 800030c:	4a18      	ldr	r2, [pc, #96]	@ (8000370 <SPI_Init+0x100>)
 800030e:	f423 43a8 	bic.w	r3, r3, #21504	@ 0x5400
 8000312:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (BV(SPI_MOSI_PIN*2+1)|BV(SPI_MISO_PIN*2+1)|BV(SPI_SCLK_PIN*2+1));
 8000314:	4b16      	ldr	r3, [pc, #88]	@ (8000370 <SPI_Init+0x100>)
 8000316:	68db      	ldr	r3, [r3, #12]
 8000318:	4a15      	ldr	r2, [pc, #84]	@ (8000370 <SPI_Init+0x100>)
 800031a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800031e:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(SPI_MOSI_PIN)|BV(SPI_MISO_PIN)|BV(SPI_SCLK_PIN));	// GPIO push-pull
 8000320:	4b13      	ldr	r3, [pc, #76]	@ (8000370 <SPI_Init+0x100>)
 8000322:	685b      	ldr	r3, [r3, #4]
 8000324:	4a12      	ldr	r2, [pc, #72]	@ (8000370 <SPI_Init+0x100>)
 8000326:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800032a:	6053      	str	r3, [r2, #4]
	GPIOA->AFR[0] |= (SPI_ALT_FN << GPIO_AFRL_AFSEL5_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL6_Pos) | (SPI_ALT_FN << GPIO_AFRL_AFSEL7_Pos); /* BUG FIXED |= */
 800032c:	4b10      	ldr	r3, [pc, #64]	@ (8000370 <SPI_Init+0x100>)
 800032e:	6a1b      	ldr	r3, [r3, #32]
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <SPI_Init+0x100>)
 8000332:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000336:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800033a:	6213      	str	r3, [r2, #32]


	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800033c:	4b0a      	ldr	r3, [pc, #40]	@ (8000368 <SPI_Init+0xf8>)
 800033e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000340:	4a09      	ldr	r2, [pc, #36]	@ (8000368 <SPI_Init+0xf8>)
 8000342:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000346:	6453      	str	r3, [r2, #68]	@ 0x44
	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI | (0x02 << SPI_CR1_BR_Pos);
 8000348:	4b0a      	ldr	r3, [pc, #40]	@ (8000374 <SPI_Init+0x104>)
 800034a:	f44f 7245 	mov.w	r2, #788	@ 0x314
 800034e:	601a      	str	r2, [r3, #0]
	SPI1->CR2 = 0x0000;
 8000350:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <SPI_Init+0x104>)
 8000352:	2200      	movs	r2, #0
 8000354:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 8000356:	4b07      	ldr	r3, [pc, #28]	@ (8000374 <SPI_Init+0x104>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	4a06      	ldr	r2, [pc, #24]	@ (8000374 <SPI_Init+0x104>)
 800035c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000360:	6013      	str	r3, [r2, #0]



}
 8000362:	bf00      	nop
 8000364:	bd80      	pop	{r7, pc}
 8000366:	bf00      	nop
 8000368:	40023800 	.word	0x40023800
 800036c:	40021000 	.word	0x40021000
 8000370:	40020000 	.word	0x40020000
 8000374:	40013000 	.word	0x40013000

08000378 <SPI_Transmit>:
uint16_t SPI_Transmit(uint16_t dataw)
{
 8000378:	b480      	push	{r7}
 800037a:	b085      	sub	sp, #20
 800037c:	af00      	add	r7, sp, #0
 800037e:	4603      	mov	r3, r0
 8000380:	80fb      	strh	r3, [r7, #6]
	while(!(SPI1->SR & SPI_SR_TXE))
 8000382:	bf00      	nop
 8000384:	4b0d      	ldr	r3, [pc, #52]	@ (80003bc <SPI_Transmit+0x44>)
 8000386:	689b      	ldr	r3, [r3, #8]
 8000388:	f003 0302 	and.w	r3, r3, #2
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0f9      	beq.n	8000384 <SPI_Transmit+0xc>
			;
	uint32_t frame =dataw;
 8000390:	88fb      	ldrh	r3, [r7, #6]
 8000392:	60fb      	str	r3, [r7, #12]
	SPI1->DR = frame;
 8000394:	4a09      	ldr	r2, [pc, #36]	@ (80003bc <SPI_Transmit+0x44>)
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	60d3      	str	r3, [r2, #12]
	while(!(SPI1->SR & SPI_SR_RXNE))
 800039a:	bf00      	nop
 800039c:	4b07      	ldr	r3, [pc, #28]	@ (80003bc <SPI_Transmit+0x44>)
 800039e:	689b      	ldr	r3, [r3, #8]
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d0f9      	beq.n	800039c <SPI_Transmit+0x24>
		;
	frame=SPI1->DR;
 80003a8:	4b04      	ldr	r3, [pc, #16]	@ (80003bc <SPI_Transmit+0x44>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	60fb      	str	r3, [r7, #12]
	return frame;
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	b29b      	uxth	r3, r3
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	3714      	adds	r7, #20
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bc80      	pop	{r7}
 80003ba:	4770      	bx	lr
 80003bc:	40013000 	.word	0x40013000

080003c0 <SPI_Receive>:
uint16_t SPI_Receive(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
	uint32_t val=SPI_Transmit(0x00);
 80003c6:	2000      	movs	r0, #0
 80003c8:	f7ff ffd6 	bl	8000378 <SPI_Transmit>
 80003cc:	4603      	mov	r3, r0
 80003ce:	607b      	str	r3, [r7, #4]
	return val;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	b29b      	uxth	r3, r3
}
 80003d4:	4618      	mov	r0, r3
 80003d6:	3708      	adds	r7, #8
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}

080003dc <SPI_CS_Enable>:
void SPI_CS_Enable(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
	GPIOE->BSRR=BV(SPI_CS_CLR_BIT);
 80003e0:	4b03      	ldr	r3, [pc, #12]	@ (80003f0 <SPI_CS_Enable+0x14>)
 80003e2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80003e6:	619a      	str	r2, [r3, #24]
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	40021000 	.word	0x40021000

080003f4 <SPI_CS_Disable>:
void SPI_CS_Disable(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
	GPIOE->BSRR = BV(SPI_CS_SET_BIT);
 80003f8:	4b03      	ldr	r3, [pc, #12]	@ (8000408 <SPI_CS_Disable+0x14>)
 80003fa:	2208      	movs	r2, #8
 80003fc:	619a      	str	r2, [r3, #24]
}
 80003fe:	bf00      	nop
 8000400:	46bd      	mov	sp, r7
 8000402:	bc80      	pop	{r7}
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000

0800040c <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 800040c:	b480      	push	{r7}
 800040e:	b085      	sub	sp, #20
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000414:	4b0e      	ldr	r3, [pc, #56]	@ (8000450 <DelayMs+0x44>)
 8000416:	685b      	ldr	r3, [r3, #4]
 8000418:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800041a:	4b0e      	ldr	r3, [pc, #56]	@ (8000454 <DelayMs+0x48>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a0e      	ldr	r2, [pc, #56]	@ (8000458 <DelayMs+0x4c>)
 8000420:	fba2 2303 	umull	r2, r3, r2, r3
 8000424:	099b      	lsrs	r3, r3, #6
 8000426:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	68ba      	ldr	r2, [r7, #8]
 800042c:	fb02 f303 	mul.w	r3, r2, r3
 8000430:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000432:	bf00      	nop
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <DelayMs+0x44>)
 8000436:	685a      	ldr	r2, [r3, #4]
 8000438:	68fb      	ldr	r3, [r7, #12]
 800043a:	1ad2      	subs	r2, r2, r3
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	429a      	cmp	r2, r3
 8000440:	d3f8      	bcc.n	8000434 <DelayMs+0x28>
}
 8000442:	bf00      	nop
 8000444:	bf00      	nop
 8000446:	3714      	adds	r7, #20
 8000448:	46bd      	mov	sp, r7
 800044a:	bc80      	pop	{r7}
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e0001000 	.word	0xe0001000
 8000454:	20000000 	.word	0x20000000
 8000458:	10624dd3 	.word	0x10624dd3

0800045c <LedInit>:

#include "led.h"
#include "stm32f4xx.h"
#include <stdint.h>

void LedInit(uint32_t pin) {
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
	RCC->AHB1ENR |= BV(LED_GPIO_EN);
 8000464:	4b28      	ldr	r3, [pc, #160]	@ (8000508 <LedInit+0xac>)
 8000466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000468:	4a27      	ldr	r2, [pc, #156]	@ (8000508 <LedInit+0xac>)
 800046a:	f043 0308 	orr.w	r3, r3, #8
 800046e:	6313      	str	r3, [r2, #48]	@ 0x30
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 8000470:	4b26      	ldr	r3, [pc, #152]	@ (800050c <LedInit+0xb0>)
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	0052      	lsls	r2, r2, #1
 8000478:	3201      	adds	r2, #1
 800047a:	2101      	movs	r1, #1
 800047c:	fa01 f202 	lsl.w	r2, r1, r2
 8000480:	43d2      	mvns	r2, r2
 8000482:	4611      	mov	r1, r2
 8000484:	4a21      	ldr	r2, [pc, #132]	@ (800050c <LedInit+0xb0>)
 8000486:	400b      	ands	r3, r1
 8000488:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER |= BV(pin * 2);
 800048a:	4b20      	ldr	r3, [pc, #128]	@ (800050c <LedInit+0xb0>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	687a      	ldr	r2, [r7, #4]
 8000490:	0052      	lsls	r2, r2, #1
 8000492:	2101      	movs	r1, #1
 8000494:	fa01 f202 	lsl.w	r2, r1, r2
 8000498:	4611      	mov	r1, r2
 800049a:	4a1c      	ldr	r2, [pc, #112]	@ (800050c <LedInit+0xb0>)
 800049c:	430b      	orrs	r3, r1
 800049e:	6013      	str	r3, [r2, #0]
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004a0:	4b1a      	ldr	r3, [pc, #104]	@ (800050c <LedInit+0xb0>)
 80004a2:	689b      	ldr	r3, [r3, #8]
 80004a4:	687a      	ldr	r2, [r7, #4]
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	3201      	adds	r2, #1
 80004aa:	2101      	movs	r1, #1
 80004ac:	4091      	lsls	r1, r2
 80004ae:	687a      	ldr	r2, [r7, #4]
 80004b0:	0052      	lsls	r2, r2, #1
 80004b2:	2001      	movs	r0, #1
 80004b4:	fa00 f202 	lsl.w	r2, r0, r2
 80004b8:	430a      	orrs	r2, r1
 80004ba:	43d2      	mvns	r2, r2
 80004bc:	4611      	mov	r1, r2
 80004be:	4a13      	ldr	r2, [pc, #76]	@ (800050c <LedInit+0xb0>)
 80004c0:	400b      	ands	r3, r1
 80004c2:	6093      	str	r3, [r2, #8]
	LED_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80004c4:	4b11      	ldr	r3, [pc, #68]	@ (800050c <LedInit+0xb0>)
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	687a      	ldr	r2, [r7, #4]
 80004ca:	0052      	lsls	r2, r2, #1
 80004cc:	3201      	adds	r2, #1
 80004ce:	2101      	movs	r1, #1
 80004d0:	4091      	lsls	r1, r2
 80004d2:	687a      	ldr	r2, [r7, #4]
 80004d4:	0052      	lsls	r2, r2, #1
 80004d6:	2001      	movs	r0, #1
 80004d8:	fa00 f202 	lsl.w	r2, r0, r2
 80004dc:	430a      	orrs	r2, r1
 80004de:	43d2      	mvns	r2, r2
 80004e0:	4611      	mov	r1, r2
 80004e2:	4a0a      	ldr	r2, [pc, #40]	@ (800050c <LedInit+0xb0>)
 80004e4:	400b      	ands	r3, r1
 80004e6:	60d3      	str	r3, [r2, #12]
	LED_GPIO->OTYPER &= ~BV(pin);
 80004e8:	4b08      	ldr	r3, [pc, #32]	@ (800050c <LedInit+0xb0>)
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	2101      	movs	r1, #1
 80004ee:	687a      	ldr	r2, [r7, #4]
 80004f0:	fa01 f202 	lsl.w	r2, r1, r2
 80004f4:	43d2      	mvns	r2, r2
 80004f6:	4611      	mov	r1, r2
 80004f8:	4a04      	ldr	r2, [pc, #16]	@ (800050c <LedInit+0xb0>)
 80004fa:	400b      	ands	r3, r1
 80004fc:	6053      	str	r3, [r2, #4]
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr
 8000508:	40023800 	.word	0x40023800
 800050c:	40020c00 	.word	0x40020c00

08000510 <LedOn>:

void LedOn(uint32_t pin) {
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	LED_GPIO->ODR |= BV(pin);
 8000518:	4b07      	ldr	r3, [pc, #28]	@ (8000538 <LedOn+0x28>)
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	2101      	movs	r1, #1
 800051e:	687a      	ldr	r2, [r7, #4]
 8000520:	fa01 f202 	lsl.w	r2, r1, r2
 8000524:	4611      	mov	r1, r2
 8000526:	4a04      	ldr	r2, [pc, #16]	@ (8000538 <LedOn+0x28>)
 8000528:	430b      	orrs	r3, r1
 800052a:	6153      	str	r3, [r2, #20]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40020c00 	.word	0x40020c00

0800053c <LedOff>:

void LedOff(uint32_t pin) {
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]

	LED_GPIO->ODR &= ~BV(pin);
 8000544:	4b07      	ldr	r3, [pc, #28]	@ (8000564 <LedOff+0x28>)
 8000546:	695b      	ldr	r3, [r3, #20]
 8000548:	2101      	movs	r1, #1
 800054a:	687a      	ldr	r2, [r7, #4]
 800054c:	fa01 f202 	lsl.w	r2, r1, r2
 8000550:	43d2      	mvns	r2, r2
 8000552:	4611      	mov	r1, r2
 8000554:	4a03      	ldr	r2, [pc, #12]	@ (8000564 <LedOff+0x28>)
 8000556:	400b      	ands	r3, r1
 8000558:	6153      	str	r3, [r2, #20]
}
 800055a:	bf00      	nop
 800055c:	370c      	adds	r7, #12
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	40020c00 	.word	0x40020c00

08000568 <LedBlink>:

void LedBlink(uint32_t pin, uint32_t delay) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]
	LedOn(pin);
 8000572:	6878      	ldr	r0, [r7, #4]
 8000574:	f7ff ffcc 	bl	8000510 <LedOn>
	DelayMs(delay);
 8000578:	6838      	ldr	r0, [r7, #0]
 800057a:	f7ff ff47 	bl	800040c <DelayMs>
	LedOff(pin);
 800057e:	6878      	ldr	r0, [r7, #4]
 8000580:	f7ff ffdc 	bl	800053c <LedOff>
}
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000594:	4b0e      	ldr	r3, [pc, #56]	@ (80005d0 <DelayMs+0x44>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <DelayMs+0x48>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a0e      	ldr	r2, [pc, #56]	@ (80005d8 <DelayMs+0x4c>)
 80005a0:	fba2 2303 	umull	r2, r3, r2, r3
 80005a4:	099b      	lsrs	r3, r3, #6
 80005a6:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	68ba      	ldr	r2, [r7, #8]
 80005ac:	fb02 f303 	mul.w	r3, r2, r3
 80005b0:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80005b2:	bf00      	nop
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <DelayMs+0x44>)
 80005b6:	685a      	ldr	r2, [r3, #4]
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	1ad2      	subs	r2, r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	429a      	cmp	r2, r3
 80005c0:	d3f8      	bcc.n	80005b4 <DelayMs+0x28>
}
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	3714      	adds	r7, #20
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bc80      	pop	{r7}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	e0001000 	.word	0xe0001000
 80005d4:	20000000 	.word	0x20000000
 80005d8:	10624dd3 	.word	0x10624dd3

080005dc <LIS_WriteIO>:
#include "led3dsh.h"



void LIS_WriteIO(uint8_t reg, uint8_t data[], uint8_t size)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	4613      	mov	r3, r2
 80005ea:	71bb      	strb	r3, [r7, #6]
	SPI_CS_Enable();
 80005ec:	f7ff fef6 	bl	80003dc <SPI_CS_Enable>
		// write register address
		SPI_Transmit(reg);
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff febf 	bl	8000378 <SPI_Transmit>
		// write data byte(s)
		for(int i=0; i<size; i++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	e009      	b.n	8000614 <LIS_WriteIO+0x38>
			SPI_Transmit(data[i]);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	683a      	ldr	r2, [r7, #0]
 8000604:	4413      	add	r3, r2
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff feb5 	bl	8000378 <SPI_Transmit>
		for(int i=0; i<size; i++)
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	3301      	adds	r3, #1
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	79bb      	ldrb	r3, [r7, #6]
 8000616:	68fa      	ldr	r2, [r7, #12]
 8000618:	429a      	cmp	r2, r3
 800061a:	dbf1      	blt.n	8000600 <LIS_WriteIO+0x24>
		// disable slave
		SPI_CS_Disable();
 800061c:	f7ff feea 	bl	80003f4 <SPI_CS_Disable>
}
 8000620:	bf00      	nop
 8000622:	3710      	adds	r7, #16
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <LIS_ReadIO>:
void LIS_ReadIO(uint8_t reg, uint8_t data[], uint8_t size)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
 8000634:	4613      	mov	r3, r2
 8000636:	71bb      	strb	r3, [r7, #6]
	reg |= BV(7);
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800063e:	71fb      	strb	r3, [r7, #7]
SPI_CS_Enable();
 8000640:	f7ff fecc 	bl	80003dc <SPI_CS_Enable>
SPI_Transmit(reg);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	b29b      	uxth	r3, r3
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fe95 	bl	8000378 <SPI_Transmit>
for(int i=0; i<size; i++)
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	e00b      	b.n	800066c <LIS_ReadIO+0x44>
	data[i] = SPI_Receive();
 8000654:	f7ff feb4 	bl	80003c0 <SPI_Receive>
 8000658:	4603      	mov	r3, r0
 800065a:	4619      	mov	r1, r3
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	683a      	ldr	r2, [r7, #0]
 8000660:	4413      	add	r3, r2
 8000662:	b2ca      	uxtb	r2, r1
 8000664:	701a      	strb	r2, [r3, #0]
for(int i=0; i<size; i++)
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3301      	adds	r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	79bb      	ldrb	r3, [r7, #6]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	429a      	cmp	r2, r3
 8000672:	dbef      	blt.n	8000654 <LIS_ReadIO+0x2c>
SPI_CS_Disable();
 8000674:	f7ff febe 	bl	80003f4 <SPI_CS_Disable>


}
 8000678:	bf00      	nop
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <LIS_Init>:

void LIS_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
	SPI_Init();
 8000686:	f7ff fdf3 	bl	8000270 <SPI_Init>
		DelayMs(3);
 800068a:	2003      	movs	r0, #3
 800068c:	f7ff ff7e 	bl	800058c <DelayMs>
		uint8_t config = (LIS_DATARATE_25 | LIS_XYZ_ENABLE);
 8000690:	2347      	movs	r3, #71	@ 0x47
 8000692:	71fb      	strb	r3, [r7, #7]
		LIS_WriteIO(LIS_CTRL_REG4_ADDR, &config, 1);
 8000694:	1dfb      	adds	r3, r7, #7
 8000696:	2201      	movs	r2, #1
 8000698:	4619      	mov	r1, r3
 800069a:	2020      	movs	r0, #32
 800069c:	f7ff ff9e 	bl	80005dc <LIS_WriteIO>
		DelayMs(3);
 80006a0:	2003      	movs	r0, #3
 80006a2:	f7ff ff73 	bl	800058c <DelayMs>
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <LIS_GetData>:
LIS_Data LIS_GetData(void)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b086      	sub	sp, #24
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	6078      	str	r0, [r7, #4]
	uint8_t data[2];
		uint16_t x, y, z;
		LIS_ReadIO(LIS_OUT_X_L_ADDR, data, 2);
 80006b6:	f107 0310 	add.w	r3, r7, #16
 80006ba:	2202      	movs	r2, #2
 80006bc:	4619      	mov	r1, r3
 80006be:	2028      	movs	r0, #40	@ 0x28
 80006c0:	f7ff ffb2 	bl	8000628 <LIS_ReadIO>
		x = ((uint16_t)data[1] << 8) | data[0];
 80006c4:	7c7b      	ldrb	r3, [r7, #17]
 80006c6:	021b      	lsls	r3, r3, #8
 80006c8:	b21a      	sxth	r2, r3
 80006ca:	7c3b      	ldrb	r3, [r7, #16]
 80006cc:	b21b      	sxth	r3, r3
 80006ce:	4313      	orrs	r3, r2
 80006d0:	b21b      	sxth	r3, r3
 80006d2:	82fb      	strh	r3, [r7, #22]
		LIS_ReadIO(LIS_OUT_Y_L_ADDR, data, 2);
 80006d4:	f107 0310 	add.w	r3, r7, #16
 80006d8:	2202      	movs	r2, #2
 80006da:	4619      	mov	r1, r3
 80006dc:	202a      	movs	r0, #42	@ 0x2a
 80006de:	f7ff ffa3 	bl	8000628 <LIS_ReadIO>
		y = ((uint16_t)data[1] << 8) | data[0];
 80006e2:	7c7b      	ldrb	r3, [r7, #17]
 80006e4:	021b      	lsls	r3, r3, #8
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	7c3b      	ldrb	r3, [r7, #16]
 80006ea:	b21b      	sxth	r3, r3
 80006ec:	4313      	orrs	r3, r2
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	82bb      	strh	r3, [r7, #20]
		LIS_ReadIO(LIS_OUT_Z_L_ADDR, data, 2);
 80006f2:	f107 0310 	add.w	r3, r7, #16
 80006f6:	2202      	movs	r2, #2
 80006f8:	4619      	mov	r1, r3
 80006fa:	202c      	movs	r0, #44	@ 0x2c
 80006fc:	f7ff ff94 	bl	8000628 <LIS_ReadIO>
		z = ((uint16_t)data[1] << 8) | data[0];
 8000700:	7c7b      	ldrb	r3, [r7, #17]
 8000702:	021b      	lsls	r3, r3, #8
 8000704:	b21a      	sxth	r2, r3
 8000706:	7c3b      	ldrb	r3, [r7, #16]
 8000708:	b21b      	sxth	r3, r3
 800070a:	4313      	orrs	r3, r2
 800070c:	b21b      	sxth	r3, r3
 800070e:	827b      	strh	r3, [r7, #18]

		LIS_Data val;
		val.x = x;
 8000710:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000714:	813b      	strh	r3, [r7, #8]
		val.y = y;
 8000716:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800071a:	817b      	strh	r3, [r7, #10]
		val.z = z;
 800071c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000720:	81bb      	strh	r3, [r7, #12]
		return val;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	461a      	mov	r2, r3
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	6818      	ldr	r0, [r3, #0]
 800072c:	6010      	str	r0, [r2, #0]
 800072e:	889b      	ldrh	r3, [r3, #4]
 8000730:	8093      	strh	r3, [r2, #4]
}
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	3718      	adds	r7, #24
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <LIS_DRdy>:
int LIS_DRdy(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	b082      	sub	sp, #8
 800073e:	af00      	add	r7, sp, #0
	uint8_t status;
		do {
			LIS_ReadIO(LIS_STATUS_ADDR, &status, 1);
 8000740:	1dfb      	adds	r3, r7, #7
 8000742:	2201      	movs	r2, #1
 8000744:	4619      	mov	r1, r3
 8000746:	2027      	movs	r0, #39	@ 0x27
 8000748:	f7ff ff6e 	bl	8000628 <LIS_ReadIO>
		} while( (status & LIS_STATUS_XYZ_Msk) == 0 );
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	2b00      	cmp	r3, #0
 8000754:	d0f4      	beq.n	8000740 <LIS_DRdy+0x6>
		return 1;
 8000756:	2301      	movs	r3, #1
}
 8000758:	4618      	mov	r0, r3
 800075a:	3708      	adds	r7, #8
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <DelayMs+0x44>)
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <DelayMs+0x48>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	4a0e      	ldr	r2, [pc, #56]	@ (80007ac <DelayMs+0x4c>)
 8000774:	fba2 2303 	umull	r2, r3, r2, r3
 8000778:	099b      	lsrs	r3, r3, #6
 800077a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	fb02 f303 	mul.w	r3, r2, r3
 8000784:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000786:	bf00      	nop
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <DelayMs+0x44>)
 800078a:	685a      	ldr	r2, [r3, #4]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	1ad2      	subs	r2, r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	429a      	cmp	r2, r3
 8000794:	d3f8      	bcc.n	8000788 <DelayMs+0x28>
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bc80      	pop	{r7}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e0001000 	.word	0xe0001000
 80007a8:	20000000 	.word	0x20000000
 80007ac:	10624dd3 	.word	0x10624dd3

080007b0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08e      	sub	sp, #56	@ 0x38
 80007b4:	af02      	add	r7, sp, #8
	char str[32];
	//char str2[32];
		int ret;
		LIS_Data val;
		SystemInit();
 80007b6:	f000 f8a3 	bl	8000900 <SystemInit>
		LedInit(LED_BLUE);
 80007ba:	200f      	movs	r0, #15
 80007bc:	f7ff fe4e 	bl	800045c <LedInit>
		LedInit(LED_GREEN);
 80007c0:	200c      	movs	r0, #12
 80007c2:	f7ff fe4b 	bl	800045c <LedInit>
		LedInit(LED_RED);
 80007c6:	200e      	movs	r0, #14
 80007c8:	f7ff fe48 	bl	800045c <LedInit>
		LedInit(LED_ORANGE);
 80007cc:	200d      	movs	r0, #13
 80007ce:	f7ff fe45 	bl	800045c <LedInit>
		UartInit(BAUD_9600);
 80007d2:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80007d6:	f000 f8c9 	bl	800096c <UartInit>
		UartPuts("LIS3DSH Accel Demo!\r\n");
 80007da:	482b      	ldr	r0, [pc, #172]	@ (8000888 <main+0xd8>)
 80007dc:	f000 f94a 	bl	8000a74 <UartPuts>
		LIS_Init();
 80007e0:	f7ff ff4e 	bl	8000680 <LIS_Init>
		DelayMs(1000);
 80007e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007e8:	f7ff ffba 	bl	8000760 <DelayMs>
		while(1) {
			ret = LIS_DRdy();
 80007ec:	f7ff ffa5 	bl	800073a <LIS_DRdy>
 80007f0:	62f8      	str	r0, [r7, #44]	@ 0x2c
			if(ret) {
 80007f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d0f9      	beq.n	80007ec <main+0x3c>
				val = LIS_GetData();
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff57 	bl	80006ae <LIS_GetData>
				sprintf(str, "X=%d, Y=%d, Z=%d\r\n", val.x, val.y, val.z);
 8000800:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000804:	461a      	mov	r2, r3
 8000806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800080a:	4619      	mov	r1, r3
 800080c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000810:	f107 000c 	add.w	r0, r7, #12
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	460b      	mov	r3, r1
 8000818:	491c      	ldr	r1, [pc, #112]	@ (800088c <main+0xdc>)
 800081a:	f000 f971 	bl	8000b00 <siprintf>
				//UartPuts(str);
			/*	sprintf(str1, "X=%d, Y=%d", val.x, val.y);
				sprintf(str2, " Z=%d", val.z);
								LcdPuts(LCD_LINE1,str1);
								LcdPuts(LCD_LINE2,str2);
			*/					DelayMs(1000);
 800081e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000822:	f7ff ff9d 	bl	8000760 <DelayMs>
				DelayMs(1000);
 8000826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082a:	f7ff ff99 	bl	8000760 <DelayMs>

			if(val.x>6000)
 800082e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000832:	f241 7270 	movw	r2, #6000	@ 0x1770
 8000836:	4293      	cmp	r3, r2
 8000838:	dd05      	ble.n	8000846 <main+0x96>
			{
				LedBlink(LED_GREEN,1000);
 800083a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800083e:	200c      	movs	r0, #12
 8000840:	f7ff fe92 	bl	8000568 <LedBlink>
 8000844:	e7d2      	b.n	80007ec <main+0x3c>
			}
			else if(val.x<-6000)
 8000846:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800084a:	4a11      	ldr	r2, [pc, #68]	@ (8000890 <main+0xe0>)
 800084c:	4293      	cmp	r3, r2
 800084e:	da05      	bge.n	800085c <main+0xac>
			{
				LedBlink(LED_RED,1000);
 8000850:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000854:	200e      	movs	r0, #14
 8000856:	f7ff fe87 	bl	8000568 <LedBlink>
 800085a:	e7c7      	b.n	80007ec <main+0x3c>
			}
			else if(val.y>2000)
 800085c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000860:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000864:	dd05      	ble.n	8000872 <main+0xc2>
			{
			LedBlink(LED_ORANGE,1000);
 8000866:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800086a:	200d      	movs	r0, #13
 800086c:	f7ff fe7c 	bl	8000568 <LedBlink>
 8000870:	e7bc      	b.n	80007ec <main+0x3c>
			}
			else if(val.y<-2000)
 8000872:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000876:	f513 6ffa 	cmn.w	r3, #2000	@ 0x7d0
 800087a:	dab7      	bge.n	80007ec <main+0x3c>
			{
			LedBlink(LED_BLUE,1000);
 800087c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000880:	200f      	movs	r0, #15
 8000882:	f7ff fe71 	bl	8000568 <LedBlink>
			ret = LIS_DRdy();
 8000886:	e7b1      	b.n	80007ec <main+0x3c>
 8000888:	08001448 	.word	0x08001448
 800088c:	08001460 	.word	0x08001460
 8000890:	ffffe890 	.word	0xffffe890

08000894 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800089c:	4a14      	ldr	r2, [pc, #80]	@ (80008f0 <_sbrk+0x5c>)
 800089e:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <_sbrk+0x60>)
 80008a0:	1ad3      	subs	r3, r2, r3
 80008a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008a8:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <_sbrk+0x64>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d102      	bne.n	80008b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008b0:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <_sbrk+0x64>)
 80008b2:	4a12      	ldr	r2, [pc, #72]	@ (80008fc <_sbrk+0x68>)
 80008b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008b6:	4b10      	ldr	r3, [pc, #64]	@ (80008f8 <_sbrk+0x64>)
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4413      	add	r3, r2
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d207      	bcs.n	80008d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008c4:	f000 f93c 	bl	8000b40 <__errno>
 80008c8:	4603      	mov	r3, r0
 80008ca:	220c      	movs	r2, #12
 80008cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008d2:	e009      	b.n	80008e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <_sbrk+0x64>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008da:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <_sbrk+0x64>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4413      	add	r3, r2
 80008e2:	4a05      	ldr	r2, [pc, #20]	@ (80008f8 <_sbrk+0x64>)
 80008e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008e6:	68fb      	ldr	r3, [r7, #12]
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3718      	adds	r7, #24
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20020000 	.word	0x20020000
 80008f4:	00000400 	.word	0x00000400
 80008f8:	20000070 	.word	0x20000070
 80008fc:	200001c0 	.word	0x200001c0

08000900 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  DWT_Init();
 8000904:	f000 f802 	bl	800090c <DWT_Init>
}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}

0800090c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000910:	4b14      	ldr	r3, [pc, #80]	@ (8000964 <DWT_Init+0x58>)
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	4a13      	ldr	r2, [pc, #76]	@ (8000964 <DWT_Init+0x58>)
 8000916:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800091a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800091c:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <DWT_Init+0x58>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <DWT_Init+0x58>)
 8000922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000926:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000928:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <DWT_Init+0x5c>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <DWT_Init+0x5c>)
 800092e:	f023 0301 	bic.w	r3, r3, #1
 8000932:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <DWT_Init+0x5c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <DWT_Init+0x5c>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <DWT_Init+0x5c>)
 8000942:	2200      	movs	r2, #0
 8000944:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000946:	bf00      	nop
    __ASM volatile ("NOP");
 8000948:	bf00      	nop
    __ASM volatile ("NOP");
 800094a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <DWT_Init+0x5c>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	2b00      	cmp	r3, #0
 8000952:	bf0c      	ite	eq
 8000954:	2301      	moveq	r3, #1
 8000956:	2300      	movne	r3, #0
 8000958:	b2db      	uxtb	r3, r3
}
 800095a:	4618      	mov	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000edf0 	.word	0xe000edf0
 8000968:	e0001000 	.word	0xe0001000

0800096c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000974:	4b31      	ldr	r3, [pc, #196]	@ (8000a3c <UartInit+0xd0>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000978:	4a30      	ldr	r2, [pc, #192]	@ (8000a3c <UartInit+0xd0>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000980:	4b2f      	ldr	r3, [pc, #188]	@ (8000a40 <UartInit+0xd4>)
 8000982:	6a1b      	ldr	r3, [r3, #32]
 8000984:	4a2e      	ldr	r2, [pc, #184]	@ (8000a40 <UartInit+0xd4>)
 8000986:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800098a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 800098c:	4b2c      	ldr	r3, [pc, #176]	@ (8000a40 <UartInit+0xd4>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a2b      	ldr	r2, [pc, #172]	@ (8000a40 <UartInit+0xd4>)
 8000992:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000996:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000998:	4b29      	ldr	r3, [pc, #164]	@ (8000a40 <UartInit+0xd4>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a28      	ldr	r2, [pc, #160]	@ (8000a40 <UartInit+0xd4>)
 800099e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80009a2:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80009a4:	4b26      	ldr	r3, [pc, #152]	@ (8000a40 <UartInit+0xd4>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	4a25      	ldr	r2, [pc, #148]	@ (8000a40 <UartInit+0xd4>)
 80009aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80009ae:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80009b0:	4b23      	ldr	r3, [pc, #140]	@ (8000a40 <UartInit+0xd4>)
 80009b2:	68db      	ldr	r3, [r3, #12]
 80009b4:	4a22      	ldr	r2, [pc, #136]	@ (8000a40 <UartInit+0xd4>)
 80009b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80009ba:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 80009bc:	4b20      	ldr	r3, [pc, #128]	@ (8000a40 <UartInit+0xd4>)
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	4a1f      	ldr	r2, [pc, #124]	@ (8000a40 <UartInit+0xd4>)
 80009c2:	f023 030c 	bic.w	r3, r3, #12
 80009c6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80009c8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a3c <UartInit+0xd0>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009cc:	4a1b      	ldr	r2, [pc, #108]	@ (8000a3c <UartInit+0xd0>)
 80009ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80009d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a44 <UartInit+0xd8>)
 80009d6:	220c      	movs	r2, #12
 80009d8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80009da:	4b1a      	ldr	r3, [pc, #104]	@ (8000a44 <UartInit+0xd8>)
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80009e0:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <UartInit+0xd8>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80009ec:	d016      	beq.n	8000a1c <UartInit+0xb0>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80009f4:	d816      	bhi.n	8000a24 <UartInit+0xb8>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80009fc:	d004      	beq.n	8000a08 <UartInit+0x9c>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000a04:	d005      	beq.n	8000a12 <UartInit+0xa6>
 8000a06:	e00d      	b.n	8000a24 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000a08:	4b0e      	ldr	r3, [pc, #56]	@ (8000a44 <UartInit+0xd8>)
 8000a0a:	f240 6283 	movw	r2, #1667	@ 0x683
 8000a0e:	609a      	str	r2, [r3, #8]
			break;
 8000a10:	e008      	b.n	8000a24 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <UartInit+0xd8>)
 8000a14:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000a18:	609a      	str	r2, [r3, #8]
			break;
 8000a1a:	e003      	b.n	8000a24 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000a1c:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <UartInit+0xd8>)
 8000a1e:	228b      	movs	r2, #139	@ 0x8b
 8000a20:	609a      	str	r2, [r3, #8]
			break;
 8000a22:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000a24:	4b07      	ldr	r3, [pc, #28]	@ (8000a44 <UartInit+0xd8>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	4a06      	ldr	r2, [pc, #24]	@ (8000a44 <UartInit+0xd8>)
 8000a2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a2e:	60d3      	str	r3, [r2, #12]
}
 8000a30:	bf00      	nop
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40020000 	.word	0x40020000
 8000a44:	40004400 	.word	0x40004400

08000a48 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000a48:	b480      	push	{r7}
 8000a4a:	b083      	sub	sp, #12
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000a52:	bf00      	nop
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <UartPutch+0x28>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d0f9      	beq.n	8000a54 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000a60:	4a03      	ldr	r2, [pc, #12]	@ (8000a70 <UartPutch+0x28>)
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	6053      	str	r3, [r2, #4]
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bc80      	pop	{r7}
 8000a6e:	4770      	bx	lr
 8000a70:	40004400 	.word	0x40004400

08000a74 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	e009      	b.n	8000a96 <UartPuts+0x22>
		UartPutch(str[i]);
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	687a      	ldr	r2, [r7, #4]
 8000a86:	4413      	add	r3, r2
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff ffdc 	bl	8000a48 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	3301      	adds	r3, #1
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	687a      	ldr	r2, [r7, #4]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d1ef      	bne.n	8000a82 <UartPuts+0xe>
}
 8000aa2:	bf00      	nop
 8000aa4:	bf00      	nop
 8000aa6:	3710      	adds	r7, #16
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}

08000aac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aac:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ab0:	f7ff ff26 	bl	8000900 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab4:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ab6:	490d      	ldr	r1, [pc, #52]	@ (8000aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8000af0 <LoopForever+0xe>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000abc:	e002      	b.n	8000ac4 <LoopCopyDataInit>

08000abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac2:	3304      	adds	r3, #4

08000ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac8:	d3f9      	bcc.n	8000abe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000acc:	4c0a      	ldr	r4, [pc, #40]	@ (8000af8 <LoopForever+0x16>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad0:	e001      	b.n	8000ad6 <LoopFillZerobss>

08000ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad4:	3204      	adds	r2, #4

08000ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad8:	d3fb      	bcc.n	8000ad2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ada:	f000 f837 	bl	8000b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ade:	f7ff fe67 	bl	80007b0 <main>

08000ae2 <LoopForever>:

LoopForever:
  b LoopForever
 8000ae2:	e7fe      	b.n	8000ae2 <LoopForever>
  ldr   r0, =_estack
 8000ae4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aec:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000af0:	080014b8 	.word	0x080014b8
  ldr r2, =_sbss
 8000af4:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000af8:	200001bc 	.word	0x200001bc

08000afc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000afc:	e7fe      	b.n	8000afc <ADC_IRQHandler>
	...

08000b00 <siprintf>:
 8000b00:	b40e      	push	{r1, r2, r3}
 8000b02:	b500      	push	{lr}
 8000b04:	b09c      	sub	sp, #112	@ 0x70
 8000b06:	ab1d      	add	r3, sp, #116	@ 0x74
 8000b08:	9002      	str	r0, [sp, #8]
 8000b0a:	9006      	str	r0, [sp, #24]
 8000b0c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000b10:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <siprintf+0x38>)
 8000b12:	9107      	str	r1, [sp, #28]
 8000b14:	9104      	str	r1, [sp, #16]
 8000b16:	4909      	ldr	r1, [pc, #36]	@ (8000b3c <siprintf+0x3c>)
 8000b18:	f853 2b04 	ldr.w	r2, [r3], #4
 8000b1c:	9105      	str	r1, [sp, #20]
 8000b1e:	6800      	ldr	r0, [r0, #0]
 8000b20:	9301      	str	r3, [sp, #4]
 8000b22:	a902      	add	r1, sp, #8
 8000b24:	f000 f894 	bl	8000c50 <_svfiprintf_r>
 8000b28:	9b02      	ldr	r3, [sp, #8]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
 8000b2e:	b01c      	add	sp, #112	@ 0x70
 8000b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8000b34:	b003      	add	sp, #12
 8000b36:	4770      	bx	lr
 8000b38:	20000004 	.word	0x20000004
 8000b3c:	ffff0208 	.word	0xffff0208

08000b40 <__errno>:
 8000b40:	4b01      	ldr	r3, [pc, #4]	@ (8000b48 <__errno+0x8>)
 8000b42:	6818      	ldr	r0, [r3, #0]
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	20000004 	.word	0x20000004

08000b4c <__libc_init_array>:
 8000b4c:	b570      	push	{r4, r5, r6, lr}
 8000b4e:	4d0d      	ldr	r5, [pc, #52]	@ (8000b84 <__libc_init_array+0x38>)
 8000b50:	4c0d      	ldr	r4, [pc, #52]	@ (8000b88 <__libc_init_array+0x3c>)
 8000b52:	1b64      	subs	r4, r4, r5
 8000b54:	10a4      	asrs	r4, r4, #2
 8000b56:	2600      	movs	r6, #0
 8000b58:	42a6      	cmp	r6, r4
 8000b5a:	d109      	bne.n	8000b70 <__libc_init_array+0x24>
 8000b5c:	4d0b      	ldr	r5, [pc, #44]	@ (8000b8c <__libc_init_array+0x40>)
 8000b5e:	4c0c      	ldr	r4, [pc, #48]	@ (8000b90 <__libc_init_array+0x44>)
 8000b60:	f000 fc66 	bl	8001430 <_init>
 8000b64:	1b64      	subs	r4, r4, r5
 8000b66:	10a4      	asrs	r4, r4, #2
 8000b68:	2600      	movs	r6, #0
 8000b6a:	42a6      	cmp	r6, r4
 8000b6c:	d105      	bne.n	8000b7a <__libc_init_array+0x2e>
 8000b6e:	bd70      	pop	{r4, r5, r6, pc}
 8000b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b74:	4798      	blx	r3
 8000b76:	3601      	adds	r6, #1
 8000b78:	e7ee      	b.n	8000b58 <__libc_init_array+0xc>
 8000b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b7e:	4798      	blx	r3
 8000b80:	3601      	adds	r6, #1
 8000b82:	e7f2      	b.n	8000b6a <__libc_init_array+0x1e>
 8000b84:	080014b0 	.word	0x080014b0
 8000b88:	080014b0 	.word	0x080014b0
 8000b8c:	080014b0 	.word	0x080014b0
 8000b90:	080014b4 	.word	0x080014b4

08000b94 <__retarget_lock_acquire_recursive>:
 8000b94:	4770      	bx	lr

08000b96 <__retarget_lock_release_recursive>:
 8000b96:	4770      	bx	lr

08000b98 <__ssputs_r>:
 8000b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b9c:	688e      	ldr	r6, [r1, #8]
 8000b9e:	461f      	mov	r7, r3
 8000ba0:	42be      	cmp	r6, r7
 8000ba2:	680b      	ldr	r3, [r1, #0]
 8000ba4:	4682      	mov	sl, r0
 8000ba6:	460c      	mov	r4, r1
 8000ba8:	4690      	mov	r8, r2
 8000baa:	d82d      	bhi.n	8000c08 <__ssputs_r+0x70>
 8000bac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000bb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000bb4:	d026      	beq.n	8000c04 <__ssputs_r+0x6c>
 8000bb6:	6965      	ldr	r5, [r4, #20]
 8000bb8:	6909      	ldr	r1, [r1, #16]
 8000bba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bbe:	eba3 0901 	sub.w	r9, r3, r1
 8000bc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000bc6:	1c7b      	adds	r3, r7, #1
 8000bc8:	444b      	add	r3, r9
 8000bca:	106d      	asrs	r5, r5, #1
 8000bcc:	429d      	cmp	r5, r3
 8000bce:	bf38      	it	cc
 8000bd0:	461d      	movcc	r5, r3
 8000bd2:	0553      	lsls	r3, r2, #21
 8000bd4:	d527      	bpl.n	8000c26 <__ssputs_r+0x8e>
 8000bd6:	4629      	mov	r1, r5
 8000bd8:	f000 f958 	bl	8000e8c <_malloc_r>
 8000bdc:	4606      	mov	r6, r0
 8000bde:	b360      	cbz	r0, 8000c3a <__ssputs_r+0xa2>
 8000be0:	6921      	ldr	r1, [r4, #16]
 8000be2:	464a      	mov	r2, r9
 8000be4:	f000 fbc4 	bl	8001370 <memcpy>
 8000be8:	89a3      	ldrh	r3, [r4, #12]
 8000bea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bf2:	81a3      	strh	r3, [r4, #12]
 8000bf4:	6126      	str	r6, [r4, #16]
 8000bf6:	6165      	str	r5, [r4, #20]
 8000bf8:	444e      	add	r6, r9
 8000bfa:	eba5 0509 	sub.w	r5, r5, r9
 8000bfe:	6026      	str	r6, [r4, #0]
 8000c00:	60a5      	str	r5, [r4, #8]
 8000c02:	463e      	mov	r6, r7
 8000c04:	42be      	cmp	r6, r7
 8000c06:	d900      	bls.n	8000c0a <__ssputs_r+0x72>
 8000c08:	463e      	mov	r6, r7
 8000c0a:	6820      	ldr	r0, [r4, #0]
 8000c0c:	4632      	mov	r2, r6
 8000c0e:	4641      	mov	r1, r8
 8000c10:	f000 fb84 	bl	800131c <memmove>
 8000c14:	68a3      	ldr	r3, [r4, #8]
 8000c16:	1b9b      	subs	r3, r3, r6
 8000c18:	60a3      	str	r3, [r4, #8]
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	4433      	add	r3, r6
 8000c1e:	6023      	str	r3, [r4, #0]
 8000c20:	2000      	movs	r0, #0
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	462a      	mov	r2, r5
 8000c28:	f000 fb4a 	bl	80012c0 <_realloc_r>
 8000c2c:	4606      	mov	r6, r0
 8000c2e:	2800      	cmp	r0, #0
 8000c30:	d1e0      	bne.n	8000bf4 <__ssputs_r+0x5c>
 8000c32:	6921      	ldr	r1, [r4, #16]
 8000c34:	4650      	mov	r0, sl
 8000c36:	f000 fba9 	bl	800138c <_free_r>
 8000c3a:	230c      	movs	r3, #12
 8000c3c:	f8ca 3000 	str.w	r3, [sl]
 8000c40:	89a3      	ldrh	r3, [r4, #12]
 8000c42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c46:	81a3      	strh	r3, [r4, #12]
 8000c48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c4c:	e7e9      	b.n	8000c22 <__ssputs_r+0x8a>
	...

08000c50 <_svfiprintf_r>:
 8000c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c54:	4698      	mov	r8, r3
 8000c56:	898b      	ldrh	r3, [r1, #12]
 8000c58:	061b      	lsls	r3, r3, #24
 8000c5a:	b09d      	sub	sp, #116	@ 0x74
 8000c5c:	4607      	mov	r7, r0
 8000c5e:	460d      	mov	r5, r1
 8000c60:	4614      	mov	r4, r2
 8000c62:	d510      	bpl.n	8000c86 <_svfiprintf_r+0x36>
 8000c64:	690b      	ldr	r3, [r1, #16]
 8000c66:	b973      	cbnz	r3, 8000c86 <_svfiprintf_r+0x36>
 8000c68:	2140      	movs	r1, #64	@ 0x40
 8000c6a:	f000 f90f 	bl	8000e8c <_malloc_r>
 8000c6e:	6028      	str	r0, [r5, #0]
 8000c70:	6128      	str	r0, [r5, #16]
 8000c72:	b930      	cbnz	r0, 8000c82 <_svfiprintf_r+0x32>
 8000c74:	230c      	movs	r3, #12
 8000c76:	603b      	str	r3, [r7, #0]
 8000c78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c7c:	b01d      	add	sp, #116	@ 0x74
 8000c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c82:	2340      	movs	r3, #64	@ 0x40
 8000c84:	616b      	str	r3, [r5, #20]
 8000c86:	2300      	movs	r3, #0
 8000c88:	9309      	str	r3, [sp, #36]	@ 0x24
 8000c8a:	2320      	movs	r3, #32
 8000c8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000c90:	f8cd 800c 	str.w	r8, [sp, #12]
 8000c94:	2330      	movs	r3, #48	@ 0x30
 8000c96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000e34 <_svfiprintf_r+0x1e4>
 8000c9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000c9e:	f04f 0901 	mov.w	r9, #1
 8000ca2:	4623      	mov	r3, r4
 8000ca4:	469a      	mov	sl, r3
 8000ca6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000caa:	b10a      	cbz	r2, 8000cb0 <_svfiprintf_r+0x60>
 8000cac:	2a25      	cmp	r2, #37	@ 0x25
 8000cae:	d1f9      	bne.n	8000ca4 <_svfiprintf_r+0x54>
 8000cb0:	ebba 0b04 	subs.w	fp, sl, r4
 8000cb4:	d00b      	beq.n	8000cce <_svfiprintf_r+0x7e>
 8000cb6:	465b      	mov	r3, fp
 8000cb8:	4622      	mov	r2, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	4638      	mov	r0, r7
 8000cbe:	f7ff ff6b 	bl	8000b98 <__ssputs_r>
 8000cc2:	3001      	adds	r0, #1
 8000cc4:	f000 80a7 	beq.w	8000e16 <_svfiprintf_r+0x1c6>
 8000cc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000cca:	445a      	add	r2, fp
 8000ccc:	9209      	str	r2, [sp, #36]	@ 0x24
 8000cce:	f89a 3000 	ldrb.w	r3, [sl]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f000 809f 	beq.w	8000e16 <_svfiprintf_r+0x1c6>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000ce2:	f10a 0a01 	add.w	sl, sl, #1
 8000ce6:	9304      	str	r3, [sp, #16]
 8000ce8:	9307      	str	r3, [sp, #28]
 8000cea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000cee:	931a      	str	r3, [sp, #104]	@ 0x68
 8000cf0:	4654      	mov	r4, sl
 8000cf2:	2205      	movs	r2, #5
 8000cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000cf8:	484e      	ldr	r0, [pc, #312]	@ (8000e34 <_svfiprintf_r+0x1e4>)
 8000cfa:	f7ff fa69 	bl	80001d0 <memchr>
 8000cfe:	9a04      	ldr	r2, [sp, #16]
 8000d00:	b9d8      	cbnz	r0, 8000d3a <_svfiprintf_r+0xea>
 8000d02:	06d0      	lsls	r0, r2, #27
 8000d04:	bf44      	itt	mi
 8000d06:	2320      	movmi	r3, #32
 8000d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d0c:	0711      	lsls	r1, r2, #28
 8000d0e:	bf44      	itt	mi
 8000d10:	232b      	movmi	r3, #43	@ 0x2b
 8000d12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d16:	f89a 3000 	ldrb.w	r3, [sl]
 8000d1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d1c:	d015      	beq.n	8000d4a <_svfiprintf_r+0xfa>
 8000d1e:	9a07      	ldr	r2, [sp, #28]
 8000d20:	4654      	mov	r4, sl
 8000d22:	2000      	movs	r0, #0
 8000d24:	f04f 0c0a 	mov.w	ip, #10
 8000d28:	4621      	mov	r1, r4
 8000d2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000d2e:	3b30      	subs	r3, #48	@ 0x30
 8000d30:	2b09      	cmp	r3, #9
 8000d32:	d94b      	bls.n	8000dcc <_svfiprintf_r+0x17c>
 8000d34:	b1b0      	cbz	r0, 8000d64 <_svfiprintf_r+0x114>
 8000d36:	9207      	str	r2, [sp, #28]
 8000d38:	e014      	b.n	8000d64 <_svfiprintf_r+0x114>
 8000d3a:	eba0 0308 	sub.w	r3, r0, r8
 8000d3e:	fa09 f303 	lsl.w	r3, r9, r3
 8000d42:	4313      	orrs	r3, r2
 8000d44:	9304      	str	r3, [sp, #16]
 8000d46:	46a2      	mov	sl, r4
 8000d48:	e7d2      	b.n	8000cf0 <_svfiprintf_r+0xa0>
 8000d4a:	9b03      	ldr	r3, [sp, #12]
 8000d4c:	1d19      	adds	r1, r3, #4
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	9103      	str	r1, [sp, #12]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	bfbb      	ittet	lt
 8000d56:	425b      	neglt	r3, r3
 8000d58:	f042 0202 	orrlt.w	r2, r2, #2
 8000d5c:	9307      	strge	r3, [sp, #28]
 8000d5e:	9307      	strlt	r3, [sp, #28]
 8000d60:	bfb8      	it	lt
 8000d62:	9204      	strlt	r2, [sp, #16]
 8000d64:	7823      	ldrb	r3, [r4, #0]
 8000d66:	2b2e      	cmp	r3, #46	@ 0x2e
 8000d68:	d10a      	bne.n	8000d80 <_svfiprintf_r+0x130>
 8000d6a:	7863      	ldrb	r3, [r4, #1]
 8000d6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d6e:	d132      	bne.n	8000dd6 <_svfiprintf_r+0x186>
 8000d70:	9b03      	ldr	r3, [sp, #12]
 8000d72:	1d1a      	adds	r2, r3, #4
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	9203      	str	r2, [sp, #12]
 8000d78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000d7c:	3402      	adds	r4, #2
 8000d7e:	9305      	str	r3, [sp, #20]
 8000d80:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000e38 <_svfiprintf_r+0x1e8>
 8000d84:	7821      	ldrb	r1, [r4, #0]
 8000d86:	2203      	movs	r2, #3
 8000d88:	4650      	mov	r0, sl
 8000d8a:	f7ff fa21 	bl	80001d0 <memchr>
 8000d8e:	b138      	cbz	r0, 8000da0 <_svfiprintf_r+0x150>
 8000d90:	9b04      	ldr	r3, [sp, #16]
 8000d92:	eba0 000a 	sub.w	r0, r0, sl
 8000d96:	2240      	movs	r2, #64	@ 0x40
 8000d98:	4082      	lsls	r2, r0
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	3401      	adds	r4, #1
 8000d9e:	9304      	str	r3, [sp, #16]
 8000da0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000da4:	4825      	ldr	r0, [pc, #148]	@ (8000e3c <_svfiprintf_r+0x1ec>)
 8000da6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000daa:	2206      	movs	r2, #6
 8000dac:	f7ff fa10 	bl	80001d0 <memchr>
 8000db0:	2800      	cmp	r0, #0
 8000db2:	d036      	beq.n	8000e22 <_svfiprintf_r+0x1d2>
 8000db4:	4b22      	ldr	r3, [pc, #136]	@ (8000e40 <_svfiprintf_r+0x1f0>)
 8000db6:	bb1b      	cbnz	r3, 8000e00 <_svfiprintf_r+0x1b0>
 8000db8:	9b03      	ldr	r3, [sp, #12]
 8000dba:	3307      	adds	r3, #7
 8000dbc:	f023 0307 	bic.w	r3, r3, #7
 8000dc0:	3308      	adds	r3, #8
 8000dc2:	9303      	str	r3, [sp, #12]
 8000dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000dc6:	4433      	add	r3, r6
 8000dc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000dca:	e76a      	b.n	8000ca2 <_svfiprintf_r+0x52>
 8000dcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8000dd0:	460c      	mov	r4, r1
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	e7a8      	b.n	8000d28 <_svfiprintf_r+0xd8>
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	3401      	adds	r4, #1
 8000dda:	9305      	str	r3, [sp, #20]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f04f 0c0a 	mov.w	ip, #10
 8000de2:	4620      	mov	r0, r4
 8000de4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000de8:	3a30      	subs	r2, #48	@ 0x30
 8000dea:	2a09      	cmp	r2, #9
 8000dec:	d903      	bls.n	8000df6 <_svfiprintf_r+0x1a6>
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d0c6      	beq.n	8000d80 <_svfiprintf_r+0x130>
 8000df2:	9105      	str	r1, [sp, #20]
 8000df4:	e7c4      	b.n	8000d80 <_svfiprintf_r+0x130>
 8000df6:	fb0c 2101 	mla	r1, ip, r1, r2
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e7f0      	b.n	8000de2 <_svfiprintf_r+0x192>
 8000e00:	ab03      	add	r3, sp, #12
 8000e02:	9300      	str	r3, [sp, #0]
 8000e04:	462a      	mov	r2, r5
 8000e06:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <_svfiprintf_r+0x1f4>)
 8000e08:	a904      	add	r1, sp, #16
 8000e0a:	4638      	mov	r0, r7
 8000e0c:	f3af 8000 	nop.w
 8000e10:	1c42      	adds	r2, r0, #1
 8000e12:	4606      	mov	r6, r0
 8000e14:	d1d6      	bne.n	8000dc4 <_svfiprintf_r+0x174>
 8000e16:	89ab      	ldrh	r3, [r5, #12]
 8000e18:	065b      	lsls	r3, r3, #25
 8000e1a:	f53f af2d 	bmi.w	8000c78 <_svfiprintf_r+0x28>
 8000e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000e20:	e72c      	b.n	8000c7c <_svfiprintf_r+0x2c>
 8000e22:	ab03      	add	r3, sp, #12
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	462a      	mov	r2, r5
 8000e28:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <_svfiprintf_r+0x1f4>)
 8000e2a:	a904      	add	r1, sp, #16
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	f000 f91b 	bl	8001068 <_printf_i>
 8000e32:	e7ed      	b.n	8000e10 <_svfiprintf_r+0x1c0>
 8000e34:	08001473 	.word	0x08001473
 8000e38:	08001479 	.word	0x08001479
 8000e3c:	0800147d 	.word	0x0800147d
 8000e40:	00000000 	.word	0x00000000
 8000e44:	08000b99 	.word	0x08000b99

08000e48 <sbrk_aligned>:
 8000e48:	b570      	push	{r4, r5, r6, lr}
 8000e4a:	4e0f      	ldr	r6, [pc, #60]	@ (8000e88 <sbrk_aligned+0x40>)
 8000e4c:	460c      	mov	r4, r1
 8000e4e:	6831      	ldr	r1, [r6, #0]
 8000e50:	4605      	mov	r5, r0
 8000e52:	b911      	cbnz	r1, 8000e5a <sbrk_aligned+0x12>
 8000e54:	f000 fa7c 	bl	8001350 <_sbrk_r>
 8000e58:	6030      	str	r0, [r6, #0]
 8000e5a:	4621      	mov	r1, r4
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	f000 fa77 	bl	8001350 <_sbrk_r>
 8000e62:	1c43      	adds	r3, r0, #1
 8000e64:	d103      	bne.n	8000e6e <sbrk_aligned+0x26>
 8000e66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	bd70      	pop	{r4, r5, r6, pc}
 8000e6e:	1cc4      	adds	r4, r0, #3
 8000e70:	f024 0403 	bic.w	r4, r4, #3
 8000e74:	42a0      	cmp	r0, r4
 8000e76:	d0f8      	beq.n	8000e6a <sbrk_aligned+0x22>
 8000e78:	1a21      	subs	r1, r4, r0
 8000e7a:	4628      	mov	r0, r5
 8000e7c:	f000 fa68 	bl	8001350 <_sbrk_r>
 8000e80:	3001      	adds	r0, #1
 8000e82:	d1f2      	bne.n	8000e6a <sbrk_aligned+0x22>
 8000e84:	e7ef      	b.n	8000e66 <sbrk_aligned+0x1e>
 8000e86:	bf00      	nop
 8000e88:	200001b0 	.word	0x200001b0

08000e8c <_malloc_r>:
 8000e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e90:	1ccd      	adds	r5, r1, #3
 8000e92:	f025 0503 	bic.w	r5, r5, #3
 8000e96:	3508      	adds	r5, #8
 8000e98:	2d0c      	cmp	r5, #12
 8000e9a:	bf38      	it	cc
 8000e9c:	250c      	movcc	r5, #12
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	db01      	blt.n	8000ea8 <_malloc_r+0x1c>
 8000ea4:	42a9      	cmp	r1, r5
 8000ea6:	d904      	bls.n	8000eb2 <_malloc_r+0x26>
 8000ea8:	230c      	movs	r3, #12
 8000eaa:	6033      	str	r3, [r6, #0]
 8000eac:	2000      	movs	r0, #0
 8000eae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000eb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000f88 <_malloc_r+0xfc>
 8000eb6:	f000 f9f7 	bl	80012a8 <__malloc_lock>
 8000eba:	f8d8 3000 	ldr.w	r3, [r8]
 8000ebe:	461c      	mov	r4, r3
 8000ec0:	bb44      	cbnz	r4, 8000f14 <_malloc_r+0x88>
 8000ec2:	4629      	mov	r1, r5
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	f7ff ffbf 	bl	8000e48 <sbrk_aligned>
 8000eca:	1c43      	adds	r3, r0, #1
 8000ecc:	4604      	mov	r4, r0
 8000ece:	d158      	bne.n	8000f82 <_malloc_r+0xf6>
 8000ed0:	f8d8 4000 	ldr.w	r4, [r8]
 8000ed4:	4627      	mov	r7, r4
 8000ed6:	2f00      	cmp	r7, #0
 8000ed8:	d143      	bne.n	8000f62 <_malloc_r+0xd6>
 8000eda:	2c00      	cmp	r4, #0
 8000edc:	d04b      	beq.n	8000f76 <_malloc_r+0xea>
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	4639      	mov	r1, r7
 8000ee2:	4630      	mov	r0, r6
 8000ee4:	eb04 0903 	add.w	r9, r4, r3
 8000ee8:	f000 fa32 	bl	8001350 <_sbrk_r>
 8000eec:	4581      	cmp	r9, r0
 8000eee:	d142      	bne.n	8000f76 <_malloc_r+0xea>
 8000ef0:	6821      	ldr	r1, [r4, #0]
 8000ef2:	1a6d      	subs	r5, r5, r1
 8000ef4:	4629      	mov	r1, r5
 8000ef6:	4630      	mov	r0, r6
 8000ef8:	f7ff ffa6 	bl	8000e48 <sbrk_aligned>
 8000efc:	3001      	adds	r0, #1
 8000efe:	d03a      	beq.n	8000f76 <_malloc_r+0xea>
 8000f00:	6823      	ldr	r3, [r4, #0]
 8000f02:	442b      	add	r3, r5
 8000f04:	6023      	str	r3, [r4, #0]
 8000f06:	f8d8 3000 	ldr.w	r3, [r8]
 8000f0a:	685a      	ldr	r2, [r3, #4]
 8000f0c:	bb62      	cbnz	r2, 8000f68 <_malloc_r+0xdc>
 8000f0e:	f8c8 7000 	str.w	r7, [r8]
 8000f12:	e00f      	b.n	8000f34 <_malloc_r+0xa8>
 8000f14:	6822      	ldr	r2, [r4, #0]
 8000f16:	1b52      	subs	r2, r2, r5
 8000f18:	d420      	bmi.n	8000f5c <_malloc_r+0xd0>
 8000f1a:	2a0b      	cmp	r2, #11
 8000f1c:	d917      	bls.n	8000f4e <_malloc_r+0xc2>
 8000f1e:	1961      	adds	r1, r4, r5
 8000f20:	42a3      	cmp	r3, r4
 8000f22:	6025      	str	r5, [r4, #0]
 8000f24:	bf18      	it	ne
 8000f26:	6059      	strne	r1, [r3, #4]
 8000f28:	6863      	ldr	r3, [r4, #4]
 8000f2a:	bf08      	it	eq
 8000f2c:	f8c8 1000 	streq.w	r1, [r8]
 8000f30:	5162      	str	r2, [r4, r5]
 8000f32:	604b      	str	r3, [r1, #4]
 8000f34:	4630      	mov	r0, r6
 8000f36:	f000 f9bd 	bl	80012b4 <__malloc_unlock>
 8000f3a:	f104 000b 	add.w	r0, r4, #11
 8000f3e:	1d23      	adds	r3, r4, #4
 8000f40:	f020 0007 	bic.w	r0, r0, #7
 8000f44:	1ac2      	subs	r2, r0, r3
 8000f46:	bf1c      	itt	ne
 8000f48:	1a1b      	subne	r3, r3, r0
 8000f4a:	50a3      	strne	r3, [r4, r2]
 8000f4c:	e7af      	b.n	8000eae <_malloc_r+0x22>
 8000f4e:	6862      	ldr	r2, [r4, #4]
 8000f50:	42a3      	cmp	r3, r4
 8000f52:	bf0c      	ite	eq
 8000f54:	f8c8 2000 	streq.w	r2, [r8]
 8000f58:	605a      	strne	r2, [r3, #4]
 8000f5a:	e7eb      	b.n	8000f34 <_malloc_r+0xa8>
 8000f5c:	4623      	mov	r3, r4
 8000f5e:	6864      	ldr	r4, [r4, #4]
 8000f60:	e7ae      	b.n	8000ec0 <_malloc_r+0x34>
 8000f62:	463c      	mov	r4, r7
 8000f64:	687f      	ldr	r7, [r7, #4]
 8000f66:	e7b6      	b.n	8000ed6 <_malloc_r+0x4a>
 8000f68:	461a      	mov	r2, r3
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	42a3      	cmp	r3, r4
 8000f6e:	d1fb      	bne.n	8000f68 <_malloc_r+0xdc>
 8000f70:	2300      	movs	r3, #0
 8000f72:	6053      	str	r3, [r2, #4]
 8000f74:	e7de      	b.n	8000f34 <_malloc_r+0xa8>
 8000f76:	230c      	movs	r3, #12
 8000f78:	6033      	str	r3, [r6, #0]
 8000f7a:	4630      	mov	r0, r6
 8000f7c:	f000 f99a 	bl	80012b4 <__malloc_unlock>
 8000f80:	e794      	b.n	8000eac <_malloc_r+0x20>
 8000f82:	6005      	str	r5, [r0, #0]
 8000f84:	e7d6      	b.n	8000f34 <_malloc_r+0xa8>
 8000f86:	bf00      	nop
 8000f88:	200001b4 	.word	0x200001b4

08000f8c <_printf_common>:
 8000f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f90:	4616      	mov	r6, r2
 8000f92:	4698      	mov	r8, r3
 8000f94:	688a      	ldr	r2, [r1, #8]
 8000f96:	690b      	ldr	r3, [r1, #16]
 8000f98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	bfb8      	it	lt
 8000fa0:	4613      	movlt	r3, r2
 8000fa2:	6033      	str	r3, [r6, #0]
 8000fa4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000fa8:	4607      	mov	r7, r0
 8000faa:	460c      	mov	r4, r1
 8000fac:	b10a      	cbz	r2, 8000fb2 <_printf_common+0x26>
 8000fae:	3301      	adds	r3, #1
 8000fb0:	6033      	str	r3, [r6, #0]
 8000fb2:	6823      	ldr	r3, [r4, #0]
 8000fb4:	0699      	lsls	r1, r3, #26
 8000fb6:	bf42      	ittt	mi
 8000fb8:	6833      	ldrmi	r3, [r6, #0]
 8000fba:	3302      	addmi	r3, #2
 8000fbc:	6033      	strmi	r3, [r6, #0]
 8000fbe:	6825      	ldr	r5, [r4, #0]
 8000fc0:	f015 0506 	ands.w	r5, r5, #6
 8000fc4:	d106      	bne.n	8000fd4 <_printf_common+0x48>
 8000fc6:	f104 0a19 	add.w	sl, r4, #25
 8000fca:	68e3      	ldr	r3, [r4, #12]
 8000fcc:	6832      	ldr	r2, [r6, #0]
 8000fce:	1a9b      	subs	r3, r3, r2
 8000fd0:	42ab      	cmp	r3, r5
 8000fd2:	dc26      	bgt.n	8001022 <_printf_common+0x96>
 8000fd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000fd8:	6822      	ldr	r2, [r4, #0]
 8000fda:	3b00      	subs	r3, #0
 8000fdc:	bf18      	it	ne
 8000fde:	2301      	movne	r3, #1
 8000fe0:	0692      	lsls	r2, r2, #26
 8000fe2:	d42b      	bmi.n	800103c <_printf_common+0xb0>
 8000fe4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000fe8:	4641      	mov	r1, r8
 8000fea:	4638      	mov	r0, r7
 8000fec:	47c8      	blx	r9
 8000fee:	3001      	adds	r0, #1
 8000ff0:	d01e      	beq.n	8001030 <_printf_common+0xa4>
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	6922      	ldr	r2, [r4, #16]
 8000ff6:	f003 0306 	and.w	r3, r3, #6
 8000ffa:	2b04      	cmp	r3, #4
 8000ffc:	bf02      	ittt	eq
 8000ffe:	68e5      	ldreq	r5, [r4, #12]
 8001000:	6833      	ldreq	r3, [r6, #0]
 8001002:	1aed      	subeq	r5, r5, r3
 8001004:	68a3      	ldr	r3, [r4, #8]
 8001006:	bf0c      	ite	eq
 8001008:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800100c:	2500      	movne	r5, #0
 800100e:	4293      	cmp	r3, r2
 8001010:	bfc4      	itt	gt
 8001012:	1a9b      	subgt	r3, r3, r2
 8001014:	18ed      	addgt	r5, r5, r3
 8001016:	2600      	movs	r6, #0
 8001018:	341a      	adds	r4, #26
 800101a:	42b5      	cmp	r5, r6
 800101c:	d11a      	bne.n	8001054 <_printf_common+0xc8>
 800101e:	2000      	movs	r0, #0
 8001020:	e008      	b.n	8001034 <_printf_common+0xa8>
 8001022:	2301      	movs	r3, #1
 8001024:	4652      	mov	r2, sl
 8001026:	4641      	mov	r1, r8
 8001028:	4638      	mov	r0, r7
 800102a:	47c8      	blx	r9
 800102c:	3001      	adds	r0, #1
 800102e:	d103      	bne.n	8001038 <_printf_common+0xac>
 8001030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001038:	3501      	adds	r5, #1
 800103a:	e7c6      	b.n	8000fca <_printf_common+0x3e>
 800103c:	18e1      	adds	r1, r4, r3
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	2030      	movs	r0, #48	@ 0x30
 8001042:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001046:	4422      	add	r2, r4
 8001048:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800104c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001050:	3302      	adds	r3, #2
 8001052:	e7c7      	b.n	8000fe4 <_printf_common+0x58>
 8001054:	2301      	movs	r3, #1
 8001056:	4622      	mov	r2, r4
 8001058:	4641      	mov	r1, r8
 800105a:	4638      	mov	r0, r7
 800105c:	47c8      	blx	r9
 800105e:	3001      	adds	r0, #1
 8001060:	d0e6      	beq.n	8001030 <_printf_common+0xa4>
 8001062:	3601      	adds	r6, #1
 8001064:	e7d9      	b.n	800101a <_printf_common+0x8e>
	...

08001068 <_printf_i>:
 8001068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800106c:	7e0f      	ldrb	r7, [r1, #24]
 800106e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001070:	2f78      	cmp	r7, #120	@ 0x78
 8001072:	4691      	mov	r9, r2
 8001074:	4680      	mov	r8, r0
 8001076:	460c      	mov	r4, r1
 8001078:	469a      	mov	sl, r3
 800107a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800107e:	d807      	bhi.n	8001090 <_printf_i+0x28>
 8001080:	2f62      	cmp	r7, #98	@ 0x62
 8001082:	d80a      	bhi.n	800109a <_printf_i+0x32>
 8001084:	2f00      	cmp	r7, #0
 8001086:	f000 80d2 	beq.w	800122e <_printf_i+0x1c6>
 800108a:	2f58      	cmp	r7, #88	@ 0x58
 800108c:	f000 80b9 	beq.w	8001202 <_printf_i+0x19a>
 8001090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001094:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001098:	e03a      	b.n	8001110 <_printf_i+0xa8>
 800109a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800109e:	2b15      	cmp	r3, #21
 80010a0:	d8f6      	bhi.n	8001090 <_printf_i+0x28>
 80010a2:	a101      	add	r1, pc, #4	@ (adr r1, 80010a8 <_printf_i+0x40>)
 80010a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80010a8:	08001101 	.word	0x08001101
 80010ac:	08001115 	.word	0x08001115
 80010b0:	08001091 	.word	0x08001091
 80010b4:	08001091 	.word	0x08001091
 80010b8:	08001091 	.word	0x08001091
 80010bc:	08001091 	.word	0x08001091
 80010c0:	08001115 	.word	0x08001115
 80010c4:	08001091 	.word	0x08001091
 80010c8:	08001091 	.word	0x08001091
 80010cc:	08001091 	.word	0x08001091
 80010d0:	08001091 	.word	0x08001091
 80010d4:	08001215 	.word	0x08001215
 80010d8:	0800113f 	.word	0x0800113f
 80010dc:	080011cf 	.word	0x080011cf
 80010e0:	08001091 	.word	0x08001091
 80010e4:	08001091 	.word	0x08001091
 80010e8:	08001237 	.word	0x08001237
 80010ec:	08001091 	.word	0x08001091
 80010f0:	0800113f 	.word	0x0800113f
 80010f4:	08001091 	.word	0x08001091
 80010f8:	08001091 	.word	0x08001091
 80010fc:	080011d7 	.word	0x080011d7
 8001100:	6833      	ldr	r3, [r6, #0]
 8001102:	1d1a      	adds	r2, r3, #4
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	6032      	str	r2, [r6, #0]
 8001108:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800110c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001110:	2301      	movs	r3, #1
 8001112:	e09d      	b.n	8001250 <_printf_i+0x1e8>
 8001114:	6833      	ldr	r3, [r6, #0]
 8001116:	6820      	ldr	r0, [r4, #0]
 8001118:	1d19      	adds	r1, r3, #4
 800111a:	6031      	str	r1, [r6, #0]
 800111c:	0606      	lsls	r6, r0, #24
 800111e:	d501      	bpl.n	8001124 <_printf_i+0xbc>
 8001120:	681d      	ldr	r5, [r3, #0]
 8001122:	e003      	b.n	800112c <_printf_i+0xc4>
 8001124:	0645      	lsls	r5, r0, #25
 8001126:	d5fb      	bpl.n	8001120 <_printf_i+0xb8>
 8001128:	f9b3 5000 	ldrsh.w	r5, [r3]
 800112c:	2d00      	cmp	r5, #0
 800112e:	da03      	bge.n	8001138 <_printf_i+0xd0>
 8001130:	232d      	movs	r3, #45	@ 0x2d
 8001132:	426d      	negs	r5, r5
 8001134:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001138:	4859      	ldr	r0, [pc, #356]	@ (80012a0 <_printf_i+0x238>)
 800113a:	230a      	movs	r3, #10
 800113c:	e011      	b.n	8001162 <_printf_i+0xfa>
 800113e:	6821      	ldr	r1, [r4, #0]
 8001140:	6833      	ldr	r3, [r6, #0]
 8001142:	0608      	lsls	r0, r1, #24
 8001144:	f853 5b04 	ldr.w	r5, [r3], #4
 8001148:	d402      	bmi.n	8001150 <_printf_i+0xe8>
 800114a:	0649      	lsls	r1, r1, #25
 800114c:	bf48      	it	mi
 800114e:	b2ad      	uxthmi	r5, r5
 8001150:	2f6f      	cmp	r7, #111	@ 0x6f
 8001152:	4853      	ldr	r0, [pc, #332]	@ (80012a0 <_printf_i+0x238>)
 8001154:	6033      	str	r3, [r6, #0]
 8001156:	bf14      	ite	ne
 8001158:	230a      	movne	r3, #10
 800115a:	2308      	moveq	r3, #8
 800115c:	2100      	movs	r1, #0
 800115e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001162:	6866      	ldr	r6, [r4, #4]
 8001164:	60a6      	str	r6, [r4, #8]
 8001166:	2e00      	cmp	r6, #0
 8001168:	bfa2      	ittt	ge
 800116a:	6821      	ldrge	r1, [r4, #0]
 800116c:	f021 0104 	bicge.w	r1, r1, #4
 8001170:	6021      	strge	r1, [r4, #0]
 8001172:	b90d      	cbnz	r5, 8001178 <_printf_i+0x110>
 8001174:	2e00      	cmp	r6, #0
 8001176:	d04b      	beq.n	8001210 <_printf_i+0x1a8>
 8001178:	4616      	mov	r6, r2
 800117a:	fbb5 f1f3 	udiv	r1, r5, r3
 800117e:	fb03 5711 	mls	r7, r3, r1, r5
 8001182:	5dc7      	ldrb	r7, [r0, r7]
 8001184:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001188:	462f      	mov	r7, r5
 800118a:	42bb      	cmp	r3, r7
 800118c:	460d      	mov	r5, r1
 800118e:	d9f4      	bls.n	800117a <_printf_i+0x112>
 8001190:	2b08      	cmp	r3, #8
 8001192:	d10b      	bne.n	80011ac <_printf_i+0x144>
 8001194:	6823      	ldr	r3, [r4, #0]
 8001196:	07df      	lsls	r7, r3, #31
 8001198:	d508      	bpl.n	80011ac <_printf_i+0x144>
 800119a:	6923      	ldr	r3, [r4, #16]
 800119c:	6861      	ldr	r1, [r4, #4]
 800119e:	4299      	cmp	r1, r3
 80011a0:	bfde      	ittt	le
 80011a2:	2330      	movle	r3, #48	@ 0x30
 80011a4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80011a8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80011ac:	1b92      	subs	r2, r2, r6
 80011ae:	6122      	str	r2, [r4, #16]
 80011b0:	f8cd a000 	str.w	sl, [sp]
 80011b4:	464b      	mov	r3, r9
 80011b6:	aa03      	add	r2, sp, #12
 80011b8:	4621      	mov	r1, r4
 80011ba:	4640      	mov	r0, r8
 80011bc:	f7ff fee6 	bl	8000f8c <_printf_common>
 80011c0:	3001      	adds	r0, #1
 80011c2:	d14a      	bne.n	800125a <_printf_i+0x1f2>
 80011c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011c8:	b004      	add	sp, #16
 80011ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	f043 0320 	orr.w	r3, r3, #32
 80011d4:	6023      	str	r3, [r4, #0]
 80011d6:	4833      	ldr	r0, [pc, #204]	@ (80012a4 <_printf_i+0x23c>)
 80011d8:	2778      	movs	r7, #120	@ 0x78
 80011da:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	6831      	ldr	r1, [r6, #0]
 80011e2:	061f      	lsls	r7, r3, #24
 80011e4:	f851 5b04 	ldr.w	r5, [r1], #4
 80011e8:	d402      	bmi.n	80011f0 <_printf_i+0x188>
 80011ea:	065f      	lsls	r7, r3, #25
 80011ec:	bf48      	it	mi
 80011ee:	b2ad      	uxthmi	r5, r5
 80011f0:	6031      	str	r1, [r6, #0]
 80011f2:	07d9      	lsls	r1, r3, #31
 80011f4:	bf44      	itt	mi
 80011f6:	f043 0320 	orrmi.w	r3, r3, #32
 80011fa:	6023      	strmi	r3, [r4, #0]
 80011fc:	b11d      	cbz	r5, 8001206 <_printf_i+0x19e>
 80011fe:	2310      	movs	r3, #16
 8001200:	e7ac      	b.n	800115c <_printf_i+0xf4>
 8001202:	4827      	ldr	r0, [pc, #156]	@ (80012a0 <_printf_i+0x238>)
 8001204:	e7e9      	b.n	80011da <_printf_i+0x172>
 8001206:	6823      	ldr	r3, [r4, #0]
 8001208:	f023 0320 	bic.w	r3, r3, #32
 800120c:	6023      	str	r3, [r4, #0]
 800120e:	e7f6      	b.n	80011fe <_printf_i+0x196>
 8001210:	4616      	mov	r6, r2
 8001212:	e7bd      	b.n	8001190 <_printf_i+0x128>
 8001214:	6833      	ldr	r3, [r6, #0]
 8001216:	6825      	ldr	r5, [r4, #0]
 8001218:	6961      	ldr	r1, [r4, #20]
 800121a:	1d18      	adds	r0, r3, #4
 800121c:	6030      	str	r0, [r6, #0]
 800121e:	062e      	lsls	r6, r5, #24
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	d501      	bpl.n	8001228 <_printf_i+0x1c0>
 8001224:	6019      	str	r1, [r3, #0]
 8001226:	e002      	b.n	800122e <_printf_i+0x1c6>
 8001228:	0668      	lsls	r0, r5, #25
 800122a:	d5fb      	bpl.n	8001224 <_printf_i+0x1bc>
 800122c:	8019      	strh	r1, [r3, #0]
 800122e:	2300      	movs	r3, #0
 8001230:	6123      	str	r3, [r4, #16]
 8001232:	4616      	mov	r6, r2
 8001234:	e7bc      	b.n	80011b0 <_printf_i+0x148>
 8001236:	6833      	ldr	r3, [r6, #0]
 8001238:	1d1a      	adds	r2, r3, #4
 800123a:	6032      	str	r2, [r6, #0]
 800123c:	681e      	ldr	r6, [r3, #0]
 800123e:	6862      	ldr	r2, [r4, #4]
 8001240:	2100      	movs	r1, #0
 8001242:	4630      	mov	r0, r6
 8001244:	f7fe ffc4 	bl	80001d0 <memchr>
 8001248:	b108      	cbz	r0, 800124e <_printf_i+0x1e6>
 800124a:	1b80      	subs	r0, r0, r6
 800124c:	6060      	str	r0, [r4, #4]
 800124e:	6863      	ldr	r3, [r4, #4]
 8001250:	6123      	str	r3, [r4, #16]
 8001252:	2300      	movs	r3, #0
 8001254:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001258:	e7aa      	b.n	80011b0 <_printf_i+0x148>
 800125a:	6923      	ldr	r3, [r4, #16]
 800125c:	4632      	mov	r2, r6
 800125e:	4649      	mov	r1, r9
 8001260:	4640      	mov	r0, r8
 8001262:	47d0      	blx	sl
 8001264:	3001      	adds	r0, #1
 8001266:	d0ad      	beq.n	80011c4 <_printf_i+0x15c>
 8001268:	6823      	ldr	r3, [r4, #0]
 800126a:	079b      	lsls	r3, r3, #30
 800126c:	d413      	bmi.n	8001296 <_printf_i+0x22e>
 800126e:	68e0      	ldr	r0, [r4, #12]
 8001270:	9b03      	ldr	r3, [sp, #12]
 8001272:	4298      	cmp	r0, r3
 8001274:	bfb8      	it	lt
 8001276:	4618      	movlt	r0, r3
 8001278:	e7a6      	b.n	80011c8 <_printf_i+0x160>
 800127a:	2301      	movs	r3, #1
 800127c:	4632      	mov	r2, r6
 800127e:	4649      	mov	r1, r9
 8001280:	4640      	mov	r0, r8
 8001282:	47d0      	blx	sl
 8001284:	3001      	adds	r0, #1
 8001286:	d09d      	beq.n	80011c4 <_printf_i+0x15c>
 8001288:	3501      	adds	r5, #1
 800128a:	68e3      	ldr	r3, [r4, #12]
 800128c:	9903      	ldr	r1, [sp, #12]
 800128e:	1a5b      	subs	r3, r3, r1
 8001290:	42ab      	cmp	r3, r5
 8001292:	dcf2      	bgt.n	800127a <_printf_i+0x212>
 8001294:	e7eb      	b.n	800126e <_printf_i+0x206>
 8001296:	2500      	movs	r5, #0
 8001298:	f104 0619 	add.w	r6, r4, #25
 800129c:	e7f5      	b.n	800128a <_printf_i+0x222>
 800129e:	bf00      	nop
 80012a0:	08001484 	.word	0x08001484
 80012a4:	08001495 	.word	0x08001495

080012a8 <__malloc_lock>:
 80012a8:	4801      	ldr	r0, [pc, #4]	@ (80012b0 <__malloc_lock+0x8>)
 80012aa:	f7ff bc73 	b.w	8000b94 <__retarget_lock_acquire_recursive>
 80012ae:	bf00      	nop
 80012b0:	200001ac 	.word	0x200001ac

080012b4 <__malloc_unlock>:
 80012b4:	4801      	ldr	r0, [pc, #4]	@ (80012bc <__malloc_unlock+0x8>)
 80012b6:	f7ff bc6e 	b.w	8000b96 <__retarget_lock_release_recursive>
 80012ba:	bf00      	nop
 80012bc:	200001ac 	.word	0x200001ac

080012c0 <_realloc_r>:
 80012c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012c4:	4680      	mov	r8, r0
 80012c6:	4615      	mov	r5, r2
 80012c8:	460c      	mov	r4, r1
 80012ca:	b921      	cbnz	r1, 80012d6 <_realloc_r+0x16>
 80012cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80012d0:	4611      	mov	r1, r2
 80012d2:	f7ff bddb 	b.w	8000e8c <_malloc_r>
 80012d6:	b92a      	cbnz	r2, 80012e4 <_realloc_r+0x24>
 80012d8:	f000 f858 	bl	800138c <_free_r>
 80012dc:	2400      	movs	r4, #0
 80012de:	4620      	mov	r0, r4
 80012e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80012e4:	f000 f89c 	bl	8001420 <_malloc_usable_size_r>
 80012e8:	4285      	cmp	r5, r0
 80012ea:	4606      	mov	r6, r0
 80012ec:	d802      	bhi.n	80012f4 <_realloc_r+0x34>
 80012ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80012f2:	d8f4      	bhi.n	80012de <_realloc_r+0x1e>
 80012f4:	4629      	mov	r1, r5
 80012f6:	4640      	mov	r0, r8
 80012f8:	f7ff fdc8 	bl	8000e8c <_malloc_r>
 80012fc:	4607      	mov	r7, r0
 80012fe:	2800      	cmp	r0, #0
 8001300:	d0ec      	beq.n	80012dc <_realloc_r+0x1c>
 8001302:	42b5      	cmp	r5, r6
 8001304:	462a      	mov	r2, r5
 8001306:	4621      	mov	r1, r4
 8001308:	bf28      	it	cs
 800130a:	4632      	movcs	r2, r6
 800130c:	f000 f830 	bl	8001370 <memcpy>
 8001310:	4621      	mov	r1, r4
 8001312:	4640      	mov	r0, r8
 8001314:	f000 f83a 	bl	800138c <_free_r>
 8001318:	463c      	mov	r4, r7
 800131a:	e7e0      	b.n	80012de <_realloc_r+0x1e>

0800131c <memmove>:
 800131c:	4288      	cmp	r0, r1
 800131e:	b510      	push	{r4, lr}
 8001320:	eb01 0402 	add.w	r4, r1, r2
 8001324:	d902      	bls.n	800132c <memmove+0x10>
 8001326:	4284      	cmp	r4, r0
 8001328:	4623      	mov	r3, r4
 800132a:	d807      	bhi.n	800133c <memmove+0x20>
 800132c:	1e43      	subs	r3, r0, #1
 800132e:	42a1      	cmp	r1, r4
 8001330:	d008      	beq.n	8001344 <memmove+0x28>
 8001332:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001336:	f803 2f01 	strb.w	r2, [r3, #1]!
 800133a:	e7f8      	b.n	800132e <memmove+0x12>
 800133c:	4402      	add	r2, r0
 800133e:	4601      	mov	r1, r0
 8001340:	428a      	cmp	r2, r1
 8001342:	d100      	bne.n	8001346 <memmove+0x2a>
 8001344:	bd10      	pop	{r4, pc}
 8001346:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800134a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800134e:	e7f7      	b.n	8001340 <memmove+0x24>

08001350 <_sbrk_r>:
 8001350:	b538      	push	{r3, r4, r5, lr}
 8001352:	4d06      	ldr	r5, [pc, #24]	@ (800136c <_sbrk_r+0x1c>)
 8001354:	2300      	movs	r3, #0
 8001356:	4604      	mov	r4, r0
 8001358:	4608      	mov	r0, r1
 800135a:	602b      	str	r3, [r5, #0]
 800135c:	f7ff fa9a 	bl	8000894 <_sbrk>
 8001360:	1c43      	adds	r3, r0, #1
 8001362:	d102      	bne.n	800136a <_sbrk_r+0x1a>
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	b103      	cbz	r3, 800136a <_sbrk_r+0x1a>
 8001368:	6023      	str	r3, [r4, #0]
 800136a:	bd38      	pop	{r3, r4, r5, pc}
 800136c:	200001b8 	.word	0x200001b8

08001370 <memcpy>:
 8001370:	440a      	add	r2, r1
 8001372:	4291      	cmp	r1, r2
 8001374:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001378:	d100      	bne.n	800137c <memcpy+0xc>
 800137a:	4770      	bx	lr
 800137c:	b510      	push	{r4, lr}
 800137e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001382:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001386:	4291      	cmp	r1, r2
 8001388:	d1f9      	bne.n	800137e <memcpy+0xe>
 800138a:	bd10      	pop	{r4, pc}

0800138c <_free_r>:
 800138c:	b538      	push	{r3, r4, r5, lr}
 800138e:	4605      	mov	r5, r0
 8001390:	2900      	cmp	r1, #0
 8001392:	d041      	beq.n	8001418 <_free_r+0x8c>
 8001394:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001398:	1f0c      	subs	r4, r1, #4
 800139a:	2b00      	cmp	r3, #0
 800139c:	bfb8      	it	lt
 800139e:	18e4      	addlt	r4, r4, r3
 80013a0:	f7ff ff82 	bl	80012a8 <__malloc_lock>
 80013a4:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <_free_r+0x90>)
 80013a6:	6813      	ldr	r3, [r2, #0]
 80013a8:	b933      	cbnz	r3, 80013b8 <_free_r+0x2c>
 80013aa:	6063      	str	r3, [r4, #4]
 80013ac:	6014      	str	r4, [r2, #0]
 80013ae:	4628      	mov	r0, r5
 80013b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80013b4:	f7ff bf7e 	b.w	80012b4 <__malloc_unlock>
 80013b8:	42a3      	cmp	r3, r4
 80013ba:	d908      	bls.n	80013ce <_free_r+0x42>
 80013bc:	6820      	ldr	r0, [r4, #0]
 80013be:	1821      	adds	r1, r4, r0
 80013c0:	428b      	cmp	r3, r1
 80013c2:	bf01      	itttt	eq
 80013c4:	6819      	ldreq	r1, [r3, #0]
 80013c6:	685b      	ldreq	r3, [r3, #4]
 80013c8:	1809      	addeq	r1, r1, r0
 80013ca:	6021      	streq	r1, [r4, #0]
 80013cc:	e7ed      	b.n	80013aa <_free_r+0x1e>
 80013ce:	461a      	mov	r2, r3
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	b10b      	cbz	r3, 80013d8 <_free_r+0x4c>
 80013d4:	42a3      	cmp	r3, r4
 80013d6:	d9fa      	bls.n	80013ce <_free_r+0x42>
 80013d8:	6811      	ldr	r1, [r2, #0]
 80013da:	1850      	adds	r0, r2, r1
 80013dc:	42a0      	cmp	r0, r4
 80013de:	d10b      	bne.n	80013f8 <_free_r+0x6c>
 80013e0:	6820      	ldr	r0, [r4, #0]
 80013e2:	4401      	add	r1, r0
 80013e4:	1850      	adds	r0, r2, r1
 80013e6:	4283      	cmp	r3, r0
 80013e8:	6011      	str	r1, [r2, #0]
 80013ea:	d1e0      	bne.n	80013ae <_free_r+0x22>
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	6053      	str	r3, [r2, #4]
 80013f2:	4408      	add	r0, r1
 80013f4:	6010      	str	r0, [r2, #0]
 80013f6:	e7da      	b.n	80013ae <_free_r+0x22>
 80013f8:	d902      	bls.n	8001400 <_free_r+0x74>
 80013fa:	230c      	movs	r3, #12
 80013fc:	602b      	str	r3, [r5, #0]
 80013fe:	e7d6      	b.n	80013ae <_free_r+0x22>
 8001400:	6820      	ldr	r0, [r4, #0]
 8001402:	1821      	adds	r1, r4, r0
 8001404:	428b      	cmp	r3, r1
 8001406:	bf04      	itt	eq
 8001408:	6819      	ldreq	r1, [r3, #0]
 800140a:	685b      	ldreq	r3, [r3, #4]
 800140c:	6063      	str	r3, [r4, #4]
 800140e:	bf04      	itt	eq
 8001410:	1809      	addeq	r1, r1, r0
 8001412:	6021      	streq	r1, [r4, #0]
 8001414:	6054      	str	r4, [r2, #4]
 8001416:	e7ca      	b.n	80013ae <_free_r+0x22>
 8001418:	bd38      	pop	{r3, r4, r5, pc}
 800141a:	bf00      	nop
 800141c:	200001b4 	.word	0x200001b4

08001420 <_malloc_usable_size_r>:
 8001420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001424:	1f18      	subs	r0, r3, #4
 8001426:	2b00      	cmp	r3, #0
 8001428:	bfbc      	itt	lt
 800142a:	580b      	ldrlt	r3, [r1, r0]
 800142c:	18c0      	addlt	r0, r0, r3
 800142e:	4770      	bx	lr

08001430 <_init>:
 8001430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001432:	bf00      	nop
 8001434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001436:	bc08      	pop	{r3}
 8001438:	469e      	mov	lr, r3
 800143a:	4770      	bx	lr

0800143c <_fini>:
 800143c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800143e:	bf00      	nop
 8001440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001442:	bc08      	pop	{r3}
 8001444:	469e      	mov	lr, r3
 8001446:	4770      	bx	lr
