DSCH3
VERSION 11/7/2024 5:02:45 PM
BB(131,-19,239,105)
SYM  #ResAlu
BB(233,30,239,44)
TITLE 235 44  #out0
MODEL 49
PROP                                                                                                                                    
REC(234,31,4,4,r)
VIS 1
PIN(235,45,0.000,0.000)out0
LIG(238,36,238,31)
LIG(238,31,237,30)
LIG(234,31,234,36)
LIG(237,41,237,38)
LIG(236,41,239,41)
LIG(236,43,238,41)
LIG(237,43,239,41)
LIG(233,38,239,38)
LIG(235,38,235,45)
LIG(233,36,233,38)
LIG(239,36,233,36)
LIG(239,38,239,36)
LIG(235,30,234,31)
LIG(237,30,235,30)
FSYM
SYM  #button4
BB(131,-19,139,-10)
TITLE 135 -15  #button4
MODEL 59
PROP                                                                                                                                    
REC(132,-18,6,6,r)
VIS 1
PIN(135,-10,0.000,0.000)S1
LIG(135,-11,135,-10)
LIG(131,-19,139,-19)
LIG(131,-11,131,-19)
LIG(139,-11,131,-11)
LIG(139,-19,139,-11)
LIG(132,-18,138,-18)
LIG(132,-12,132,-18)
LIG(138,-12,132,-12)
LIG(138,-18,138,-12)
FSYM
SYM  #button5
BB(146,-19,154,-10)
TITLE 150 -15  #button5
MODEL 59
PROP                                                                                                                                    
REC(147,-18,6,6,r)
VIS 1
PIN(150,-10,0.000,0.000)S2
LIG(150,-11,150,-10)
LIG(146,-19,154,-19)
LIG(146,-11,146,-19)
LIG(154,-11,146,-11)
LIG(154,-19,154,-11)
LIG(147,-18,153,-18)
LIG(147,-12,147,-18)
LIG(153,-12,147,-12)
LIG(153,-18,153,-12)
FSYM
SYM  #mux4to1
BB(165,35,195,105)
TITLE 175 45  #Mux4to1Mos
MODEL 6000
PROP                                                                                                                                    
REC(170,40,20,60,r)
VIS 5
PIN(165,55,0.000,0.000)S1
PIN(165,95,0.000,0.000)A
PIN(165,85,0.000,0.000)B
PIN(165,45,0.000,0.000)S2
PIN(165,75,0.000,0.000)C
PIN(165,65,0.000,0.000)D
PIN(195,45,1.000,0.210)out1
LIG(165,55,170,55)
LIG(165,95,170,95)
LIG(165,85,170,85)
LIG(165,45,170,45)
LIG(165,75,170,75)
LIG(165,65,170,65)
LIG(190,45,195,45)
LIG(170,40,170,100)
LIG(170,40,190,40)
LIG(190,40,190,100)
LIG(190,100,170,100)
VLG  module mux4to1( S1,A,B,S2,C,D,out1);
VLG   input S1,A,B,S2,C,D;
VLG   output out1;
VLG   wire w1,w2,w3,w4,w5,w6;
VLG   nmos nmos1(out1,w6,w5);
VLG   nmos nmos2(out1,w4,S2);
VLG   nmos nmos3(w4,B,w3);
VLG   nmos nmos4(w6,D,w3);
VLG   nmos nmos5(w6,C,S1);
VLG   nmos nmos6(w4,A,S1);
VLG   not not11(w5,S2);
VLG   not not12(w3,S1);
VLG  endmodule
FSYM
SYM  #clock
BB(150,92,165,98)
TITLE 155 95  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(152,93,6,4,r)
VIS 1
PIN(165,95,1.500,0.070)A0
LIG(160,95,165,95)
LIG(155,93,153,93)
LIG(159,93,157,93)
LIG(160,92,160,98)
LIG(150,98,150,92)
LIG(155,97,155,93)
LIG(157,93,157,97)
LIG(157,97,155,97)
LIG(153,97,151,97)
LIG(153,93,153,97)
LIG(160,98,150,98)
LIG(160,92,150,92)
FSYM
SYM  #clock
BB(150,82,165,88)
TITLE 155 85  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(152,83,6,4,r)
VIS 1
PIN(165,85,1.500,0.070)B0
LIG(160,85,165,85)
LIG(155,83,153,83)
LIG(159,83,157,83)
LIG(160,82,160,88)
LIG(150,88,150,82)
LIG(155,87,155,83)
LIG(157,83,157,87)
LIG(157,87,155,87)
LIG(153,87,151,87)
LIG(153,83,153,87)
LIG(160,88,150,88)
LIG(160,82,150,82)
FSYM
SYM  #clock
BB(150,72,165,78)
TITLE 155 75  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(152,73,6,4,r)
VIS 1
PIN(165,75,1.500,0.070)C0
LIG(160,75,165,75)
LIG(155,73,153,73)
LIG(159,73,157,73)
LIG(160,72,160,78)
LIG(150,78,150,72)
LIG(155,77,155,73)
LIG(157,73,157,77)
LIG(157,77,155,77)
LIG(153,77,151,77)
LIG(153,73,153,77)
LIG(160,78,150,78)
LIG(160,72,150,72)
FSYM
SYM  #clock
BB(150,62,165,68)
TITLE 155 65  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(152,63,6,4,r)
VIS 1
PIN(165,65,0.030,0.070)D0
LIG(160,65,165,65)
LIG(155,63,153,63)
LIG(159,63,157,63)
LIG(160,62,160,68)
LIG(150,68,150,62)
LIG(155,67,155,63)
LIG(157,63,157,67)
LIG(157,67,155,67)
LIG(153,67,151,67)
LIG(153,63,153,67)
LIG(160,68,150,68)
LIG(160,62,150,62)
FSYM
LIG(135,55,165,55)
LIG(150,45,165,45)
LIG(150,-10,150,45)
LIG(135,-10,135,55)
LIG(195,45,235,45)
FFIG D:\download\VLSI1\Export dsch2\Export dsch2\mux41_ahihi.sch
