=====
SETUP
1.323
16.386
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_0_s
7.334
7.904
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.904
7.939
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.939
7.975
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.975
8.445
u_v9958/u_timing_control/u_screen_mode/n308_s
9.494
10.064
u_v9958/u_timing_control/u_screen_mode/n307_s
10.064
10.534
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
10.931
11.302
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.302
11.337
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.337
11.807
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.302
12.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.673
12.708
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.708
12.743
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.743
13.213
u_v9958/u_timing_control/u_screen_mode/n763_s11
13.610
14.063
u_v9958/u_timing_control/u_screen_mode/n763_s9
14.476
15.046
u_v9958/u_timing_control/u_screen_mode/n763_s5
15.219
15.590
u_v9958/u_timing_control/u_screen_mode/n763_s1
15.837
16.386
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_11_s0
16.386
=====
SETUP
1.525
16.184
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_0_s
7.334
7.904
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.904
7.939
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.939
7.975
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.975
8.445
u_v9958/u_timing_control/u_screen_mode/n308_s
9.494
10.064
u_v9958/u_timing_control/u_screen_mode/n307_s
10.064
10.534
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
10.931
11.302
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.302
11.337
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.337
11.807
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.302
12.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.673
12.708
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.708
12.743
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.743
12.778
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
12.778
13.248
u_v9958/u_timing_control/u_screen_mode/n762_s10
13.661
14.216
u_v9958/u_timing_control/u_screen_mode/n762_s4
15.022
15.475
u_v9958/u_timing_control/u_screen_mode/n762_s1
15.722
16.184
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_12_s0
16.184
=====
SETUP
1.668
16.005
17.674
u_sdram/ff_sdr_read_data_15_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_7_s6
14.228
14.681
u_v9958/u_vram_interface/w_rdata8_7_s5
14.681
14.784
u_v9958/u_vram_interface/ff_cpu_vram_rdata_7_s0
16.005
=====
SETUP
1.680
10.171
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_30_s0
10.171
=====
SETUP
1.680
10.171
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_31_s0
10.171
=====
SETUP
1.687
10.164
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_16_s0
10.164
=====
SETUP
1.687
10.164
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_17_s0
10.164
=====
SETUP
1.687
10.164
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_18_s0
10.164
=====
SETUP
1.687
10.164
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_19_s0
10.164
=====
SETUP
1.781
15.893
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
13.954
14.509
u_v9958/u_vram_interface/w_rdata8_2_s5
14.509
14.612
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_2_s0
15.893
=====
SETUP
1.791
15.918
17.709
u_v9958/u_timing_control/u_ssg/ff_v_count_1_s0
6.103
6.335
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_0_s
7.334
7.904
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_1_s
7.904
7.939
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_2_s
7.939
7.975
u_v9958/u_timing_control/u_ssg/w_screen_pos_y_Z_3_s1
7.975
8.445
u_v9958/u_timing_control/u_screen_mode/n308_s
9.494
10.064
u_v9958/u_timing_control/u_screen_mode/n307_s
10.064
10.534
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_6_s
10.931
11.302
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_7_s
11.302
11.337
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t12_pre_8_s
11.337
11.807
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_8_s
12.302
12.673
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_9_s
12.673
12.708
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_10_s
12.708
12.743
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_11_s
12.743
12.778
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_12_s
12.778
12.813
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_13_s
12.813
12.849
u_v9958/u_timing_control/u_screen_mode/w_pattern_name_t1_14_s
12.849
12.884
u_v9958/u_timing_control/u_screen_mode/n759_s5
13.751
14.204
u_v9958/u_timing_control/u_screen_mode/n759_s4
14.843
15.214
u_v9958/u_timing_control/u_screen_mode/n759_s1
15.369
15.918
u_v9958/u_timing_control/u_screen_mode/ff_vram_address_15_s0
15.918
=====
SETUP
1.814
15.860
17.674
u_sdram/ff_sdr_read_data_14_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_6_s6
14.197
14.714
u_v9958/u_vram_interface/w_rdata8_6_s5
14.714
14.817
u_v9958/u_vram_interface/ff_cpu_vram_rdata_6_s0
15.860
=====
SETUP
1.819
12.352
14.171
u_v9958/u_video_out/ff_h_en_s1
6.103
6.335
u_v9958/u_video_out/w_video_b_4_s0
7.933
8.386
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
9.046
9.417
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
9.426
9.943
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
10.604
11.066
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
11.068
11.638
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
11.782
12.352
u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
12.352
=====
SETUP
1.854
15.855
17.709
u_v9958/u_cpu_interface/ff_screen_mode_2_s0
6.103
6.335
u_v9958/u_timing_control/u_sprite/w_sprite_mode2_s1
10.022
10.393
u_v9958/u_timing_control/u_screen_mode/n2007_s4
11.587
12.142
u_v9958/u_timing_control/u_screen_mode/n1814_s2
14.584
15.133
u_v9958/u_timing_control/u_screen_mode/n1814_s0
15.306
15.855
u_v9958/u_timing_control/u_screen_mode/ff_pattern1_0_s0
15.855
=====
SETUP
1.946
15.727
17.674
u_sdram/ff_sdr_read_data_5_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_5_s6
14.028
14.583
u_v9958/u_vram_interface/w_rdata8_5_s5
14.583
14.686
u_v9958/u_vram_interface/ff_cpu_vram_rdata_5_s0
15.727
=====
SETUP
1.967
15.707
17.674
u_sdram/ff_sdr_read_data_0_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_0_s6
14.201
14.654
u_v9958/u_vram_interface/w_rdata8_0_s5
14.654
14.757
u_v9958/u_vram_interface/ff_sprite_vram_rdata8_0_s0
15.707
=====
SETUP
2.024
15.650
17.674
u_sdram/ff_sdr_read_data_2_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_2_s6
13.954
14.509
u_v9958/u_vram_interface/w_rdata8_2_s5
14.509
14.612
u_v9958/u_vram_interface/ff_cpu_vram_rdata_2_s0
15.650
=====
SETUP
2.024
15.649
17.674
u_sdram/ff_sdr_read_data_11_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_3_s6
13.959
14.514
u_v9958/u_vram_interface/w_rdata8_3_s5
14.514
14.617
u_v9958/u_vram_interface/ff_cpu_vram_rdata_3_s0
15.649
=====
SETUP
2.065
9.786
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_20_s0
9.786
=====
SETUP
2.065
9.786
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_21_s0
9.786
=====
SETUP
2.071
9.780
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_0_s0
9.780
=====
SETUP
2.071
9.780
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_1_s0
9.780
=====
SETUP
2.073
15.601
17.674
u_sdram/ff_sdr_read_data_1_s0
11.921
12.153
u_v9958/u_vram_interface/w_rdata8_1_s6
14.197
14.714
u_v9958/u_vram_interface/w_rdata8_1_s5
14.714
14.817
u_v9958/u_vram_interface/ff_cpu_vram_rdata_1_s0
15.601
=====
SETUP
2.100
9.751
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_2_s0
9.751
=====
SETUP
2.100
9.751
11.851
u_sdram/ff_main_state_2_s0
6.103
6.335
u_sdram/n747_s3
6.753
7.308
u_sdram/n747_s2
7.736
8.285
u_sdram/ff_sdr_read_data_3_s0
9.751
=====
HOLD
0.080
5.673
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.673
=====
HOLD
0.199
5.792
5.592
u_v9958/u_color_palette/ff_vdp_r_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.792
=====
HOLD
0.202
5.795
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.795
=====
HOLD
0.206
5.799
5.592
u_v9958/u_color_palette/ff_vdp_r_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_1_s
5.799
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_9_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.211
5.673
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0
5.343
5.544
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.673
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.215
5.807
5.592
u_v9958/u_color_palette/ff_vdp_b_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.807
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.216
5.808
5.592
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.808
=====
HOLD
0.218
5.810
5.592
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.810
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_coeff_7_s4
5.343
5.544
u_v9958/u_video_out/ff_coeff1_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_coeff_6_s3
5.343
5.544
u_v9958/u_video_out/ff_coeff1_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_coeff_5_s3
5.343
5.544
u_v9958/u_video_out/ff_coeff1_0_s6
5.669
=====
HOLD
0.316
5.669
5.353
u_v9958/u_video_out/ff_coeff_4_s3
5.343
5.544
u_v9958/u_video_out/ff_coeff1_0_s6
5.669
=====
HOLD
0.325
5.918
5.592
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.918
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_1_s0
5.681
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_2_s0
5.681
=====
HOLD
0.327
5.681
5.354
u_v9958/u_color_palette/ff_palette_num_4_s1
5.343
5.545
u_v9958/u_color_palette/ff_palette_num_3_s0
5.681
=====
HOLD
0.328
5.921
5.592
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.921
=====
HOLD
0.334
5.796
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_6_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.334
5.796
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_2_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.796
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.336
5.797
5.461
u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0
5.343
5.545
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.797
=====
HOLD
0.337
5.929
5.592
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.343
5.545
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.929
