Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\mananev\Desktop\mfi2_mchs-master\qsys_common\qsys_common.qsys --block-symbol-file --output-directory=C:\Users\mananev\Desktop\mfi2_mchs-master\qsys_common --family="Cyclone V" --part=5CGXFC7D6F31I7
Progress: Loading qsys_common/qsys_common.qsys
Progress: Reading input file
Progress: Adding ams_i2c_0 [ams_i2c 18.0]
Progress: Parameterizing module ams_i2c_0
Progress: Adding ams_i2c_1 [ams_i2c 18.0]
Progress: Parameterizing module ams_i2c_1
Progress: Adding arinc429_0 [arinc429 1.0]
Progress: Parameterizing module arinc429_0
Progress: Adding arinc708_0 [arinc708 1.0]
Progress: Parameterizing module arinc708_0
Progress: Adding asmi_cntrlr_0 [asmi_cntrlr 1.0]
Progress: Parameterizing module asmi_cntrlr_0
Progress: Adding asmi_flash_cntrlr_0 [asmi_flash_cntrlr 1.0]
Progress: Parameterizing module asmi_flash_cntrlr_0
Progress: Adding asmi_parallel2_top_0 [altera_asmi_parallel2_top 18.1]
Progress: Parameterizing module asmi_parallel2_top_0
Progress: Adding avm_adv7613_check_0 [avm_adv7613_check 1.0]
Progress: Parameterizing module avm_adv7613_check_0
Progress: Adding ddr_clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module ddr_clock_bridge_0
Progress: Adding ddr_clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module ddr_clock_bridge_1
Progress: Adding ddr_reset_bridge_0 [altera_reset_bridge 18.1]
Progress: Parameterizing module ddr_reset_bridge_0
Progress: Adding dev_info_0 [dev_info 1.0]
Progress: Parameterizing module dev_info_0
Progress: Adding discr_cmd_in_0 [discr_cmd_in 18.1]
Progress: Parameterizing module discr_cmd_in_0
Progress: Adding discr_cmd_out_0 [discr_cmd_out 18.1]
Progress: Parameterizing module discr_cmd_out_0
Progress: Adding hardware_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module hardware_rom_0
Progress: Adding info_ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module info_ram_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module nios_clock_bridge_0
Progress: Adding nios_ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_ram_0
Progress: Adding nios_reset_bridge_0 [altera_reset_bridge 18.1]
Progress: Parameterizing module nios_reset_bridge_0
Progress: Adding nios_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_rom_0
Progress: Adding nios_to_ddr_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module nios_to_ddr_bridge_0
Progress: Adding pci_to_ddr_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pci_to_ddr_bridge_0
Progress: Adding pcie_cv_hip_avmm_0 [altera_pcie_cv_hip_avmm 18.1]
Progress: Parameterizing module pcie_cv_hip_avmm_0
Progress: Adding pcie_to_flash_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pcie_to_flash_bridge_0
Progress: Adding pcie_to_nios_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pcie_to_nios_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding por_0 [por 18.1]
Progress: Parameterizing module por_0
Progress: Adding pu_0 [pu 18.1]
Progress: Parameterizing module pu_0
Progress: Adding pu_backlight_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module pu_backlight_rom_0
Progress: Adding remote_update_0 [altera_remote_update 18.1]
Progress: Parameterizing module remote_update_0
Progress: Adding si5332_fhd_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_fhd_configurator_0
Progress: Adding si5332_vga_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_vga_configurator_0
Progress: Adding si5332_xga_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_xga_configurator_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vc_configurator_fhd [configurator 18.1]
Progress: Parameterizing module vc_configurator_fhd
Progress: Adding vc_configurator_xga [configurator 18.1]
Progress: Parameterizing module vc_configurator_xga
Progress: Adding video_core_0 [video 1.0]
Progress: Reading input file
Progress: Adding Switch_0 [Switch 1.0]
Progress: Parameterizing module Switch_0
Progress: Adding alt_vip_cl_clp_0 [alt_vip_cl_clp 18.1]
Progress: Parameterizing module alt_vip_cl_clp_0
Progress: Adding alt_vip_cl_clp_1 [alt_vip_cl_clp 18.1]
Progress: Parameterizing module alt_vip_cl_clp_1
Progress: Adding alt_vip_cl_cps_0 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_0
Progress: Adding alt_vip_cl_cps_1 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_1
Progress: Adding alt_vip_cl_cps_2 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_2
Progress: Adding alt_vip_cl_cps_3 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_3
Progress: Adding alt_vip_cl_cps_4 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_4
Progress: Adding alt_vip_cl_cps_5 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_5
Progress: Adding alt_vip_cl_cps_6 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_6
Progress: Adding alt_vip_cl_cps_7 [alt_vip_cl_cps 18.1]
Progress: Parameterizing module alt_vip_cl_cps_7
Progress: Adding alt_vip_cl_cvi_0 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_0
Progress: Adding alt_vip_cl_cvi_1 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_1
Progress: Adding alt_vip_cl_cvi_2 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_2
Progress: Adding alt_vip_cl_cvi_3 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_3
Progress: Adding alt_vip_cl_cvi_4 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_4
Progress: Adding alt_vip_cl_cvi_5 [alt_vip_cl_cvi 18.1]
Progress: Parameterizing module alt_vip_cl_cvi_5
Progress: Adding alt_vip_cl_cvo_0 [alt_vip_cl_cvo 18.1]
Progress: Parameterizing module alt_vip_cl_cvo_0
Progress: Adding alt_vip_cl_cvo_1 [alt_vip_cl_cvo 18.1]
Progress: Parameterizing module alt_vip_cl_cvo_1
Progress: Adding alt_vip_cl_mixer_0 [alt_vip_cl_mixer 18.1]
Progress: Parameterizing module alt_vip_cl_mixer_0
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 18.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding alt_vip_cl_scl_1 [alt_vip_cl_scl 18.1]
Progress: Parameterizing module alt_vip_cl_scl_1
Progress: Adding alt_vip_cl_scl_2 [alt_vip_cl_scl 18.1]
Progress: Parameterizing module alt_vip_cl_scl_2
Progress: Adding alt_vip_cl_swi_0 [alt_vip_cl_swi 18.1]
Progress: Parameterizing module alt_vip_cl_swi_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding alt_vip_cl_vfb_1 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_1
Progress: Adding alt_vip_cl_vfb_2 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_2
Progress: Adding bond_ifc_0 [bond_ifc 1.0]
Progress: Parameterizing module bond_ifc_0
Progress: Adding clock_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_0
Progress: Adding clock_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_1
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding mem_if_ddr3_emif_1 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_1
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding reset_bridge_0 [altera_reset_bridge 18.1]
Progress: Parameterizing module reset_bridge_0
Progress: Adding splash_screen_0 [splash_screen 1.0]
Progress: Parameterizing module splash_screen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module video_core_0
Progress: Adding video_core_configurator [configurator 18.1]
Progress: Parameterizing module video_core_configurator
Progress: Adding video_ic_configurator_0 [configurator 18.1]
Progress: Parameterizing module video_ic_configurator_0
Progress: Adding videocore_cnfg_0 [videocore_cnfg 1.0]
Progress: Parameterizing module videocore_cnfg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_common.arinc429_0.interrupt_sender: Signal IRQ[22] of type irq must have width [1]
Warning: qsys_common.arinc708_0.interrupt_sender: Signal IRQ[4] of type irq must have width [1]
Info: qsys_common.avm_adv7613_check_0: AVM_MASTER connected to slave "0:0x0->ams_i2c_0.ams" 
Info: qsys_common.avm_adv7613_check_0: AMS_I2C_AMM_ADDRESS = 0
Warning: qsys_common.avm_adv7613_check_0.clock_output_reset: Associated reset sinks not declared
Warning: qsys_common.discr_cmd_out_0: Port out conflicts with a VHDL, verilog or system verilog reserved word
Info: qsys_common.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz
Info: qsys_common.pcie_cv_hip_avmm_0: 2 reconfiguration interfaces are required for connection to the external reconfiguration controller
Info: qsys_common.pcie_cv_hip_avmm_0: Family: Cyclone V
Info: qsys_common.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:
Info: qsys_common.pcie_cv_hip_avmm_0: Posted    : header=1  data=8
Info: qsys_common.pcie_cv_hip_avmm_0: Non posted: header=1  data=0
Info: qsys_common.pcie_cv_hip_avmm_0: Completion: header=74 data=300
Info: qsys_common.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: qsys_common.pll_0: Able to implement PLL with user settings
Warning: qsys_common.si5332_fhd_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.si5332_vga_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.si5332_xga_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.vc_configurator_fhd.reset_source: Associated reset sinks not declared
Warning: qsys_common.vc_configurator_xga.reset_source: Associated reset sinks not declared
Warning: qsys_common.video_core_0.alt_vip_cl_cps_5.output_1_sc_fifo.in: output_1_sc_fifo.in must be connected to an Avalon-ST source
Warning: qsys_common.video_core_0.alt_vip_cl_cps_5.output_1_sc_fifo.out: output_1_sc_fifo.out must be connected to an Avalon-ST sink
Warning: qsys_common.video_core_0.alt_vip_cl_mixer_0: The MixerII register map changed in version 16.0. Please refer to the VIP User Guide for details.
Info: qsys_common.video_core_0.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 18985 kB (0x00000000 to 0x0128a180)
Info: qsys_common.video_core_0.alt_vip_cl_vfb_1: Buffer 3 frames, storage required is 18985 kB (0x02000000 to 0x0328a180)
Info: qsys_common.video_core_0.alt_vip_cl_vfb_2: Buffer 3 frames, storage required is 25060 kB (0x04000000 to 0x05878d80)
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: Manual instantiation and connection required to bond 2 Hard External Memory Interface together. Please refer to the External Memory Interface handbook for the steps.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: Manual instantiation and connection required to bond 2 Hard External Memory Interface together. Please refer to the External Memory Interface handbook for the steps.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: qsys_common.video_core_0.splash_screen_0.dout/Switch_0.din_0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.Switch_0.dout_0/alt_vip_cl_clp_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_0.dout_0/Switch_0.din_1: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_1.dout_0/Switch_0.din_2: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_2.dout_0/Switch_0.din_3: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_3.dout_0/Switch_0.din_4: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.Switch_0.dout_1/alt_vip_cl_clp_1.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_5.dout_0: alt_vip_cl_cvi_5.dout_0 must be connected to an Avalon-ST sink
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: mem_if_ddr3_emif_1.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_0: Interrupt sender alt_vip_cl_cvi_0.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_1: Interrupt sender alt_vip_cl_cvi_1.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_2: Interrupt sender alt_vip_cl_cvi_2.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_3: Interrupt sender alt_vip_cl_cvi_3.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_4: Interrupt sender alt_vip_cl_cvi_4.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvo_0: Interrupt sender alt_vip_cl_cvo_0.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_configurator.reset_source: Associated reset sinks not declared
Warning: qsys_common.video_ic_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.pu_0.amm_i2c/discr_cmd_out_0.csr: Master pu_0.amm_i2c cannot safely write to slave discr_cmd_out_0.csr, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.hip_ctrl must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_to_xcvr must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_from_xcvr must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_clk_locked must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.hip_pipe must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_fhd_configurator_0: si5332_fhd_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_vga_configurator_0: si5332_vga_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_xga_configurator_0: si5332_xga_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.vc_configurator_fhd: vc_configurator_fhd.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.vc_configurator_xga: vc_configurator_xga.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_configurator: video_core_configurator.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.arinc429_0: Interrupt sender arinc429_0.interrupt_sender is not connected to an interrupt receiver
Warning: qsys_common.arinc708_0: Interrupt sender arinc708_0.interrupt_sender is not connected to an interrupt receiver
Warning: qsys_common.discr_cmd_in_0: Interrupt sender discr_cmd_in_0.irq is not connected to an interrupt receiver
Warning: qsys_common.discr_cmd_out_0: Interrupt sender discr_cmd_out_0.irq is not connected to an interrupt receiver
Warning: qsys_common.asmi_cntrlr_0: asmi_cntrlr_0.asmi_avalon_master must be connected to an Avalon-MM slave
Warning: qsys_common.asmi_cntrlr_0: asmi_cntrlr_0.ru_avalon_master must be connected to an Avalon-MM slave
Warning: qsys_common.videocore_cnfg_0: videocore_cnfg_0.avalon_master must be connected to an Avalon-MM slave
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\mananev\Desktop\mfi2_mchs-master\qsys_common\qsys_common.qsys --synthesis=VERILOG --output-directory=C:\Users\mananev\Desktop\mfi2_mchs-master\qsys_common\synthesis --family="Cyclone V" --part=5CGXFC7D6F31I7
Progress: Loading qsys_common/qsys_common.qsys
Progress: Reading input file
Progress: Adding ams_i2c_0 [ams_i2c 18.0]
Progress: Parameterizing module ams_i2c_0
Progress: Adding ams_i2c_1 [ams_i2c 18.0]
Progress: Parameterizing module ams_i2c_1
Progress: Adding arinc429_0 [arinc429 1.0]
Progress: Parameterizing module arinc429_0
Progress: Adding arinc708_0 [arinc708 1.0]
Progress: Parameterizing module arinc708_0
Progress: Adding asmi_cntrlr_0 [asmi_cntrlr 1.0]
Progress: Parameterizing module asmi_cntrlr_0
Progress: Adding asmi_flash_cntrlr_0 [asmi_flash_cntrlr 1.0]
Progress: Parameterizing module asmi_flash_cntrlr_0
Progress: Adding asmi_parallel2_top_0 [altera_asmi_parallel2_top 18.1]
Progress: Parameterizing module asmi_parallel2_top_0
Progress: Adding avm_adv7613_check_0 [avm_adv7613_check 1.0]
Progress: Parameterizing module avm_adv7613_check_0
Progress: Adding ddr_clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module ddr_clock_bridge_0
Progress: Adding ddr_clock_bridge_1 [altera_clock_bridge 18.1]
Progress: Parameterizing module ddr_clock_bridge_1
Progress: Adding ddr_reset_bridge_0 [altera_reset_bridge 18.1]
Progress: Parameterizing module ddr_reset_bridge_0
Progress: Adding dev_info_0 [dev_info 1.0]
Progress: Parameterizing module dev_info_0
Progress: Adding discr_cmd_in_0 [discr_cmd_in 18.1]
Progress: Parameterizing module discr_cmd_in_0
Progress: Adding discr_cmd_out_0 [discr_cmd_out 18.1]
Progress: Parameterizing module discr_cmd_out_0
Progress: Adding hardware_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module hardware_rom_0
Progress: Adding info_ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module info_ram_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module nios_clock_bridge_0
Progress: Adding nios_ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_ram_0
Progress: Adding nios_reset_bridge_0 [altera_reset_bridge 18.1]
Progress: Parameterizing module nios_reset_bridge_0
Progress: Adding nios_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_rom_0
Progress: Adding nios_to_ddr_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module nios_to_ddr_bridge_0
Progress: Adding pci_to_ddr_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pci_to_ddr_bridge_0
Progress: Adding pcie_cv_hip_avmm_0 [altera_pcie_cv_hip_avmm 18.1]
Progress: Parameterizing module pcie_cv_hip_avmm_0
Progress: Adding pcie_to_flash_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pcie_to_flash_bridge_0
Progress: Adding pcie_to_nios_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module pcie_to_nios_bridge_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding por_0 [por 18.1]
Progress: Parameterizing module por_0
Progress: Adding pu_0 [pu 18.1]
Progress: Parameterizing module pu_0
Progress: Adding pu_backlight_rom_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module pu_backlight_rom_0
Progress: Adding remote_update_0 [altera_remote_update 18.1]
Progress: Parameterizing module remote_update_0
Progress: Adding si5332_fhd_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_fhd_configurator_0
Progress: Adding si5332_vga_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_vga_configurator_0
Progress: Adding si5332_xga_configurator_0 [configurator 18.1]
Progress: Parameterizing module si5332_xga_configurator_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding vc_configurator_fhd [configurator 18.1]
Progress: Parameterizing module vc_configurator_fhd
Progress: Adding vc_configurator_xga [configurator 18.1]
Progress: Parameterizing module vc_configurator_xga
Progress: Adding video_core_0 [video 1.0]
Progress: Parameterizing module video_core_0
Progress: Adding video_core_configurator [configurator 18.1]
Progress: Parameterizing module video_core_configurator
Progress: Adding video_ic_configurator_0 [configurator 18.1]
Progress: Parameterizing module video_ic_configurator_0
Progress: Adding videocore_cnfg_0 [videocore_cnfg 1.0]
Progress: Parameterizing module videocore_cnfg_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_common.arinc429_0.interrupt_sender: Signal IRQ[22] of type irq must have width [1]
Warning: qsys_common.arinc708_0.interrupt_sender: Signal IRQ[4] of type irq must have width [1]
Info: qsys_common.avm_adv7613_check_0: AVM_MASTER connected to slave "0:0x0->ams_i2c_0.ams" 
Info: qsys_common.avm_adv7613_check_0: AMS_I2C_AMM_ADDRESS = 0
Warning: qsys_common.avm_adv7613_check_0.clock_output_reset: Associated reset sinks not declared
Warning: qsys_common.discr_cmd_out_0: Port out conflicts with a VHDL, verilog or system verilog reserved word
Info: qsys_common.pcie_cv_hip_avmm_0: The application clock frequency (pld_clk) is 125 Mhz
Info: qsys_common.pcie_cv_hip_avmm_0: 2 reconfiguration interfaces are required for connection to the external reconfiguration controller
Info: qsys_common.pcie_cv_hip_avmm_0: Family: Cyclone V
Info: qsys_common.pcie_cv_hip_avmm_0: Credit allocation in the 6K bytes receive buffer:
Info: qsys_common.pcie_cv_hip_avmm_0: Posted    : header=1  data=8
Info: qsys_common.pcie_cv_hip_avmm_0: Non posted: header=1  data=0
Info: qsys_common.pcie_cv_hip_avmm_0: Completion: header=74 data=300
Info: qsys_common.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: qsys_common.pll_0: Able to implement PLL with user settings
Warning: qsys_common.si5332_fhd_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.si5332_vga_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.si5332_xga_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.vc_configurator_fhd.reset_source: Associated reset sinks not declared
Warning: qsys_common.vc_configurator_xga.reset_source: Associated reset sinks not declared
Warning: qsys_common.video_core_0.alt_vip_cl_cps_5.output_1_sc_fifo.in: output_1_sc_fifo.in must be connected to an Avalon-ST source
Warning: qsys_common.video_core_0.alt_vip_cl_cps_5.output_1_sc_fifo.out: output_1_sc_fifo.out must be connected to an Avalon-ST sink
Warning: qsys_common.video_core_0.alt_vip_cl_mixer_0: The MixerII register map changed in version 16.0. Please refer to the VIP User Guide for details.
Info: qsys_common.video_core_0.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 18985 kB (0x00000000 to 0x0128a180)
Info: qsys_common.video_core_0.alt_vip_cl_vfb_1: Buffer 3 frames, storage required is 18985 kB (0x02000000 to 0x0328a180)
Info: qsys_common.video_core_0.alt_vip_cl_vfb_2: Buffer 3 frames, storage required is 25060 kB (0x04000000 to 0x05878d80)
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: Manual instantiation and connection required to bond 2 Hard External Memory Interface together. Please refer to the External Memory Interface handbook for the steps.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: Manual instantiation and connection required to bond 2 Hard External Memory Interface together. Please refer to the External Memory Interface handbook for the steps.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: The 'Type' value must be set to Bidirectional if you plan to simulate the example design.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: qsys_common.video_core_0.splash_screen_0.dout/Switch_0.din_0: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.Switch_0.dout_0/alt_vip_cl_clp_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_0.dout_0/Switch_0.din_1: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_1.dout_0/Switch_0.din_2: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_2.dout_0/Switch_0.din_3: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.alt_vip_cl_cps_3.dout_0/Switch_0.din_4: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: qsys_common.video_core_0.Switch_0.dout_1/alt_vip_cl_clp_1.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_5.dout_0: alt_vip_cl_cvi_5.dout_0 must be connected to an Avalon-ST sink
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_0.mem_if_ddr3_emif_1: mem_if_ddr3_emif_1.pll_sharing must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_0: Interrupt sender alt_vip_cl_cvi_0.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_1: Interrupt sender alt_vip_cl_cvi_1.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_2: Interrupt sender alt_vip_cl_cvi_2.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_3: Interrupt sender alt_vip_cl_cvi_3.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvi_4: Interrupt sender alt_vip_cl_cvi_4.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_0.alt_vip_cl_cvo_0: Interrupt sender alt_vip_cl_cvo_0.status_update_irq is not connected to an interrupt receiver
Warning: qsys_common.video_core_configurator.reset_source: Associated reset sinks not declared
Warning: qsys_common.video_ic_configurator_0.reset_source: Associated reset sinks not declared
Warning: qsys_common.pu_0.amm_i2c/discr_cmd_out_0.csr: Master pu_0.amm_i2c cannot safely write to slave discr_cmd_out_0.csr, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.hip_ctrl must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_to_xcvr must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_from_xcvr must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.reconfig_clk_locked must be exported, or connected to a matching conduit.
Warning: qsys_common.pcie_cv_hip_avmm_0: pcie_cv_hip_avmm_0.hip_pipe must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_fhd_configurator_0: si5332_fhd_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_vga_configurator_0: si5332_vga_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.si5332_xga_configurator_0: si5332_xga_configurator_0.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.vc_configurator_fhd: vc_configurator_fhd.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.vc_configurator_xga: vc_configurator_xga.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.video_core_configurator: video_core_configurator.gpio must be exported, or connected to a matching conduit.
Warning: qsys_common.arinc429_0: Interrupt sender arinc429_0.interrupt_sender is not connected to an interrupt receiver
Warning: qsys_common.arinc708_0: Interrupt sender arinc708_0.interrupt_sender is not connected to an interrupt receiver
Warning: qsys_common.discr_cmd_in_0: Interrupt sender discr_cmd_in_0.irq is not connected to an interrupt receiver
Warning: qsys_common.discr_cmd_out_0: Interrupt sender discr_cmd_out_0.irq is not connected to an interrupt receiver
Warning: qsys_common.asmi_cntrlr_0: asmi_cntrlr_0.asmi_avalon_master must be connected to an Avalon-MM slave
Warning: qsys_common.asmi_cntrlr_0: asmi_cntrlr_0.ru_avalon_master must be connected to an Avalon-MM slave
Warning: qsys_common.videocore_cnfg_0: videocore_cnfg_0.avalon_master must be connected to an Avalon-MM slave
Warning: qsys_common.: You have exported the interface por_0.reset_sink but not its associated clock interface.  Export the driver of por_0.clock_source_0
Warning: qsys_common.: You have exported the interface nios_reset_bridge_0.out_reset_1 but not its associated clock interface.  Export nios_reset_bridge_0.clk
Info: qsys_common: Generating qsys_common "qsys_common" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between pu_0_amm_i2c_to_discr_cmd_out_0_csr_cmd_width_adapter.src and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between discr_cmd_out_0_csr_to_pu_0_amm_i2c_rsp_width_adapter.src and rsp_mux_002.sink1
Info: Interconnect is inserted between master pcie_to_flash_bridge_0.m0 and slave asmi_cntrlr_0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie_to_flash_bridge_0.m0 and slave asmi_cntrlr_0.csr because the master has address signal 15 bit wide, but the slave is 17 bit wide.
Info: Interconnect is inserted between master pcie_to_flash_bridge_0.m0 and slave asmi_cntrlr_0.csr because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie_to_flash_bridge_0.m0 and slave asmi_cntrlr_0.csr because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_002:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_002:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_002:reset_out:reset_req (reset_req)"
Warning: qsys_common: "No matching role found for rst_controller_006:reset_out:reset_req (reset_req)"
Info: ams_i2c_0: "qsys_common" instantiated ams_i2c "ams_i2c_0"
Info: arinc429_0: "qsys_common" instantiated arinc429 "arinc429_0"
Info: arinc708_0: "qsys_common" instantiated arinc708 "arinc708_0"
Info: asmi_cntrlr_0: "qsys_common" instantiated asmi_cntrlr "asmi_cntrlr_0"
Info: avm_adv7613_check_0: "qsys_common" instantiated avm_adv7613_check "avm_adv7613_check_0"
Info: dev_info_0: "qsys_common" instantiated dev_info "dev_info_0"
Info: discr_cmd_in_0: "qsys_common" instantiated discr_cmd_in "discr_cmd_in_0"
Info: discr_cmd_out_0: "qsys_common" instantiated discr_cmd_out "discr_cmd_out_0"
Info: hardware_rom_0: Starting RTL generation for module 'qsys_common_hardware_rom_0'
Info: hardware_rom_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_common_hardware_rom_0 --dir=C:/Users/mananev/AppData/Local/Temp/alt9045_781968628443980719.dir/0010_hardware_rom_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/mananev/AppData/Local/Temp/alt9045_781968628443980719.dir/0010_hardware_rom_0_gen//qsys_common_hardware_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: hardware_rom_0: Done RTL generation for module 'qsys_common_hardware_rom_0'
Info: hardware_rom_0: "qsys_common" instantiated altera_avalon_onchip_memory2 "hardware_rom_0"
Info: pci_to_ddr_bridge_0: "qsys_common" instantiated altera_avalon_mm_clock_crossing_bridge "pci_to_ddr_bridge_0"
Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv
Info: pcie_cv_hip_avmm_0: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv
Info: pcie_cv_hip_avmm_0: "qsys_common" instantiated altera_pcie_cv_hip_avmm "pcie_cv_hip_avmm_0"
Info: pll_0: "qsys_common" instantiated altera_pll "pll_0"
Info: por_0: "qsys_common" instantiated por "por_0"
Info: pu_0: "qsys_common" instantiated pu "pu_0"
Info: pu_backlight_rom_0: Starting RTL generation for module 'qsys_common_pu_backlight_rom_0'
Info: pu_backlight_rom_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_common_pu_backlight_rom_0 --dir=C:/Users/mananev/AppData/Local/Temp/alt9045_781968628443980719.dir/0016_pu_backlight_rom_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/mananev/AppData/Local/Temp/alt9045_781968628443980719.dir/0016_pu_backlight_rom_0_gen//qsys_common_pu_backlight_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: pu_backlight_rom_0: Done RTL generation for module 'qsys_common_pu_backlight_rom_0'
Info: pu_backlight_rom_0: "qsys_common" instantiated altera_avalon_onchip_memory2 "pu_backlight_rom_0"
Info: si5332_fhd_configurator_0: "qsys_common" instantiated configurator "si5332_fhd_configurator_0"
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_003: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_004: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_005: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_006: Inserting timing_adapter: timing_adapter_0
Info: video_core_0: "qsys_common" instantiated video "video_core_0"
Info: videocore_cnfg_0: "qsys_common" instantiated videocore_cnfg "videocore_cnfg_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_common" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "qsys_common" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "qsys_common" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "qsys_common" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: rst_controller: "qsys_common" instantiated altera_reset_controller "rst_controller"
Info: Switch_0: "video_core_0" instantiated Switch "Switch_0"
Info: alt_vip_cl_clp_0: "video_core_0" instantiated alt_vip_cl_clp "alt_vip_cl_clp_0"
Info: alt_vip_cl_cps_0: "video_core_0" instantiated alt_vip_cl_cps "alt_vip_cl_cps_0"
Info: alt_vip_cl_cps_2: "video_core_0" instantiated alt_vip_cl_cps "alt_vip_cl_cps_2"
Info: alt_vip_cl_cps_4: "video_core_0" instantiated alt_vip_cl_cps "alt_vip_cl_cps_4"
Info: alt_vip_cl_cps_5: "video_core_0" instantiated alt_vip_cl_cps "alt_vip_cl_cps_5"
Info: alt_vip_cl_cvi_0: "video_core_0" instantiated alt_vip_cl_cvi "alt_vip_cl_cvi_0"
Info: alt_vip_cl_cvi_2: "video_core_0" instantiated alt_vip_cl_cvi "alt_vip_cl_cvi_2"
Info: alt_vip_cl_cvi_4: "video_core_0" instantiated alt_vip_cl_cvi "alt_vip_cl_cvi_4"
Info: alt_vip_cl_cvi_5: "video_core_0" instantiated alt_vip_cl_cvi "alt_vip_cl_cvi_5"
Info: alt_vip_cl_cvo_0: "video_core_0" instantiated alt_vip_cl_cvo "alt_vip_cl_cvo_0"
Info: alt_vip_cl_mixer_0: "video_core_0" instantiated alt_vip_cl_mixer "alt_vip_cl_mixer_0"
Info: alt_vip_cl_scl_0: "video_core_0" instantiated alt_vip_cl_scl "alt_vip_cl_scl_0"
Info: alt_vip_cl_vfb_0: "video_core_0" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: alt_vip_cl_vfb_1: "video_core_0" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_1"
Info: alt_vip_cl_vfb_2: "video_core_0" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_2"
Info: bond_ifc_0: "video_core_0" instantiated bond_ifc "bond_ifc_0"
Info: mem_if_ddr3_emif_0: "video_core_0" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: mm_bridge_0: "video_core_0" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: splash_screen_0: "video_core_0" instantiated splash_screen "splash_screen_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "video_core_0" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "video_core_0" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: "video_core_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "video_core_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: pcie_cv_hip_avmm_0_Rxm_BAR0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_cv_hip_avmm_0_Rxm_BAR0_translator"
Info: pci_to_ddr_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pci_to_ddr_bridge_0_s0_translator"
Info: pcie_cv_hip_avmm_0_Rxm_BAR0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pcie_cv_hip_avmm_0_Rxm_BAR0_agent"
Info: pci_to_ddr_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pci_to_ddr_bridge_0_s0_agent"
Info: pci_to_ddr_bridge_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pci_to_ddr_bridge_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: pcie_cv_hip_avmm_0_Rxm_BAR0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "pcie_cv_hip_avmm_0_Rxm_BAR0_limiter"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_1" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info: router_012: "mm_interconnect_1" instantiated altera_merlin_router "router_012"
Info: router_013: "mm_interconnect_1" instantiated altera_merlin_router "router_013"
Info: router_016: "mm_interconnect_1" instantiated altera_merlin_router "router_016"
Info: ams_i2c_1_ams_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "ams_i2c_1_ams_burst_adapter"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_009: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_009"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_demux_006: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_009: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_009"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pcie_to_nios_bridge_0_m0_to_ams_i2c_1_ams_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "pcie_to_nios_bridge_0_m0_to_ams_i2c_1_ams_cmd_width_adapter"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: async_fifo: "mm_interconnect_1" instantiated altera_avalon_dc_fifo "async_fifo"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_dc_fifo.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_dc_fifo.sdc
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_2" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_in_resp: "alt_vip_cl_clp_0" instantiated alt_vip_video_input_bridge_resp "video_in_resp"
Info: video_out: "alt_vip_cl_clp_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in_cmd: "alt_vip_cl_clp_0" instantiated alt_vip_video_input_bridge_cmd "video_in_cmd"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: clipper_core: "alt_vip_cl_clp_0" instantiated alt_vip_clipper_alg_core "clipper_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: scheduler: "alt_vip_cl_clp_0" instantiated alt_vip_clipper_scheduler "scheduler"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cps_core: "alt_vip_cl_cps_0" instantiated alt_vip_cps_alg_core "cps_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: output_0_shared_conv: "alt_vip_cl_cps_0" instantiated alt_vip_pip_converter_core "output_0_shared_conv"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: cps_core: "alt_vip_cl_cps_2" instantiated alt_vip_cps_alg_core "cps_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp
Info: cps_core: "alt_vip_cl_cps_4" instantiated alt_vip_cps_alg_core "cps_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl/alt_vip_common_seq_par_convert.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_packer.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_unpacker.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core_wiring.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/src_hdl/alt_vip_cps_alg_core.ocp
Info: cvi_core: "alt_vip_cl_cvi_0" instantiated alt_vip_cvi_core "cvi_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in: "alt_vip_cl_cvo_0" instantiated alt_vip_video_input_bridge "video_in"
Info: scheduler: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_scheduler "scheduler"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sop_align: "alt_vip_cl_cvo_0" instantiated alt_vip_pip_sop_realign "sop_align"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: cvo_core: "alt_vip_cl_cvo_0" instantiated alt_vip_cvo_core "cvo_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc
Info: control: "alt_vip_cl_cvo_0" instantiated alt_vip_control_slave "control"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: alpha_merge0: "alt_vip_cl_mixer_0" instantiated alt_vip_mixer_alpha_merge "alpha_merge0"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: tpg: "alt_vip_cl_mixer_0" instantiated alt_vip_tpg_alg_core "tpg"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: mixer_core: "alt_vip_cl_mixer_0" instantiated alt_vip_mix_alg_core "mixer_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv
Info: scheduler: "alt_vip_cl_mixer_0" instantiated alt_vip_mix_scheduler "scheduler"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: cmd_mux_term: "alt_vip_cl_mixer_0" instantiated alt_vip_message_sink_terminator "cmd_mux_term"
Info: line_buffer: "alt_vip_cl_scl_0" instantiated alt_vip_line_buffer "line_buffer"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: scheduler: "alt_vip_cl_scl_0" instantiated alt_vip_scaler_scheduler "scheduler"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv
Info: kernel_creator: "alt_vip_cl_scl_0" instantiated alt_vip_scaler_kernel_creator "kernel_creator"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: h_scaler_core: "alt_vip_cl_scl_0" instantiated alt_vip_horiz_scaler_alg_core "h_scaler_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv
Info: v_scaler_core: "alt_vip_cl_scl_0" instantiated alt_vip_vert_scaler_alg_core "v_scaler_core"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_round_sat/src_hdl/alt_vip_common_round_sat.sv
Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc
Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_in: "alt_vip_cl_vfb_2" instantiated alt_vip_video_input_bridge "video_in"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating qsys_common_video_core_0_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the qsys_common_video_core_0_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_mm_bridge.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_master_agent.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_1: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_006: "mm_interconnect_3" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/mananev/Desktop/mfi2_mchs-master/qsys_common/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_common: Done "qsys_common" with 165 modules, 471 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
