// Seed: 3857017131
macromodule module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
  id_2 :
  assert property (@((1) or 1'h0 + 1'h0) id_2)
  else;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output wor  id_2
);
  id_4(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(1)
  );
  assign id_2 = (id_0);
  module_0(
      id_2
  );
  uwire id_5;
  uwire id_6;
  assign id_5 = 1 - id_6;
  id_7(
      .id_0(id_8)
  ); id_9(
      .id_0(id_6)
  );
  wire id_10;
endmodule
