module updown4bitcounter(q,up,down,load,clk,reset,in);
  input clk,reset,up,down,load;
  input [3:0] in;
  output [3:0]q;
  reg [3:0]q;
  always@(posedge(clk))
  begin
    if(reset)
      q<=4'b0000;
    else if(load == 1)
      q<=in;
    else if(up == 1)
      q<=q+1;
    else if(down == 1)
      q<=q-1;
    else
      q<=q;
  end
endmodule
