<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIModeRegister.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BlockData,Status "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIModeRegister.cpp.html'>SIModeRegister.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIModeRegister.cpp - Mode Register --------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This pass inserts changes to the Mode register settings as required.</i></td></tr>
<tr><th id="10">10</th><td><i>/// Note that currently it only deals with the Double Precision Floating Point</i></td></tr>
<tr><th id="11">11</th><td><i>/// rounding mode setting, but is intended to be generic enough to be easily</i></td></tr>
<tr><th id="12">12</th><td><i>/// expanded.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-mode-register"</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSetregInserted = {&quot;si-mode-register&quot;, &quot;NumSetregInserted&quot;, &quot;Number of setreg of mode register inserted.&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSetregInserted" title='NumSetregInserted' data-ref="NumSetregInserted">NumSetregInserted</dfn>, <q>"Number of setreg of mode register inserted."</q>);</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>struct</b> <dfn class="type def" id="Status" title='Status' data-ref="Status">Status</dfn> {</td></tr>
<tr><th id="40">40</th><td>  <i  data-doc="Status::Mask">// Mask is a bitmask where a '1' indicates the corresponding Mode bit has a</i></td></tr>
<tr><th id="41">41</th><td><i  data-doc="Status::Mask">  // known value</i></td></tr>
<tr><th id="42">42</th><td>  <em>unsigned</em> <dfn class="tu decl" id="Status::Mask" title='Status::Mask' data-type='unsigned int' data-ref="Status::Mask">Mask</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>unsigned</em> <dfn class="tu decl" id="Status::Mode" title='Status::Mode' data-type='unsigned int' data-ref="Status::Mode">Mode</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <dfn class="tu decl def" id="_ZN6StatusC1Ev" title='Status::Status' data-type='void Status::Status()' data-ref="_ZN6StatusC1Ev">Status</dfn>() : <a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='w' data-ref="Status::Mask">Mask</a>(<var>0</var>), <a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='w' data-ref="Status::Mode">Mode</a>(<var>0</var>){};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <dfn class="tu decl def" id="_ZN6StatusC1Ejj" title='Status::Status' data-type='void Status::Status(unsigned int NewMask, unsigned int NewMode)' data-ref="_ZN6StatusC1Ejj">Status</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1NewMask" title='NewMask' data-type='unsigned int' data-ref="1NewMask">NewMask</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2NewMode" title='NewMode' data-type='unsigned int' data-ref="2NewMode">NewMode</dfn>) : <a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='w' data-ref="Status::Mask">Mask</a>(<a class="local col1 ref" href="#1NewMask" title='NewMask' data-ref="1NewMask">NewMask</a>), <a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='w' data-ref="Status::Mode">Mode</a>(<a class="local col2 ref" href="#2NewMode" title='NewMode' data-ref="2NewMode">NewMode</a>) {</td></tr>
<tr><th id="48">48</th><td>    <a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='w' data-ref="Status::Mode">Mode</a> &amp;= <a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>;</td></tr>
<tr><th id="49">49</th><td>  };</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i  data-doc="_ZNK6Status5mergeERKS_">// merge two status values such that only values that don't conflict are</i></td></tr>
<tr><th id="52">52</th><td><i  data-doc="_ZNK6Status5mergeERKS_">  // preserved</i></td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl def" id="_ZNK6Status5mergeERKS_" title='Status::merge' data-type='Status Status::merge(const Status &amp; S) const' data-ref="_ZNK6Status5mergeERKS_">merge</dfn>(<em>const</em> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col3 decl" id="3S" title='S' data-type='const Status &amp;' data-ref="3S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a>(<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> | <a class="local col3 ref" href="#3S" title='S' data-ref="3S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>), ((<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &amp; ~<a class="local col3 ref" href="#3S" title='S' data-ref="3S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) | (<a class="local col3 ref" href="#3S" title='S' data-ref="3S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &amp; <a class="local col3 ref" href="#3S" title='S' data-ref="3S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>)));</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i  data-doc="_ZN6Status12mergeUnknownEj">// merge an unknown value by using the unknown value's mask to remove bits</i></td></tr>
<tr><th id="58">58</th><td><i  data-doc="_ZN6Status12mergeUnknownEj">  // from the result</i></td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl def" id="_ZN6Status12mergeUnknownEj" title='Status::mergeUnknown' data-type='Status Status::mergeUnknown(unsigned int newMask)' data-ref="_ZN6Status12mergeUnknownEj">mergeUnknown</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4newMask" title='newMask' data-type='unsigned int' data-ref="4newMask">newMask</dfn>) {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a><a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; ~<a class="local col4 ref" href="#4newMask" title='newMask' data-ref="4newMask">newMask</a>, <a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &amp; ~<a class="local col4 ref" href="#4newMask" title='newMask' data-ref="4newMask">newMask</a>);</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i  data-doc="_ZNK6Status9intersectERKS_">// intersect two Status values to produce a mode and mask that is a subset</i></td></tr>
<tr><th id="64">64</th><td><i  data-doc="_ZNK6Status9intersectERKS_">  // of both values</i></td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl def" id="_ZNK6Status9intersectERKS_" title='Status::intersect' data-type='Status Status::intersect(const Status &amp; S) const' data-ref="_ZNK6Status9intersectERKS_">intersect</dfn>(<em>const</em> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col5 decl" id="5S" title='S' data-type='const Status &amp;' data-ref="5S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="6NewMask" title='NewMask' data-type='unsigned int' data-ref="6NewMask">NewMask</dfn> = (<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; <a class="local col5 ref" href="#5S" title='S' data-ref="5S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) &amp; (<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> ^ ~<a class="local col5 ref" href="#5S" title='S' data-ref="5S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a>);</td></tr>
<tr><th id="67">67</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="7NewMode" title='NewMode' data-type='unsigned int' data-ref="7NewMode">NewMode</dfn> = (<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &amp; <a class="local col6 ref" href="#6NewMask" title='NewMask' data-ref="6NewMask">NewMask</a>);</td></tr>
<tr><th id="68">68</th><td>    <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a><a class="local col6 ref" href="#6NewMask" title='NewMask' data-ref="6NewMask">NewMask</a>, <a class="local col7 ref" href="#7NewMode" title='NewMode' data-ref="7NewMode">NewMode</a>);</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i  data-doc="_ZNK6Status5deltaERKS_">// produce the delta required to change the Mode to the required Mode</i></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl def" id="_ZNK6Status5deltaERKS_" title='Status::delta' data-type='Status Status::delta(const Status &amp; S) const' data-ref="_ZNK6Status5deltaERKS_">delta</dfn>(<em>const</em> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col8 decl" id="8S" title='S' data-type='const Status &amp;' data-ref="8S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a>(<a class="local col8 ref" href="#8S" title='S' data-ref="8S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; (<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> ^ <a class="local col8 ref" href="#8S" title='S' data-ref="8S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a>)) | (~<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; <a class="local col8 ref" href="#8S" title='S' data-ref="8S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>), <a class="local col8 ref" href="#8S" title='S' data-ref="8S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a>);</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK6StatuseqERKS_" title='Status::operator==' data-type='bool Status::operator==(const Status &amp; S) const' data-ref="_ZNK6StatuseqERKS_"><b>operator</b>==</dfn>(<em>const</em> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col9 decl" id="9S" title='S' data-type='const Status &amp;' data-ref="9S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> (<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> == <a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) &amp;&amp; (<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> == <a class="local col9 ref" href="#9S" title='S' data-ref="9S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a>);</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK6StatusneERKS_" title='Status::operator!=' data-type='bool Status::operator!=(const Status &amp; S) const' data-ref="_ZNK6StatusneERKS_"><b>operator</b>!=</dfn>(<em>const</em> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col0 decl" id="10S" title='S' data-type='const Status &amp;' data-ref="10S">S</dfn>) <em>const</em> { <b>return</b> !(*<b>this</b> <a class="tu member" href="#_ZNK6StatuseqERKS_" title='Status::operator==' data-use='c' data-ref="_ZNK6StatuseqERKS_">==</a> <a class="local col0 ref" href="#10S" title='S' data-ref="10S">S</a>); }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN6Status12isCompatibleERS_" title='Status::isCompatible' data-type='bool Status::isCompatible(Status &amp; S)' data-ref="_ZN6Status12isCompatibleERS_">isCompatible</dfn>(<a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col1 decl" id="11S" title='S' data-type='Status &amp;' data-ref="11S">S</dfn>) {</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> ((<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; <a class="local col1 ref" href="#11S" title='S' data-ref="11S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) == <a class="local col1 ref" href="#11S" title='S' data-ref="11S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) &amp;&amp; ((<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &amp; <a class="local col1 ref" href="#11S" title='S' data-ref="11S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) == <a class="local col1 ref" href="#11S" title='S' data-ref="11S">S</a>.<a class="tu member" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a>);</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN6Status12isCombinableERS_" title='Status::isCombinable' data-type='bool Status::isCombinable(Status &amp; S)' data-ref="_ZN6Status12isCombinableERS_">isCombinable</dfn>(<a class="type" href="#Status" title='Status' data-ref="Status">Status</a> &amp;<dfn class="local col2 decl" id="12S" title='S' data-type='Status &amp;' data-ref="12S">S</dfn>) {</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> !(<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &amp; <a class="local col2 ref" href="#12S" title='S' data-ref="12S">S</a>.<a class="tu member" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) || <a class="tu member" href="#_ZN6Status12isCompatibleERS_" title='Status::isCompatible' data-use='c' data-ref="_ZN6Status12isCompatibleERS_">isCompatible</a>(<span class='refarg'><a class="local col2 ref" href="#12S" title='S' data-ref="12S">S</a></span>);</td></tr>
<tr><th id="88">88</th><td>  }</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>class</b> <dfn class="type def" id="BlockData" title='BlockData' data-ref="BlockData">BlockData</dfn> {</td></tr>
<tr><th id="92">92</th><td><b>public</b>:</td></tr>
<tr><th id="93">93</th><td>  <i  data-doc="BlockData::Require">// The Status that represents the mode register settings required by the</i></td></tr>
<tr><th id="94">94</th><td><i  data-doc="BlockData::Require">  // FirstInsertionPoint (if any) in this block. Calculated in Phase 1.</i></td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl" id="BlockData::Require" title='BlockData::Require' data-type='Status' data-ref="BlockData::Require">Require</dfn>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i  data-doc="BlockData::Change">// The Status that represents the net changes to the Mode register made by</i></td></tr>
<tr><th id="98">98</th><td><i  data-doc="BlockData::Change">  // this block, Calculated in Phase 1.</i></td></tr>
<tr><th id="99">99</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl" id="BlockData::Change" title='BlockData::Change' data-type='Status' data-ref="BlockData::Change">Change</dfn>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i  data-doc="BlockData::Exit">// The Status that represents the mode register settings on exit from this</i></td></tr>
<tr><th id="102">102</th><td><i  data-doc="BlockData::Exit">  // block. Calculated in Phase 2.</i></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl" id="BlockData::Exit" title='BlockData::Exit' data-type='Status' data-ref="BlockData::Exit">Exit</dfn>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i  data-doc="BlockData::Pred">// The Status that represents the intersection of exit Mode register settings</i></td></tr>
<tr><th id="106">106</th><td><i  data-doc="BlockData::Pred">  // from all predecessor blocks. Calculated in Phase 2, and used by Phase 3.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl" id="BlockData::Pred" title='BlockData::Pred' data-type='Status' data-ref="BlockData::Pred">Pred</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i  data-doc="BlockData::FirstInsertionPoint">// In Phase 1 we record the first instruction that has a mode requirement,</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="BlockData::FirstInsertionPoint">  // which is used in Phase 3 if we need to insert a mode change.</i></td></tr>
<tr><th id="111">111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-type='llvm::MachineInstr *' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <dfn class="tu decl def" id="_ZN9BlockDataC1Ev" title='BlockData::BlockData' data-type='void BlockData::BlockData()' data-ref="_ZN9BlockDataC1Ev">BlockData</dfn>() : <a class="tu member" href="#BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-use='w' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</a>(<b>nullptr</b>) {};</td></tr>
<tr><th id="114">114</th><td>};</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><b>namespace</b> {</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="119">119</th><td><b>public</b>:</td></tr>
<tr><th id="120">120</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIModeRegister::ID" title='(anonymous namespace)::SIModeRegister::ID' data-type='char' data-ref="(anonymousnamespace)::SIModeRegister::ID">ID</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#BlockData" title='BlockData' data-ref="BlockData">BlockData</a>&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-type='std::vector&lt;std::unique_ptr&lt;BlockData&gt; &gt;' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</dfn>;</td></tr>
<tr><th id="123">123</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-type='std::queue&lt;MachineBasicBlock *&gt;' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</dfn>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i  data-doc="(anonymousnamespace)::SIModeRegister::DefaultMode">// The default mode register setting currently only caters for the floating</i></td></tr>
<tr><th id="126">126</th><td><i  data-doc="(anonymousnamespace)::SIModeRegister::DefaultMode">  // point double precision rounding mode.</i></td></tr>
<tr><th id="127">127</th><td><i  data-doc="(anonymousnamespace)::SIModeRegister::DefaultMode">  // We currently assume the default rounding mode is Round to Nearest</i></td></tr>
<tr><th id="128">128</th><td><i  data-doc="(anonymousnamespace)::SIModeRegister::DefaultMode">  // NOTE: this should come from a per function rounding mode setting once such</i></td></tr>
<tr><th id="129">129</th><td><i  data-doc="(anonymousnamespace)::SIModeRegister::DefaultMode">  // a setting exists.</i></td></tr>
<tr><th id="130">130</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::SIModeRegister::DefaultMode" title='(anonymous namespace)::SIModeRegister::DefaultMode' data-type='unsigned int' data-ref="(anonymousnamespace)::SIModeRegister::DefaultMode">DefaultMode</dfn> = <a class="macro" href="SIDefines.h.html#570" title="0" data-ref="_M/FP_ROUND_ROUND_TO_NEAREST">FP_ROUND_ROUND_TO_NEAREST</a>;</td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="tu decl" id="(anonymousnamespace)::SIModeRegister::DefaultStatus" title='(anonymous namespace)::SIModeRegister::DefaultStatus' data-type='Status' data-ref="(anonymousnamespace)::SIModeRegister::DefaultStatus">DefaultStatus</dfn> =</td></tr>
<tr><th id="132">132</th><td>      <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a><a class="macro" href="SIDefines.h.html#578" title="(((0x3) &amp; 0x3) &lt;&lt; 2)" data-ref="_M/FP_ROUND_MODE_DP">FP_ROUND_MODE_DP</a>(<var>0x3</var>), <a class="macro" href="SIDefines.h.html#578" title="(((DefaultMode) &amp; 0x3) &lt;&lt; 2)" data-ref="_M/FP_ROUND_MODE_DP">FP_ROUND_MODE_DP</a>(<a class="tu ref" href="#(anonymousnamespace)::SIModeRegister::DefaultMode" title='(anonymous namespace)::SIModeRegister::DefaultMode' data-use='r' data-ref="(anonymousnamespace)::SIModeRegister::DefaultMode">DefaultMode</a>));</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><b>public</b>:</td></tr>
<tr><th id="135">135</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegisterC1Ev" title='(anonymous namespace)::SIModeRegister::SIModeRegister' data-type='void (anonymous namespace)::SIModeRegister::SIModeRegister()' data-ref="_ZN12_GLOBAL__N_114SIModeRegisterC1Ev">SIModeRegister</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIModeRegister::ID" title='(anonymous namespace)::SIModeRegister::ID' data-use='a' data-ref="(anonymousnamespace)::SIModeRegister::ID">ID</a>) {}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIModeRegister::runOnMachineFunction' data-type='bool (anonymous namespace)::SIModeRegister::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="13MF">MF</dfn>) override;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_114SIModeRegister16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIModeRegister::getAnalysisUsage' data-type='void (anonymous namespace)::SIModeRegister::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114SIModeRegister16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="14AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="14AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="140">140</th><td>    <a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="141">141</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU">AU</a></span>);</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase1' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase1(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase1</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="16TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="16TII">TII</dfn>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase2' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase2(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase2</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB">MBB</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="18TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="18TII">TII</dfn>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase3' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase3(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase3</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB">MBB</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col0 decl" id="20TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="20TII">TII</dfn>);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::getInstructionMode' data-type='Status (anonymous namespace)::SIModeRegister::getInstructionMode(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">getInstructionMode</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="22TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="22TII">TII</dfn>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-type='void (anonymous namespace)::SIModeRegister::insertSetreg(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * I, const llvm::SIInstrInfo * TII, Status InstrMode)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="23MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24I" title='I' data-type='llvm::MachineInstr *' data-ref="24I">I</dfn>,</td></tr>
<tr><th id="153">153</th><td>                    <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col5 decl" id="25TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="25TII">TII</dfn>, <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col6 decl" id="26InstrMode" title='InstrMode' data-type='Status' data-ref="26InstrMode">InstrMode</dfn>);</td></tr>
<tr><th id="154">154</th><td>};</td></tr>
<tr><th id="155">155</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeSIModeRegisterPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Insert required mode register values&quot;, &quot;si-mode-register&quot;, &amp;SIModeRegister::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIModeRegister&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIModeRegisterPassFlag; void llvm::initializeSIModeRegisterPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIModeRegisterPassFlag, initializeSIModeRegisterPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>, <a class="macro" href="#33" title="&quot;si-mode-register&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="158">158</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Insert required mode register values"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIModeRegister::ID" title='(anonymous namespace)::SIModeRegister::ID' data-type='char' data-ref="(anonymousnamespace)::SIModeRegister::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIModeRegisterID" title='llvm::SIModeRegisterID' data-ref="llvm::SIModeRegisterID">SIModeRegisterID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<a class="tu ref" href="#(anonymousnamespace)::SIModeRegister::ID" title='(anonymous namespace)::SIModeRegister::ID' data-ref="(anonymousnamespace)::SIModeRegister::ID">ID</a>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm24createSIModeRegisterPassEv" title='llvm::createSIModeRegisterPass' data-ref="_ZN4llvm24createSIModeRegisterPassEv">createSIModeRegisterPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a><a class="tu ref" href="#_ZN12_GLOBAL__N_114SIModeRegisterC1Ev" title='(anonymous namespace)::SIModeRegister::SIModeRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegisterC1Ev">(</a>); }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">// Determine the Mode register setting required for this instruction.</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">// Instructions which don't use the Mode register return a null Status.</i></td></tr>
<tr><th id="168">168</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">// Note this currently only deals with instructions that use the floating point</i></td></tr>
<tr><th id="169">169</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">// double precision setting.</i></td></tr>
<tr><th id="170">170</th><td><a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::getInstructionMode' data-type='Status (anonymous namespace)::SIModeRegister::getInstructionMode(llvm::MachineInstr &amp; MI, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">getInstructionMode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI">MI</dfn>,</td></tr>
<tr><th id="171">171</th><td>                                          <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="28TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="28TII">TII</dfn>) {</td></tr>
<tr><th id="172">172</th><td>  <b>if</b> (<a class="local col8 ref" href="#28TII" title='TII' data-ref="28TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE" title='llvm::SIInstrInfo::usesFPDPRounding' data-ref="_ZN4llvm11SIInstrInfo16usesFPDPRoundingERKNS_12MachineInstrE">usesFPDPRounding</a>(<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>)) {</td></tr>
<tr><th id="173">173</th><td>    <b>switch</b> (<a class="local col7 ref" href="#27MI" title='MI' data-ref="27MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="174">174</th><td>    <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;V_INTERP_P1LL_F16&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::AMDGPUISD::INTERP_P1LL_F16&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1LL_F16">V_INTERP_P1LL_F16</a></span>:</td></tr>
<tr><th id="175">175</th><td>    <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;V_INTERP_P1LV_F16&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::AMDGPUISD::INTERP_P1LV_F16&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P1LV_F16">V_INTERP_P1LV_F16</a></span>:</td></tr>
<tr><th id="176">176</th><td>    <b>case</b> <span class="namespace"><span class='error' title="no member named &apos;V_INTERP_P2_F16&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;llvm::AMDGPUISD::INTERP_P2_F16&apos;?">AMDGPU</span>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUISD::NodeType::INTERP_P2_F16" title='llvm::AMDGPUISD::NodeType::INTERP_P2_F16' data-ref="llvm::AMDGPUISD::NodeType::INTERP_P2_F16">V_INTERP_P2_F16</a></span>:</td></tr>
<tr><th id="177">177</th><td>      <i>// f16 interpolation instructions need double precision round to zero</i></td></tr>
<tr><th id="178">178</th><td>      <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a><a class="macro" href="SIDefines.h.html#578" title="(((3) &amp; 0x3) &lt;&lt; 2)" data-ref="_M/FP_ROUND_MODE_DP">FP_ROUND_MODE_DP</a>(<var>3</var>),</td></tr>
<tr><th id="179">179</th><td>                    <a class="macro" href="SIDefines.h.html#578" title="(((3) &amp; 0x3) &lt;&lt; 2)" data-ref="_M/FP_ROUND_MODE_DP">FP_ROUND_MODE_DP</a>(<a class="macro" href="SIDefines.h.html#573" title="3" data-ref="_M/FP_ROUND_ROUND_TO_ZERO">FP_ROUND_ROUND_TO_ZERO</a>));</td></tr>
<tr><th id="180">180</th><td>    <b>default</b>:</td></tr>
<tr><th id="181">181</th><td>      <b>return</b> <a class="tu ref fake" href="#39" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1ERKS_"></a><a class="tu member" href="#(anonymousnamespace)::SIModeRegister::DefaultStatus" title='(anonymous namespace)::SIModeRegister::DefaultStatus' data-use='r' data-ref="(anonymousnamespace)::SIModeRegister::DefaultStatus">DefaultStatus</a>;</td></tr>
<tr><th id="182">182</th><td>    }</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>  <b>return</b> <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ev" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ev">(</a>);</td></tr>
<tr><th id="185">185</th><td>}</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">// Insert a setreg instruction to update the Mode register.</i></td></tr>
<tr><th id="188">188</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">// It is possible (though unlikely) for an instruction to require a change to</i></td></tr>
<tr><th id="189">189</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">// the value of disjoint parts of the Mode register when we don't know the</i></td></tr>
<tr><th id="190">190</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">// value of the intervening bits. In that case we need to use more than one</i></td></tr>
<tr><th id="191">191</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">// setreg instruction.</i></td></tr>
<tr><th id="192">192</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-type='void (anonymous namespace)::SIModeRegister::insertSetreg(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const llvm::SIInstrInfo * TII, Status InstrMode)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="29MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='llvm::MachineInstr *' data-ref="30MI">MI</dfn>,</td></tr>
<tr><th id="193">193</th><td>                                  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="31TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="31TII">TII</dfn>, <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col2 decl" id="32InstrMode" title='InstrMode' data-type='Status' data-ref="32InstrMode">InstrMode</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <b>while</b> (<a class="local col2 ref" href="#32InstrMode" title='InstrMode' data-ref="32InstrMode">InstrMode</a>.<a class="tu ref" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>) {</td></tr>
<tr><th id="195">195</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33Offset" title='Offset' data-type='unsigned int' data-ref="33Offset">Offset</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>&lt;<em>unsigned</em>&gt;(<a class="local col2 ref" href="#32InstrMode" title='InstrMode' data-ref="32InstrMode">InstrMode</a>.<a class="tu ref" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a>);</td></tr>
<tr><th id="196">196</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34Width" title='Width' data-type='unsigned int' data-ref="34Width">Width</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>&lt;<em>unsigned</em>&gt;(<a class="local col2 ref" href="#32InstrMode" title='InstrMode' data-ref="32InstrMode">InstrMode</a>.<a class="tu ref" href="#Status::Mask" title='Status::Mask' data-use='r' data-ref="Status::Mask">Mask</a> &gt;&gt; <a class="local col3 ref" href="#33Offset" title='Offset' data-ref="33Offset">Offset</a>);</td></tr>
<tr><th id="197">197</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="35Value" title='Value' data-type='unsigned int' data-ref="35Value">Value</dfn> = (<a class="local col2 ref" href="#32InstrMode" title='InstrMode' data-ref="32InstrMode">InstrMode</a>.<a class="tu ref" href="#Status::Mode" title='Status::Mode' data-use='r' data-ref="Status::Mode">Mode</a> &gt;&gt; <a class="local col3 ref" href="#33Offset" title='Offset' data-ref="33Offset">Offset</a>) &amp; ((<var>1</var> &lt;&lt; <a class="local col4 ref" href="#34Width" title='Width' data-ref="34Width">Width</a>) - <var>1</var>);</td></tr>
<tr><th id="198">198</th><td>    BuildMI(MBB, MI, <var>0</var>, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span>))</td></tr>
<tr><th id="199">199</th><td>        .addImm(Value)</td></tr>
<tr><th id="200">200</th><td>        .addImm(((Width - <var>1</var>) &lt;&lt; AMDGPU::Hwreg::WIDTH_M1_SHIFT_) |</td></tr>
<tr><th id="201">201</th><td>                (Offset &lt;&lt; AMDGPU::Hwreg::OFFSET_SHIFT_) |</td></tr>
<tr><th id="202">202</th><td>                (AMDGPU::Hwreg::ID_MODE &lt;&lt; AMDGPU::Hwreg::ID_SHIFT_));</td></tr>
<tr><th id="203">203</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#35" title='NumSetregInserted' data-ref="NumSetregInserted">NumSetregInserted</a>;</td></tr>
<tr><th id="204">204</th><td>    <a class="local col2 ref" href="#32InstrMode" title='InstrMode' data-ref="32InstrMode">InstrMode</a>.<a class="tu ref" href="#Status::Mask" title='Status::Mask' data-use='w' data-ref="Status::Mask">Mask</a> &amp;= ~(((<var>1</var> &lt;&lt; <a class="local col4 ref" href="#34Width" title='Width' data-ref="34Width">Width</a>) - <var>1</var>) &lt;&lt; <a class="local col3 ref" href="#33Offset" title='Offset' data-ref="33Offset">Offset</a>);</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// In Phase 1 we iterate through the instructions of the block and for each</i></td></tr>
<tr><th id="209">209</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// instruction we get its mode usage. If the instruction uses the Mode register</i></td></tr>
<tr><th id="210">210</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// we:</i></td></tr>
<tr><th id="211">211</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - update the Change status, which tracks the changes to the Mode register</i></td></tr>
<tr><th id="212">212</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   made by this block</i></td></tr>
<tr><th id="213">213</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - if this instruction's requirements are compatible with the current setting</i></td></tr>
<tr><th id="214">214</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   of the Mode register we merge the modes</i></td></tr>
<tr><th id="215">215</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - if it isn't compatible and an InsertionPoint isn't set, then we set the</i></td></tr>
<tr><th id="216">216</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   InsertionPoint to the current instruction, and we remember the current</i></td></tr>
<tr><th id="217">217</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   mode</i></td></tr>
<tr><th id="218">218</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - if it isn't compatible and InsertionPoint is set we insert a seteg before</i></td></tr>
<tr><th id="219">219</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   that instruction (unless this instruction forms part of the block's</i></td></tr>
<tr><th id="220">220</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   entry requirements in which case the insertion is deferred until Phase 3</i></td></tr>
<tr><th id="221">221</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   when predecessor exit values are known), and move the insertion point to</i></td></tr>
<tr><th id="222">222</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   this instruction</i></td></tr>
<tr><th id="223">223</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - if this is a setreg instruction we treat it as an incompatible instruction.</i></td></tr>
<tr><th id="224">224</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   This is sub-optimal but avoids some nasty corner cases, and is expected to</i></td></tr>
<tr><th id="225">225</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">//   occur very rarely.</i></td></tr>
<tr><th id="226">226</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// - on exit we have set the Require, Change, and initial Exit modes.</i></td></tr>
<tr><th id="227">227</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase1' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase1(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB">MBB</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                        <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col7 decl" id="37TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="37TII">TII</dfn>) {</td></tr>
<tr><th id="229">229</th><td>  <em>auto</em> <dfn class="local col8 decl" id="38NewInfo" title='NewInfo' data-type='std::unique_ptr&lt;BlockData, std::default_delete&lt;BlockData&gt; &gt;' data-ref="38NewInfo">NewInfo</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#BlockData" title='BlockData' data-ref="BlockData">BlockData</a>&gt;();</td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39InsertionPoint" title='InsertionPoint' data-type='llvm::MachineInstr *' data-ref="39InsertionPoint">InsertionPoint</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="231">231</th><td>  <i>// RequirePending is used to indicate whether we are collecting the initial</i></td></tr>
<tr><th id="232">232</th><td><i>  // requirements for the block, and need to defer the first InsertionPoint to</i></td></tr>
<tr><th id="233">233</th><td><i>  // Phase 3. It is set to false once we have set FirstInsertionPoint, or when</i></td></tr>
<tr><th id="234">234</th><td><i>  // we discover an explict setreg that means this block doesn't have any</i></td></tr>
<tr><th id="235">235</th><td><i>  // initial requirements.</i></td></tr>
<tr><th id="236">236</th><td>  <em>bool</em> <dfn class="local col0 decl" id="40RequirePending" title='RequirePending' data-type='bool' data-ref="40RequirePending">RequirePending</dfn> = <b>true</b>;</td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <a class="tu ref fake" href="#_ZN6StatusC1Ev" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ev"></a><dfn class="local col1 decl" id="41IPChange" title='IPChange' data-type='Status' data-ref="41IPChange">IPChange</dfn>;</td></tr>
<tr><th id="238">238</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI">MI</dfn> : <a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a>) {</td></tr>
<tr><th id="239">239</th><td>    <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col3 decl" id="43InstrMode" title='InstrMode' data-type='Status' data-ref="43InstrMode">InstrMode</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::getInstructionMode' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18getInstructionModeERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE">getInstructionMode</a>(<span class='refarg'><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a></span>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>);</td></tr>
<tr><th id="240">240</th><td>    <b>if</b> ((MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_B32</span>) ||</td></tr>
<tr><th id="241">241</th><td>        (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span>)) {</td></tr>
<tr><th id="242">242</th><td>      <i>// We preserve any explicit mode register setreg instruction we encounter,</i></td></tr>
<tr><th id="243">243</th><td><i>      // as we assume it has been inserted by a higher authority (this is</i></td></tr>
<tr><th id="244">244</th><td><i>      // likely to be a very rare occurrence).</i></td></tr>
<tr><th id="245">245</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="44Dst" title='Dst' data-type='unsigned int' data-ref="44Dst">Dst</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::simm16)-&gt;getImm();</td></tr>
<tr><th id="246">246</th><td>      <b>if</b> (((<a class="local col4 ref" href="#44Dst" title='Dst' data-ref="44Dst">Dst</a> &amp; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MASK_" title='llvm::AMDGPU::Hwreg::Id::ID_MASK_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MASK_">ID_MASK_</a>) &gt;&gt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</a>) !=</td></tr>
<tr><th id="247">247</th><td>          <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MODE" title='llvm::AMDGPU::Hwreg::Id::ID_MODE' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MODE">ID_MODE</a>)</td></tr>
<tr><th id="248">248</th><td>        <b>continue</b>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="45Width" title='Width' data-type='unsigned int' data-ref="45Width">Width</dfn> = ((<a class="local col4 ref" href="#44Dst" title='Dst' data-ref="44Dst">Dst</a> &amp; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_">WIDTH_M1_MASK_</a>) &gt;&gt;</td></tr>
<tr><th id="251">251</th><td>                        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>) +</td></tr>
<tr><th id="252">252</th><td>                       <var>1</var>;</td></tr>
<tr><th id="253">253</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="46Offset" title='Offset' data-type='unsigned int' data-ref="46Offset">Offset</dfn> =</td></tr>
<tr><th id="254">254</th><td>          (<a class="local col4 ref" href="#44Dst" title='Dst' data-ref="44Dst">Dst</a> &amp; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_">OFFSET_MASK_</a>) &gt;&gt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a>;</td></tr>
<tr><th id="255">255</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="47Mask" title='Mask' data-type='unsigned int' data-ref="47Mask">Mask</dfn> = ((<var>1</var> &lt;&lt; <a class="local col5 ref" href="#45Width" title='Width' data-ref="45Width">Width</a>) - <var>1</var>) &lt;&lt; <a class="local col6 ref" href="#46Offset" title='Offset' data-ref="46Offset">Offset</a>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>      <i>// If an InsertionPoint is set we will insert a setreg there.</i></td></tr>
<tr><th id="258">258</th><td>      <b>if</b> (<a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>) {</td></tr>
<tr><th id="259">259</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a></span>, <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>, <a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a>.<a class="tu ref" href="#_ZNK6Status5deltaERKS_" title='Status::delta' data-use='c' data-ref="_ZNK6Status5deltaERKS_">delta</a>(<a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>));</td></tr>
<tr><th id="260">260</th><td>        <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a> = <b>nullptr</b>;</td></tr>
<tr><th id="261">261</th><td>      }</td></tr>
<tr><th id="262">262</th><td>      <i>// If this is an immediate then we know the value being set, but if it is</i></td></tr>
<tr><th id="263">263</th><td><i>      // not an immediate then we treat the modified bits of the mode register</i></td></tr>
<tr><th id="264">264</th><td><i>      // as unknown.</i></td></tr>
<tr><th id="265">265</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;S_SETREG_IMM32_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_SETREG_IMM32_B32</span>) {</td></tr>
<tr><th id="266">266</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="48Val" title='Val' data-type='unsigned int' data-ref="48Val">Val</dfn> = TII-&gt;getNamedOperand(MI, AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::imm)-&gt;getImm();</td></tr>
<tr><th id="267">267</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="49Mode" title='Mode' data-type='unsigned int' data-ref="49Mode">Mode</dfn> = (<a class="local col8 ref" href="#48Val" title='Val' data-ref="48Val">Val</a> &lt;&lt; <a class="local col6 ref" href="#46Offset" title='Offset' data-ref="46Offset">Offset</a>) &amp; <a class="local col7 ref" href="#47Mask" title='Mask' data-ref="47Mask">Mask</a>;</td></tr>
<tr><th id="268">268</th><td>        <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col0 decl" id="50Setreg" title='Setreg' data-type='Status' data-ref="50Setreg">Setreg</dfn> = <a class="type" href="#Status" title='Status' data-ref="Status">Status</a><a class="tu ref" href="#_ZN6StatusC1Ejj" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1Ejj">(</a><a class="local col7 ref" href="#47Mask" title='Mask' data-ref="47Mask">Mask</a>, <a class="local col9 ref" href="#49Mode" title='Mode' data-ref="49Mode">Mode</a>);</td></tr>
<tr><th id="269">269</th><td>        <i>// If we haven't already set the initial requirements for the block we</i></td></tr>
<tr><th id="270">270</th><td><i>        // don't need to as the requirements start from this explicit setreg.</i></td></tr>
<tr><th id="271">271</th><td>        <a class="local col0 ref" href="#40RequirePending" title='RequirePending' data-ref="40RequirePending">RequirePending</a> = <b>false</b>;</td></tr>
<tr><th id="272">272</th><td>        <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='w' data-ref="BlockData::Change">Change</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSEOS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='m' data-ref="BlockData::Change">Change</a>.<a class="tu ref" href="#_ZNK6Status5mergeERKS_" title='Status::merge' data-use='c' data-ref="_ZNK6Status5mergeERKS_">merge</a>(<a class="local col0 ref" href="#50Setreg" title='Setreg' data-ref="50Setreg">Setreg</a>);</td></tr>
<tr><th id="273">273</th><td>      } <b>else</b> {</td></tr>
<tr><th id="274">274</th><td>        <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='w' data-ref="BlockData::Change">Change</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSEOS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='m' data-ref="BlockData::Change">Change</a>.<a class="tu ref" href="#_ZN6Status12mergeUnknownEj" title='Status::mergeUnknown' data-use='c' data-ref="_ZN6Status12mergeUnknownEj">mergeUnknown</a>(<a class="local col7 ref" href="#47Mask" title='Mask' data-ref="47Mask">Mask</a>);</td></tr>
<tr><th id="275">275</th><td>      }</td></tr>
<tr><th id="276">276</th><td>    } <b>else</b> <b>if</b> (!<a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='m' data-ref="BlockData::Change">Change</a>.<a class="tu ref" href="#_ZN6Status12isCompatibleERS_" title='Status::isCompatible' data-use='c' data-ref="_ZN6Status12isCompatibleERS_">isCompatible</a>(<span class='refarg'><a class="local col3 ref" href="#43InstrMode" title='InstrMode' data-ref="43InstrMode">InstrMode</a></span>)) {</td></tr>
<tr><th id="277">277</th><td>      <i>// This instruction uses the Mode register and its requirements aren't</i></td></tr>
<tr><th id="278">278</th><td><i>      // compatible with the current mode.</i></td></tr>
<tr><th id="279">279</th><td>      <b>if</b> (<a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>) {</td></tr>
<tr><th id="280">280</th><td>        <i>// If the required mode change cannot be included in the current</i></td></tr>
<tr><th id="281">281</th><td><i>        // InsertionPoint changes, we need a setreg and start a new</i></td></tr>
<tr><th id="282">282</th><td><i>        // InsertionPoint.</i></td></tr>
<tr><th id="283">283</th><td>        <b>if</b> (!<a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a>.<a class="tu ref" href="#_ZNK6Status5deltaERKS_" title='Status::delta' data-use='c' data-ref="_ZNK6Status5deltaERKS_">delta</a>(<a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>).<a class="tu ref" href="#_ZN6Status12isCombinableERS_" title='Status::isCombinable' data-use='c' data-ref="_ZN6Status12isCombinableERS_">isCombinable</a>(<span class='refarg'><a class="local col3 ref" href="#43InstrMode" title='InstrMode' data-ref="43InstrMode">InstrMode</a></span>)) {</td></tr>
<tr><th id="284">284</th><td>          <b>if</b> (<a class="local col0 ref" href="#40RequirePending" title='RequirePending' data-ref="40RequirePending">RequirePending</a>) {</td></tr>
<tr><th id="285">285</th><td>            <i>// This is the first insertionPoint in the block so we will defer</i></td></tr>
<tr><th id="286">286</th><td><i>            // the insertion of the setreg to Phase 3 where we know whether or</i></td></tr>
<tr><th id="287">287</th><td><i>            // not it is actually needed.</i></td></tr>
<tr><th id="288">288</th><td>            <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-use='w' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</a> = <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>;</td></tr>
<tr><th id="289">289</th><td>            <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Require" title='BlockData::Require' data-use='w' data-ref="BlockData::Require">Require</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>;</td></tr>
<tr><th id="290">290</th><td>            <a class="local col0 ref" href="#40RequirePending" title='RequirePending' data-ref="40RequirePending">RequirePending</a> = <b>false</b>;</td></tr>
<tr><th id="291">291</th><td>          } <b>else</b> {</td></tr>
<tr><th id="292">292</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a></span>, <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>,</td></tr>
<tr><th id="293">293</th><td>                         <a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a>.<a class="tu ref" href="#_ZNK6Status5deltaERKS_" title='Status::delta' data-use='c' data-ref="_ZNK6Status5deltaERKS_">delta</a>(<a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>));</td></tr>
<tr><th id="294">294</th><td>            <a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>;</td></tr>
<tr><th id="295">295</th><td>          }</td></tr>
<tr><th id="296">296</th><td>          <i>// Set the new InsertionPoint</i></td></tr>
<tr><th id="297">297</th><td>          <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a> = &amp;<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>;</td></tr>
<tr><th id="298">298</th><td>        }</td></tr>
<tr><th id="299">299</th><td>        <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='w' data-ref="BlockData::Change">Change</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSEOS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='m' data-ref="BlockData::Change">Change</a>.<a class="tu ref" href="#_ZNK6Status5mergeERKS_" title='Status::merge' data-use='c' data-ref="_ZNK6Status5mergeERKS_">merge</a>(<a class="local col3 ref" href="#43InstrMode" title='InstrMode' data-ref="43InstrMode">InstrMode</a>);</td></tr>
<tr><th id="300">300</th><td>      } <b>else</b> {</td></tr>
<tr><th id="301">301</th><td>        <i>// No InsertionPoint is currently set - this is either the first in</i></td></tr>
<tr><th id="302">302</th><td><i>        // the block or we have previously seen an explicit setreg.</i></td></tr>
<tr><th id="303">303</th><td>        <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a> = &amp;<a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI">MI</a>;</td></tr>
<tr><th id="304">304</th><td>        <a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>;</td></tr>
<tr><th id="305">305</th><td>        <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='w' data-ref="BlockData::Change">Change</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSEOS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='m' data-ref="BlockData::Change">Change</a>.<a class="tu ref" href="#_ZNK6Status5mergeERKS_" title='Status::merge' data-use='c' data-ref="_ZNK6Status5mergeERKS_">merge</a>(<a class="local col3 ref" href="#43InstrMode" title='InstrMode' data-ref="43InstrMode">InstrMode</a>);</td></tr>
<tr><th id="306">306</th><td>      }</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (<a class="local col0 ref" href="#40RequirePending" title='RequirePending' data-ref="40RequirePending">RequirePending</a>) {</td></tr>
<tr><th id="310">310</th><td>    <i>// If we haven't yet set the initial requirements for the block we set them</i></td></tr>
<tr><th id="311">311</th><td><i>    // now.</i></td></tr>
<tr><th id="312">312</th><td>    <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-use='w' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</a> = <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>;</td></tr>
<tr><th id="313">313</th><td>    <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Require" title='BlockData::Require' data-use='w' data-ref="BlockData::Require">Require</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>;</td></tr>
<tr><th id="314">314</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>) {</td></tr>
<tr><th id="315">315</th><td>    <i>// We need to insert a setreg at the InsertionPoint</i></td></tr>
<tr><th id="316">316</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a></span>, <a class="local col9 ref" href="#39InsertionPoint" title='InsertionPoint' data-ref="39InsertionPoint">InsertionPoint</a>, <a class="local col7 ref" href="#37TII" title='TII' data-ref="37TII">TII</a>, <a class="local col1 ref" href="#41IPChange" title='IPChange' data-ref="41IPChange">IPChange</a>.<a class="tu ref" href="#_ZNK6Status5deltaERKS_" title='Status::delta' data-use='c' data-ref="_ZNK6Status5deltaERKS_">delta</a>(<a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>));</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td>  <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Exit" title='BlockData::Exit' data-use='w' data-ref="BlockData::Exit">Exit</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>;</td></tr>
<tr><th id="319">319</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a> <a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col8 ref" href="#38NewInfo" title='NewInfo' data-ref="38NewInfo">NewInfo</a></span>);</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// In Phase 2 we revisit each block and calculate the common Mode register</i></td></tr>
<tr><th id="323">323</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// value provided by all predecessor blocks. If the Exit value for the block</i></td></tr>
<tr><th id="324">324</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// is changed, then we add the successor blocks to the worklist so that the</i></td></tr>
<tr><th id="325">325</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// exit value is propagated.</i></td></tr>
<tr><th id="326">326</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase2' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase2(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="51MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="51MBB">MBB</dfn>,</td></tr>
<tr><th id="327">327</th><td>                                        <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col2 decl" id="52TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="52TII">TII</dfn>) {</td></tr>
<tr><th id="328">328</th><td><i>//  BlockData *BI = BlockInfo[MBB.getNumber()];</i></td></tr>
<tr><th id="329">329</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53ThisBlock" title='ThisBlock' data-type='unsigned int' data-ref="53ThisBlock">ThisBlock</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="330">330</th><td>  <b>if</b> (<a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_emptyEv" title='llvm::MachineBasicBlock::pred_empty' data-ref="_ZNK4llvm17MachineBasicBlock10pred_emptyEv">pred_empty</a>()) {</td></tr>
<tr><th id="331">331</th><td>    <i>// There are no predecessors, so use the default starting status.</i></td></tr>
<tr><th id="332">332</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='w' data-ref="BlockData::Pred">Pred</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::DefaultStatus" title='(anonymous namespace)::SIModeRegister::DefaultStatus' data-use='r' data-ref="(anonymousnamespace)::SIModeRegister::DefaultStatus">DefaultStatus</a>;</td></tr>
<tr><th id="333">333</th><td>  } <b>else</b> {</td></tr>
<tr><th id="334">334</th><td>    <i>// Build a status that is common to all the predecessors by intersecting</i></td></tr>
<tr><th id="335">335</th><td><i>    // all the predecessor exit status values.</i></td></tr>
<tr><th id="336">336</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator">pred_iterator</a> <dfn class="local col4 decl" id="54P" title='P' data-type='MachineBasicBlock::pred_iterator' data-ref="54P">P</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <dfn class="local col5 decl" id="55E" title='E' data-type='MachineBasicBlock::pred_iterator' data-ref="55E">E</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>();</td></tr>
<tr><th id="337">337</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="56PB" title='PB' data-type='llvm::MachineBasicBlock &amp;' data-ref="56PB">PB</dfn> = *(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a>);</td></tr>
<tr><th id="338">338</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='w' data-ref="BlockData::Pred">Pred</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#56PB" title='PB' data-ref="56PB">PB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Exit" title='BlockData::Exit' data-use='r' data-ref="BlockData::Exit">Exit</a>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <b>for</b> (<a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::operator=">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a>); <a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#55E" title='E' data-ref="55E">E</a>; <a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::operator=">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a>)) {</td></tr>
<tr><th id="341">341</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="57Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="57Pred">Pred</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#54P" title='P' data-ref="54P">P</a>;</td></tr>
<tr><th id="342">342</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='w' data-ref="BlockData::Pred">Pred</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSEOS_">=</a> <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='m' data-ref="BlockData::Pred">Pred</a>.<a class="tu ref" href="#_ZNK6Status9intersectERKS_" title='Status::intersect' data-use='c' data-ref="_ZNK6Status9intersectERKS_">intersect</a>(<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#57Pred" title='Pred' data-ref="57Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Exit" title='BlockData::Exit' data-use='r' data-ref="BlockData::Exit">Exit</a>);</td></tr>
<tr><th id="343">343</th><td>    }</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td>  <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col8 decl" id="58TmpStatus" title='TmpStatus' data-type='Status' data-ref="58TmpStatus">TmpStatus</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='m' data-ref="BlockData::Pred">Pred</a>.<a class="tu ref" href="#_ZNK6Status5mergeERKS_" title='Status::merge' data-use='c' data-ref="_ZNK6Status5mergeERKS_">merge</a>(<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Change" title='BlockData::Change' data-use='r' data-ref="BlockData::Change">Change</a>);</td></tr>
<tr><th id="346">346</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Exit" title='BlockData::Exit' data-use='m' data-ref="BlockData::Exit">Exit</a> <a class="tu ref" href="#_ZNK6StatusneERKS_" title='Status::operator!=' data-use='c' data-ref="_ZNK6StatusneERKS_">!=</a> <a class="local col8 ref" href="#58TmpStatus" title='TmpStatus' data-ref="58TmpStatus">TmpStatus</a>) {</td></tr>
<tr><th id="347">347</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#53ThisBlock" title='ThisBlock' data-ref="53ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Exit" title='BlockData::Exit' data-use='w' data-ref="BlockData::Exit">Exit</a> <a class="tu ref" href="#39" title='Status::operator=' data-use='c' data-ref="_ZN6StatusaSERKS_">=</a> <a class="local col8 ref" href="#58TmpStatus" title='TmpStatus' data-ref="58TmpStatus">TmpStatus</a>;</td></tr>
<tr><th id="348">348</th><td>    <i>// Add the successors to the work list so we can propagate the changed exit</i></td></tr>
<tr><th id="349">349</th><td><i>    // status.</i></td></tr>
<tr><th id="350">350</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::succ_iterator" title='llvm::MachineBasicBlock::succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::succ_iterator">succ_iterator</a> <dfn class="local col9 decl" id="59S" title='S' data-type='MachineBasicBlock::succ_iterator' data-ref="59S">S</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="351">351</th><td>                                          <dfn class="local col0 decl" id="60E" title='E' data-type='MachineBasicBlock::succ_iterator' data-ref="60E">E</dfn> = <a class="local col1 ref" href="#51MBB" title='MBB' data-ref="51MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>();</td></tr>
<tr><th id="352">352</th><td>         <a class="local col9 ref" href="#59S" title='S' data-ref="59S">S</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#60E" title='E' data-ref="60E">E</a>; <a class="local col9 ref" href="#59S" title='S' data-ref="59S">S</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::operator=">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col9 ref" href="#59S" title='S' data-ref="59S">S</a>)) {</td></tr>
<tr><th id="353">353</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="61B">B</dfn> = *(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#59S" title='S' data-ref="59S">S</a>);</td></tr>
<tr><th id="354">354</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(&amp;<a class="local col1 ref" href="#61B" title='B' data-ref="61B">B</a>);</td></tr>
<tr><th id="355">355</th><td>    }</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// In Phase 3 we revisit each block and if it has an insertion point defined we</i></td></tr>
<tr><th id="360">360</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// check whether the predecessor mode meets the block's entry requirements. If</i></td></tr>
<tr><th id="361">361</th><td><i  data-doc="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">// not we insert an appropriate setreg instruction to modify the Mode register.</i></td></tr>
<tr><th id="362">362</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase3' data-type='void (anonymous namespace)::SIModeRegister::processBlockPhase3(llvm::MachineBasicBlock &amp; MBB, const llvm::SIInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB">MBB</dfn>,</td></tr>
<tr><th id="363">363</th><td>                                        <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col3 decl" id="63TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="63TII">TII</dfn>) {</td></tr>
<tr><th id="364">364</th><td><i>//  BlockData *BI = BlockInfo[MBB.getNumber()];</i></td></tr>
<tr><th id="365">365</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64ThisBlock" title='ThisBlock' data-type='unsigned int' data-ref="64ThisBlock">ThisBlock</dfn> = <a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="366">366</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='m' data-ref="BlockData::Pred">Pred</a>.<a class="tu ref" href="#_ZN6Status12isCompatibleERS_" title='Status::isCompatible' data-use='c' data-ref="_ZN6Status12isCompatibleERS_">isCompatible</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Require" title='BlockData::Require' data-use='a' data-ref="BlockData::Require">Require</a></span>)) {</td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="#Status" title='Status' data-ref="Status">Status</a> <dfn class="local col5 decl" id="65Delta" title='Delta' data-type='Status' data-ref="65Delta">Delta</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Pred" title='BlockData::Pred' data-use='m' data-ref="BlockData::Pred">Pred</a>.<a class="tu ref" href="#_ZNK6Status5deltaERKS_" title='Status::delta' data-use='c' data-ref="_ZNK6Status5deltaERKS_">delta</a>(<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::Require" title='BlockData::Require' data-use='r' data-ref="BlockData::Require">Require</a>);</td></tr>
<tr><th id="368">368</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-use='r' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</a>)</td></tr>
<tr><th id="369">369</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a></span>, <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col4 ref" href="#64ThisBlock" title='ThisBlock' data-ref="64ThisBlock">ThisBlock</a>]</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="tu ref" href="#BlockData::FirstInsertionPoint" title='BlockData::FirstInsertionPoint' data-use='r' data-ref="BlockData::FirstInsertionPoint">FirstInsertionPoint</a>, <a class="local col3 ref" href="#63TII" title='TII' data-ref="63TII">TII</a>, <a class="tu ref fake" href="#39" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1ERKS_"></a><a class="local col5 ref" href="#65Delta" title='Delta' data-ref="65Delta">Delta</a>);</td></tr>
<tr><th id="370">370</th><td>    <b>else</b></td></tr>
<tr><th id="371">371</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status" title='(anonymous namespace)::SIModeRegister::insertSetreg' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister12insertSetregERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEPKNS1_11SIInstrInfoE6Status">insertSetreg</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a></span>, &amp;<a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_frontEv" title='llvm::MachineBasicBlock::instr_front' data-ref="_ZN4llvm17MachineBasicBlock11instr_frontEv">instr_front</a>(), <a class="local col3 ref" href="#63TII" title='TII' data-ref="63TII">TII</a>, <a class="tu ref fake" href="#39" title='Status::Status' data-use='c' data-ref="_ZN6StatusC1ERKS_"></a><a class="local col5 ref" href="#65Delta" title='Delta' data-ref="65Delta">Delta</a>);</td></tr>
<tr><th id="372">372</th><td>  }</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIModeRegister" title='(anonymous namespace)::SIModeRegister' data-ref="(anonymousnamespace)::SIModeRegister">SIModeRegister</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_114SIModeRegister20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIModeRegister::runOnMachineFunction' data-type='bool (anonymous namespace)::SIModeRegister::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114SIModeRegister20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="66MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="66MF">MF</dfn>) {</td></tr>
<tr><th id="376">376</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getNumBlockIDsEv" title='llvm::MachineFunction::getNumBlockIDs' data-ref="_ZNK4llvm15MachineFunction14getNumBlockIDsEv">getNumBlockIDs</a>());</td></tr>
<tr><th id="377">377</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="67ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="67ST">ST</dfn> = <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="local col8 decl" id="68TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="68TII">TII</dfn> = <a class="local col7 ref" href="#67ST" title='ST' data-ref="67ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// Processing is performed in a number of phases</i></td></tr>
<tr><th id="381">381</th><td><i></i></td></tr>
<tr><th id="382">382</th><td><i>  // Phase 1 - determine the initial mode required by each block, and add setreg</i></td></tr>
<tr><th id="383">383</th><td><i>  // instructions for intra block requirements.</i></td></tr>
<tr><th id="384">384</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="69BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="69BB">BB</dfn> : <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>)</td></tr>
<tr><th id="385">385</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase1' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase1ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase1</a>(<span class='refarg'><a class="local col9 ref" href="#69BB" title='BB' data-ref="69BB">BB</a></span>, <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// Phase 2 - determine the exit mode from each block. We add all blocks to the</i></td></tr>
<tr><th id="388">388</th><td><i>  // list here, but will also add any that need to be revisited during Phase 2</i></td></tr>
<tr><th id="389">389</th><td><i>  // processing.</i></td></tr>
<tr><th id="390">390</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70BB">BB</dfn> : <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>)</td></tr>
<tr><th id="391">391</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue4pushEONT0_10value_typeE" title='std::queue::push' data-ref="_ZNSt5queue4pushEONT0_10value_typeE">push</a>(&amp;<a class="local col0 ref" href="#70BB" title='BB' data-ref="70BB">BB</a>);</td></tr>
<tr><th id="392">392</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt5queue5emptyEv" title='std::queue::empty' data-ref="_ZNKSt5queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="393">393</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase2' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase2ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase2</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue5frontEv" title='std::queue::front' data-ref="_ZNSt5queue5frontEv">front</a>()</span>, <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>);</td></tr>
<tr><th id="394">394</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::Phase2List" title='(anonymous namespace)::SIModeRegister::Phase2List' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::Phase2List">Phase2List</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt5queue3popEv" title='std::queue::pop' data-ref="_ZNSt5queue3popEv">pop</a>();</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i>// Phase 3 - add an initial setreg to each block where the required entry mode</i></td></tr>
<tr><th id="398">398</th><td><i>  // is not satisfied by the exit mode of all its predecessors.</i></td></tr>
<tr><th id="399">399</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="71BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="71BB">BB</dfn> : <a class="local col6 ref" href="#66MF" title='MF' data-ref="66MF">MF</a>)</td></tr>
<tr><th id="400">400</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE" title='(anonymous namespace)::SIModeRegister::processBlockPhase3' data-use='c' data-ref="_ZN12_GLOBAL__N_114SIModeRegister18processBlockPhase3ERN4llvm17MachineBasicBlockEPKNS1_11SIInstrInfoE">processBlockPhase3</a>(<span class='refarg'><a class="local col1 ref" href="#71BB" title='BB' data-ref="71BB">BB</a></span>, <a class="local col8 ref" href="#68TII" title='TII' data-ref="68TII">TII</a>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIModeRegister::BlockInfo" title='(anonymous namespace)::SIModeRegister::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::SIModeRegister::BlockInfo">BlockInfo</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Statistic.h.html#_ZNK4llvm9StatisticcvjEv" title='llvm::Statistic::operator unsigned int' data-ref="_ZNK4llvm9StatisticcvjEv"></a><a class="ref" href="#35" title='NumSetregInserted' data-ref="NumSetregInserted">NumSetregInserted</a> &gt; <var>0</var>;</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
