// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 2:1 MUX of 1 bit words.  Latency 0.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_mux2w1t0s0 #(
    parameter SIM_EMULATE = 1'b0
) (
    input [1:0] din,
    input sel,
    output dout
);

generate
if (SIM_EMULATE) begin
    assign dout = sel ? din[1] : din[0];

end else begin
    alt_ehipc3_fm_lut6 lt0 (.din({1'b0,sel,2'b0,din}),.dout(dout));
    defparam lt0 .SIM_EMULATE = SIM_EMULATE;
    defparam lt0 .MASK = 64'hff00f0f0ccccaaaa;

end
endgenerate
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7sXACyi7uHF0rHz6TUyen8cYOukzAYM5mpRE4wmt4LCFAhEyooPbgE9z5Ko3IcapKBO4nabdAmwAQTxAoGJb0GZfMfY3TtsdOvuwUycLN6tR9IIfIivxUky2FO5flrzUennFmSMZdMG5Ht27I1cN2YizJd+2fHYKt0OiGUeUorURsIHKCf08uZNV6COGezS30Fcl9nG28Z6h7M4RWaSeDpUWr3JmKf/tsu2mRKCa3yhnB6jJpJNI8P/tygXk8Or6fzO6f5WKDLEC5MCP1FOXBflzVQ1N4ONw8rnjkAdOPMRjwaY7FeggxP0BHJ1NJov0LGczspZXTbwnPPaV+ApLhrcHnC7fiMm19y11YhMZmoqjbFnulytlfXQm2utdMDyv8bUb+Rdy4r1aezWfQF/i2MH4/qv2BWq2F28x+s+20NalFLqm+bAP5Z4dxESm1/dlPI1ESwhaGoaidDqWUmhvDUMAGrEXlRHdzoF+v20KIsTP1KbC8bu4y261McliZV2Dr7vpIqNUL7VmN57+ai6AzfL2lkAWQby9u0DhD6UctwFgptkA4pitCD3V0FWCaAPTNQ8gvqvpDgt293GGqI22h4DOing0Z9MBmK1sGPP+qb+eN+YBER4HJgUjDXWYT12KWlYy9i4o+49Zj7bEpuEbdttG+aZ3hwS3yHev/slpnKNohpPQ+/3aY6fdIUIBeEHwZsBWZ+GR3gI8CKDYJDaEOLM2IkKvfmGZoLx3qbAu7Rn/cKGfXj0HMWNeCsdJzksGijWN4t2chwF+Amyjvrymit/"
`endif