[{"DBLP title": "A novel diagnostic test generation methodology and its application in production failure isolation.", "DBLP authors": ["M. Enamul Amyeen", "Dongok Kim", "Maheshwar Chandrasekar", "Mohammad Noman", "Srikanth Venkataraman", "Anurag Jain", "Neha Goel", "Ramesh Sharma"], "year": 2016, "MAG papers": [{"PaperId": 2570812444, "PaperTitle": "a novel diagnostic test generation methodology and its application in production failure isolation", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"intel": 8.0}}], "source": "ES"}, {"DBLP title": "Handling wrong mapping: A new direction towards better diagnosis with low pin convolution compressors.", "DBLP authors": ["Subhadip Kundu", "Parthajit Bhattacharya", "Rohit Kapur"], "year": 2016, "MAG papers": [{"PaperId": 2569382954, "PaperTitle": "handling wrong mapping a new direction towards better diagnosis with low pin convolution compressors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"synopsys": 3.0}}], "source": "ES"}, {"DBLP title": "Using symbolic canceling to improve diagnosis from compacted response.", "DBLP authors": ["Kamran Saleem", "Nur A. Touba"], "year": 2016, "MAG papers": [{"PaperId": 2569196584, "PaperTitle": "using symbolic canceling to improve diagnosis from compacted response", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}, {"PaperId": 2752517377, "PaperTitle": "using symbolic canceling to improve diagnosis from compacted response", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Diagnostic resolution improvement through learning-guided physical failure analysis.", "DBLP authors": ["Carlston Lim", "Yang Xue", "Xin Li", "Ronald D. Blanton", "M. Enamul Amyeen"], "year": 2016, "MAG papers": [{"PaperId": 2749239897, "PaperTitle": "diagnostic resolution improvement through learning guided physical failure analysis", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2571148617, "PaperTitle": "diagnostic resolution improvement through learning guided physical failure analysis", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Minimal area test points for deterministic patterns.", "DBLP authors": ["Yingdi Liu", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Sudhakar M. Reddy", "Janusz Rajski", "Jerzy Tyszer"], "year": 2016, "MAG papers": [{"PaperId": 2571386861, "PaperTitle": "minimal area test points for deterministic patterns", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of iowa": 2.0, "mentor graphics": 3.0, "poznan university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Test point insertion in hybrid test compression/LBIST architectures.", "DBLP authors": ["Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2016, "MAG papers": [{"PaperId": 2747494945, "PaperTitle": "test point insertion in hybrid test compression lbist architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2570882127, "PaperTitle": "test point insertion in hybrid test compression lbist architectures", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"poznan university of technology": 2.0, "mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "A unified test and fault-tolerant multicast solution for network-on-chip designs.", "DBLP authors": ["Dong Xiang", "Krishnendu Chakrabarty", "Hideo Fujiwara"], "year": 2016, "MAG papers": [{"PaperId": 2747480803, "PaperTitle": "a unified test and fault tolerant multicast solution for network on chip designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2568228457, "PaperTitle": "a unified test and fault tolerant multicast solution for network on chip designs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 1.0, "duke university": 1.0, "osaka gakuin university": 1.0}}], "source": "ES"}, {"DBLP title": "Putting wasted clock cycles to use: Enhancing fortuitous cell-aware fault detection with scan shift capture.", "DBLP authors": ["Fanchen Zhang", "Daphne Hwong", "Yi Sun", "Allison Garcia", "Soha Alhelaly", "Geoff Shofner", "LeRoy Winemberg", "Jennifer Dworak"], "year": 2016, "MAG papers": [{"PaperId": 2570554800, "PaperTitle": "putting wasted clock cycles to use enhancing fortuitous cell aware fault detection with scan shift capture", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"southern methodist university": 6.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Analog fault coverage improvement using final-test dynamic part average testing.", "DBLP authors": ["Wim Dobbelaere", "Ronny Vanhooren", "Willy De Man", "Koen Matthijs", "Anthony Coyette", "Baris Esen", "Georges G. E. Gielen"], "year": 2016, "MAG papers": [{"PaperId": 2569877732, "PaperTitle": "analog fault coverage improvement using final test dynamic part average testing", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"katholieke universiteit leuven": 3.0, "on semiconductor": 4.0}}], "source": "ES"}, {"DBLP title": "Effective DC fault models and testing approach for open defects in analog circuits.", "DBLP authors": ["Baris Esen", "Anthony Coyette", "Georges G. E. Gielen", "Wim Dobbelaere", "Ronny Vanhooren"], "year": 2016, "MAG papers": [{"PaperId": 2567975304, "PaperTitle": "effective dc fault models and testing approach for open defects in analog circuits", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"on semiconductor": 2.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Fault simulation for analog test coverage.", "DBLP authors": ["Jyotsna Sequeira", "Suriyaprakash Natarajan", "Prashant Goteti", "Nitin Chaudhary"], "year": 2016, "MAG papers": [{"PaperId": 2570911459, "PaperTitle": "fault simulation for analog test coverage", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "A built-in self-repair scheme for DRAMs with spare rows, columns, and bits.", "DBLP authors": ["Chih-Sheng Hou", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"], "year": 2016, "MAG papers": [{"PaperId": 2571216232, "PaperTitle": "a built in self repair scheme for drams with spare rows columns and bits", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"industrial technology research institute": 3.0, "national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Defect tolerance for CNFET-based SRAMs.", "DBLP authors": ["Tianjian Li", "Li Jiang", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2570814578, "PaperTitle": "defect tolerance for cnfet based srams", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"shanghai jiao tong university": 3.0, "the chinese university of hong kong": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "EMACS: Efficient MBIST architecture for test and characterization of STT-MRAM arrays.", "DBLP authors": ["Insik Yoon", "Ashwin Chintaluri", "Arijit Raychowdhury"], "year": 2016, "MAG papers": [{"PaperId": 2568019164, "PaperTitle": "emacs efficient mbist architecture for test and characterization of stt mram arrays", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Harnessing process variations for optimizing wafer-level probe-test flow.", "DBLP authors": ["Ali Ahmadi", "Constantinos Xanthopoulos", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "year": 2016, "MAG papers": [{"PaperId": 2568010502, "PaperTitle": "harnessing process variations for optimizing wafer level probe test flow", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 3.0, "university of texas at dallas": 3.0}}], "source": "ES"}, {"DBLP title": "Accurate anomaly detection using correlation-based time-series analysis in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2016, "MAG papers": [{"PaperId": 2568011300, "PaperTitle": "accurate anomaly detection using correlation based time series analysis in a core router system", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"duke university": 2.0, "huawei": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical outlier screening as a test solution health monitor.", "DBLP authors": ["David Shaw", "Dirk Hoops", "Kenneth M. Butler", "Amit Nahar"], "year": 2016, "MAG papers": [{"PaperId": 2570435998, "PaperTitle": "statistical outlier screening as a test solution health monitor", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 4.0}}, {"PaperId": 2753803901, "PaperTitle": "statistical outlier screening as a test solution health monitor", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Upper-bound computation for optimal retargeting in IEEE1687 networks.", "DBLP authors": ["Farrokh Ghani Zadegan", "Rene Krenz-Baath", "Erik Larsson"], "year": 2016, "MAG papers": [{"PaperId": 2570760417, "PaperTitle": "upper bound computation for optimal retargeting in ieee1687 networks", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"lund university": 2.0, "hamm ag": 1.0}}], "source": "ES"}, {"DBLP title": "Accessing 1687 systems using arbitrary protocols.", "DBLP authors": ["Michele Portolan"], "year": 2016, "MAG papers": [{"PaperId": 2751154468, "PaperTitle": "accessing 1687 systems using arbitrary protocols", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2569738776, "PaperTitle": "accessing 1687 systems using arbitrary protocols", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A suite of IEEE 1687 benchmark networks.", "DBLP authors": ["Anton Tsertov", "Artur Jutman", "Sergei Devadze", "Matteo Sonza Reorda", "Erik Larsson", "Farrokh Ghani Zadegan", "Riccardo Cantoro", "Mehrdad Montazeri", "Rene Krenz-Baath"], "year": 2016, "MAG papers": [{"PaperId": 2570543678, "PaperTitle": "a suite of ieee 1687 benchmark networks", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"polytechnic university of turin": 3.0, "hamm ag": 1.0, "lund university": 2.0}}, {"PaperId": 2752210599, "PaperTitle": "a suite of ieee 1687 benchmark networks", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SERDES external loopback test using production parametric-test hardware.", "DBLP authors": ["Shalini Arora", "Aman Aflaki", "Sounil Biswas", "Masashi Shimanouchi"], "year": 2016, "MAG papers": [{"PaperId": 2746424075, "PaperTitle": "serdes external loopback test using production parametric test hardware", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2568852562, "PaperTitle": "serdes external loopback test using production parametric test hardware", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "RF test accuracy and capacity enhancement on ATE for silicon TV tuners.", "DBLP authors": ["Y. Fan", "A. Verma", "Y. Su", "L. Rose", "J. Janney", "V. Do", "S. Kumar"], "year": 2016, "MAG papers": [{"PaperId": 2569902925, "PaperTitle": "rf test accuracy and capacity enhancement on ate for silicon tv tuners", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"silicon labs": 7.0}}], "source": "ES"}, {"DBLP title": "Low cost ultra-pure sine wave generation with self calibration.", "DBLP authors": ["Yuming Zhuang", "Akhilesh Kesavan Unnithan", "Arun Joseph", "Siva Sudani", "Benjamin Magstadt", "Degang Chen"], "year": 2016, "MAG papers": [{"PaperId": 2571403611, "PaperTitle": "low cost ultra pure sine wave generation with self calibration", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"iowa state university": 2.0, "texas instruments": 4.0}}], "source": "ES"}, {"DBLP title": "What we know after twelve years developing and deploying test data analytics solutions.", "DBLP authors": ["Kenneth M. Butler", "Amit Nahar", "W. Robert Daasch"], "year": 2016, "MAG papers": [{"PaperId": 2569433407, "PaperTitle": "what we know after twelve years developing and deploying test data analytics solutions", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas instruments": 2.0, "portland state university": 1.0}}], "source": "ES"}, {"DBLP title": "Variation and failure characterization through pattern classification of test data from multiple test stages.", "DBLP authors": ["Chun-Kai Hsu", "Peter Sarson", "Gregor Schatzberger", "Friedrich Peter Leisenberger", "John M. Carulli Jr.", "Siddhartha Siddhartha", "Kwang-Ting Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2570553558, "PaperTitle": "variation and failure characterization through pattern classification of test data from multiple test stages", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ams ag": 3.0, "globalfoundries": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Supply-voltage optimization to account for process variations in high-volume manufacturing testing.", "DBLP authors": ["Gurunath Kadam", "Markus Rudack", "Krishnendu Chakrabarty", "Juergen Alt"], "year": 2016, "MAG papers": [{"PaperId": 2570407310, "PaperTitle": "supply voltage optimization to account for process variations in high volume manufacturing testing", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 3.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Built-in self-test for micro-electrode-dot-array digital microfluidic biochips.", "DBLP authors": ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Tsung-Yi Ho", "Chen-Yi Lee"], "year": 2016, "MAG papers": [{"PaperId": 2571542050, "PaperTitle": "built in self test for micro electrode dot array digital microfluidic biochips", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"duke university": 2.0, "national tsing hua university": 1.0, "national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Online slack-time binning for IO-registered die-to-die interconnects.", "DBLP authors": ["Chih-Chieh Zheng", "Shi-Yu Huang", "Shyue-Kung Lu", "Ting-Chi Wang", "Kun-Han Tsai", "Wu-Tung Cheng"], "year": 2016, "MAG papers": [{"PaperId": 2571189566, "PaperTitle": "online slack time binning for io registered die to die interconnects", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 3.0, "mentor graphics": 2.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Logic characterization vehicle design reflection via layout rewiring.", "DBLP authors": ["Phillip Fynan", "Zeye Liu", "Benjamin Niewenhuis", "Soumya Mittal", "Marcin Strajwas", "R. D. (Shawn) Blanton"], "year": 2016, "MAG papers": [{"PaperId": 2748071494, "PaperTitle": "logic characterization vehicle design reflection via layout rewiring", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2567791876, "PaperTitle": "logic characterization vehicle design reflection via layout rewiring", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 5.0, "pdf solutions": 1.0}}], "source": "ES"}, {"DBLP title": "Test chip design for optimal cell-aware diagnosability.", "DBLP authors": ["Soumya Mittal", "Zeye Liu", "Ben Niewenhuis", "R. D. (Shawn) Blanton"], "year": 2016, "MAG papers": [{"PaperId": 2567901352, "PaperTitle": "test chip design for optimal cell aware diagnosability", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 4.0}}, {"PaperId": 2746774133, "PaperTitle": "test chip design for optimal cell aware diagnosability", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Known-good-die test methods for large, thin, high-power digital devices.", "DBLP authors": ["Dave Armstrong", "Gary Maier"], "year": 2016, "MAG papers": [{"PaperId": 2567742058, "PaperTitle": "known good die test methods for large thin high power digital devices", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Mixed-signal ATE technology and its impact on today's electronic system.", "DBLP authors": ["Gordon W. Roberts"], "year": 2016, "MAG papers": [{"PaperId": 2568712166, "PaperTitle": "mixed signal ate technology and its impact on today s electronic system", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"mcgill university": 1.0}}], "source": "ES"}, {"DBLP title": "Test time efficient group delay filter characterization technique using a discrete chirped excitation signal.", "DBLP authors": ["Peter Sarson"], "year": 2016, "MAG papers": [{"PaperId": 2570630744, "PaperTitle": "test time efficient group delay filter characterization technique using a discrete chirped excitation signal", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ams ag": 1.0}}], "source": "ES"}, {"DBLP title": "Recycled FPGA detection using exhaustive LUT path delay characterization.", "DBLP authors": ["Md. Mahbub Alam", "Mark Mohammad Tehranipoor", "Domenic Forte"], "year": 2016, "MAG papers": [{"PaperId": 2753492078, "PaperTitle": "recycled fpga detection using exhaustive lut path delay characterization", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2571247453, "PaperTitle": "recycled fpga detection using exhaustive lut path delay characterization", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Machine learning-based defense against process-aware attacks on Industrial Control Systems.", "DBLP authors": ["Anastasis Keliris", "Hossein Salehghaffari", "Brian R. Cairl", "Prashanth Krishnamurthy", "Michail Maniatakos", "Farshad Khorrami"], "year": 2016, "MAG papers": [{"PaperId": 2569509011, "PaperTitle": "machine learning based defense against process aware attacks on industrial control systems", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"new york university": 5.0, "new york university abu dhabi": 1.0}}, {"PaperId": 2745777707, "PaperTitle": "machine learning based defense against process aware attacks on industrial control systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Securing digital microfluidic biochips by randomizing checkpoints.", "DBLP authors": ["Jack Tang", "Ramesh Karri", "Mohamed Ibrahim", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2753175275, "PaperTitle": "securing digital microfluidic biochips by randomizing checkpoints", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2567981230, "PaperTitle": "securing digital microfluidic biochips by randomizing checkpoints", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"duke university": 2.0, "new york university": 2.0}}], "source": "ES"}, {"DBLP title": "Advanced test methodology for complex SoCs.", "DBLP authors": ["Pavan Kumar Datla Jagannadha", "Mahmut Yilmaz", "Milind Sonawane", "Sailendra Chadalavada", "Shantanu Sarangi", "Bonita Bhaskaran", "Ayub Abdollahian"], "year": 2016, "MAG papers": [{"PaperId": 2570739159, "PaperTitle": "advanced test methodology for complex socs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nvidia": 7.0}}], "source": "ES"}, {"DBLP title": "I-Q signal generation techniques for communication IC testing and ATE systems.", "DBLP authors": ["Masahiro Murakami", "Haruo Kobayashi", "Shaiful Nizam Bin Mohyar", "Osamu Kobayashi", "Takahiro Miki", "Junya Kojima"], "year": 2016, "MAG papers": [{"PaperId": 2568601967, "PaperTitle": "i q signal generation techniques for communication ic testing and ate systems", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"gunma university": 4.0, "universiti malaysia perlis": 1.0}}], "source": "ES"}, {"DBLP title": "Novel crosstalk evaluation method for high-density signal traces using clock waveform conversion technique.", "DBLP authors": ["Takayuki Nakamura", "Koji Asami"], "year": 2016, "MAG papers": [{"PaperId": 2569537195, "PaperTitle": "novel crosstalk evaluation method for high density signal traces using clock waveform conversion technique", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advantest": 2.0}}], "source": "ES"}, {"DBLP title": "Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board.", "DBLP authors": ["Toru Nakura", "Naoki Terao", "Masahiro Ishida", "Rimon Ikeno", "Takashi Kusaka", "Tetsuya Iizuka", "Kunihiro Asada"], "year": 2016, "MAG papers": [{"PaperId": 2570030547, "PaperTitle": "power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ate and customer board", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tokyo": 5.0, "advantest": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient cross-layer concurrent error detection in nonlinear control systems using mapped predictive check states.", "DBLP authors": ["Suvadeep Banerjee", "Abhijit Chatterjee", "Jacob A. Abraham"], "year": 2016, "MAG papers": [{"PaperId": 2567925817, "PaperTitle": "efficient cross layer concurrent error detection in nonlinear control systems using mapped predictive check states", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"georgia institute of technology": 2.0, "university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "BIST-RM: BIST-assisted reliability management of SoCs using on-chip clock sweeping and machine learning.", "DBLP authors": ["Mehdi Sadi", "Gustavo K. Contreras", "Dat Tran", "Jifeng Chen", "LeRoy Winemberg", "Mark Mohammad Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2568042497, "PaperTitle": "bist rm bist assisted reliability management of socs using on chip clock sweeping and machine learning", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"nxp semiconductors": 3.0, "university of florida": 3.0}}, {"PaperId": 2753572655, "PaperTitle": "bist rm bist assisted reliability management of socs using on chip clock sweeping and machine learning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cross-layer system reliability assessment framework for hardware faults.", "DBLP authors": ["Alessandro Vallero", "Alessandro Savino", "Gianfranco Politano", "Stefano Di Carlo", "Athanasios Chatzidimitriou", "Sotiris Tselonis", "Manolis Kaliorakis", "Dimitris Gizopoulos", "Marc Riera", "Ramon Canal", "Antonio Gonz\u00e1lez", "Maha Kooli", "Alberto Bosio", "Giorgio Di Natale"], "year": 2016, "MAG papers": [{"PaperId": 2569987653, "PaperTitle": "cross layer system reliability assessment framework for hardware faults", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national and kapodistrian university of athens": 4.0, "polytechnic university of turin": 4.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "An accurate algorithm for computing mutation coverage in model checking.", "DBLP authors": ["Huina Chao", "Huawei Li", "Tiancheng Wang", "Xiaowei Li", "Bo Liu"], "year": 2016, "MAG papers": [{"PaperId": 2568345401, "PaperTitle": "an accurate algorithm for computing mutation coverage in model checking", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "An on-chip self-test architecture with test patterns recorded in scan chains.", "DBLP authors": ["Kuen-Jong Lee", "Pin-Hao Tang", "Michael A. Kochte"], "year": 2016, "MAG papers": [{"PaperId": 2569480541, "PaperTitle": "an on chip self test architecture with test patterns recorded in scan chains", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 3.0}}, {"PaperId": 2742335179, "PaperTitle": "an on chip self test architecture with test patterns recorded in scan chains", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Transformation of multiple fault models to a unified model for ATPG efficiency enhancement.", "DBLP authors": ["Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2016, "MAG papers": [{"PaperId": 2568949342, "PaperTitle": "transformation of multiple fault models to a unified model for atpg efficiency enhancement", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic test signal generation for mixed-signal integrated circuits using circuit partitioning and interval analysis.", "DBLP authors": ["Anthony Coyette", "Baris Esen", "Wim Dobbelaere", "Ronny Vanhooren", "Georges G. E. Gielen"], "year": 2016, "MAG papers": [{"PaperId": 2570705108, "PaperTitle": "automatic test signal generation for mixed signal integrated circuits using circuit partitioning and interval analysis", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"on semiconductor": 2.0, "katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "DE-LOC: Design validation and debugging under limited observation and control, pre- and post-silicon for mixed-signal systems.", "DBLP authors": ["Barry John Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"], "year": 2016, "MAG papers": [{"PaperId": 2568595631, "PaperTitle": "de loc design validation and debugging under limited observation and control pre and post silicon for mixed signal systems", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Automated measurement of defect tolerance in mixed-signal ICs.", "DBLP authors": ["Stephen Sunter", "Alessandro Valerio", "Riccardo Miglierina"], "year": 2016, "MAG papers": [{"PaperId": 2753368877, "PaperTitle": "automated measurement of defect tolerance in mixed signal ics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2570637191, "PaperTitle": "automated measurement of defect tolerance in mixed signal ics", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mentor graphics": 1.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath.", "DBLP authors": ["V. R. Devanathan", "Sumant Kale"], "year": 2016, "MAG papers": [{"PaperId": 2753367363, "PaperTitle": "a reconfigurable built in memory self repair architecture for heterogeneous cores with embedded bist datapath", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2570086276, "PaperTitle": "a reconfigurable built in memory self repair architecture for heterogeneous cores with embedded bist datapath", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Active reliability monitor: Defect level extrinsic reliability monitoring on 22nm POWER8 and zSeries processors.", "DBLP authors": ["Michael Johnson", "Brian Noble", "Mark Johnson", "Jim Crafts", "Cynthia Manya", "John Deforge"], "year": 2016, "MAG papers": [{"PaperId": 2752102984, "PaperTitle": "active reliability monitor defect level extrinsic reliability monitoring on 22nm power8 and zseries processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2569113447, "PaperTitle": "active reliability monitor defect level extrinsic reliability monitoring on 22nm power8 and zseries processors", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Pylon: Towards an integrated customizable volume diagnosis infrastructure.", "DBLP authors": ["Yan Pan", "Rao Desineni", "Kannan Sekar", "Atul Chittora", "Sherwin Fernandes", "Neerja Bawaskar", "John M. Carulli"], "year": 2016, "MAG papers": [{"PaperId": 2568776336, "PaperTitle": "pylon towards an integrated customizable volume diagnosis infrastructure", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"globalfoundries": 7.0}}], "source": "ES"}, {"DBLP title": "Output bit selection methodology for test response compaction.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee"], "year": 2016, "MAG papers": [{"PaperId": 2570950825, "PaperTitle": "output bit selection methodology for test response compaction", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Memory repair for high fault rates.", "DBLP authors": ["Panagiota Papavramidou"], "year": 2016, "MAG papers": [{"PaperId": 2569048993, "PaperTitle": "memory repair for high fault rates", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Testing of interposer-based 2.5D integrated circuits.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2752191891, "PaperTitle": "testing of interposer based 2 5d integrated circuits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}]