set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc rfile:../../../../../ipcore_dir/fifo32to8/fifo32to8/fifo32to8_in_context.xdc id:1 order:EARLY scoped_inst:gig_eth_inst/tx_fifo_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc rfile:../../../../../ipcore_dir/fifo36x512/fifo36x512/fifo36x512_in_context.xdc id:2 order:EARLY scoped_inst:control_interface_inst/data_fifo} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc rfile:../../../../../ipcore_dir/fifo8to32/fifo8to32/fifo8to32_in_context.xdc id:3 order:EARLY scoped_inst:gig_eth_inst/rx_fifo_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:4 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:5 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:6 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:7 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:8 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:9 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:10 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:11 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to128_depth1k/fifo_128to128_depth1k/fifo_128to128_depth1k_in_context.xdc id:12 order:EARLY scoped_inst:{Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst}} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/fifo_128to32_depth16k/fifo_128to32_depth16k/fifo_128to32_depth16k_in_context.xdc id:13 order:EARLY scoped_inst:Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/gtwizard_0/gtwizard_0/gtwizard_0_in_context.xdc id:14 order:EARLY scoped_inst:gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc rfile:../../../../../ipcore_dir/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc id:15 order:EARLY scoped_inst:gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc rfile:../../../../../GBCR2_SEU_Test.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc id:16 order:EARLY scoped_inst:vio_0_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc rfile:../../../../../ipcore_dir/clockwiz/clockwiz/clockwiz_in_context.xdc id:17 order:EARLY scoped_inst:global_clock_reset_inst/clockwiz_inst} [current_design]
set_property SRC_FILE_INFO {cfile:/home/hep/Desktop/GBCR_Work/firmware/GBCR2_SEU_Test20220722/GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc rfile:../../../../../GBCR2_SEU_Test.srcs/constrs_1/new/top.xdc id:18} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins gig_eth_inst/tx_fifo_inst/rd_clk]
set_property src_info {type:SCOPED_XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins gig_eth_inst/tx_fifo_inst/wr_clk]
set_property src_info {type:SCOPED_XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells gig_eth_inst/tx_fifo_inst]
set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins control_interface_inst/data_fifo/rd_clk]
set_property src_info {type:SCOPED_XDC file:2 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins control_interface_inst/data_fifo/wr_clk]
set_property src_info {type:SCOPED_XDC file:2 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells control_interface_inst/data_fifo]
set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins gig_eth_inst/rx_fifo_inst/rd_clk]
set_property src_info {type:SCOPED_XDC file:3 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins gig_eth_inst/rx_fifo_inst/wr_clk]
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells gig_eth_inst/rx_fifo_inst]
set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:6 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:8 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:10 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/rd_clk}]
set_property src_info {type:SCOPED_XDC file:12 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst/wr_clk}]
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst}]
set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/rd_clk]
set_property src_info {type:SCOPED_XDC file:13 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst/wr_clk]
set_property src_info {type:SCOPED_XDC file:13 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst]
set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:5 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:6 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:8 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:9 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:10 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:11 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:12 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:13 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:14 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:15 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:16 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:17 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:18 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:19 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:20 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:21 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:22 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:23 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:24 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:25 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:26 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:27 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:28 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_txoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_txoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:29 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_rxoutclkfabric_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_rxoutclkfabric_out]
set_property src_info {type:SCOPED_XDC file:14 line:30 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:31 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:32 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 25.000 -name gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclk_out [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclk_out]
set_property src_info {type:SCOPED_XDC file:14 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt0_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt1_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt2_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt3_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt4_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt5_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:39 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt6_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:40 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.25 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/gt7_gtrefclk1_in]
set_property src_info {type:SCOPED_XDC file:14 line:41 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i/sysclk_in]
set_property src_info {type:SCOPED_XDC file:14 line:42 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i]
set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk]
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rx_mac_aclk [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rx_mac_aclk]
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name RGMII_RXC [get_ports RGMII_RXC]
set_property src_info {type:SCOPED_XDC file:15 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rgmii_txc -source [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/gtx_clk90] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/rgmii_txc]
set_property src_info {type:SCOPED_XDC file:15 line:5 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mdc -source [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/s_axi_aclk] -edges {1 2 3} -edge_shift {0.000 196.676 393.353} [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mdc]
set_property src_info {type:SCOPED_XDC file:15 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports MDC]
set_property src_info {type:SCOPED_XDC file:15 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports MDC]
set_property src_info {type:SCOPED_XDC file:15 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports MDIO]
set_property src_info {type:SCOPED_XDC file:15 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports MDIO]
set_property src_info {type:SCOPED_XDC file:15 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports RGMII_RX_CTL]
set_property src_info {type:SCOPED_XDC file:15 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports RGMII_RX_CTL]
set_property src_info {type:SCOPED_XDC file:15 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports RGMII_RXC]
set_property src_info {type:SCOPED_XDC file:15 line:13 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports RGMII_RXC]
set_property src_info {type:SCOPED_XDC file:15 line:14 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_RXD[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_RXD[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_RXD[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_RXD[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_RXD[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_RXD[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_RXD[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_RXD[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:22 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports RGMII_TX_CTL]
set_property src_info {type:SCOPED_XDC file:15 line:23 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports RGMII_TX_CTL]
set_property src_info {type:SCOPED_XDC file:15 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports RGMII_TXC]
set_property src_info {type:SCOPED_XDC file:15 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports RGMII_TXC]
set_property src_info {type:SCOPED_XDC file:15 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_TXD[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_TXD[0]}]
set_property src_info {type:SCOPED_XDC file:15 line:28 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_TXD[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_TXD[1]}]
set_property src_info {type:SCOPED_XDC file:15 line:30 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_TXD[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:31 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_TXD[2]}]
set_property src_info {type:SCOPED_XDC file:15 line:32 export:INPUT save:INPUT read:READ} [current_design]
set_property IO_BUFFER_TYPE NONE [get_ports {RGMII_TXD[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:33 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_BUFFER_TYPE NONE [get_ports {RGMII_TXD[3]}]
set_property src_info {type:SCOPED_XDC file:15 line:34 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/gtx_clk]
set_property src_info {type:SCOPED_XDC file:15 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/gtx_clk90]
set_property src_info {type:SCOPED_XDC file:15 line:36 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 6.667 [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/s_axi_aclk]
set_property src_info {type:SCOPED_XDC file:15 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 8 [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/tx_mac_aclk]
set_property src_info {type:SCOPED_XDC file:15 line:38 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i]
set_property src_info {type:SCOPED_XDC file:16 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 10 [get_pins vio_0_inst/clk]
set_property src_info {type:SCOPED_XDC file:16 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells vio_0_inst]
set_property src_info {type:SCOPED_XDC file:17 line:1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name global_clock_reset_inst/clockwiz_inst/clk_out1 -source [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1] -edges {1 2 3} -edge_shift {0.000 17.500 35.000} [get_pins global_clock_reset_inst/clockwiz_inst/clk_out1]
set_property src_info {type:SCOPED_XDC file:17 line:2 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name global_clock_reset_inst/clockwiz_inst/clk_out2 -source [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1] -edges {1 2 3} -edge_shift {0.000 7.500 15.000} [get_pins global_clock_reset_inst/clockwiz_inst/clk_out2]
set_property src_info {type:SCOPED_XDC file:17 line:3 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name global_clock_reset_inst/clockwiz_inst/clk_out3 -source [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1] -edges {1 2 3} -edge_shift {0.000 2.500 5.000} [get_pins global_clock_reset_inst/clockwiz_inst/clk_out3]
set_property src_info {type:SCOPED_XDC file:17 line:4 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name global_clock_reset_inst/clockwiz_inst/clk_out4 -source [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1] -edges {1 2 3} -edge_shift {0.000 0.625 1.250} [get_pins global_clock_reset_inst/clockwiz_inst/clk_out4]
set_property src_info {type:SCOPED_XDC file:17 line:5 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name global_clock_reset_inst/clockwiz_inst/clk_out5 -source [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1] -edges {1 2 3} -edge_shift {0.000 0.000 0.000} [get_pins global_clock_reset_inst/clockwiz_inst/clk_out5]
set_property src_info {type:SCOPED_XDC file:17 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property CLOCK_PERIOD_OOC_TARGET 5 [get_pins global_clock_reset_inst/clockwiz_inst/clk_in1]
set_property src_info {type:SCOPED_XDC file:17 line:7 export:INPUT save:INPUT read:READ} [current_design]
set_property IS_IP_OOC_CELL true [get_cells global_clock_reset_inst/clockwiz_inst]
set_property src_info {type:XDC file:18 line:7 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 5.000 -name system_clock [get_ports SYS_CLK_P]
set_property src_info {type:XDC file:18 line:9 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 8.000 -name sgmii_clock [get_ports SGMIICLK_Q0_P]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clkfbout -source [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks sgmii_clock] [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clkout0 -source [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1] -multiply_by 1 -add -master_clock [get_clocks sgmii_clock] [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0]
set_property src_info {type:PI file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
create_generated_clock -name clkout1 -source [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1] -edges {1 2 3} -edge_shift {2.000 2.000 2.000} -add -master_clock [get_clocks sgmii_clock] [get_pins gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1]
set_property src_info {type:XDC file:18 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks system_clock -include_generated_clocks] -group [get_clocks sgmii_clock -include_generated_clocks]
set_property src_info {type:XDC file:18 line:15 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins global_clock_reset_inst/globalresetter_inst/GLOBAL_RST_reg/C]
set_property src_info {type:XDC file:18 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports SYS_CLK_P]
set_property src_info {type:XDC file:18 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD DIFF_SSTL15 [get_ports SYS_CLK_N]
set_property src_info {type:XDC file:18 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports SGMIICLK_Q0_P]
set_property src_info {type:XDC file:18 line:35 export:INPUT save:INPUT read:READ} [current_design]
set_property VCCAUX_IO DONTCARE [get_ports SYS_RST]
set_property src_info {type:XDC file:18 line:37 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports SYS_RST]
set_property src_info {type:XDC file:18 line:43 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports PHY_RESET_N]
set_property src_info {type:XDC file:18 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports MDIO]
set_property src_info {type:XDC file:18 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports MDC]
set_property src_info {type:XDC file:18 line:53 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_RXD[3]}]
set_property src_info {type:XDC file:18 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_RXD[2]}]
set_property src_info {type:XDC file:18 line:55 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_RXD[1]}]
set_property src_info {type:XDC file:18 line:56 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_RXD[0]}]
set_property src_info {type:XDC file:18 line:62 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_TXD[3]}]
set_property src_info {type:XDC file:18 line:63 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_TXD[2]}]
set_property src_info {type:XDC file:18 line:64 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_TXD[1]}]
set_property src_info {type:XDC file:18 line:65 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {RGMII_TXD[0]}]
set_property src_info {type:XDC file:18 line:69 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports RGMII_TX_CTL]
set_property src_info {type:XDC file:18 line:70 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports RGMII_TXC]
set_property src_info {type:XDC file:18 line:72 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports RGMII_RX_CTL]
set_property src_info {type:XDC file:18 line:74 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports RGMII_RXC]
set_property src_info {type:XDC file:18 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_clock_groups -asynchronous -group [get_clocks RGMII_RXC -include_generated_clocks] -group [get_clocks sgmii_clock -include_generated_clocks]
set_property src_info {type:XDC file:18 line:81 export:INPUT save:INPUT read:READ} [current_design]
set_property IODELAY_GROUP tri_mode_ethernet_mac_iodelay_grp [get_cells gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i]
set_property src_info {type:XDC file:18 line:110 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync3/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync4/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE]]
set_property src_info {type:XDC file:18 line:115 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {control_interface_inst/sConfigReg_reg[0]/C} \
          {control_interface_inst/sConfigReg_reg[100]/C} \
          {control_interface_inst/sConfigReg_reg[101]/C} \
          {control_interface_inst/sConfigReg_reg[102]/C} \
          {control_interface_inst/sConfigReg_reg[103]/C} \
          {control_interface_inst/sConfigReg_reg[104]/C} \
          {control_interface_inst/sConfigReg_reg[105]/C} \
          {control_interface_inst/sConfigReg_reg[106]/C} \
          {control_interface_inst/sConfigReg_reg[107]/C} \
          {control_interface_inst/sConfigReg_reg[108]/C} \
          {control_interface_inst/sConfigReg_reg[109]/C} \
          {control_interface_inst/sConfigReg_reg[10]/C} \
          {control_interface_inst/sConfigReg_reg[110]/C} \
          {control_interface_inst/sConfigReg_reg[111]/C} \
          {control_interface_inst/sConfigReg_reg[112]/C} \
          {control_interface_inst/sConfigReg_reg[113]/C} \
          {control_interface_inst/sConfigReg_reg[114]/C} \
          {control_interface_inst/sConfigReg_reg[115]/C} \
          {control_interface_inst/sConfigReg_reg[116]/C} \
          {control_interface_inst/sConfigReg_reg[117]/C} \
          {control_interface_inst/sConfigReg_reg[118]/C} \
          {control_interface_inst/sConfigReg_reg[119]/C} \
          {control_interface_inst/sConfigReg_reg[11]/C} \
          {control_interface_inst/sConfigReg_reg[120]/C} \
          {control_interface_inst/sConfigReg_reg[121]/C} \
          {control_interface_inst/sConfigReg_reg[122]/C} \
          {control_interface_inst/sConfigReg_reg[123]/C} \
          {control_interface_inst/sConfigReg_reg[124]/C} \
          {control_interface_inst/sConfigReg_reg[125]/C} \
          {control_interface_inst/sConfigReg_reg[126]/C} \
          {control_interface_inst/sConfigReg_reg[127]/C} \
          {control_interface_inst/sConfigReg_reg[128]/C} \
          {control_interface_inst/sConfigReg_reg[129]/C} \
          {control_interface_inst/sConfigReg_reg[12]/C} \
          {control_interface_inst/sConfigReg_reg[130]/C} \
          {control_interface_inst/sConfigReg_reg[131]/C} \
          {control_interface_inst/sConfigReg_reg[132]/C} \
          {control_interface_inst/sConfigReg_reg[133]/C} \
          {control_interface_inst/sConfigReg_reg[134]/C} \
          {control_interface_inst/sConfigReg_reg[135]/C} \
          {control_interface_inst/sConfigReg_reg[136]/C} \
          {control_interface_inst/sConfigReg_reg[137]/C} \
          {control_interface_inst/sConfigReg_reg[138]/C} \
          {control_interface_inst/sConfigReg_reg[139]/C} \
          {control_interface_inst/sConfigReg_reg[13]/C} \
          {control_interface_inst/sConfigReg_reg[140]/C} \
          {control_interface_inst/sConfigReg_reg[141]/C} \
          {control_interface_inst/sConfigReg_reg[142]/C} \
          {control_interface_inst/sConfigReg_reg[143]/C} \
          {control_interface_inst/sConfigReg_reg[144]/C} \
          {control_interface_inst/sConfigReg_reg[145]/C} \
          {control_interface_inst/sConfigReg_reg[146]/C} \
          {control_interface_inst/sConfigReg_reg[147]/C} \
          {control_interface_inst/sConfigReg_reg[148]/C} \
          {control_interface_inst/sConfigReg_reg[149]/C} \
          {control_interface_inst/sConfigReg_reg[14]/C} \
          {control_interface_inst/sConfigReg_reg[150]/C} \
          {control_interface_inst/sConfigReg_reg[151]/C} \
          {control_interface_inst/sConfigReg_reg[152]/C} \
          {control_interface_inst/sConfigReg_reg[153]/C} \
          {control_interface_inst/sConfigReg_reg[154]/C} \
          {control_interface_inst/sConfigReg_reg[155]/C} \
          {control_interface_inst/sConfigReg_reg[156]/C} \
          {control_interface_inst/sConfigReg_reg[157]/C} \
          {control_interface_inst/sConfigReg_reg[158]/C} \
          {control_interface_inst/sConfigReg_reg[159]/C} \
          {control_interface_inst/sConfigReg_reg[15]/C} \
          {control_interface_inst/sConfigReg_reg[160]/C} \
          {control_interface_inst/sConfigReg_reg[161]/C} \
          {control_interface_inst/sConfigReg_reg[162]/C} \
          {control_interface_inst/sConfigReg_reg[163]/C} \
          {control_interface_inst/sConfigReg_reg[164]/C} \
          {control_interface_inst/sConfigReg_reg[165]/C} \
          {control_interface_inst/sConfigReg_reg[166]/C} \
          {control_interface_inst/sConfigReg_reg[167]/C} \
          {control_interface_inst/sConfigReg_reg[168]/C} \
          {control_interface_inst/sConfigReg_reg[169]/C} \
          {control_interface_inst/sConfigReg_reg[16]/C} \
          {control_interface_inst/sConfigReg_reg[170]/C} \
          {control_interface_inst/sConfigReg_reg[171]/C} \
          {control_interface_inst/sConfigReg_reg[172]/C} \
          {control_interface_inst/sConfigReg_reg[173]/C} \
          {control_interface_inst/sConfigReg_reg[174]/C} \
          {control_interface_inst/sConfigReg_reg[175]/C} \
          {control_interface_inst/sConfigReg_reg[176]/C} \
          {control_interface_inst/sConfigReg_reg[177]/C} \
          {control_interface_inst/sConfigReg_reg[178]/C} \
          {control_interface_inst/sConfigReg_reg[179]/C} \
          {control_interface_inst/sConfigReg_reg[17]/C} \
          {control_interface_inst/sConfigReg_reg[180]/C} \
          {control_interface_inst/sConfigReg_reg[181]/C} \
          {control_interface_inst/sConfigReg_reg[182]/C} \
          {control_interface_inst/sConfigReg_reg[183]/C} \
          {control_interface_inst/sConfigReg_reg[184]/C} \
          {control_interface_inst/sConfigReg_reg[185]/C} \
          {control_interface_inst/sConfigReg_reg[186]/C} \
          {control_interface_inst/sConfigReg_reg[187]/C} \
          {control_interface_inst/sConfigReg_reg[188]/C} \
          {control_interface_inst/sConfigReg_reg[189]/C} \
          {control_interface_inst/sConfigReg_reg[18]/C} \
          {control_interface_inst/sConfigReg_reg[190]/C} \
          {control_interface_inst/sConfigReg_reg[191]/C} \
          {control_interface_inst/sConfigReg_reg[192]/C} \
          {control_interface_inst/sConfigReg_reg[193]/C} \
          {control_interface_inst/sConfigReg_reg[194]/C} \
          {control_interface_inst/sConfigReg_reg[195]/C} \
          {control_interface_inst/sConfigReg_reg[196]/C} \
          {control_interface_inst/sConfigReg_reg[197]/C} \
          {control_interface_inst/sConfigReg_reg[198]/C} \
          {control_interface_inst/sConfigReg_reg[199]/C} \
          {control_interface_inst/sConfigReg_reg[19]/C} \
          {control_interface_inst/sConfigReg_reg[1]/C} \
          {control_interface_inst/sConfigReg_reg[200]/C} \
          {control_interface_inst/sConfigReg_reg[201]/C} \
          {control_interface_inst/sConfigReg_reg[202]/C} \
          {control_interface_inst/sConfigReg_reg[203]/C} \
          {control_interface_inst/sConfigReg_reg[204]/C} \
          {control_interface_inst/sConfigReg_reg[205]/C} \
          {control_interface_inst/sConfigReg_reg[206]/C} \
          {control_interface_inst/sConfigReg_reg[207]/C} \
          {control_interface_inst/sConfigReg_reg[208]/C} \
          {control_interface_inst/sConfigReg_reg[209]/C} \
          {control_interface_inst/sConfigReg_reg[20]/C} \
          {control_interface_inst/sConfigReg_reg[210]/C} \
          {control_interface_inst/sConfigReg_reg[211]/C} \
          {control_interface_inst/sConfigReg_reg[212]/C} \
          {control_interface_inst/sConfigReg_reg[213]/C} \
          {control_interface_inst/sConfigReg_reg[214]/C} \
          {control_interface_inst/sConfigReg_reg[215]/C} \
          {control_interface_inst/sConfigReg_reg[216]/C} \
          {control_interface_inst/sConfigReg_reg[217]/C} \
          {control_interface_inst/sConfigReg_reg[218]/C} \
          {control_interface_inst/sConfigReg_reg[219]/C} \
          {control_interface_inst/sConfigReg_reg[21]/C} \
          {control_interface_inst/sConfigReg_reg[220]/C} \
          {control_interface_inst/sConfigReg_reg[221]/C} \
          {control_interface_inst/sConfigReg_reg[222]/C} \
          {control_interface_inst/sConfigReg_reg[223]/C} \
          {control_interface_inst/sConfigReg_reg[224]/C} \
          {control_interface_inst/sConfigReg_reg[225]/C} \
          {control_interface_inst/sConfigReg_reg[226]/C} \
          {control_interface_inst/sConfigReg_reg[227]/C} \
          {control_interface_inst/sConfigReg_reg[228]/C} \
          {control_interface_inst/sConfigReg_reg[229]/C} \
          {control_interface_inst/sConfigReg_reg[22]/C} \
          {control_interface_inst/sConfigReg_reg[230]/C} \
          {control_interface_inst/sConfigReg_reg[231]/C} \
          {control_interface_inst/sConfigReg_reg[232]/C} \
          {control_interface_inst/sConfigReg_reg[233]/C} \
          {control_interface_inst/sConfigReg_reg[234]/C} \
          {control_interface_inst/sConfigReg_reg[235]/C} \
          {control_interface_inst/sConfigReg_reg[236]/C} \
          {control_interface_inst/sConfigReg_reg[237]/C} \
          {control_interface_inst/sConfigReg_reg[238]/C} \
          {control_interface_inst/sConfigReg_reg[239]/C} \
          {control_interface_inst/sConfigReg_reg[23]/C} \
          {control_interface_inst/sConfigReg_reg[240]/C} \
          {control_interface_inst/sConfigReg_reg[241]/C} \
          {control_interface_inst/sConfigReg_reg[242]/C} \
          {control_interface_inst/sConfigReg_reg[243]/C} \
          {control_interface_inst/sConfigReg_reg[244]/C} \
          {control_interface_inst/sConfigReg_reg[245]/C} \
          {control_interface_inst/sConfigReg_reg[246]/C} \
          {control_interface_inst/sConfigReg_reg[247]/C} \
          {control_interface_inst/sConfigReg_reg[248]/C} \
          {control_interface_inst/sConfigReg_reg[249]/C} \
          {control_interface_inst/sConfigReg_reg[24]/C} \
          {control_interface_inst/sConfigReg_reg[250]/C} \
          {control_interface_inst/sConfigReg_reg[251]/C} \
          {control_interface_inst/sConfigReg_reg[252]/C} \
          {control_interface_inst/sConfigReg_reg[253]/C} \
          {control_interface_inst/sConfigReg_reg[254]/C} \
          {control_interface_inst/sConfigReg_reg[255]/C} \
          {control_interface_inst/sConfigReg_reg[256]/C} \
          {control_interface_inst/sConfigReg_reg[257]/C} \
          {control_interface_inst/sConfigReg_reg[258]/C} \
          {control_interface_inst/sConfigReg_reg[259]/C} \
          {control_interface_inst/sConfigReg_reg[25]/C} \
          {control_interface_inst/sConfigReg_reg[260]/C} \
          {control_interface_inst/sConfigReg_reg[261]/C} \
          {control_interface_inst/sConfigReg_reg[262]/C} \
          {control_interface_inst/sConfigReg_reg[263]/C} \
          {control_interface_inst/sConfigReg_reg[264]/C} \
          {control_interface_inst/sConfigReg_reg[265]/C} \
          {control_interface_inst/sConfigReg_reg[266]/C} \
          {control_interface_inst/sConfigReg_reg[267]/C} \
          {control_interface_inst/sConfigReg_reg[268]/C} \
          {control_interface_inst/sConfigReg_reg[269]/C} \
          {control_interface_inst/sConfigReg_reg[26]/C} \
          {control_interface_inst/sConfigReg_reg[270]/C} \
          {control_interface_inst/sConfigReg_reg[271]/C} \
          {control_interface_inst/sConfigReg_reg[272]/C} \
          {control_interface_inst/sConfigReg_reg[273]/C} \
          {control_interface_inst/sConfigReg_reg[274]/C} \
          {control_interface_inst/sConfigReg_reg[275]/C} \
          {control_interface_inst/sConfigReg_reg[276]/C} \
          {control_interface_inst/sConfigReg_reg[277]/C} \
          {control_interface_inst/sConfigReg_reg[278]/C} \
          {control_interface_inst/sConfigReg_reg[279]/C} \
          {control_interface_inst/sConfigReg_reg[27]/C} \
          {control_interface_inst/sConfigReg_reg[280]/C} \
          {control_interface_inst/sConfigReg_reg[281]/C} \
          {control_interface_inst/sConfigReg_reg[282]/C} \
          {control_interface_inst/sConfigReg_reg[283]/C} \
          {control_interface_inst/sConfigReg_reg[284]/C} \
          {control_interface_inst/sConfigReg_reg[285]/C} \
          {control_interface_inst/sConfigReg_reg[286]/C} \
          {control_interface_inst/sConfigReg_reg[287]/C} \
          {control_interface_inst/sConfigReg_reg[288]/C} \
          {control_interface_inst/sConfigReg_reg[289]/C} \
          {control_interface_inst/sConfigReg_reg[28]/C} \
          {control_interface_inst/sConfigReg_reg[290]/C} \
          {control_interface_inst/sConfigReg_reg[291]/C} \
          {control_interface_inst/sConfigReg_reg[292]/C} \
          {control_interface_inst/sConfigReg_reg[293]/C} \
          {control_interface_inst/sConfigReg_reg[294]/C} \
          {control_interface_inst/sConfigReg_reg[295]/C} \
          {control_interface_inst/sConfigReg_reg[296]/C} \
          {control_interface_inst/sConfigReg_reg[297]/C} \
          {control_interface_inst/sConfigReg_reg[298]/C} \
          {control_interface_inst/sConfigReg_reg[299]/C} \
          {control_interface_inst/sConfigReg_reg[29]/C} \
          {control_interface_inst/sConfigReg_reg[2]/C} \
          {control_interface_inst/sConfigReg_reg[300]/C} \
          {control_interface_inst/sConfigReg_reg[301]/C} \
          {control_interface_inst/sConfigReg_reg[302]/C} \
          {control_interface_inst/sConfigReg_reg[303]/C} \
          {control_interface_inst/sConfigReg_reg[304]/C} \
          {control_interface_inst/sConfigReg_reg[305]/C} \
          {control_interface_inst/sConfigReg_reg[306]/C} \
          {control_interface_inst/sConfigReg_reg[307]/C} \
          {control_interface_inst/sConfigReg_reg[308]/C} \
          {control_interface_inst/sConfigReg_reg[309]/C} \
          {control_interface_inst/sConfigReg_reg[30]/C} \
          {control_interface_inst/sConfigReg_reg[310]/C} \
          {control_interface_inst/sConfigReg_reg[311]/C} \
          {control_interface_inst/sConfigReg_reg[312]/C} \
          {control_interface_inst/sConfigReg_reg[313]/C} \
          {control_interface_inst/sConfigReg_reg[314]/C} \
          {control_interface_inst/sConfigReg_reg[315]/C} \
          {control_interface_inst/sConfigReg_reg[316]/C} \
          {control_interface_inst/sConfigReg_reg[317]/C} \
          {control_interface_inst/sConfigReg_reg[318]/C} \
          {control_interface_inst/sConfigReg_reg[319]/C} \
          {control_interface_inst/sConfigReg_reg[31]/C} \
          {control_interface_inst/sConfigReg_reg[320]/C} \
          {control_interface_inst/sConfigReg_reg[321]/C} \
          {control_interface_inst/sConfigReg_reg[322]/C} \
          {control_interface_inst/sConfigReg_reg[323]/C} \
          {control_interface_inst/sConfigReg_reg[324]/C} \
          {control_interface_inst/sConfigReg_reg[325]/C} \
          {control_interface_inst/sConfigReg_reg[326]/C} \
          {control_interface_inst/sConfigReg_reg[327]/C} \
          {control_interface_inst/sConfigReg_reg[328]/C} \
          {control_interface_inst/sConfigReg_reg[329]/C} \
          {control_interface_inst/sConfigReg_reg[32]/C} \
          {control_interface_inst/sConfigReg_reg[330]/C} \
          {control_interface_inst/sConfigReg_reg[331]/C} \
          {control_interface_inst/sConfigReg_reg[332]/C} \
          {control_interface_inst/sConfigReg_reg[333]/C} \
          {control_interface_inst/sConfigReg_reg[334]/C} \
          {control_interface_inst/sConfigReg_reg[335]/C} \
          {control_interface_inst/sConfigReg_reg[336]/C} \
          {control_interface_inst/sConfigReg_reg[337]/C} \
          {control_interface_inst/sConfigReg_reg[338]/C} \
          {control_interface_inst/sConfigReg_reg[339]/C} \
          {control_interface_inst/sConfigReg_reg[33]/C} \
          {control_interface_inst/sConfigReg_reg[340]/C} \
          {control_interface_inst/sConfigReg_reg[341]/C} \
          {control_interface_inst/sConfigReg_reg[342]/C} \
          {control_interface_inst/sConfigReg_reg[343]/C} \
          {control_interface_inst/sConfigReg_reg[344]/C} \
          {control_interface_inst/sConfigReg_reg[345]/C} \
          {control_interface_inst/sConfigReg_reg[346]/C} \
          {control_interface_inst/sConfigReg_reg[347]/C} \
          {control_interface_inst/sConfigReg_reg[348]/C} \
          {control_interface_inst/sConfigReg_reg[349]/C} \
          {control_interface_inst/sConfigReg_reg[34]/C} \
          {control_interface_inst/sConfigReg_reg[350]/C} \
          {control_interface_inst/sConfigReg_reg[351]/C} \
          {control_interface_inst/sConfigReg_reg[352]/C} \
          {control_interface_inst/sConfigReg_reg[353]/C} \
          {control_interface_inst/sConfigReg_reg[354]/C} \
          {control_interface_inst/sConfigReg_reg[355]/C} \
          {control_interface_inst/sConfigReg_reg[356]/C} \
          {control_interface_inst/sConfigReg_reg[357]/C} \
          {control_interface_inst/sConfigReg_reg[358]/C} \
          {control_interface_inst/sConfigReg_reg[359]/C} \
          {control_interface_inst/sConfigReg_reg[35]/C} \
          {control_interface_inst/sConfigReg_reg[360]/C} \
          {control_interface_inst/sConfigReg_reg[361]/C} \
          {control_interface_inst/sConfigReg_reg[362]/C} \
          {control_interface_inst/sConfigReg_reg[363]/C} \
          {control_interface_inst/sConfigReg_reg[364]/C} \
          {control_interface_inst/sConfigReg_reg[365]/C} \
          {control_interface_inst/sConfigReg_reg[366]/C} \
          {control_interface_inst/sConfigReg_reg[367]/C} \
          {control_interface_inst/sConfigReg_reg[368]/C} \
          {control_interface_inst/sConfigReg_reg[369]/C} \
          {control_interface_inst/sConfigReg_reg[36]/C} \
          {control_interface_inst/sConfigReg_reg[370]/C} \
          {control_interface_inst/sConfigReg_reg[371]/C} \
          {control_interface_inst/sConfigReg_reg[372]/C} \
          {control_interface_inst/sConfigReg_reg[373]/C} \
          {control_interface_inst/sConfigReg_reg[374]/C} \
          {control_interface_inst/sConfigReg_reg[375]/C} \
          {control_interface_inst/sConfigReg_reg[376]/C} \
          {control_interface_inst/sConfigReg_reg[377]/C} \
          {control_interface_inst/sConfigReg_reg[378]/C} \
          {control_interface_inst/sConfigReg_reg[379]/C} \
          {control_interface_inst/sConfigReg_reg[37]/C} \
          {control_interface_inst/sConfigReg_reg[380]/C} \
          {control_interface_inst/sConfigReg_reg[381]/C} \
          {control_interface_inst/sConfigReg_reg[382]/C} \
          {control_interface_inst/sConfigReg_reg[383]/C} \
          {control_interface_inst/sConfigReg_reg[384]/C} \
          {control_interface_inst/sConfigReg_reg[385]/C} \
          {control_interface_inst/sConfigReg_reg[386]/C} \
          {control_interface_inst/sConfigReg_reg[387]/C} \
          {control_interface_inst/sConfigReg_reg[388]/C} \
          {control_interface_inst/sConfigReg_reg[389]/C} \
          {control_interface_inst/sConfigReg_reg[38]/C} \
          {control_interface_inst/sConfigReg_reg[390]/C} \
          {control_interface_inst/sConfigReg_reg[391]/C} \
          {control_interface_inst/sConfigReg_reg[392]/C} \
          {control_interface_inst/sConfigReg_reg[393]/C} \
          {control_interface_inst/sConfigReg_reg[394]/C} \
          {control_interface_inst/sConfigReg_reg[395]/C} \
          {control_interface_inst/sConfigReg_reg[396]/C} \
          {control_interface_inst/sConfigReg_reg[397]/C} \
          {control_interface_inst/sConfigReg_reg[398]/C} \
          {control_interface_inst/sConfigReg_reg[399]/C} \
          {control_interface_inst/sConfigReg_reg[39]/C} \
          {control_interface_inst/sConfigReg_reg[3]/C} \
          {control_interface_inst/sConfigReg_reg[400]/C} \
          {control_interface_inst/sConfigReg_reg[401]/C} \
          {control_interface_inst/sConfigReg_reg[402]/C} \
          {control_interface_inst/sConfigReg_reg[403]/C} \
          {control_interface_inst/sConfigReg_reg[404]/C} \
          {control_interface_inst/sConfigReg_reg[405]/C} \
          {control_interface_inst/sConfigReg_reg[406]/C} \
          {control_interface_inst/sConfigReg_reg[407]/C} \
          {control_interface_inst/sConfigReg_reg[408]/C} \
          {control_interface_inst/sConfigReg_reg[409]/C} \
          {control_interface_inst/sConfigReg_reg[40]/C} \
          {control_interface_inst/sConfigReg_reg[410]/C} \
          {control_interface_inst/sConfigReg_reg[411]/C} \
          {control_interface_inst/sConfigReg_reg[412]/C} \
          {control_interface_inst/sConfigReg_reg[413]/C} \
          {control_interface_inst/sConfigReg_reg[414]/C} \
          {control_interface_inst/sConfigReg_reg[415]/C} \
          {control_interface_inst/sConfigReg_reg[416]/C} \
          {control_interface_inst/sConfigReg_reg[417]/C} \
          {control_interface_inst/sConfigReg_reg[418]/C} \
          {control_interface_inst/sConfigReg_reg[419]/C} \
          {control_interface_inst/sConfigReg_reg[41]/C} \
          {control_interface_inst/sConfigReg_reg[420]/C} \
          {control_interface_inst/sConfigReg_reg[421]/C} \
          {control_interface_inst/sConfigReg_reg[422]/C} \
          {control_interface_inst/sConfigReg_reg[423]/C} \
          {control_interface_inst/sConfigReg_reg[424]/C} \
          {control_interface_inst/sConfigReg_reg[425]/C} \
          {control_interface_inst/sConfigReg_reg[426]/C} \
          {control_interface_inst/sConfigReg_reg[427]/C} \
          {control_interface_inst/sConfigReg_reg[428]/C} \
          {control_interface_inst/sConfigReg_reg[429]/C} \
          {control_interface_inst/sConfigReg_reg[42]/C} \
          {control_interface_inst/sConfigReg_reg[430]/C} \
          {control_interface_inst/sConfigReg_reg[431]/C} \
          {control_interface_inst/sConfigReg_reg[432]/C} \
          {control_interface_inst/sConfigReg_reg[433]/C} \
          {control_interface_inst/sConfigReg_reg[434]/C} \
          {control_interface_inst/sConfigReg_reg[435]/C} \
          {control_interface_inst/sConfigReg_reg[436]/C} \
          {control_interface_inst/sConfigReg_reg[437]/C} \
          {control_interface_inst/sConfigReg_reg[438]/C} \
          {control_interface_inst/sConfigReg_reg[439]/C} \
          {control_interface_inst/sConfigReg_reg[43]/C} \
          {control_interface_inst/sConfigReg_reg[440]/C} \
          {control_interface_inst/sConfigReg_reg[441]/C} \
          {control_interface_inst/sConfigReg_reg[442]/C} \
          {control_interface_inst/sConfigReg_reg[443]/C} \
          {control_interface_inst/sConfigReg_reg[444]/C} \
          {control_interface_inst/sConfigReg_reg[445]/C} \
          {control_interface_inst/sConfigReg_reg[446]/C} \
          {control_interface_inst/sConfigReg_reg[447]/C} \
          {control_interface_inst/sConfigReg_reg[448]/C} \
          {control_interface_inst/sConfigReg_reg[449]/C} \
          {control_interface_inst/sConfigReg_reg[44]/C} \
          {control_interface_inst/sConfigReg_reg[450]/C} \
          {control_interface_inst/sConfigReg_reg[451]/C} \
          {control_interface_inst/sConfigReg_reg[452]/C} \
          {control_interface_inst/sConfigReg_reg[453]/C} \
          {control_interface_inst/sConfigReg_reg[454]/C} \
          {control_interface_inst/sConfigReg_reg[455]/C} \
          {control_interface_inst/sConfigReg_reg[456]/C} \
          {control_interface_inst/sConfigReg_reg[457]/C} \
          {control_interface_inst/sConfigReg_reg[458]/C} \
          {control_interface_inst/sConfigReg_reg[459]/C} \
          {control_interface_inst/sConfigReg_reg[45]/C} \
          {control_interface_inst/sConfigReg_reg[460]/C} \
          {control_interface_inst/sConfigReg_reg[461]/C} \
          {control_interface_inst/sConfigReg_reg[462]/C} \
          {control_interface_inst/sConfigReg_reg[463]/C} \
          {control_interface_inst/sConfigReg_reg[464]/C} \
          {control_interface_inst/sConfigReg_reg[465]/C} \
          {control_interface_inst/sConfigReg_reg[466]/C} \
          {control_interface_inst/sConfigReg_reg[467]/C} \
          {control_interface_inst/sConfigReg_reg[468]/C} \
          {control_interface_inst/sConfigReg_reg[469]/C} \
          {control_interface_inst/sConfigReg_reg[46]/C} \
          {control_interface_inst/sConfigReg_reg[470]/C} \
          {control_interface_inst/sConfigReg_reg[471]/C} \
          {control_interface_inst/sConfigReg_reg[472]/C} \
          {control_interface_inst/sConfigReg_reg[473]/C} \
          {control_interface_inst/sConfigReg_reg[474]/C} \
          {control_interface_inst/sConfigReg_reg[475]/C} \
          {control_interface_inst/sConfigReg_reg[476]/C} \
          {control_interface_inst/sConfigReg_reg[477]/C} \
          {control_interface_inst/sConfigReg_reg[478]/C} \
          {control_interface_inst/sConfigReg_reg[479]/C} \
          {control_interface_inst/sConfigReg_reg[47]/C} \
          {control_interface_inst/sConfigReg_reg[480]/C} \
          {control_interface_inst/sConfigReg_reg[481]/C} \
          {control_interface_inst/sConfigReg_reg[482]/C} \
          {control_interface_inst/sConfigReg_reg[483]/C} \
          {control_interface_inst/sConfigReg_reg[484]/C} \
          {control_interface_inst/sConfigReg_reg[485]/C} \
          {control_interface_inst/sConfigReg_reg[486]/C} \
          {control_interface_inst/sConfigReg_reg[487]/C} \
          {control_interface_inst/sConfigReg_reg[488]/C} \
          {control_interface_inst/sConfigReg_reg[489]/C} \
          {control_interface_inst/sConfigReg_reg[48]/C} \
          {control_interface_inst/sConfigReg_reg[490]/C} \
          {control_interface_inst/sConfigReg_reg[491]/C} \
          {control_interface_inst/sConfigReg_reg[492]/C} \
          {control_interface_inst/sConfigReg_reg[493]/C} \
          {control_interface_inst/sConfigReg_reg[494]/C} \
          {control_interface_inst/sConfigReg_reg[495]/C} \
          {control_interface_inst/sConfigReg_reg[496]/C} \
          {control_interface_inst/sConfigReg_reg[497]/C} \
          {control_interface_inst/sConfigReg_reg[498]/C} \
          {control_interface_inst/sConfigReg_reg[499]/C} \
          {control_interface_inst/sConfigReg_reg[49]/C} \
          {control_interface_inst/sConfigReg_reg[4]/C} \
          {control_interface_inst/sConfigReg_reg[500]/C} \
          {control_interface_inst/sConfigReg_reg[501]/C} \
          {control_interface_inst/sConfigReg_reg[502]/C} \
          {control_interface_inst/sConfigReg_reg[503]/C} \
          {control_interface_inst/sConfigReg_reg[504]/C} \
          {control_interface_inst/sConfigReg_reg[505]/C} \
          {control_interface_inst/sConfigReg_reg[506]/C} \
          {control_interface_inst/sConfigReg_reg[507]/C} \
          {control_interface_inst/sConfigReg_reg[508]/C} \
          {control_interface_inst/sConfigReg_reg[509]/C} \
          {control_interface_inst/sConfigReg_reg[50]/C} \
          {control_interface_inst/sConfigReg_reg[510]/C} \
          {control_interface_inst/sConfigReg_reg[511]/C} \
          {control_interface_inst/sConfigReg_reg[51]/C} \
          {control_interface_inst/sConfigReg_reg[52]/C} \
          {control_interface_inst/sConfigReg_reg[53]/C} \
          {control_interface_inst/sConfigReg_reg[54]/C} \
          {control_interface_inst/sConfigReg_reg[55]/C} \
          {control_interface_inst/sConfigReg_reg[56]/C} \
          {control_interface_inst/sConfigReg_reg[57]/C} \
          {control_interface_inst/sConfigReg_reg[58]/C} \
          {control_interface_inst/sConfigReg_reg[59]/C} \
          {control_interface_inst/sConfigReg_reg[5]/C} \
          {control_interface_inst/sConfigReg_reg[60]/C} \
          {control_interface_inst/sConfigReg_reg[61]/C} \
          {control_interface_inst/sConfigReg_reg[62]/C} \
          {control_interface_inst/sConfigReg_reg[63]/C} \
          {control_interface_inst/sConfigReg_reg[64]/C} \
          {control_interface_inst/sConfigReg_reg[65]/C} \
          {control_interface_inst/sConfigReg_reg[66]/C} \
          {control_interface_inst/sConfigReg_reg[67]/C} \
          {control_interface_inst/sConfigReg_reg[68]/C} \
          {control_interface_inst/sConfigReg_reg[69]/C} \
          {control_interface_inst/sConfigReg_reg[6]/C} \
          {control_interface_inst/sConfigReg_reg[70]/C} \
          {control_interface_inst/sConfigReg_reg[71]/C} \
          {control_interface_inst/sConfigReg_reg[72]/C} \
          {control_interface_inst/sConfigReg_reg[73]/C} \
          {control_interface_inst/sConfigReg_reg[74]/C} \
          {control_interface_inst/sConfigReg_reg[75]/C} \
          {control_interface_inst/sConfigReg_reg[76]/C} \
          {control_interface_inst/sConfigReg_reg[77]/C} \
          {control_interface_inst/sConfigReg_reg[78]/C} \
          {control_interface_inst/sConfigReg_reg[79]/C} \
          {control_interface_inst/sConfigReg_reg[7]/C} \
          {control_interface_inst/sConfigReg_reg[80]/C} \
          {control_interface_inst/sConfigReg_reg[81]/C} \
          {control_interface_inst/sConfigReg_reg[82]/C} \
          {control_interface_inst/sConfigReg_reg[83]/C} \
          {control_interface_inst/sConfigReg_reg[84]/C} \
          {control_interface_inst/sConfigReg_reg[85]/C} \
          {control_interface_inst/sConfigReg_reg[86]/C} \
          {control_interface_inst/sConfigReg_reg[87]/C} \
          {control_interface_inst/sConfigReg_reg[88]/C} \
          {control_interface_inst/sConfigReg_reg[89]/C} \
          {control_interface_inst/sConfigReg_reg[8]/C} \
          {control_interface_inst/sConfigReg_reg[90]/C} \
          {control_interface_inst/sConfigReg_reg[91]/C} \
          {control_interface_inst/sConfigReg_reg[92]/C} \
          {control_interface_inst/sConfigReg_reg[93]/C} \
          {control_interface_inst/sConfigReg_reg[94]/C} \
          {control_interface_inst/sConfigReg_reg[95]/C} \
          {control_interface_inst/sConfigReg_reg[96]/C} \
          {control_interface_inst/sConfigReg_reg[97]/C} \
          {control_interface_inst/sConfigReg_reg[98]/C} \
          {control_interface_inst/sConfigReg_reg[99]/C} \
          {control_interface_inst/sConfigReg_reg[9]/C}]]
set_property src_info {type:XDC file:18 line:116 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -from [get_pins [list {control_interface_inst/sPulseReg_reg[0]/C} \
          {control_interface_inst/sPulseReg_reg[10]/C} \
          {control_interface_inst/sPulseReg_reg[11]/C} \
          {control_interface_inst/sPulseReg_reg[12]/C} \
          {control_interface_inst/sPulseReg_reg[13]/C} \
          {control_interface_inst/sPulseReg_reg[14]/C} \
          {control_interface_inst/sPulseReg_reg[15]/C} \
          {control_interface_inst/sPulseReg_reg[1]/C} \
          {control_interface_inst/sPulseReg_reg[2]/C} \
          {control_interface_inst/sPulseReg_reg[3]/C} \
          {control_interface_inst/sPulseReg_reg[4]/C} \
          {control_interface_inst/sPulseReg_reg[5]/C} \
          {control_interface_inst/sPulseReg_reg[6]/C} \
          {control_interface_inst/sPulseReg_reg[7]/C} \
          {control_interface_inst/sPulseReg_reg[8]/C} \
          {control_interface_inst/sPulseReg_reg[9]/C}]]
set_property src_info {type:XDC file:18 line:117 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list {control_interface_inst/sRegOut_reg[0]/D} \
          {control_interface_inst/sRegOut_reg[10]/D} \
          {control_interface_inst/sRegOut_reg[11]/D} \
          {control_interface_inst/sRegOut_reg[12]/D} \
          {control_interface_inst/sRegOut_reg[13]/D} \
          {control_interface_inst/sRegOut_reg[14]/D} \
          {control_interface_inst/sRegOut_reg[15]/D} \
          {control_interface_inst/sRegOut_reg[1]/D} \
          {control_interface_inst/sRegOut_reg[2]/D} \
          {control_interface_inst/sRegOut_reg[3]/D} \
          {control_interface_inst/sRegOut_reg[4]/D} \
          {control_interface_inst/sRegOut_reg[5]/D} \
          {control_interface_inst/sRegOut_reg[6]/D} \
          {control_interface_inst/sRegOut_reg[7]/D} \
          {control_interface_inst/sRegOut_reg[8]/D} \
          {control_interface_inst/sRegOut_reg[9]/D}]]
set_property src_info {type:XDC file:18 line:122 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[0]}]
set_property src_info {type:XDC file:18 line:123 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[0]}]
set_property src_info {type:XDC file:18 line:124 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports {LED8Bit[0]}]
set_property src_info {type:XDC file:18 line:128 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[1]}]
set_property src_info {type:XDC file:18 line:129 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[1]}]
set_property src_info {type:XDC file:18 line:130 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports {LED8Bit[1]}]
set_property src_info {type:XDC file:18 line:134 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[2]}]
set_property src_info {type:XDC file:18 line:135 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[2]}]
set_property src_info {type:XDC file:18 line:136 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports {LED8Bit[2]}]
set_property src_info {type:XDC file:18 line:140 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[3]}]
set_property src_info {type:XDC file:18 line:141 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[3]}]
set_property src_info {type:XDC file:18 line:142 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS15 [get_ports {LED8Bit[3]}]
set_property src_info {type:XDC file:18 line:146 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[4]}]
set_property src_info {type:XDC file:18 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[4]}]
set_property src_info {type:XDC file:18 line:148 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {LED8Bit[4]}]
set_property src_info {type:XDC file:18 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[5]}]
set_property src_info {type:XDC file:18 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[5]}]
set_property src_info {type:XDC file:18 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {LED8Bit[5]}]
set_property src_info {type:XDC file:18 line:158 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[6]}]
set_property src_info {type:XDC file:18 line:159 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[6]}]
set_property src_info {type:XDC file:18 line:160 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {LED8Bit[6]}]
set_property src_info {type:XDC file:18 line:164 export:INPUT save:INPUT read:READ} [current_design]
set_property DRIVE 12 [get_ports {LED8Bit[7]}]
set_property src_info {type:XDC file:18 line:165 export:INPUT save:INPUT read:READ} [current_design]
set_property SLEW SLOW [get_ports {LED8Bit[7]}]
set_property src_info {type:XDC file:18 line:166 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {LED8Bit[7]}]
set_property src_info {type:XDC file:18 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {DIPSw4Bit[0]}]
set_property src_info {type:XDC file:18 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {DIPSw4Bit[1]}]
set_property src_info {type:XDC file:18 line:183 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {DIPSw4Bit[2]}]
set_property src_info {type:XDC file:18 line:188 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports {DIPSw4Bit[3]}]
set_property src_info {type:XDC file:18 line:193 export:INPUT save:INPUT read:READ} [current_design]
create_clock -period 6.250 -name Q0_CLK1_GTREFCLK_PAD_P_IN [get_ports Q0_CLK1_GTREFCLK_PAD_P_IN]
set_property src_info {type:XDC file:18 line:195 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list gtwizard_0_exdes_inst/gt0_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt0_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt1_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt1_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt2_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt2_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt3_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt3_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt4_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt4_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt5_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt5_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt6_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt6_txfsmresetdone_r_reg/CLR \
          gtwizard_0_exdes_inst/gt7_txfsmresetdone_r2_reg/CLR \
          gtwizard_0_exdes_inst/gt7_txfsmresetdone_r_reg/CLR]]
set_property src_info {type:XDC file:18 line:196 export:INPUT save:INPUT read:READ} [current_design]
set_false_path -to [get_pins [list gtwizard_0_exdes_inst/gt0_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt0_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt1_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt1_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt2_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt2_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt3_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt3_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt4_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt4_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt5_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt5_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt6_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt6_txfsmresetdone_r_reg/D \
          gtwizard_0_exdes_inst/gt7_txfsmresetdone_r2_reg/D \
          gtwizard_0_exdes_inst/gt7_txfsmresetdone_r_reg/D]]
set_property src_info {type:XDC file:18 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports SDA]
set_property src_info {type:XDC file:18 line:264 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVCMOS25 [get_ports SCL]
set_property src_info {type:XDC file:18 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports Data_INP]
set_property src_info {type:XDC file:18 line:271 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports Data_INN]
set_property src_info {type:XDC file:18 line:275 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports Data_OUTP]
set_property src_info {type:XDC file:18 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property IOSTANDARD LVDS_25 [get_ports Data_OUTN]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells gig_eth_inst/tx_fifo_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells control_interface_inst/data_fifo]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells gig_eth_inst/rx_fifo_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[0].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[1].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[2].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[3].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[4].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[5].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[6].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[7].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells {Data_Checker_Inst/data_aggregator_inst/genblk2[8].fifo_128to128_depth1k_inst}]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells Data_Checker_Inst/data_aggregator_inst/fifo_128to32_depth16k_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells gtwizard_0_exdes_inst/gtwizard_0_support_i/gtwizard_0_init_i]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells vio_0_inst]
set_property src_info {type:TCL file:{} line:-1 export:INPUT save:INPUT read:READ} [current_design]
set_property KEEP_HIERARCHY SOFT [get_cells global_clock_reset_inst/clockwiz_inst]
