0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_a.vhd,1709938826,vhdl2008,,,,test_format_a,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sim_1/new/test_format_b.vhd,1710193981,vhdl2008,,,,test_format_b,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/ALU.vhd,1710191458,vhdl2008,,,,alu,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/RF8_16.vhd,1709607802,vhdl2008,,,,register_file,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/control_path_v3.vhd,1710194115,vhdl2008,,,,control_path_v3,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/decoder.vhd,1709938890,vhdl,,,,decoder,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/latches.vhd,1709947355,vhdl,,,,ex_mem_latch;id_ex_latch;if_id_latch;mem_wb_latch,,,,,,,,
C:/Users/Jacob/.Xilinx/Projects/ece449project/InitialPipeline.srcs/sources_1/new/pc_unit.vhd,1709945922,vhdl,,,,pc_unit,,,,,,,,
