

================================================================
== Vitis HLS Report for 'matrix_mult_Pipeline_Product'
================================================================
* Date:           Sat Feb 17 04:34:36 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        gemmhls_int
* Solution:       pipeline_II_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product  |       19|       19|         5|          1|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      99|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      99|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_20ns_20_4_1_U1  |mac_muladd_8ns_8ns_20ns_20_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_132_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln232_1_fu_161_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln232_fu_142_p2    |         +|   0|  0|  15|           8|           8|
    |icmp_ln15_fu_126_p2    |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  55|          27|          25|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|    5|         10|
    |ap_sig_allocacmp_p_load  |   9|          2|   20|         40|
    |empty_fu_52              |   9|          2|   20|         40|
    |k_fu_56                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   52|        104|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_fu_52                       |  20|   0|   20|          0|
    |icmp_ln15_reg_220                 |   1|   0|    1|          0|
    |k_fu_56                           |   5|   0|    5|          0|
    |icmp_ln15_reg_220                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  99|  32|   36|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  matrix_mult_Pipeline_Product|  return value|
|zext_ln232_2  |   in|    8|     ap_none|                  zext_ln232_2|        scalar|
|a_address0    |  out|    8|   ap_memory|                             a|         array|
|a_ce0         |  out|    1|   ap_memory|                             a|         array|
|a_q0          |   in|    8|   ap_memory|                             a|         array|
|zext_ln12     |   in|    5|     ap_none|                     zext_ln12|        scalar|
|b_address0    |  out|    8|   ap_memory|                             b|         array|
|b_ce0         |  out|    1|   ap_memory|                             b|         array|
|b_q0          |   in|    8|   ap_memory|                             b|         array|
|p_out         |  out|   20|      ap_vld|                         p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                         p_out|       pointer|
+--------------+-----+-----+------------+------------------------------+--------------+

