Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/project/CE202-LC-Lab-Manual/Projects/module 1/rt_isim_beh.exe -prj D:/project/CE202-LC-Lab-Manual/Projects/module 1/rt_beh.prj work.rt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/project/CE202-LC-Lab-Manual/Projects/module 1/Multiplier8x8.v" into library work
Analyzing Verilog file "D:/project/CE202-LC-Lab-Manual/Projects/module 1/Multiplier16x16.v" into library work
Analyzing Verilog file "D:/project/CE202-LC-Lab-Manual/Projects/module 1/AdderSubtractor32bit.v" into library work
Analyzing Verilog file "D:/project/CE202-LC-Lab-Manual/Projects/module 1/TemperatureCalculator.v" into library work
Analyzing Verilog file "D:/project/CE202-LC-Lab-Manual/Projects/module 1/rt.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Multiplier8x8
Compiling module Multiplier16x16
Compiling module AdderSubtractor32x32
Compiling module TemperatureCalculator
Compiling module rt
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable D:/project/CE202-LC-Lab-Manual/Projects/module 1/rt_isim_beh.exe
Fuse Memory Usage: 28716 KB
Fuse CPU Usage: 312 ms
