# 2020/9/12

* Verilator Note：From Verilog to C++

- Chisel Note：
    - Generate Verilog with SBT
    - Run Scala testbench 

# 2020/9/13

* Implement `RegFile` with Scala testbench

# 2020/9/16

* Implement `ALU` with C++ testbench (run with `make aluTest`)

* Integrated `RegFile` test in `Makefile` (`make regfileTest`)

- Update Verilator Note: Using absolute path
