# Lab 3: Thunderbird Turn Signal

VHDL for ECE 281 [Lab 3](https://usafa-ece.github.io/ece281-book/lab/lab3.html)

Targeted toward Digilent Basys3. Make sure to install the [board files](https://github.com/Xilinx/XilinxBoardStore/tree/2018.2/boards/Digilent/basys3).

Built for Vivado 2024.2 on Windows 11.

Part of the Documentation statement that I forgot to add in to the lab:
I used ChatGPT to debug my code and understand VHDL syntax. Here is a summary of our conversation: https://docs.google.com/document/d/1a3uXjmRX2kc1oE1yTPM4431aw7cgT7P1QOhI3p1dRxc/edit?tab=t.0
