INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsteinke/Documents/groupproject/groupproject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsteinke/Documents/groupproject/groupproject.srcs/sources_1/new/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsteinke/Documents/groupproject/groupproject.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsteinke/Documents/groupproject/groupproject.srcs/sim_1/new/tb_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_id
