# RISC-V VDAT SoC Tapeout Program

This repository contains files, documentation, and progress updates for the **RISC-V VDAT SoC Tapeout Program**, a hands-on initiative for designing **RISC-V-based System-on-Chip (SoC) architectures**. The program guides participants through the complete design flow from **RTL to GDSII** using **open-source tools**.

---

## About the Program

The **VDAT SoC Tapeout Program** is a collaborative effort aimed at strengthening India's semiconductor ecosystem. It provides participants with **practical chip design experience**, equipping them with skills to develop **industry-relevant RISC-V solutions**.

---

## Program Progress

### Week 0: Environment Setup

**Objective:** Set up development tools and understand their usage.

**Completed Tasks:**
- ✅ Configured development environment
- ✅ Installed **Iverilog** for Verilog simulation
- ✅ Set up **Yosys** for synthesis
- ✅ Installed **gtkWave** for waveform analysis
- ✅ Tested tools with sample cases

**Key Takeaways:**
- Learned installation and use of open-source EDA tools
- Gained insight into the **RTL-to-GDSII** design flow

---

### Progress Summary

| Week   | Phase       | Status       |
|--------|------------|-------------|
| Week 0 | Tool Setup | ✅ Completed |

---

## Tools & Technologies

- **Simulation:** Iverilog  
- **Synthesis:** Yosys  
- **Waveform Viewer:** gtkWave  
- **Design Flow:** RTL to GDSII  
- **Architecture:** RISC-V SoC  

---

## Acknowledgments

Thanks to:  
- **Kunal Ghosh** and the **VLSI System Design (VSD) team** for organizing this program  
- **RISC-V International** for their resources and support  
- All contributors driving **India’s semiconductor advancements**  

---

## Repository Structure

