<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/regalloc-0.0.27/src/bt_coalescing_analysis.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>bt_coalescing_analysis.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../regalloc/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><span class="help-button">?</span>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Analysis in support of copy coalescing for the backtracking allocator.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This detects and collects information about all copy coalescing</span>
<span class="doccomment">//! opportunities in the incoming function.  It does not use that information</span>
<span class="doccomment">//! at all -- that is for the main allocation loop and the spill slot allocator</span>
<span class="doccomment">//! to do.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Coalescing analysis creates 4 pieces of information:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! * a map from `VirtualRangeIx` to a set of `Hint`s (see below) which state a</span>
<span class="doccomment">//!   preference for which register that range would prefer to be allocated to.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! * equivalence class groupings for the virtual ranges.  Two virtual ranges</span>
<span class="doccomment">//!   will be assigned the same equivalence class if there is a move instruction</span>
<span class="doccomment">//!   that transfers a value from one range to the other.  The equivalence</span>
<span class="doccomment">//!   classes created are the transitive closure of this pairwise relation.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! * a simple mapping from instruction index to bool, indicating those</span>
<span class="doccomment">//! instructions that are moves between virtual registers, and that have been</span>
<span class="doccomment">//! used to construct the equivalence classes above.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! * a mapping from virtual registers to virtual ranges.  This is really</span>
<span class="doccomment">//!   produced as a side-effect of computing the above three elements, but is</span>
<span class="doccomment">//!   useful in its own right and so is also returned.</span>

<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
<span class="attribute">#![<span class="ident">allow</span>(<span class="ident">non_camel_case_types</span>)]</span>

<span class="kw">use</span> <span class="ident">log</span>::{<span class="ident">debug</span>, <span class="ident">info</span>, <span class="ident">log_enabled</span>, <span class="ident">Level</span>};
<span class="kw">use</span> <span class="ident">smallvec</span>::{<span class="ident">smallvec</span>, <span class="ident">SmallVec</span>};

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">data_structures</span>::{
    <span class="ident">InstIx</span>, <span class="ident">InstPoint</span>, <span class="ident">MoveInfo</span>, <span class="ident">MoveInfoElem</span>, <span class="ident">RangeFrag</span>, <span class="ident">RangeFragIx</span>, <span class="ident">RealRange</span>, <span class="ident">RealRangeIx</span>,
    <span class="ident">RealReg</span>, <span class="ident">RealRegUniverse</span>, <span class="ident">RegToRangesMaps</span>, <span class="ident">SpillCost</span>, <span class="ident">TypedIxVec</span>, <span class="ident">VirtualRange</span>, <span class="ident">VirtualRangeIx</span>,
    <span class="ident">VirtualReg</span>,
};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">union_find</span>::{<span class="ident">ToFromU32</span>, <span class="ident">UnionFind</span>, <span class="ident">UnionFindEquivClasses</span>};
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">Function</span>;

<span class="comment">//=============================================================================</span>
<span class="comment">//</span>
<span class="comment">// *** Some important comments about the interaction between this coalescing</span>
<span class="comment">// *** analysis, the main allocation loop and the spill slot allocator.</span>
<span class="comment">//</span>
<span class="comment">// The main allocation loop tries to assign the same register to all the</span>
<span class="comment">// VirtualRanges in an equivalence class.  Similarly, the spill slot allocator</span>
<span class="comment">// tries to allocate the same spill slot to all the VirtualRanges in an</span>
<span class="comment">// equivalence class.  In most cases they are successful, and so the moves</span>
<span class="comment">// between those VirtualRanges will later disappear.  However, the complete</span>
<span class="comment">// story is not quite so simple.</span>
<span class="comment">//</span>
<span class="comment">// It is only safe to assign the VirtualRanges in the same equivalence class</span>
<span class="comment">// to a single register or spill slot if those VirtualRanges are</span>
<span class="comment">// non-overlapping.  That is, if their overall collection of RangeFrags is</span>
<span class="comment">// disjoint.  If two such VirtualRanges overlapped, then they could be</span>
<span class="comment">// carrying different values, and so they would need separate registers or</span>
<span class="comment">// spill slots.</span>
<span class="comment">//</span>
<span class="comment">// Most of the time, these equivalence classes are indeed internally</span>
<span class="comment">// non-overlapping.  But that&#39;s just luck -- that&#39;s how the input VCode mostly</span>
<span class="comment">// is.  The coalescing analysis *doesn&#39;t* properly check for overlaps within an</span>
<span class="comment">// equivalence class, so it can be the case that the members of an equivalence</span>
<span class="comment">// class overlap.  The users of that information -- the main allocation loop</span>
<span class="comment">// and the spill slot allocator -- currently check for, and handle, such</span>
<span class="comment">// situations.  So the generated allocation is correct.</span>
<span class="comment">//</span>
<span class="comment">// It does, however, cause imprecision and unnecessary spilling, and, in the</span>
<span class="comment">// main allocation loop, slightly increased evictions.</span>
<span class="comment">//</span>
<span class="comment">// The &quot;proper&quot; fix for all this would be to fix the coalescing analysis so as</span>
<span class="comment">// only to build non-internally-overlapping VirtualRange equivalence classes.</span>
<span class="comment">// However, that sounds expensive.  Instead there is a half-hearted effort</span>
<span class="comment">// made to avoid creating equivalence classes whose elements (VirtualRanges)</span>
<span class="comment">// overlap.  This is done by doing an overlap check on two VirtualRanges</span>
<span class="comment">// connected by a move, and not merging their equivalence classes if they</span>
<span class="comment">// overlap.  That helps, but it doesn&#39;t completely avoid the problem because</span>
<span class="comment">// there might be overlaps between other members (VirtualRanges) of the</span>
<span class="comment">// about-to-be-merged equivalence classes.</span>

<span class="comment">//=============================================================================</span>
<span class="comment">// Coalescing analysis: Hints</span>
<span class="comment">//</span>
<span class="comment">// A coalescing hint for a virtual live range.  The u32 is an arbitrary</span>
<span class="comment">// &quot;weight&quot; value which indicates a relative strength-of-preference for the</span>
<span class="comment">// hint.  It exists because a VLR can have arbitrarily many copy</span>
<span class="comment">// instructions at its &quot;boundary&quot;, and hence arbitrarily many hints.  Of</span>
<span class="comment">// course the allocator core can honour at most one of them, so it needs a</span>
<span class="comment">// way to choose between them.  In this implementation, the u32s are simply</span>
<span class="comment">// the estimated execution count of the associated copy instruction.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">Hint</span> {
    <span class="comment">// I would like to have the same real register as some other virtual range.</span>
    <span class="ident">SameAs</span>(<span class="ident">VirtualRangeIx</span>, <span class="ident">u32</span>),
    <span class="comment">// I would like to have exactly this real register.</span>
    <span class="ident">Exactly</span>(<span class="ident">RealReg</span>, <span class="ident">u32</span>),
}
<span class="kw">fn</span> <span class="ident">show_hint</span>(<span class="ident">h</span>: <span class="kw-2">&amp;</span><span class="ident">Hint</span>, <span class="ident">univ</span>: <span class="kw-2">&amp;</span><span class="ident">RealRegUniverse</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">String</span> {
    <span class="kw">match</span> <span class="ident">h</span> {
        <span class="ident">Hint</span>::<span class="ident">SameAs</span>(<span class="ident">vlrix</span>, <span class="ident">weight</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="macro">format</span><span class="macro">!</span>(<span class="string">&quot;(SameAs {:?}, weight={})&quot;</span>, <span class="ident">vlrix</span>, <span class="ident">weight</span>),
        <span class="ident">Hint</span>::<span class="ident">Exactly</span>(<span class="ident">rreg</span>, <span class="ident">weight</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="macro">format</span><span class="macro">!</span>(
            <span class="string">&quot;(Exactly {}, weight={})&quot;</span>,
            <span class="ident">rreg</span>.<span class="ident">to_reg</span>().<span class="ident">show_with_rru</span>(<span class="kw-2">&amp;</span><span class="ident">univ</span>),
            <span class="ident">weight</span>
        ),
    }
}
<span class="kw">impl</span> <span class="ident">Hint</span> {
    <span class="kw">fn</span> <span class="ident">get_weight</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident">Hint</span>::<span class="ident">SameAs</span>(<span class="ident">_vlrix</span>, <span class="ident">weight</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">*</span><span class="ident">weight</span>,
            <span class="ident">Hint</span>::<span class="ident">Exactly</span>(<span class="ident">_rreg</span>, <span class="ident">weight</span>) <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">*</span><span class="ident">weight</span>,
        }
    }
}

<span class="comment">// We need this in order to construct a UnionFind&lt;VirtualRangeIx&gt;.</span>
<span class="kw">impl</span> <span class="ident">ToFromU32</span> <span class="kw">for</span> <span class="ident">VirtualRangeIx</span> {
    <span class="kw">fn</span> <span class="ident">to_u32</span>(<span class="ident">x</span>: <span class="ident">VirtualRangeIx</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="ident">x</span>.<span class="ident">get</span>()
    }
    <span class="kw">fn</span> <span class="ident">from_u32</span>(<span class="ident">x</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">VirtualRangeIx</span> {
        <span class="ident">VirtualRangeIx</span>::<span class="ident">new</span>(<span class="ident">x</span>)
    }
}

<span class="comment">//=============================================================================</span>
<span class="comment">// Coalescing analysis: top level function</span>

<span class="comment">// This performs coalescing analysis and returns info as a 4-tuple.  Note that</span>
<span class="comment">// it also may change the spill costs for some of the VLRs in `vlr_env` to</span>
<span class="comment">// better reflect the spill cost situation in the presence of coalescing.</span>
<span class="attribute">#[<span class="ident">inline</span>(<span class="ident">never</span>)]</span>
<span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">do_coalescing_analysis</span><span class="op">&lt;</span><span class="ident">F</span>: <span class="ident">Function</span><span class="op">&gt;</span>(
    <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">F</span>,
    <span class="ident">univ</span>: <span class="kw-2">&amp;</span><span class="ident">RealRegUniverse</span>,
    <span class="ident">rlr_env</span>: <span class="kw-2">&amp;</span><span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">RealRangeIx</span>, <span class="ident">RealRange</span><span class="op">&gt;</span>,
    <span class="ident">vlr_env</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span>, <span class="ident">VirtualRange</span><span class="op">&gt;</span>,
    <span class="ident">frag_env</span>: <span class="kw-2">&amp;</span><span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">RangeFragIx</span>, <span class="ident">RangeFrag</span><span class="op">&gt;</span>,
    <span class="ident">reg_to_ranges_maps</span>: <span class="kw-2">&amp;</span><span class="ident">RegToRangesMaps</span>,
    <span class="ident">move_info</span>: <span class="kw-2">&amp;</span><span class="ident">MoveInfo</span>,
) <span class="op">-</span><span class="op">&gt;</span> (
    <span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span>, <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Hint</span>; <span class="number">8</span>]<span class="op">&gt;</span><span class="op">&gt;</span>,
    <span class="ident">UnionFindEquivClasses</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span><span class="op">&gt;</span>,
    <span class="ident">TypedIxVec</span><span class="op">&lt;</span><span class="ident">InstIx</span>, <span class="ident">bool</span><span class="op">&gt;</span>,
) {
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;&quot;</span>);
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;do_coalescing_analysis: begin&quot;</span>);

    <span class="comment">// There follow four closures, which are used to find out whether a real or virtual reg has</span>
    <span class="comment">// a last use or first def at some instruction.  This is the central activity of the</span>
    <span class="comment">// coalescing analysis -- finding move instructions that are the last def for the src reg</span>
    <span class="comment">// and the first def for the dst reg.</span>

    <span class="comment">// Range checks for VRegs -- last use.</span>
    <span class="kw">let</span> <span class="ident">doesVRegHaveLastUseAt</span> <span class="op">=</span> <span class="op">|</span><span class="ident">vreg</span>: <span class="ident">VirtualReg</span>, <span class="ident">iix</span>: <span class="ident">InstIx</span><span class="op">|</span> <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">vreg_no</span> <span class="op">=</span> <span class="ident">vreg</span>.<span class="ident">get_index</span>();
        <span class="kw">let</span> <span class="ident">vlrixs</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">reg_to_ranges_maps</span>.<span class="ident">vreg_to_vlrs_map</span>[<span class="ident">vreg_no</span>];
        <span class="kw">for</span> <span class="ident">vlrix</span> <span class="kw">in</span> <span class="ident">vlrixs</span> {
            <span class="kw">for</span> <span class="ident">frag</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">vlr_env</span>[<span class="kw-2">*</span><span class="ident">vlrix</span>].<span class="ident">sorted_frags</span>.<span class="ident">frags</span> {
                <span class="comment">// We&#39;re checking to see if `vreg` has a last use in this block</span>
                <span class="comment">// (well, technically, a fragment end in the block; we don&#39;t care if</span>
                <span class="comment">// it is later redefined in the same block) .. anyway ..</span>
                <span class="comment">// We&#39;re checking to see if `vreg` has a last use in this block</span>
                <span class="comment">// at `iix`.u</span>
                <span class="kw">if</span> <span class="ident">frag</span>.<span class="ident">last</span> <span class="op">=</span><span class="op">=</span> <span class="ident">InstPoint</span>::<span class="ident">new_use</span>(<span class="ident">iix</span>) {
                    <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="kw-2">*</span><span class="ident">vlrix</span>);
                }
            }
        }
        <span class="prelude-val">None</span>
    };

    <span class="comment">// Range checks for VRegs -- first def.</span>
    <span class="kw">let</span> <span class="ident">doesVRegHaveFirstDefAt</span> <span class="op">=</span> <span class="op">|</span><span class="ident">vreg</span>: <span class="ident">VirtualReg</span>, <span class="ident">iix</span>: <span class="ident">InstIx</span><span class="op">|</span> <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">vreg_no</span> <span class="op">=</span> <span class="ident">vreg</span>.<span class="ident">get_index</span>();
        <span class="kw">let</span> <span class="ident">vlrixs</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">reg_to_ranges_maps</span>.<span class="ident">vreg_to_vlrs_map</span>[<span class="ident">vreg_no</span>];
        <span class="kw">for</span> <span class="ident">vlrix</span> <span class="kw">in</span> <span class="ident">vlrixs</span> {
            <span class="kw">for</span> <span class="ident">frag</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">vlr_env</span>[<span class="kw-2">*</span><span class="ident">vlrix</span>].<span class="ident">sorted_frags</span>.<span class="ident">frags</span> {
                <span class="comment">// We&#39;re checking to see if `vreg` has a first def in this block at `iix`.d</span>
                <span class="kw">if</span> <span class="ident">frag</span>.<span class="ident">first</span> <span class="op">=</span><span class="op">=</span> <span class="ident">InstPoint</span>::<span class="ident">new_def</span>(<span class="ident">iix</span>) {
                    <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="kw-2">*</span><span class="ident">vlrix</span>);
                }
            }
        }
        <span class="prelude-val">None</span>
    };

    <span class="comment">// Range checks for RRegs -- last use.</span>
    <span class="kw">let</span> <span class="ident">doesRRegHaveLastUseAt</span> <span class="op">=</span> <span class="op">|</span><span class="ident">rreg</span>: <span class="ident">RealReg</span>, <span class="ident">iix</span>: <span class="ident">InstIx</span><span class="op">|</span> <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">RealRangeIx</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">rreg_no</span> <span class="op">=</span> <span class="ident">rreg</span>.<span class="ident">get_index</span>();
        <span class="kw">let</span> <span class="ident">rlrixs</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">reg_to_ranges_maps</span>.<span class="ident">rreg_to_rlrs_map</span>[<span class="ident">rreg_no</span>];
        <span class="kw">for</span> <span class="ident">rlrix</span> <span class="kw">in</span> <span class="ident">rlrixs</span> {
            <span class="kw">let</span> <span class="ident">frags</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">rlr_env</span>[<span class="kw-2">*</span><span class="ident">rlrix</span>].<span class="ident">sorted_frags</span>;
            <span class="kw">for</span> <span class="ident">fix</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">frags</span>.<span class="ident">frag_ixs</span> {
                <span class="kw">let</span> <span class="ident">frag</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">frag_env</span>[<span class="kw-2">*</span><span class="ident">fix</span>];
                <span class="comment">// We&#39;re checking to see if `rreg` has a last use in this block at `iix`.u</span>
                <span class="kw">if</span> <span class="ident">frag</span>.<span class="ident">last</span> <span class="op">=</span><span class="op">=</span> <span class="ident">InstPoint</span>::<span class="ident">new_use</span>(<span class="ident">iix</span>) {
                    <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="kw-2">*</span><span class="ident">rlrix</span>);
                }
            }
        }
        <span class="prelude-val">None</span>
    };

    <span class="comment">// Range checks for RRegs -- first def.</span>
    <span class="kw">let</span> <span class="ident">doesRRegHaveFirstDefAt</span> <span class="op">=</span> <span class="op">|</span><span class="ident">rreg</span>: <span class="ident">RealReg</span>, <span class="ident">iix</span>: <span class="ident">InstIx</span><span class="op">|</span> <span class="op">-</span><span class="op">&gt;</span> <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">RealRangeIx</span><span class="op">&gt;</span> {
        <span class="kw">let</span> <span class="ident">rreg_no</span> <span class="op">=</span> <span class="ident">rreg</span>.<span class="ident">get_index</span>();
        <span class="kw">let</span> <span class="ident">rlrixs</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">reg_to_ranges_maps</span>.<span class="ident">rreg_to_rlrs_map</span>[<span class="ident">rreg_no</span>];
        <span class="kw">for</span> <span class="ident">rlrix</span> <span class="kw">in</span> <span class="ident">rlrixs</span> {
            <span class="kw">let</span> <span class="ident">frags</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">rlr_env</span>[<span class="kw-2">*</span><span class="ident">rlrix</span>].<span class="ident">sorted_frags</span>;
            <span class="kw">for</span> <span class="ident">fix</span> <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">frags</span>.<span class="ident">frag_ixs</span> {
                <span class="kw">let</span> <span class="ident">frag</span> <span class="op">=</span> <span class="kw-2">&amp;</span><span class="ident">frag_env</span>[<span class="kw-2">*</span><span class="ident">fix</span>];
                <span class="comment">// We&#39;re checking to see if `rreg` has a first def in this block at `iix`.d</span>
                <span class="kw">if</span> <span class="ident">frag</span>.<span class="ident">first</span> <span class="op">=</span><span class="op">=</span> <span class="ident">InstPoint</span>::<span class="ident">new_def</span>(<span class="ident">iix</span>) {
                    <span class="kw">return</span> <span class="prelude-val">Some</span>(<span class="kw-2">*</span><span class="ident">rlrix</span>);
                }
            }
        }
        <span class="prelude-val">None</span>
    };

    <span class="comment">// RETURNED TO CALLER</span>
    <span class="comment">// Hints for each VirtualRange.  Note that the SmallVecs could contain duplicates, I</span>
    <span class="comment">// suppose, for example if there are two identical copy insns at different points on the</span>
    <span class="comment">// &quot;boundary&quot; for some VLR.  I don&#39;t think it matters though since we&#39;re going to rank the</span>
    <span class="comment">// hints by strength and then choose at most one.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">hints</span> <span class="op">=</span> <span class="ident">TypedIxVec</span>::<span class="op">&lt;</span><span class="ident">VirtualRangeIx</span>, <span class="ident">SmallVec</span><span class="op">&lt;</span>[<span class="ident">Hint</span>; <span class="number">8</span>]<span class="op">&gt;</span><span class="op">&gt;</span>::<span class="ident">new</span>();
    <span class="ident">hints</span>.<span class="ident">resize</span>(<span class="ident">vlr_env</span>.<span class="ident">len</span>(), <span class="macro">smallvec</span><span class="macro">!</span>[]);

    <span class="comment">// RETURNED TO CALLER</span>
    <span class="comment">// A vector that simply records which insns are v-to-v boundary moves, as established by the</span>
    <span class="comment">// analysis below.  This info is collected here because (1) the caller (BT) needs to have it</span>
    <span class="comment">// and (2) this is the first point at which we can efficiently compute it.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">is_vv_boundary_move</span> <span class="op">=</span> <span class="ident">TypedIxVec</span>::<span class="op">&lt;</span><span class="ident">InstIx</span>, <span class="ident">bool</span><span class="op">&gt;</span>::<span class="ident">new</span>();
    <span class="ident">is_vv_boundary_move</span>.<span class="ident">resize</span>(<span class="ident">func</span>.<span class="ident">insns</span>().<span class="ident">len</span>() <span class="kw">as</span> <span class="ident">u32</span>, <span class="bool-val">false</span>);

    <span class="comment">// RETURNED TO CALLER (after finalisation)</span>
    <span class="comment">// The virtual-to-virtual equivalence classes we&#39;re collecting.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">vlrEquivClassesUF</span> <span class="op">=</span> <span class="ident">UnionFind</span>::<span class="op">&lt;</span><span class="ident">VirtualRangeIx</span><span class="op">&gt;</span>::<span class="ident">new</span>(<span class="ident">vlr_env</span>.<span class="ident">len</span>() <span class="kw">as</span> <span class="ident">usize</span>);

    <span class="comment">// Not returned to caller; for use only in this function.</span>
    <span class="comment">// A list of `VirtualRange`s for which the `total_cost` (hence also their</span>
    <span class="comment">// `spill_cost`) should be adjusted downwards by the supplied `u32`.  We</span>
    <span class="comment">// can&#39;t do this directly in the loop below due to borrowing constraints,</span>
    <span class="comment">// hence we collect the required info in this vector and do it in a second</span>
    <span class="comment">// loop.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">decVLRcosts</span> <span class="op">=</span> <span class="ident">Vec</span>::<span class="op">&lt;</span>(<span class="ident">VirtualRangeIx</span>, <span class="ident">VirtualRangeIx</span>, <span class="ident">u32</span>)<span class="op">&gt;</span>::<span class="ident">new</span>();

    <span class="kw">for</span> <span class="ident">MoveInfoElem</span> {
        <span class="ident">dst</span>,
        <span class="ident">src</span>,
        <span class="ident">iix</span>,
        <span class="ident">est_freq</span>,
        ..
    } <span class="kw">in</span> <span class="kw-2">&amp;</span><span class="ident">move_info</span>.<span class="ident">moves</span>
    {
        <span class="macro">debug</span><span class="macro">!</span>(
            <span class="string">&quot;connected by moves: {:?} {:?} &lt;- {:?} (est_freq {})&quot;</span>,
            <span class="ident">iix</span>, <span class="ident">dst</span>, <span class="ident">src</span>, <span class="ident">est_freq</span>
        );
        <span class="kw">match</span> (<span class="ident">dst</span>.<span class="ident">is_virtual</span>(), <span class="ident">src</span>.<span class="ident">is_virtual</span>()) {
            (<span class="bool-val">true</span>, <span class="bool-val">true</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Check for a V &lt;- V hint.</span>
                <span class="kw">let</span> <span class="ident">srcV</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">to_virtual_reg</span>();
                <span class="kw">let</span> <span class="ident">dstV</span> <span class="op">=</span> <span class="ident">dst</span>.<span class="ident">to_virtual_reg</span>();
                <span class="kw">let</span> <span class="ident">mb_vlrixSrc</span> <span class="op">=</span> <span class="ident">doesVRegHaveLastUseAt</span>(<span class="ident">srcV</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">let</span> <span class="ident">mb_vlrixDst</span> <span class="op">=</span> <span class="ident">doesVRegHaveFirstDefAt</span>(<span class="ident">dstV</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">if</span> <span class="ident">mb_vlrixSrc</span>.<span class="ident">is_some</span>() <span class="op">&amp;&amp;</span> <span class="ident">mb_vlrixDst</span>.<span class="ident">is_some</span>() {
                    <span class="kw">let</span> <span class="ident">vlrixSrc</span> <span class="op">=</span> <span class="ident">mb_vlrixSrc</span>.<span class="ident">unwrap</span>();
                    <span class="kw">let</span> <span class="ident">vlrixDst</span> <span class="op">=</span> <span class="ident">mb_vlrixDst</span>.<span class="ident">unwrap</span>();
                    <span class="comment">// Per block comment at top of file, make a half-hearted</span>
                    <span class="comment">// attempt to avoid creating equivalence classes with</span>
                    <span class="comment">// internal overlaps.  Note this can&#39;t be completely</span>
                    <span class="comment">// effective as presently implemented.</span>
                    <span class="kw">if</span> <span class="op">!</span><span class="ident">vlr_env</span>[<span class="ident">vlrixSrc</span>].<span class="ident">overlaps</span>(<span class="kw-2">&amp;</span><span class="ident">vlr_env</span>[<span class="ident">vlrixDst</span>]) {
                        <span class="comment">// Add hints for both VLRs, since we don&#39;t know which one will</span>
                        <span class="comment">// assign first.  Indeed, a VLR may be assigned and un-assigned</span>
                        <span class="comment">// arbitrarily many times.</span>
                        <span class="ident">hints</span>[<span class="ident">vlrixSrc</span>].<span class="ident">push</span>(<span class="ident">Hint</span>::<span class="ident">SameAs</span>(<span class="ident">vlrixDst</span>, <span class="kw-2">*</span><span class="ident">est_freq</span>));
                        <span class="ident">hints</span>[<span class="ident">vlrixDst</span>].<span class="ident">push</span>(<span class="ident">Hint</span>::<span class="ident">SameAs</span>(<span class="ident">vlrixSrc</span>, <span class="kw-2">*</span><span class="ident">est_freq</span>));
                        <span class="ident">vlrEquivClassesUF</span>.<span class="ident">union</span>(<span class="ident">vlrixDst</span>, <span class="ident">vlrixSrc</span>);
                        <span class="ident">is_vv_boundary_move</span>[<span class="kw-2">*</span><span class="ident">iix</span>] <span class="op">=</span> <span class="bool-val">true</span>;
                        <span class="comment">// Reduce the total cost, and hence the spill cost, of</span>
                        <span class="comment">// both `vlrixSrc` and `vlrixDst`.  This is so as to reduce to</span>
                        <span class="comment">// zero, the cost of a VLR whose only instructions are its</span>
                        <span class="comment">// v-v boundary copies.</span>
                        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;reduce cost of {:?} and {:?}&quot;</span>, <span class="ident">vlrixSrc</span>, <span class="ident">vlrixDst</span>);
                        <span class="ident">decVLRcosts</span>.<span class="ident">push</span>((<span class="ident">vlrixSrc</span>, <span class="ident">vlrixDst</span>, <span class="number">1</span> <span class="op">*</span> <span class="ident">est_freq</span>));
                    }
                }
            }
            (<span class="bool-val">true</span>, <span class="bool-val">false</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Check for a V &lt;- R hint.</span>
                <span class="kw">let</span> <span class="ident">srcR</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">to_real_reg</span>();
                <span class="kw">let</span> <span class="ident">dstV</span> <span class="op">=</span> <span class="ident">dst</span>.<span class="ident">to_virtual_reg</span>();
                <span class="kw">let</span> <span class="ident">mb_rlrSrc</span> <span class="op">=</span> <span class="ident">doesRRegHaveLastUseAt</span>(<span class="ident">srcR</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">let</span> <span class="ident">mb_vlrDst</span> <span class="op">=</span> <span class="ident">doesVRegHaveFirstDefAt</span>(<span class="ident">dstV</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">if</span> <span class="ident">mb_rlrSrc</span>.<span class="ident">is_some</span>() <span class="op">&amp;&amp;</span> <span class="ident">mb_vlrDst</span>.<span class="ident">is_some</span>() {
                    <span class="kw">let</span> <span class="ident">vlrDst</span> <span class="op">=</span> <span class="ident">mb_vlrDst</span>.<span class="ident">unwrap</span>();
                    <span class="ident">hints</span>[<span class="ident">vlrDst</span>].<span class="ident">push</span>(<span class="ident">Hint</span>::<span class="ident">Exactly</span>(<span class="ident">srcR</span>, <span class="kw-2">*</span><span class="ident">est_freq</span>));
                }
            }
            (<span class="bool-val">false</span>, <span class="bool-val">true</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// Check for a R &lt;- V hint.</span>
                <span class="kw">let</span> <span class="ident">srcV</span> <span class="op">=</span> <span class="ident">src</span>.<span class="ident">to_virtual_reg</span>();
                <span class="kw">let</span> <span class="ident">dstR</span> <span class="op">=</span> <span class="ident">dst</span>.<span class="ident">to_real_reg</span>();
                <span class="kw">let</span> <span class="ident">mb_vlrSrc</span> <span class="op">=</span> <span class="ident">doesVRegHaveLastUseAt</span>(<span class="ident">srcV</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">let</span> <span class="ident">mb_rlrDst</span> <span class="op">=</span> <span class="ident">doesRRegHaveFirstDefAt</span>(<span class="ident">dstR</span>, <span class="kw-2">*</span><span class="ident">iix</span>);
                <span class="kw">if</span> <span class="ident">mb_vlrSrc</span>.<span class="ident">is_some</span>() <span class="op">&amp;&amp;</span> <span class="ident">mb_rlrDst</span>.<span class="ident">is_some</span>() {
                    <span class="kw">let</span> <span class="ident">vlrSrc</span> <span class="op">=</span> <span class="ident">mb_vlrSrc</span>.<span class="ident">unwrap</span>();
                    <span class="ident">hints</span>[<span class="ident">vlrSrc</span>].<span class="ident">push</span>(<span class="ident">Hint</span>::<span class="ident">Exactly</span>(<span class="ident">dstR</span>, <span class="kw-2">*</span><span class="ident">est_freq</span>));
                }
            }
            (<span class="bool-val">false</span>, <span class="bool-val">false</span>) <span class="op">=</span><span class="op">&gt;</span> {
                <span class="comment">// This is a real-to-real move.  There&#39;s nothing we can do.  Ignore it.</span>
            }
        }
    }

    <span class="comment">// Now decrease the `total_cost` and `spill_cost` fields of selected</span>
    <span class="comment">// `VirtualRange`s, as detected by the previous loop.  Don&#39;t decrease the</span>
    <span class="comment">// `spill_cost` literally to zero; doing that causes various assertion</span>
    <span class="comment">// failures and boundary problems later on, in the `CommitmentMap`s.  In</span>
    <span class="comment">// such a case, make the `spill_cost` be tiny but nonzero.</span>
    <span class="kw">fn</span> <span class="ident">decrease_vlr_total_cost_by</span>(<span class="ident">vlr</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">VirtualRange</span>, <span class="ident">decrease_total_cost_by</span>: <span class="ident">u32</span>) {
        <span class="comment">// Adjust `total_cost`.</span>
        <span class="kw">if</span> <span class="ident">vlr</span>.<span class="ident">total_cost</span> <span class="op">&lt;</span> <span class="ident">decrease_total_cost_by</span> {
            <span class="ident">vlr</span>.<span class="ident">total_cost</span> <span class="op">=</span> <span class="number">0</span>;
        } <span class="kw">else</span> {
            <span class="ident">vlr</span>.<span class="ident">total_cost</span> <span class="op">-</span><span class="op">=</span> <span class="ident">decrease_total_cost_by</span>;
        }
        <span class="comment">// And recompute `spill_cost` accordingly.</span>
        <span class="kw">if</span> <span class="ident">vlr</span>.<span class="ident">total_cost</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span> {
            <span class="ident">vlr</span>.<span class="ident">spill_cost</span> <span class="op">=</span> <span class="ident">SpillCost</span>::<span class="ident">finite</span>(<span class="number">1.0e-6</span>);
        } <span class="kw">else</span> {
            <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">vlr</span>.<span class="ident">size</span> <span class="op">&gt;</span> <span class="number">0</span>);
            <span class="ident">vlr</span>.<span class="ident">spill_cost</span> <span class="op">=</span> <span class="ident">SpillCost</span>::<span class="ident">finite</span>(<span class="ident">vlr</span>.<span class="ident">total_cost</span> <span class="kw">as</span> <span class="ident">f32</span> <span class="op">/</span> <span class="ident">vlr</span>.<span class="ident">size</span> <span class="kw">as</span> <span class="ident">f32</span>);
        }
    }

    <span class="kw">for</span> (<span class="ident">vlrix1</span>, <span class="ident">vlrix2</span>, <span class="ident">decrease_total_cost_by</span>) <span class="kw">in</span> <span class="ident">decVLRcosts</span> {
        <span class="ident">decrease_vlr_total_cost_by</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">vlr_env</span>[<span class="ident">vlrix1</span>], <span class="ident">decrease_total_cost_by</span>);
        <span class="ident">decrease_vlr_total_cost_by</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">vlr_env</span>[<span class="ident">vlrix2</span>], <span class="ident">decrease_total_cost_by</span>);
    }

    <span class="comment">// For the convenience of the allocator core, sort the hints for each VLR so</span>
    <span class="comment">// as to move the most preferred to the front.</span>
    <span class="kw">for</span> <span class="ident">hints_for_one_vlr</span> <span class="kw">in</span> <span class="ident">hints</span>.<span class="ident">iter_mut</span>() {
        <span class="ident">hints_for_one_vlr</span>.<span class="ident">sort_by</span>(<span class="op">|</span><span class="ident">h1</span>, <span class="ident">h2</span><span class="op">|</span> <span class="ident">h2</span>.<span class="ident">get_weight</span>().<span class="ident">partial_cmp</span>(<span class="kw-2">&amp;</span><span class="ident">h1</span>.<span class="ident">get_weight</span>()).<span class="ident">unwrap</span>());
    }

    <span class="kw">let</span> <span class="ident">vlrEquivClasses</span>: <span class="ident">UnionFindEquivClasses</span><span class="op">&lt;</span><span class="ident">VirtualRangeIx</span><span class="op">&gt;</span> <span class="op">=</span>
        <span class="ident">vlrEquivClassesUF</span>.<span class="ident">get_equiv_classes</span>();

    <span class="kw">if</span> <span class="macro">log_enabled</span><span class="macro">!</span>(<span class="ident">Level</span>::<span class="ident">Debug</span>) {
        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Revised VLRs:&quot;</span>);
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">n</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> <span class="ident">vlr</span> <span class="kw">in</span> <span class="ident">vlr_env</span>.<span class="ident">iter</span>() {
            <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;{:&lt;4?}   {:?}&quot;</span>, <span class="ident">VirtualRangeIx</span>::<span class="ident">new</span>(<span class="ident">n</span>), <span class="ident">vlr</span>);
            <span class="ident">n</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        }

        <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;Coalescing hints:&quot;</span>);
        <span class="ident">n</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="kw">for</span> <span class="ident">hints_for_one_vlr</span> <span class="kw">in</span> <span class="ident">hints</span>.<span class="ident">iter</span>() {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">s</span> <span class="op">=</span> <span class="string">&quot;&quot;</span>.<span class="ident">to_string</span>();
            <span class="kw">for</span> <span class="ident">hint</span> <span class="kw">in</span> <span class="ident">hints_for_one_vlr</span> {
                <span class="ident">s</span> <span class="op">=</span> <span class="ident">s</span> <span class="op">+</span> <span class="kw-2">&amp;</span><span class="ident">show_hint</span>(<span class="ident">hint</span>, <span class="kw-2">&amp;</span><span class="ident">univ</span>) <span class="op">+</span> <span class="kw-2">&amp;</span><span class="string">&quot; &quot;</span>.<span class="ident">to_string</span>();
            }
            <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;  hintsfor {:&lt;4?} = {}&quot;</span>, <span class="ident">VirtualRangeIx</span>::<span class="ident">new</span>(<span class="ident">n</span>), <span class="ident">s</span>);
            <span class="ident">n</span> <span class="op">+</span><span class="op">=</span> <span class="number">1</span>;
        }

        <span class="kw">for</span> <span class="ident">n</span> <span class="kw">in</span> <span class="number">0</span>..<span class="ident">vlr_env</span>.<span class="ident">len</span>() {
            <span class="kw">let</span> <span class="ident">vlrix</span> <span class="op">=</span> <span class="ident">VirtualRangeIx</span>::<span class="ident">new</span>(<span class="ident">n</span>);
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">tmpvec</span> <span class="op">=</span> <span class="macro">vec</span><span class="macro">!</span>[];
            <span class="kw">for</span> <span class="ident">elem</span> <span class="kw">in</span> <span class="ident">vlrEquivClasses</span>.<span class="ident">equiv_class_elems_iter</span>(<span class="ident">vlrix</span>) {
                <span class="ident">tmpvec</span>.<span class="ident">reverse</span>();
                <span class="ident">tmpvec</span>.<span class="ident">push</span>(<span class="ident">elem</span>);
            }
            <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;  eclassof {:?} = {:?}&quot;</span>, <span class="ident">vlrix</span>, <span class="ident">tmpvec</span>);
        }

        <span class="kw">for</span> (<span class="ident">b</span>, <span class="ident">i</span>) <span class="kw">in</span> <span class="ident">is_vv_boundary_move</span>.<span class="ident">iter</span>().<span class="ident">zip</span>(<span class="number">0</span>..) {
            <span class="kw">if</span> <span class="kw-2">*</span><span class="ident">b</span> {
                <span class="macro">debug</span><span class="macro">!</span>(<span class="string">&quot;  vv_boundary_move at {:?}&quot;</span>, <span class="ident">InstIx</span>::<span class="ident">new</span>(<span class="ident">i</span>));
            }
        }
    }

    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;do_coalescing_analysis: end&quot;</span>);
    <span class="macro">info</span><span class="macro">!</span>(<span class="string">&quot;&quot;</span>);

    (<span class="ident">hints</span>, <span class="ident">vlrEquivClasses</span>, <span class="ident">is_vv_boundary_move</span>)
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "regalloc";</script><script src="../../main.js"></script><script src="../../source-script.js"></script><script src="../../source-files.js"></script><script defer src="../../search-index.js"></script></body></html>