{
  "module_name": "ssb_driver_chipcommon.h",
  "hash_id": "56762053d5a8881b2e72798c9362cf499f25eb22519584c30006d52bcedbbfc3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/ssb/ssb_driver_chipcommon.h",
  "human_readable_source": " \n#ifndef LINUX_SSB_CHIPCO_H_\n#define LINUX_SSB_CHIPCO_H_\n\n \n\n \n\n#define SSB_CHIPCO_CHIPID\t\t0x0000\n#define  SSB_CHIPCO_IDMASK\t\t0x0000FFFF\n#define  SSB_CHIPCO_REVMASK\t\t0x000F0000\n#define  SSB_CHIPCO_REVSHIFT\t\t16\n#define  SSB_CHIPCO_PACKMASK\t\t0x00F00000\n#define  SSB_CHIPCO_PACKSHIFT\t\t20\n#define  SSB_CHIPCO_NRCORESMASK\t\t0x0F000000\n#define  SSB_CHIPCO_NRCORESSHIFT\t24\n#define SSB_CHIPCO_CAP\t \t\t0x0004\t\t \n#define  SSB_CHIPCO_CAP_NRUART\t\t0x00000003\t \n#define  SSB_CHIPCO_CAP_MIPSEB\t\t0x00000004\t \n#define  SSB_CHIPCO_CAP_UARTCLK\t\t0x00000018\t \n#define   SSB_CHIPCO_CAP_UARTCLK_INT\t0x00000008\t \n#define  SSB_CHIPCO_CAP_UARTGPIO\t0x00000020\t \n#define  SSB_CHIPCO_CAP_EXTBUS\t\t0x000000C0\t \n#define  SSB_CHIPCO_CAP_FLASHT\t\t0x00000700\t \n#define   SSB_CHIPCO_FLASHT_NONE\t0x00000000\t \n#define   SSB_CHIPCO_FLASHT_STSER\t0x00000100\t \n#define   SSB_CHIPCO_FLASHT_ATSER\t0x00000200\t \n#define\t  SSB_CHIPCO_FLASHT_PARA\t0x00000700\t \n#define  SSB_CHIPCO_CAP_PLLT\t\t0x00038000\t \n#define   SSB_PLLTYPE_NONE\t\t0x00000000\n#define   SSB_PLLTYPE_1\t\t\t0x00010000\t \n#define   SSB_PLLTYPE_2\t\t\t0x00020000\t \n#define   SSB_PLLTYPE_3\t\t\t0x00030000\t \n#define   SSB_PLLTYPE_4\t\t\t0x00008000\t \n#define   SSB_PLLTYPE_5\t\t\t0x00018000\t \n#define   SSB_PLLTYPE_6\t\t\t0x00028000\t \n#define   SSB_PLLTYPE_7\t\t\t0x00038000\t \n#define  SSB_CHIPCO_CAP_PCTL\t\t0x00040000\t \n#define  SSB_CHIPCO_CAP_OTPS\t\t0x00380000\t \n#define  SSB_CHIPCO_CAP_OTPS_SHIFT\t19\n#define  SSB_CHIPCO_CAP_OTPS_BASE\t5\n#define  SSB_CHIPCO_CAP_JTAGM\t\t0x00400000\t \n#define  SSB_CHIPCO_CAP_BROM\t\t0x00800000\t \n#define  SSB_CHIPCO_CAP_64BIT\t\t0x08000000\t \n#define  SSB_CHIPCO_CAP_PMU\t\t0x10000000\t \n#define  SSB_CHIPCO_CAP_ECI\t\t0x20000000\t \n#define  SSB_CHIPCO_CAP_SPROM\t\t0x40000000\t \n#define SSB_CHIPCO_CORECTL\t\t0x0008\n#define  SSB_CHIPCO_CORECTL_UARTCLK0\t0x00000001\t \n#define\t SSB_CHIPCO_CORECTL_SE\t\t0x00000002\t \n#define  SSB_CHIPCO_CORECTL_UARTCLKEN\t0x00000008\t \n#define SSB_CHIPCO_BIST\t\t\t0x000C\n#define SSB_CHIPCO_OTPS\t\t\t0x0010\t\t \n#define\t SSB_CHIPCO_OTPS_PROGFAIL\t0x80000000\n#define\t SSB_CHIPCO_OTPS_PROTECT\t0x00000007\n#define\t SSB_CHIPCO_OTPS_HW_PROTECT\t0x00000001\n#define\t SSB_CHIPCO_OTPS_SW_PROTECT\t0x00000002\n#define\t SSB_CHIPCO_OTPS_CID_PROTECT\t0x00000004\n#define SSB_CHIPCO_OTPC\t\t\t0x0014\t\t \n#define\t SSB_CHIPCO_OTPC_RECWAIT\t0xFF000000\n#define\t SSB_CHIPCO_OTPC_PROGWAIT\t0x00FFFF00\n#define\t SSB_CHIPCO_OTPC_PRW_SHIFT\t8\n#define\t SSB_CHIPCO_OTPC_MAXFAIL\t0x00000038\n#define\t SSB_CHIPCO_OTPC_VSEL\t\t0x00000006\n#define\t SSB_CHIPCO_OTPC_SELVL\t\t0x00000001\n#define SSB_CHIPCO_OTPP\t\t\t0x0018\t\t \n#define\t SSB_CHIPCO_OTPP_COL\t\t0x000000FF\n#define\t SSB_CHIPCO_OTPP_ROW\t\t0x0000FF00\n#define\t SSB_CHIPCO_OTPP_ROW_SHIFT\t8\n#define\t SSB_CHIPCO_OTPP_READERR\t0x10000000\n#define\t SSB_CHIPCO_OTPP_VALUE\t\t0x20000000\n#define\t SSB_CHIPCO_OTPP_READ\t\t0x40000000\n#define\t SSB_CHIPCO_OTPP_START\t\t0x80000000\n#define\t SSB_CHIPCO_OTPP_BUSY\t\t0x80000000\n#define SSB_CHIPCO_IRQSTAT\t\t0x0020\n#define SSB_CHIPCO_IRQMASK\t\t0x0024\n#define\t SSB_CHIPCO_IRQ_GPIO\t\t0x00000001\t \n#define\t SSB_CHIPCO_IRQ_EXT\t\t0x00000002\t \n#define\t SSB_CHIPCO_IRQ_WDRESET\t\t0x80000000\t \n#define SSB_CHIPCO_CHIPCTL\t\t0x0028\t\t \n#define SSB_CHIPCO_CHIPSTAT\t\t0x002C\t\t \n#define SSB_CHIPCO_JCMD\t\t\t0x0030\t\t \n#define  SSB_CHIPCO_JCMD_START\t\t0x80000000\n#define  SSB_CHIPCO_JCMD_BUSY\t\t0x80000000\n#define  SSB_CHIPCO_JCMD_PAUSE\t\t0x40000000\n#define  SSB_CHIPCO_JCMD0_ACC_MASK\t0x0000F000\n#define  SSB_CHIPCO_JCMD0_ACC_IRDR\t0x00000000\n#define  SSB_CHIPCO_JCMD0_ACC_DR\t0x00001000\n#define  SSB_CHIPCO_JCMD0_ACC_IR\t0x00002000\n#define  SSB_CHIPCO_JCMD0_ACC_RESET\t0x00003000\n#define  SSB_CHIPCO_JCMD0_ACC_IRPDR\t0x00004000\n#define  SSB_CHIPCO_JCMD0_ACC_PDR\t0x00005000\n#define  SSB_CHIPCO_JCMD0_IRW_MASK\t0x00000F00\n#define  SSB_CHIPCO_JCMD_ACC_MASK\t0x000F0000\t \n#define  SSB_CHIPCO_JCMD_ACC_IRDR\t0x00000000\n#define  SSB_CHIPCO_JCMD_ACC_DR\t\t0x00010000\n#define  SSB_CHIPCO_JCMD_ACC_IR\t\t0x00020000\n#define  SSB_CHIPCO_JCMD_ACC_RESET\t0x00030000\n#define  SSB_CHIPCO_JCMD_ACC_IRPDR\t0x00040000\n#define  SSB_CHIPCO_JCMD_ACC_PDR\t0x00050000\n#define  SSB_CHIPCO_JCMD_IRW_MASK\t0x00001F00\n#define  SSB_CHIPCO_JCMD_IRW_SHIFT\t8\n#define  SSB_CHIPCO_JCMD_DRW_MASK\t0x0000003F\n#define SSB_CHIPCO_JIR\t\t\t0x0034\t\t \n#define SSB_CHIPCO_JDR\t\t\t0x0038\t\t \n#define SSB_CHIPCO_JCTL\t\t\t0x003C\t\t \n#define  SSB_CHIPCO_JCTL_FORCE_CLK\t4\t\t \n#define  SSB_CHIPCO_JCTL_EXT_EN\t\t2\t\t \n#define  SSB_CHIPCO_JCTL_EN\t\t1\t\t \n#define SSB_CHIPCO_FLASHCTL\t\t0x0040\n#define  SSB_CHIPCO_FLASHCTL_START\t0x80000000\n#define  SSB_CHIPCO_FLASHCTL_BUSY\tSSB_CHIPCO_FLASHCTL_START\n#define SSB_CHIPCO_FLASHADDR\t\t0x0044\n#define SSB_CHIPCO_FLASHDATA\t\t0x0048\n#define SSB_CHIPCO_BCAST_ADDR\t\t0x0050\n#define SSB_CHIPCO_BCAST_DATA\t\t0x0054\n#define SSB_CHIPCO_GPIOPULLUP\t\t0x0058\t\t \n#define SSB_CHIPCO_GPIOPULLDOWN\t\t0x005C\t\t \n#define SSB_CHIPCO_GPIOIN\t\t0x0060\n#define SSB_CHIPCO_GPIOOUT\t\t0x0064\n#define SSB_CHIPCO_GPIOOUTEN\t\t0x0068\n#define SSB_CHIPCO_GPIOCTL\t\t0x006C\n#define SSB_CHIPCO_GPIOPOL\t\t0x0070\n#define SSB_CHIPCO_GPIOIRQ\t\t0x0074\n#define SSB_CHIPCO_WATCHDOG\t\t0x0080\n#define SSB_CHIPCO_GPIOTIMER\t\t0x0088\t\t \n#define  SSB_CHIPCO_GPIOTIMER_OFFTIME\t0x0000FFFF\n#define  SSB_CHIPCO_GPIOTIMER_OFFTIME_SHIFT\t0\n#define  SSB_CHIPCO_GPIOTIMER_ONTIME\t0xFFFF0000\n#define  SSB_CHIPCO_GPIOTIMER_ONTIME_SHIFT\t16\n#define SSB_CHIPCO_GPIOTOUTM\t\t0x008C\t\t \n#define SSB_CHIPCO_CLOCK_N\t\t0x0090\n#define SSB_CHIPCO_CLOCK_SB\t\t0x0094\n#define SSB_CHIPCO_CLOCK_PCI\t\t0x0098\n#define SSB_CHIPCO_CLOCK_M2\t\t0x009C\n#define SSB_CHIPCO_CLOCK_MIPS\t\t0x00A0\n#define SSB_CHIPCO_CLKDIV\t\t0x00A4\t\t \n#define\t SSB_CHIPCO_CLKDIV_SFLASH\t0x0F000000\n#define\t SSB_CHIPCO_CLKDIV_SFLASH_SHIFT\t24\n#define\t SSB_CHIPCO_CLKDIV_OTP\t\t0x000F0000\n#define\t SSB_CHIPCO_CLKDIV_OTP_SHIFT\t16\n#define\t SSB_CHIPCO_CLKDIV_JTAG\t\t0x00000F00\n#define\t SSB_CHIPCO_CLKDIV_JTAG_SHIFT\t8\n#define\t SSB_CHIPCO_CLKDIV_UART\t\t0x000000FF\n#define SSB_CHIPCO_PLLONDELAY\t\t0x00B0\t\t \n#define SSB_CHIPCO_FREFSELDELAY\t\t0x00B4\t\t \n#define SSB_CHIPCO_SLOWCLKCTL\t\t0x00B8\t\t \n#define  SSB_CHIPCO_SLOWCLKCTL_SRC\t0x00000007\t \n#define\t  SSB_CHIPCO_SLOWCLKCTL_SRC_LPO\t\t0x00000000\t \n#define   SSB_CHIPCO_SLOWCLKCTL_SRC_XTAL\t0x00000001\t \n#define\t  SSB_CHIPCO_SLOECLKCTL_SRC_PCI\t\t0x00000002\t \n#define  SSB_CHIPCO_SLOWCLKCTL_LPOFREQ\t0x00000200\t \n#define  SSB_CHIPCO_SLOWCLKCTL_LPOPD\t0x00000400\t \n#define  SSB_CHIPCO_SLOWCLKCTL_FSLOW\t0x00000800\t \n#define  SSB_CHIPCO_SLOWCLKCTL_IPLL\t0x00001000\t \n#define  SSB_CHIPCO_SLOWCLKCTL_ENXTAL\t0x00002000\t \n#define  SSB_CHIPCO_SLOWCLKCTL_XTALPU\t0x00004000\t \n#define  SSB_CHIPCO_SLOWCLKCTL_CLKDIV\t0xFFFF0000\t \n#define  SSB_CHIPCO_SLOWCLKCTL_CLKDIV_SHIFT\t16\n#define SSB_CHIPCO_SYSCLKCTL\t\t0x00C0\t\t \n#define\t SSB_CHIPCO_SYSCLKCTL_IDLPEN\t0x00000001\t \n#define\t SSB_CHIPCO_SYSCLKCTL_ALPEN\t0x00000002\t \n#define\t SSB_CHIPCO_SYSCLKCTL_PLLEN\t0x00000004\t \n#define\t SSB_CHIPCO_SYSCLKCTL_FORCEALP\t0x00000008\t \n#define\t SSB_CHIPCO_SYSCLKCTL_FORCEHT\t0x00000010\t \n#define  SSB_CHIPCO_SYSCLKCTL_CLKDIV\t0xFFFF0000\t \n#define  SSB_CHIPCO_SYSCLKCTL_CLKDIV_SHIFT\t16\n#define SSB_CHIPCO_CLKSTSTR\t\t0x00C4\t\t \n#define SSB_CHIPCO_PCMCIA_CFG\t\t0x0100\n#define SSB_CHIPCO_PCMCIA_MEMWAIT\t0x0104\n#define SSB_CHIPCO_PCMCIA_ATTRWAIT\t0x0108\n#define SSB_CHIPCO_PCMCIA_IOWAIT\t0x010C\n#define SSB_CHIPCO_IDE_CFG\t\t0x0110\n#define SSB_CHIPCO_IDE_MEMWAIT\t\t0x0114\n#define SSB_CHIPCO_IDE_ATTRWAIT\t\t0x0118\n#define SSB_CHIPCO_IDE_IOWAIT\t\t0x011C\n#define SSB_CHIPCO_PROG_CFG\t\t0x0120\n#define SSB_CHIPCO_PROG_WAITCNT\t\t0x0124\n#define SSB_CHIPCO_FLASH_CFG\t\t0x0128\n#define SSB_CHIPCO_FLASH_WAITCNT\t0x012C\n#define SSB_CHIPCO_CLKCTLST\t\t0x01E0  \n#define  SSB_CHIPCO_CLKCTLST_FORCEALP\t0x00000001  \n#define  SSB_CHIPCO_CLKCTLST_FORCEHT\t0x00000002  \n#define  SSB_CHIPCO_CLKCTLST_FORCEILP\t0x00000004  \n#define  SSB_CHIPCO_CLKCTLST_HAVEALPREQ\t0x00000008  \n#define  SSB_CHIPCO_CLKCTLST_HAVEHTREQ\t0x00000010  \n#define  SSB_CHIPCO_CLKCTLST_HWCROFF\t0x00000020  \n#define  SSB_CHIPCO_CLKCTLST_HAVEALP\t0x00010000  \n#define  SSB_CHIPCO_CLKCTLST_HAVEHT\t0x00020000  \n#define  SSB_CHIPCO_CLKCTLST_4328A0_HAVEHT\t0x00010000  \n#define  SSB_CHIPCO_CLKCTLST_4328A0_HAVEALP\t0x00020000  \n#define SSB_CHIPCO_HW_WORKAROUND\t0x01E4  \n#define SSB_CHIPCO_UART0_DATA\t\t0x0300\n#define SSB_CHIPCO_UART0_IMR\t\t0x0304\n#define SSB_CHIPCO_UART0_FCR\t\t0x0308\n#define SSB_CHIPCO_UART0_LCR\t\t0x030C\n#define SSB_CHIPCO_UART0_MCR\t\t0x0310\n#define SSB_CHIPCO_UART0_LSR\t\t0x0314\n#define SSB_CHIPCO_UART0_MSR\t\t0x0318\n#define SSB_CHIPCO_UART0_SCRATCH\t0x031C\n#define SSB_CHIPCO_UART1_DATA\t\t0x0400\n#define SSB_CHIPCO_UART1_IMR\t\t0x0404\n#define SSB_CHIPCO_UART1_FCR\t\t0x0408\n#define SSB_CHIPCO_UART1_LCR\t\t0x040C\n#define SSB_CHIPCO_UART1_MCR\t\t0x0410\n#define SSB_CHIPCO_UART1_LSR\t\t0x0414\n#define SSB_CHIPCO_UART1_MSR\t\t0x0418\n#define SSB_CHIPCO_UART1_SCRATCH\t0x041C\n \n#define SSB_CHIPCO_PMU_CTL\t\t\t0x0600  \n#define  SSB_CHIPCO_PMU_CTL_ILP_DIV\t\t0xFFFF0000  \n#define  SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT\t16\n#define  SSB_CHIPCO_PMU_CTL_PLL_UPD\t\t0x00000400\n#define  SSB_CHIPCO_PMU_CTL_NOILPONW\t\t0x00000200  \n#define  SSB_CHIPCO_PMU_CTL_HTREQEN\t\t0x00000100  \n#define  SSB_CHIPCO_PMU_CTL_ALPREQEN\t\t0x00000080  \n#define  SSB_CHIPCO_PMU_CTL_XTALFREQ\t\t0x0000007C  \n#define  SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT\t2\n#define  SSB_CHIPCO_PMU_CTL_ILPDIVEN\t\t0x00000002  \n#define  SSB_CHIPCO_PMU_CTL_LPOSEL\t\t0x00000001  \n#define SSB_CHIPCO_PMU_CAP\t\t\t0x0604  \n#define  SSB_CHIPCO_PMU_CAP_REVISION\t\t0x000000FF  \n#define SSB_CHIPCO_PMU_STAT\t\t\t0x0608  \n#define  SSB_CHIPCO_PMU_STAT_INTPEND\t\t0x00000040  \n#define  SSB_CHIPCO_PMU_STAT_SBCLKST\t\t0x00000030  \n#define  SSB_CHIPCO_PMU_STAT_HAVEALP\t\t0x00000008  \n#define  SSB_CHIPCO_PMU_STAT_HAVEHT\t\t0x00000004  \n#define  SSB_CHIPCO_PMU_STAT_RESINIT\t\t0x00000003  \n#define SSB_CHIPCO_PMU_RES_STAT\t\t\t0x060C  \n#define SSB_CHIPCO_PMU_RES_PEND\t\t\t0x0610  \n#define SSB_CHIPCO_PMU_TIMER\t\t\t0x0614  \n#define SSB_CHIPCO_PMU_MINRES_MSK\t\t0x0618  \n#define SSB_CHIPCO_PMU_MAXRES_MSK\t\t0x061C  \n#define SSB_CHIPCO_PMU_RES_TABSEL\t\t0x0620  \n#define SSB_CHIPCO_PMU_RES_DEPMSK\t\t0x0624  \n#define SSB_CHIPCO_PMU_RES_UPDNTM\t\t0x0628  \n#define SSB_CHIPCO_PMU_RES_TIMER\t\t0x062C  \n#define SSB_CHIPCO_PMU_CLKSTRETCH\t\t0x0630  \n#define SSB_CHIPCO_PMU_WATCHDOG\t\t\t0x0634  \n#define SSB_CHIPCO_PMU_RES_REQTS\t\t0x0640  \n#define SSB_CHIPCO_PMU_RES_REQT\t\t\t0x0644  \n#define SSB_CHIPCO_PMU_RES_REQM\t\t\t0x0648  \n#define SSB_CHIPCO_CHIPCTL_ADDR\t\t\t0x0650\n#define SSB_CHIPCO_CHIPCTL_DATA\t\t\t0x0654\n#define SSB_CHIPCO_REGCTL_ADDR\t\t\t0x0658\n#define SSB_CHIPCO_REGCTL_DATA\t\t\t0x065C\n#define SSB_CHIPCO_PLLCTL_ADDR\t\t\t0x0660\n#define SSB_CHIPCO_PLLCTL_DATA\t\t\t0x0664\n\n\n\n \n\n \n#define SSB_PMU0_PLLCTL0\t\t\t0\n#define  SSB_PMU0_PLLCTL0_PDIV_MSK\t\t0x00000001\n#define  SSB_PMU0_PLLCTL0_PDIV_FREQ\t\t25000  \n#define SSB_PMU0_PLLCTL1\t\t\t1\n#define  SSB_PMU0_PLLCTL1_WILD_IMSK\t\t0xF0000000  \n#define  SSB_PMU0_PLLCTL1_WILD_IMSK_SHIFT\t28\n#define  SSB_PMU0_PLLCTL1_WILD_FMSK\t\t0x0FFFFF00  \n#define  SSB_PMU0_PLLCTL1_WILD_FMSK_SHIFT\t8\n#define  SSB_PMU0_PLLCTL1_STOPMOD\t\t0x00000040  \n#define SSB_PMU0_PLLCTL2\t\t\t2\n#define  SSB_PMU0_PLLCTL2_WILD_IMSKHI\t\t0x0000000F  \n#define  SSB_PMU0_PLLCTL2_WILD_IMSKHI_SHIFT\t0\n\n \n#define SSB_PMU1_PLLCTL0\t\t\t0\n#define  SSB_PMU1_PLLCTL0_P1DIV\t\t\t0x00F00000  \n#define  SSB_PMU1_PLLCTL0_P1DIV_SHIFT\t\t20\n#define  SSB_PMU1_PLLCTL0_P2DIV\t\t\t0x0F000000  \n#define  SSB_PMU1_PLLCTL0_P2DIV_SHIFT\t\t24\n#define SSB_PMU1_PLLCTL1\t\t\t1\n#define  SSB_PMU1_PLLCTL1_M1DIV\t\t\t0x000000FF  \n#define  SSB_PMU1_PLLCTL1_M1DIV_SHIFT\t\t0\n#define  SSB_PMU1_PLLCTL1_M2DIV\t\t\t0x0000FF00  \n#define  SSB_PMU1_PLLCTL1_M2DIV_SHIFT\t\t8\n#define  SSB_PMU1_PLLCTL1_M3DIV\t\t\t0x00FF0000  \n#define  SSB_PMU1_PLLCTL1_M3DIV_SHIFT\t\t16\n#define  SSB_PMU1_PLLCTL1_M4DIV\t\t\t0xFF000000  \n#define  SSB_PMU1_PLLCTL1_M4DIV_SHIFT\t\t24\n#define SSB_PMU1_PLLCTL2\t\t\t2\n#define  SSB_PMU1_PLLCTL2_M5DIV\t\t\t0x000000FF  \n#define  SSB_PMU1_PLLCTL2_M5DIV_SHIFT\t\t0\n#define  SSB_PMU1_PLLCTL2_M6DIV\t\t\t0x0000FF00  \n#define  SSB_PMU1_PLLCTL2_M6DIV_SHIFT\t\t8\n#define  SSB_PMU1_PLLCTL2_NDIVMODE\t\t0x000E0000  \n#define  SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT\t17\n#define  SSB_PMU1_PLLCTL2_NDIVINT\t\t0x1FF00000  \n#define  SSB_PMU1_PLLCTL2_NDIVINT_SHIFT\t\t20\n#define SSB_PMU1_PLLCTL3\t\t\t3\n#define  SSB_PMU1_PLLCTL3_NDIVFRAC\t\t0x00FFFFFF  \n#define  SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT\t0\n#define SSB_PMU1_PLLCTL4\t\t\t4\n#define SSB_PMU1_PLLCTL5\t\t\t5\n#define  SSB_PMU1_PLLCTL5_CLKDRV\t\t0xFFFFFF00  \n#define  SSB_PMU1_PLLCTL5_CLKDRV_SHIFT\t\t8\n\n \n#define SSB_PMURES_4312_SWITCHER_BURST\t\t0\n#define SSB_PMURES_4312_SWITCHER_PWM    \t1\n#define SSB_PMURES_4312_PA_REF_LDO\t\t2\n#define SSB_PMURES_4312_CORE_LDO_BURST\t\t3\n#define SSB_PMURES_4312_CORE_LDO_PWM\t\t4\n#define SSB_PMURES_4312_RADIO_LDO\t\t5\n#define SSB_PMURES_4312_ILP_REQUEST\t\t6\n#define SSB_PMURES_4312_BG_FILTBYP\t\t7\n#define SSB_PMURES_4312_TX_FILTBYP\t\t8\n#define SSB_PMURES_4312_RX_FILTBYP\t\t9\n#define SSB_PMURES_4312_XTAL_PU\t\t\t10\n#define SSB_PMURES_4312_ALP_AVAIL\t\t11\n#define SSB_PMURES_4312_BB_PLL_FILTBYP\t\t12\n#define SSB_PMURES_4312_RF_PLL_FILTBYP\t\t13\n#define SSB_PMURES_4312_HT_AVAIL\t\t14\n\n \n#define SSB_PMURES_4325_BUCK_BOOST_BURST\t0\n#define SSB_PMURES_4325_CBUCK_BURST\t\t1\n#define SSB_PMURES_4325_CBUCK_PWM\t\t2\n#define SSB_PMURES_4325_CLDO_CBUCK_BURST\t3\n#define SSB_PMURES_4325_CLDO_CBUCK_PWM\t\t4\n#define SSB_PMURES_4325_BUCK_BOOST_PWM\t\t5\n#define SSB_PMURES_4325_ILP_REQUEST\t\t6\n#define SSB_PMURES_4325_ABUCK_BURST\t\t7\n#define SSB_PMURES_4325_ABUCK_PWM\t\t8\n#define SSB_PMURES_4325_LNLDO1_PU\t\t9\n#define SSB_PMURES_4325_LNLDO2_PU\t\t10\n#define SSB_PMURES_4325_LNLDO3_PU\t\t11\n#define SSB_PMURES_4325_LNLDO4_PU\t\t12\n#define SSB_PMURES_4325_XTAL_PU\t\t\t13\n#define SSB_PMURES_4325_ALP_AVAIL\t\t14\n#define SSB_PMURES_4325_RX_PWRSW_PU\t\t15\n#define SSB_PMURES_4325_TX_PWRSW_PU\t\t16\n#define SSB_PMURES_4325_RFPLL_PWRSW_PU\t\t17\n#define SSB_PMURES_4325_LOGEN_PWRSW_PU\t\t18\n#define SSB_PMURES_4325_AFE_PWRSW_PU\t\t19\n#define SSB_PMURES_4325_BBPLL_PWRSW_PU\t\t20\n#define SSB_PMURES_4325_HT_AVAIL\t\t21\n\n \n#define SSB_PMURES_4328_EXT_SWITCHER_PWM\t0\n#define SSB_PMURES_4328_BB_SWITCHER_PWM\t\t1\n#define SSB_PMURES_4328_BB_SWITCHER_BURST\t2\n#define SSB_PMURES_4328_BB_EXT_SWITCHER_BURST\t3\n#define SSB_PMURES_4328_ILP_REQUEST\t\t4\n#define SSB_PMURES_4328_RADIO_SWITCHER_PWM\t5\n#define SSB_PMURES_4328_RADIO_SWITCHER_BURST\t6\n#define SSB_PMURES_4328_ROM_SWITCH\t\t7\n#define SSB_PMURES_4328_PA_REF_LDO\t\t8\n#define SSB_PMURES_4328_RADIO_LDO\t\t9\n#define SSB_PMURES_4328_AFE_LDO\t\t\t10\n#define SSB_PMURES_4328_PLL_LDO\t\t\t11\n#define SSB_PMURES_4328_BG_FILTBYP\t\t12\n#define SSB_PMURES_4328_TX_FILTBYP\t\t13\n#define SSB_PMURES_4328_RX_FILTBYP\t\t14\n#define SSB_PMURES_4328_XTAL_PU\t\t\t15\n#define SSB_PMURES_4328_XTAL_EN\t\t\t16\n#define SSB_PMURES_4328_BB_PLL_FILTBYP\t\t17\n#define SSB_PMURES_4328_RF_PLL_FILTBYP\t\t18\n#define SSB_PMURES_4328_BB_PLL_PU\t\t19\n\n \n#define SSB_PMURES_5354_EXT_SWITCHER_PWM\t0\n#define SSB_PMURES_5354_BB_SWITCHER_PWM\t\t1\n#define SSB_PMURES_5354_BB_SWITCHER_BURST\t2\n#define SSB_PMURES_5354_BB_EXT_SWITCHER_BURST\t3\n#define SSB_PMURES_5354_ILP_REQUEST\t\t4\n#define SSB_PMURES_5354_RADIO_SWITCHER_PWM\t5\n#define SSB_PMURES_5354_RADIO_SWITCHER_BURST\t6\n#define SSB_PMURES_5354_ROM_SWITCH\t\t7\n#define SSB_PMURES_5354_PA_REF_LDO\t\t8\n#define SSB_PMURES_5354_RADIO_LDO\t\t9\n#define SSB_PMURES_5354_AFE_LDO\t\t\t10\n#define SSB_PMURES_5354_PLL_LDO\t\t\t11\n#define SSB_PMURES_5354_BG_FILTBYP\t\t12\n#define SSB_PMURES_5354_TX_FILTBYP\t\t13\n#define SSB_PMURES_5354_RX_FILTBYP\t\t14\n#define SSB_PMURES_5354_XTAL_PU\t\t\t15\n#define SSB_PMURES_5354_XTAL_EN\t\t\t16\n#define SSB_PMURES_5354_BB_PLL_FILTBYP\t\t17\n#define SSB_PMURES_5354_RF_PLL_FILTBYP\t\t18\n#define SSB_PMURES_5354_BB_PLL_PU\t\t19\n\n\n\n \n#define SSB_CHIPCO_CHST_4322_SPROM_EXISTS\t0x00000040  \n#define SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL\t0x00000003\n#define SSB_CHIPCO_CHST_4325_DEFCIS_SEL\t\t0  \n#define SSB_CHIPCO_CHST_4325_SPROM_SEL\t\t1  \n#define SSB_CHIPCO_CHST_4325_OTP_SEL\t\t2  \n#define SSB_CHIPCO_CHST_4325_OTP_PWRDN\t\t3  \n#define SSB_CHIPCO_CHST_4325_SDIO_USB_MODE\t0x00000004\n#define SSB_CHIPCO_CHST_4325_SDIO_USB_MODE_SHIFT  2\n#define SSB_CHIPCO_CHST_4325_RCAL_VALID\t\t0x00000008\n#define SSB_CHIPCO_CHST_4325_RCAL_VALID_SHIFT\t3\n#define SSB_CHIPCO_CHST_4325_RCAL_VALUE\t\t0x000001F0\n#define SSB_CHIPCO_CHST_4325_RCAL_VALUE_SHIFT\t4\n#define SSB_CHIPCO_CHST_4325_PMUTOP_2B \t\t0x00000200  \n\n \n#define SSB_CHIPCO_CHST_4312_SPROM_PRESENT(status) \\\n\t((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \\\n\t\tSSB_CHIPCO_CHST_4325_OTP_SEL)\n#define SSB_CHIPCO_CHST_4322_SPROM_PRESENT(status) \\\n\t(status & SSB_CHIPCO_CHST_4322_SPROM_EXISTS)\n#define SSB_CHIPCO_CHST_4325_SPROM_PRESENT(status) \\\n\t(((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \\\n\t\tSSB_CHIPCO_CHST_4325_DEFCIS_SEL) && \\\n\t ((status & SSB_CHIPCO_CHST_4325_SPROM_OTP_SEL) != \\\n\t\tSSB_CHIPCO_CHST_4325_OTP_SEL))\n\n\n\n \n\n \n#define\tSSB_CHIPCO_CLK_N1\t\t0x0000003F\t \n#define\tSSB_CHIPCO_CLK_N2\t\t0x00003F00\t \n#define\tSSB_CHIPCO_CLK_N2_SHIFT\t\t8\n#define\tSSB_CHIPCO_CLK_PLLC\t\t0x000F0000\t \n#define\tSSB_CHIPCO_CLK_PLLC_SHIFT\t16\n\n \n#define\tSSB_CHIPCO_CLK_M1\t\t0x0000003F\t \n#define\tSSB_CHIPCO_CLK_M2\t\t0x00003F00\t \n#define\tSSB_CHIPCO_CLK_M2_SHIFT\t\t8\n#define\tSSB_CHIPCO_CLK_M3\t\t0x003F0000\t \n#define\tSSB_CHIPCO_CLK_M3_SHIFT\t\t16\n#define\tSSB_CHIPCO_CLK_MC\t\t0x1F000000\t \n#define\tSSB_CHIPCO_CLK_MC_SHIFT\t\t24\n\n \n#define\tSSB_CHIPCO_CLK_F6_2\t\t0x02\t\t \n#define\tSSB_CHIPCO_CLK_F6_3\t\t0x03\t\t \n#define\tSSB_CHIPCO_CLK_F6_4\t\t0x05\t\t \n#define\tSSB_CHIPCO_CLK_F6_5\t\t0x09\n#define\tSSB_CHIPCO_CLK_F6_6\t\t0x11\n#define\tSSB_CHIPCO_CLK_F6_7\t\t0x21\n\n#define\tSSB_CHIPCO_CLK_F5_BIAS\t\t5\t\t \n\n#define\tSSB_CHIPCO_CLK_MC_BYPASS\t0x08\n#define\tSSB_CHIPCO_CLK_MC_M1\t\t0x04\n#define\tSSB_CHIPCO_CLK_MC_M1M2\t\t0x02\n#define\tSSB_CHIPCO_CLK_MC_M1M2M3\t0x01\n#define\tSSB_CHIPCO_CLK_MC_M1M3\t\t0x11\n\n \n#define\tSSB_CHIPCO_CLK_T2_BIAS\t\t2\t\t \n#define\tSSB_CHIPCO_CLK_T2M2_BIAS\t3\t\t \n\n#define\tSSB_CHIPCO_CLK_T2MC_M1BYP\t1\n#define\tSSB_CHIPCO_CLK_T2MC_M2BYP\t2\n#define\tSSB_CHIPCO_CLK_T2MC_M3BYP\t4\n\n \n#define\tSSB_CHIPCO_CLK_T6_MMASK\t\t1\t\t \n#define\tSSB_CHIPCO_CLK_T6_M0\t\t120000000\t \n#define\tSSB_CHIPCO_CLK_T6_M1\t\t100000000\t \n#define\tSSB_CHIPCO_CLK_SB2MIPS_T6(sb)\t(2 * (sb))\n\n \n#define\tSSB_CHIPCO_CLK_BASE1\t\t24000000\t \n#define SSB_CHIPCO_CLK_BASE2\t\t12500000\t \n\n \n#define\tSSB_CHIPCO_CLK_5350_N\t\t0x0311\n#define\tSSB_CHIPCO_CLK_5350_M\t\t0x04020009\n\n\n \n\n#define\tSSB_CHIPCO_CFG_EN\t\t0x0001\t\t \n#define\tSSB_CHIPCO_CFG_EXTM\t\t0x000E\t\t \n#define\t SSB_CHIPCO_CFG_EXTM_ASYNC\t0x0002\t\t \n#define\t SSB_CHIPCO_CFG_EXTM_SYNC\t0x0004\t\t \n#define\t SSB_CHIPCO_CFG_EXTM_PCMCIA\t0x0008\t\t \n#define\t SSB_CHIPCO_CFG_EXTM_IDE\t0x000A\t\t \n#define\tSSB_CHIPCO_CFG_DS16\t\t0x0010\t\t \n#define\tSSB_CHIPCO_CFG_CLKDIV\t\t0x0060\t\t \n#define\tSSB_CHIPCO_CFG_CLKEN\t\t0x0080\t\t \n#define\tSSB_CHIPCO_CFG_BSTRO\t\t0x0100\t\t \n\n\n \n\n \n#define SSB_CHIPCO_FLASHCTL_ST_WREN\t0x0006\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_WRDIS\t0x0004\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_RDSR\t0x0105\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_WRSR\t0x0101\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_READ\t0x0303\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_PP\t0x0302\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_SE\t0x02D8\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_BE\t0x00C7\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_DP\t0x00B9\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_RES\t0x03AB\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_CSA\t0x1000\t\t \n#define SSB_CHIPCO_FLASHCTL_ST_SSE\t0x0220\t\t \n\n \n#define SSB_CHIPCO_FLASHSTA_ST_WIP\t0x01\t\t \n#define SSB_CHIPCO_FLASHSTA_ST_WEL\t0x02\t\t \n#define SSB_CHIPCO_FLASHSTA_ST_BP\t0x1C\t\t \n#define SSB_CHIPCO_FLASHSTA_ST_BP_SHIFT\t2\n#define SSB_CHIPCO_FLASHSTA_ST_SRWD\t0x80\t\t \n\n \n#define SSB_CHIPCO_FLASHCTL_AT_READ\t\t0x07E8\n#define SSB_CHIPCO_FLASHCTL_AT_PAGE_READ\t0x07D2\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_READ\t \n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_READ\t \n#define SSB_CHIPCO_FLASHCTL_AT_STATUS\t\t0x01D7\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_WRITE\t0x0384\n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_WRITE\t0x0387\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_ERASE_PRGM\t0x0283\t \n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_ERASE_PRGM\t0x0286\t \n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_PROGRAM\t0x0288\n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_PROGRAM\t0x0289\n#define SSB_CHIPCO_FLASHCTL_AT_PAGE_ERASE\t0x0281\n#define SSB_CHIPCO_FLASHCTL_AT_BLOCK_ERASE\t0x0250\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_WRER_PRGM\t0x0382\t \n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_WRER_PRGM\t0x0385\t \n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_LOAD\t0x0253\n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_LOAD\t0x0255\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_COMPARE\t0x0260\n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_COMPARE\t0x0261\n#define SSB_CHIPCO_FLASHCTL_AT_BUF1_REPROGRAM\t0x0258\n#define SSB_CHIPCO_FLASHCTL_AT_BUF2_REPROGRAM\t0x0259\n\n \n#define SSB_CHIPCO_FLASHSTA_AT_READY\t0x80\n#define SSB_CHIPCO_FLASHSTA_AT_MISMATCH\t0x40\n#define SSB_CHIPCO_FLASHSTA_AT_ID\t0x38\n#define SSB_CHIPCO_FLASHSTA_AT_ID_SHIFT\t3\n\n\n \n\n \n#define\tSSB_CHIPCO_OTP_HW_REGION\tSSB_CHIPCO_OTPS_HW_PROTECT\n#define\tSSB_CHIPCO_OTP_SW_REGION\tSSB_CHIPCO_OTPS_SW_PROTECT\n#define\tSSB_CHIPCO_OTP_CID_REGION\tSSB_CHIPCO_OTPS_CID_PROTECT\n\n \n#define\tSSB_CHIPCO_OTP_SWLIM_OFF\t(-8)\n#define\tSSB_CHIPCO_OTP_CIDBASE_OFF\t0\n#define\tSSB_CHIPCO_OTP_CIDLIM_OFF\t8\n\n \n#define\tSSB_CHIPCO_OTP_BOUNDARY_OFF\t(-4)\n#define\tSSB_CHIPCO_OTP_HWSIGN_OFF\t(-3)\n#define\tSSB_CHIPCO_OTP_SWSIGN_OFF\t(-2)\n#define\tSSB_CHIPCO_OTP_CIDSIGN_OFF\t(-1)\n\n#define\tSSB_CHIPCO_OTP_CID_OFF\t\t0\n#define\tSSB_CHIPCO_OTP_PKG_OFF\t\t1\n#define\tSSB_CHIPCO_OTP_FID_OFF\t\t2\n#define\tSSB_CHIPCO_OTP_RSV_OFF\t\t3\n#define\tSSB_CHIPCO_OTP_LIM_OFF\t\t4\n\n#define\tSSB_CHIPCO_OTP_SIGNATURE\t0x578A\n#define\tSSB_CHIPCO_OTP_MAGIC\t\t0x4E56\n\n\nstruct ssb_device;\nstruct ssb_serial_port;\n\n \nstruct ssb_chipcommon_pmu {\n\tu8 rev;\t\t\t \n\tu32 crystalfreq;\t \n};\n\nstruct ssb_chipcommon {\n\tstruct ssb_device *dev;\n\tu32 capabilities;\n\tu32 status;\n\t \n\tu16 fast_pwrup_delay;\n\tspinlock_t gpio_lock;\n\tstruct ssb_chipcommon_pmu pmu;\n\tu32 ticks_per_ms;\n\tu32 max_timer_ms;\n};\n\nstatic inline bool ssb_chipco_available(struct ssb_chipcommon *cc)\n{\n\treturn (cc->dev != NULL);\n}\n\n \n#define chipco_read32(cc, offset)\tssb_read32((cc)->dev, offset)\n#define chipco_write32(cc, offset, val)\tssb_write32((cc)->dev, offset, val)\n\n#define chipco_mask32(cc, offset, mask) \\\n\t\tchipco_write32(cc, offset, chipco_read32(cc, offset) & (mask))\n#define chipco_set32(cc, offset, set) \\\n\t\tchipco_write32(cc, offset, chipco_read32(cc, offset) | (set))\n#define chipco_maskset32(cc, offset, mask, set) \\\n\t\tchipco_write32(cc, offset, (chipco_read32(cc, offset) & (mask)) | (set))\n\nextern void ssb_chipcommon_init(struct ssb_chipcommon *cc);\n\nextern void ssb_chipco_suspend(struct ssb_chipcommon *cc);\nextern void ssb_chipco_resume(struct ssb_chipcommon *cc);\n\nextern void ssb_chipco_get_clockcpu(struct ssb_chipcommon *cc,\n                                    u32 *plltype, u32 *n, u32 *m);\nextern void ssb_chipco_get_clockcontrol(struct ssb_chipcommon *cc,\n\t\t\t\t\tu32 *plltype, u32 *n, u32 *m);\nextern void ssb_chipco_timing_init(struct ssb_chipcommon *cc,\n\t\t\t\t   unsigned long ns_per_cycle);\n\nenum ssb_clkmode {\n\tSSB_CLKMODE_SLOW,\n\tSSB_CLKMODE_FAST,\n\tSSB_CLKMODE_DYNAMIC,\n};\n\nextern void ssb_chipco_set_clockmode(struct ssb_chipcommon *cc,\n\t\t\t\t     enum ssb_clkmode mode);\n\nextern u32 ssb_chipco_watchdog_timer_set(struct ssb_chipcommon *cc, u32 ticks);\n\nvoid ssb_chipco_irq_mask(struct ssb_chipcommon *cc, u32 mask, u32 value);\n\nu32 ssb_chipco_irq_status(struct ssb_chipcommon *cc, u32 mask);\n\n \nu32 ssb_chipco_gpio_in(struct ssb_chipcommon *cc, u32 mask);\nu32 ssb_chipco_gpio_out(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_outen(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_control(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_intmask(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_polarity(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_pullup(struct ssb_chipcommon *cc, u32 mask, u32 value);\nu32 ssb_chipco_gpio_pulldown(struct ssb_chipcommon *cc, u32 mask, u32 value);\n\n#ifdef CONFIG_SSB_SERIAL\nextern int ssb_chipco_serial_init(struct ssb_chipcommon *cc,\n\t\t\t\t  struct ssb_serial_port *ports);\n#endif  \n\n \nextern void ssb_pmu_init(struct ssb_chipcommon *cc);\n\nenum ssb_pmu_ldo_volt_id {\n\tLDO_PAREF = 0,\n\tLDO_VOLT1,\n\tLDO_VOLT2,\n\tLDO_VOLT3,\n};\n\nvoid ssb_pmu_set_ldo_voltage(struct ssb_chipcommon *cc,\n\t\t\t     enum ssb_pmu_ldo_volt_id id, u32 voltage);\nvoid ssb_pmu_set_ldo_paref(struct ssb_chipcommon *cc, bool on);\nvoid ssb_pmu_spuravoid_pllupdate(struct ssb_chipcommon *cc, int spuravoid);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}