-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/packet_generator/packet_generator_dut.vhd
-- Created: 2023-01-11 17:03:51
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: packet_generator_dut
-- Source Path: packet_generator/packet_generator_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY packet_generator_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        dataIn                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        validIn                           :   IN    std_logic;  -- ufix1
        capture                           :   IN    std_logic;  -- ufix1
        captureSize                       :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        ce_out                            :   OUT   std_logic;  -- ufix1
        dataOut                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        validOut                          :   OUT   std_logic;  -- ufix1
        tlast                             :   OUT   std_logic  -- ufix1
        );
END packet_generator_dut;


ARCHITECTURE rtl OF packet_generator_dut IS

  -- Component Declarations
  COMPONENT packet_generator_src_Packet_Generator
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          dataIn                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          validIn                         :   IN    std_logic;  -- ufix1
          capture                         :   IN    std_logic;  -- ufix1
          captureSize                     :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          ce_out                          :   OUT   std_logic;  -- ufix1
          dataOut                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          validOut                        :   OUT   std_logic;  -- ufix1
          tlast                           :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : packet_generator_src_Packet_Generator
    USE ENTITY work.packet_generator_src_Packet_Generator(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL validIn_sig                      : std_logic;  -- ufix1
  SIGNAL capture_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL dataOut_sig                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL validOut_sig                     : std_logic;  -- ufix1
  SIGNAL tlast_sig                        : std_logic;  -- ufix1

BEGIN
  u_packet_generator_src_Packet_Generator : packet_generator_src_Packet_Generator
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              dataIn => dataIn,  -- ufix32
              validIn => validIn_sig,  -- ufix1
              capture => capture_sig,  -- ufix1
              captureSize => captureSize,  -- ufix16
              ce_out => ce_out_sig,  -- ufix1
              dataOut => dataOut_sig,  -- ufix32
              validOut => validOut_sig,  -- ufix1
              tlast => tlast_sig  -- ufix1
              );

  validIn_sig <= validIn;

  capture_sig <= capture;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  dataOut <= dataOut_sig;

  validOut <= validOut_sig;

  tlast <= tlast_sig;

END rtl;

