
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_signed.all;

entity  cpu  is
port(reset : in std_logic;
     clk   : in std_logic;
     rs_out, rt_out : out std_logic_vector(3 downto 0); -- output ports from reg. file
     pc_out : out std_logic_vector(3 downto 0);
     overflow, zero : out std_logic); 
end cpu;




