<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_altgxb/altera_eth_tse_altgxb_0001.vo"
   type="VERILOG"
   library="i_altgxb_0" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_eth_tse_pcs_pma_gxb.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_eth_tse_pcs_pma_gxb.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_align_sync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_align_sync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_dec10b8b.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_dec10b8b.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_dec_func.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_dec_func.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_enc8b10b.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_enc8b10b.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_autoneg.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_autoneg.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_carrier_sense.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_carrier_sense.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_clk_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_clk_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_sgmii_clk_div.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_sgmii_clk_div.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_sgmii_clk_enable.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_sgmii_clk_enable.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_rx_encapsulation.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_rx_encapsulation.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_tx_encapsulation.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_tx_encapsulation.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_rx_encapsulation_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_rx_encapsulation_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_pcs_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_pcs_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_pcs_host_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_pcs_host_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_mdio_reg.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_mdio_reg.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_mii_rx_if_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_mii_rx_if_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_mii_tx_if_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_mii_tx_if_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_rx_sync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_rx_sync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_sgmii_clk_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_sgmii_clk_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_colision_detect.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_colision_detect.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_rx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_rx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_rx_fifo_rd.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_rx_fifo_rd.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_rx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_rx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_sgmii.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_sgmii.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_sgmii_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_sgmii_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_tx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_tx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_tx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_tx_converter.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_1000_base_x.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_1000_base_x.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_1000_base_x_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_1000_base_x_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_pcs.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_pcs_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_pcs_strx_gx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_top_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_top_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_reset_sequencer.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_reset_sequencer.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_reset_ctrl_lego.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_reset_ctrl_lego.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_xcvr_resync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_xcvr_resync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_gxb_aligned_rxsync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_gxb_aligned_rxsync.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_eth_tse_std_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_eth_tse_std_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_eth_tse_std_synchronizer_bundle.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_eth_tse_std_synchronizer_bundle.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_eth_tse_ptp_std_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_eth_tse_ptp_std_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_false_path_marker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_false_path_marker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_13.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_13.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_24.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_24.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_34.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_34.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_opt_1246.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_opt_1246.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_opt_14_44.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_opt_14_44.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_a_fifo_opt_36_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_a_fifo_opt_36_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_gray_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_gray_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_sdpm_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_sdpm_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_altsyncram_dpm_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_altsyncram_dpm_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_bin_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_bin_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ph_calculator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ph_calculator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_sdpm_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_sdpm_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x10_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x10_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x14.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x14.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x14.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x14.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x14_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x14_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x2.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x2.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x2.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x2.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x2_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x2_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x23.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x23.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x23.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x23.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x23_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x23_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x36.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x36.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x36.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x36.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x36_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x36_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x40.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x40.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x40.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x40.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x40_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x40_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_dec_x30.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_dec_x30.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x30.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x30.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_enc_x30_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_enc_x30_wrapper.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/mentor/altera_tse_ecc_status_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="modelsim" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/aldec/altera_tse_ecc_status_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_pcs_0"
   simulator="riviera" />
 <file
   path="triple_speed_ethernet_sim/altera_eth_tse_pcs_pma_gxb/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="i_tse_pcs_0" />
 <file
   path="triple_speed_ethernet_sim/triple_speed_ethernet.v"
   type="VERILOG" />
 <topLevel name="triple_speed_ethernet" />
 <deviceFamily name="cycloneivgx" />
</simPackage>
