#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 08 19:00:24 2017
# Process ID: 10232
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10536 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\GrandTheftAuto\mjpeg\jpeg_decoder\jpeg.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder'
INFO: [Project 1-313] Project file moved from 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 758.723 ; gain = 105.031
remove_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sources_1/imports/tmp/edge_detector.v
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sources_1/imports/tmp/edge_detector.v
remove_files C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sources_1/imports/tmp/jpeg_wrapper.v
file delete -force C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sources_1/imports/tmp/jpeg_wrapper.v
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 08 19:07:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 791.957 ; gain = 0.000
set_property top jpeg [current_fileset]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Mar 08 19:14:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 794.406 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 537 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

open_run: Time (s): cpu = 00:01:09 ; elapsed = 00:02:16 . Memory (MB): peak = 1131.961 ; gain = 337.555
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1131.961 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD9
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD3
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1143.113 ; gain = 11.152
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD3 [jpeg_qt_sr_hd3_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD1 [jpeg_qt_sr_hd1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD7 [jpeg_upsampling_buffer_hd7_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD9 [jpeg_upsampling_buffer_hd9_defau...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 7 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 19:35:17 2017...
run_program: Time (s): cpu = 00:00:42 ; elapsed = 00:08:41 . Memory (MB): peak = 1492.977 ; gain = 348.840
INFO: [USF-XSim-69] 'elaborate' step finished in '523' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
run: Time (s): cpu = 00:00:35 ; elapsed = 00:01:35 . Memory (MB): peak = 1529.570 ; gain = 0.000
xsim: Time (s): cpu = 00:00:44 ; elapsed = 00:02:04 . Memory (MB): peak = 1529.570 ; gain = 36.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:03:24 ; elapsed = 00:14:52 . Memory (MB): peak = 1529.570 ; gain = 735.164
save_wave_config {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg_testbench_func_synth.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.992 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_vhdl -mode funcsim -nolib -force -file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1538.992 ; gain = 0.000
INFO: [USF-XSim-34] Netlist generated:C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd
INFO: [USF-XSim-37] Inspecting design source files for 'jpeg_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_ht_nr_of_symbols.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/simple.jpg'
INFO: [USF-XSim-25] Exported 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_tb.jpg'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
"xvhdl -m64 --relax -prj jpeg_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/jpeg_testbench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier_mult_gen_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_c_shift_ram_v8_0_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8
INFO: [VRFC 10-307] analyzing entity jpeg_YCbCr2RGB
INFO: [VRFC 10-307] analyzing entity jpeg_check_FF
INFO: [VRFC 10-307] analyzing entity jpeg_dezigzag
INFO: [VRFC 10-307] analyzing entity jpeg_header
INFO: [VRFC 10-307] analyzing entity jpeg_ht_nr_of_symbols
INFO: [VRFC 10-307] analyzing entity jpeg_huffman_input_sr
INFO: [VRFC 10-307] analyzing entity jpeg_idct_core_12
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst
INFO: [VRFC 10-307] analyzing entity jpeg_ht_tables
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD7
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling_buffer_HD9
INFO: [VRFC 10-307] analyzing entity jpeg_dequant_multiplier
INFO: [VRFC 10-307] analyzing entity jpeg_idct
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD1
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD3
INFO: [VRFC 10-307] analyzing entity jpeg_qt_sr_HD5
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo_fifo_generator_v2_3_xst_1
INFO: [VRFC 10-307] analyzing entity jpeg_dequantize
INFO: [VRFC 10-307] analyzing entity jpeg_huffman
INFO: [VRFC 10-307] analyzing entity jpeg_upsampling
INFO: [VRFC 10-307] analyzing entity jpeg_checkff_fifo
INFO: [VRFC 10-307] analyzing entity jpeg_input_fifo
INFO: [VRFC 10-307] analyzing entity jpeg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity jpeg_testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1538.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001100000010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110011111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100101101001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101101101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001111010011111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_YCbCr2RGB [jpeg_ycbcr2rgb_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_check_FF [jpeg_check_ff_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110110101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010111010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001011110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100000")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=9,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_checkff_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo_fifo_generator_v2_3_xst_1 [jpeg_checkff_fifo_fifo_generator...]
Compiling architecture structure of entity xil_defaultlib.jpeg_checkff_fifo [jpeg_checkff_fifo_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier_mult_gen_v8_0_xst_1 [jpeg_dequant_multiplier_mult_gen...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequant_multiplier [jpeg_dequant_multiplier_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_1 [jpeg_qt_sr_c_shift_ram_v8_0_xst_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr [jpeg_qt_sr_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010111010")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD3 [jpeg_qt_sr_hd3_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD1 [jpeg_qt_sr_hd1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_qt_sr_HD5 [jpeg_qt_sr_hd5_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011011100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100110011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011011111110000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_dequantize [jpeg_dequantize_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100010001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111010101110100...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture structure of entity xil_defaultlib.jpeg_dezigzag [jpeg_dezigzag_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101110101011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011110000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111110111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000100011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010001010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010101011111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000101111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001110010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000101100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000010111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001101000011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101000111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111110111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111011111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111001100001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110011111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000111111011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111010000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000110010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000010...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_header [jpeg_header_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011111100001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000000000101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101110101000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100011001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101011001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000010000000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_nr_of_symbols [jpeg_ht_nr_of_symbols_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=4,read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_xst_1 [jpeg_ht_tables_blk_mem_gen_v1_1_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_ht_tables [jpeg_ht_tables_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010001000")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman_input_sr [jpeg_huffman_input_sr_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000110011001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000110000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111100111000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111001100111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011100110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010101010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000000000101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100100001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101000101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_huffman [jpeg_huffman_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(read_width_a=18,read_w...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010110101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010101011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110111000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100001111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101001011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001110011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010110000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101000001000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000011110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(0,15)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110110110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010010010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011100111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101110110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101101011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110001010011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101001110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011101111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100011110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100110010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011001110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001011000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000101001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011000110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111011100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101101010100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100011001100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000010111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111000001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100101100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000110001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100110010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100100111101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010010111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001001101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011101110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110110101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111010001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000001111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101010100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100101111010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010111001011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100010011000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111011001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000101111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010010011011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010101010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001100110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010110100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001110010010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001111001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000000111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100101101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000100011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101001010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011111010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001101101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100111101001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000010000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010110100101010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010110000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001110001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111110000011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101111000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110101000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111100001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001010100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011101111011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001000100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100001100011110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011010011000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101001001001010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010001101100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001001100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001100100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011010010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100101101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110011111100110")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct_core_12 [jpeg_idct_core_12_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.jpeg_idct [jpeg_idct_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(ram_mode="SDP",read_wi...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1_blkmemdp_v6_2_xst [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_input_fifo_fifo_generator_v2_3_xst_1_lib [fifo_generator_v2_3_as_lib_jpeg_...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo_fifo_generator_v2_3_xst_1 [jpeg_input_fifo_fifo_generator_v...]
Compiling architecture structure of entity xil_defaultlib.jpeg_input_fifo [jpeg_input_fifo_default]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD8 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD7 [jpeg_upsampling_buffer_hd7_defau...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011110010110011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101010101100")(0...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1_HD10 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_HD9 [jpeg_upsampling_buffer_hd9_defau...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer_blk_mem_gen_v1_1_xst_1 [jpeg_upsampling_buffer_blk_mem_g...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling_buffer [jpeg_upsampling_buffer_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001101010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001000110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110100111101001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001001010000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.jpeg_upsampling [jpeg_upsampling_default]
Compiling architecture structure of entity xil_defaultlib.jpeg [jpeg_default]
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func/xsim.dir/jpeg_testbench_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 08 20:09:25 2017...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:05:35 . Memory (MB): peak = 1538.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '336' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "jpeg_testbench_func_synth -key {Post-Synthesis:sim_1:Functional:jpeg_testbench} -tclbatch {jpeg_testbench.tcl} -view {C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg_testbench_func_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
open_wave_config C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg_testbench_func_synth.wcfg
source jpeg_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50000ns
run: Time (s): cpu = 00:00:44 ; elapsed = 00:02:32 . Memory (MB): peak = 1538.992 ; gain = 0.000
xsim: Time (s): cpu = 00:00:49 ; elapsed = 00:02:51 . Memory (MB): peak = 1538.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jpeg_testbench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50000ns
launch_simulation: Time (s): cpu = 00:01:10 ; elapsed = 00:09:08 . Memory (MB): peak = 1538.992 ; gain = 0.000
