
fuelSensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055bc  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08005674  08005674  00015674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005890  08005890  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005890  08005890  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005890  08005890  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005890  08005890  00015890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005894  08005894  00015894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000070  08005908  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  08005908  0002044c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022552  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c90  00000000  00000000  000425ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00016233  00000000  00000000  0004727a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001290  00000000  00000000  0005d4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d40  00000000  00000000  0005e740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b757  00000000  00000000  00060480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000276c6  00000000  00000000  0007bbd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a60c  00000000  00000000  000a329d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013d8a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004264  00000000  00000000  0013d8fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	0800565c 	.word	0x0800565c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	0800565c 	.word	0x0800565c

08000100 <__gnu_thumb1_case_uqi>:
 8000100:	b402      	push	{r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0049      	lsls	r1, r1, #1
 8000108:	5c09      	ldrb	r1, [r1, r0]
 800010a:	0049      	lsls	r1, r1, #1
 800010c:	448e      	add	lr, r1
 800010e:	bc02      	pop	{r1}
 8000110:	4770      	bx	lr
 8000112:	46c0      	nop			; (mov r8, r8)

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_cfrcmple>:
 8000414:	4684      	mov	ip, r0
 8000416:	0008      	movs	r0, r1
 8000418:	4661      	mov	r1, ip
 800041a:	e7ff      	b.n	800041c <__aeabi_cfcmpeq>

0800041c <__aeabi_cfcmpeq>:
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041e:	f000 f8b7 	bl	8000590 <__lesf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	d401      	bmi.n	800042a <__aeabi_cfcmpeq+0xe>
 8000426:	2100      	movs	r1, #0
 8000428:	42c8      	cmn	r0, r1
 800042a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800042c <__aeabi_fcmpeq>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f843 	bl	80004b8 <__eqsf2>
 8000432:	4240      	negs	r0, r0
 8000434:	3001      	adds	r0, #1
 8000436:	bd10      	pop	{r4, pc}

08000438 <__aeabi_fcmplt>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f000 f8a9 	bl	8000590 <__lesf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	db01      	blt.n	8000446 <__aeabi_fcmplt+0xe>
 8000442:	2000      	movs	r0, #0
 8000444:	bd10      	pop	{r4, pc}
 8000446:	2001      	movs	r0, #1
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			; (mov r8, r8)

0800044c <__aeabi_fcmple>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 f89f 	bl	8000590 <__lesf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	dd01      	ble.n	800045a <__aeabi_fcmple+0xe>
 8000456:	2000      	movs	r0, #0
 8000458:	bd10      	pop	{r4, pc}
 800045a:	2001      	movs	r0, #1
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__aeabi_fcmpgt>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 f84f 	bl	8000504 <__gesf2>
 8000466:	2800      	cmp	r0, #0
 8000468:	dc01      	bgt.n	800046e <__aeabi_fcmpgt+0xe>
 800046a:	2000      	movs	r0, #0
 800046c:	bd10      	pop	{r4, pc}
 800046e:	2001      	movs	r0, #1
 8000470:	bd10      	pop	{r4, pc}
 8000472:	46c0      	nop			; (mov r8, r8)

08000474 <__aeabi_fcmpge>:
 8000474:	b510      	push	{r4, lr}
 8000476:	f000 f845 	bl	8000504 <__gesf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	da01      	bge.n	8000482 <__aeabi_fcmpge+0xe>
 800047e:	2000      	movs	r0, #0
 8000480:	bd10      	pop	{r4, pc}
 8000482:	2001      	movs	r0, #1
 8000484:	bd10      	pop	{r4, pc}
 8000486:	46c0      	nop			; (mov r8, r8)

08000488 <__aeabi_f2uiz>:
 8000488:	219e      	movs	r1, #158	; 0x9e
 800048a:	b510      	push	{r4, lr}
 800048c:	05c9      	lsls	r1, r1, #23
 800048e:	1c04      	adds	r4, r0, #0
 8000490:	f7ff fff0 	bl	8000474 <__aeabi_fcmpge>
 8000494:	2800      	cmp	r0, #0
 8000496:	d103      	bne.n	80004a0 <__aeabi_f2uiz+0x18>
 8000498:	1c20      	adds	r0, r4, #0
 800049a:	f000 fb91 	bl	8000bc0 <__aeabi_f2iz>
 800049e:	bd10      	pop	{r4, pc}
 80004a0:	219e      	movs	r1, #158	; 0x9e
 80004a2:	1c20      	adds	r0, r4, #0
 80004a4:	05c9      	lsls	r1, r1, #23
 80004a6:	f000 f9dd 	bl	8000864 <__aeabi_fsub>
 80004aa:	f000 fb89 	bl	8000bc0 <__aeabi_f2iz>
 80004ae:	2380      	movs	r3, #128	; 0x80
 80004b0:	061b      	lsls	r3, r3, #24
 80004b2:	469c      	mov	ip, r3
 80004b4:	4460      	add	r0, ip
 80004b6:	e7f2      	b.n	800049e <__aeabi_f2uiz+0x16>

080004b8 <__eqsf2>:
 80004b8:	b570      	push	{r4, r5, r6, lr}
 80004ba:	0042      	lsls	r2, r0, #1
 80004bc:	0245      	lsls	r5, r0, #9
 80004be:	024e      	lsls	r6, r1, #9
 80004c0:	004c      	lsls	r4, r1, #1
 80004c2:	0fc3      	lsrs	r3, r0, #31
 80004c4:	0a6d      	lsrs	r5, r5, #9
 80004c6:	2001      	movs	r0, #1
 80004c8:	0e12      	lsrs	r2, r2, #24
 80004ca:	0a76      	lsrs	r6, r6, #9
 80004cc:	0e24      	lsrs	r4, r4, #24
 80004ce:	0fc9      	lsrs	r1, r1, #31
 80004d0:	2aff      	cmp	r2, #255	; 0xff
 80004d2:	d006      	beq.n	80004e2 <__eqsf2+0x2a>
 80004d4:	2cff      	cmp	r4, #255	; 0xff
 80004d6:	d003      	beq.n	80004e0 <__eqsf2+0x28>
 80004d8:	42a2      	cmp	r2, r4
 80004da:	d101      	bne.n	80004e0 <__eqsf2+0x28>
 80004dc:	42b5      	cmp	r5, r6
 80004de:	d006      	beq.n	80004ee <__eqsf2+0x36>
 80004e0:	bd70      	pop	{r4, r5, r6, pc}
 80004e2:	2d00      	cmp	r5, #0
 80004e4:	d1fc      	bne.n	80004e0 <__eqsf2+0x28>
 80004e6:	2cff      	cmp	r4, #255	; 0xff
 80004e8:	d1fa      	bne.n	80004e0 <__eqsf2+0x28>
 80004ea:	2e00      	cmp	r6, #0
 80004ec:	d1f8      	bne.n	80004e0 <__eqsf2+0x28>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d006      	beq.n	8000500 <__eqsf2+0x48>
 80004f2:	2001      	movs	r0, #1
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d1f3      	bne.n	80004e0 <__eqsf2+0x28>
 80004f8:	0028      	movs	r0, r5
 80004fa:	1e43      	subs	r3, r0, #1
 80004fc:	4198      	sbcs	r0, r3
 80004fe:	e7ef      	b.n	80004e0 <__eqsf2+0x28>
 8000500:	2000      	movs	r0, #0
 8000502:	e7ed      	b.n	80004e0 <__eqsf2+0x28>

08000504 <__gesf2>:
 8000504:	b570      	push	{r4, r5, r6, lr}
 8000506:	0042      	lsls	r2, r0, #1
 8000508:	0245      	lsls	r5, r0, #9
 800050a:	024e      	lsls	r6, r1, #9
 800050c:	004c      	lsls	r4, r1, #1
 800050e:	0fc3      	lsrs	r3, r0, #31
 8000510:	0a6d      	lsrs	r5, r5, #9
 8000512:	0e12      	lsrs	r2, r2, #24
 8000514:	0a76      	lsrs	r6, r6, #9
 8000516:	0e24      	lsrs	r4, r4, #24
 8000518:	0fc8      	lsrs	r0, r1, #31
 800051a:	2aff      	cmp	r2, #255	; 0xff
 800051c:	d01b      	beq.n	8000556 <__gesf2+0x52>
 800051e:	2cff      	cmp	r4, #255	; 0xff
 8000520:	d00e      	beq.n	8000540 <__gesf2+0x3c>
 8000522:	2a00      	cmp	r2, #0
 8000524:	d11b      	bne.n	800055e <__gesf2+0x5a>
 8000526:	2c00      	cmp	r4, #0
 8000528:	d101      	bne.n	800052e <__gesf2+0x2a>
 800052a:	2e00      	cmp	r6, #0
 800052c:	d01c      	beq.n	8000568 <__gesf2+0x64>
 800052e:	2d00      	cmp	r5, #0
 8000530:	d00c      	beq.n	800054c <__gesf2+0x48>
 8000532:	4283      	cmp	r3, r0
 8000534:	d01c      	beq.n	8000570 <__gesf2+0x6c>
 8000536:	2102      	movs	r1, #2
 8000538:	1e58      	subs	r0, r3, #1
 800053a:	4008      	ands	r0, r1
 800053c:	3801      	subs	r0, #1
 800053e:	bd70      	pop	{r4, r5, r6, pc}
 8000540:	2e00      	cmp	r6, #0
 8000542:	d122      	bne.n	800058a <__gesf2+0x86>
 8000544:	2a00      	cmp	r2, #0
 8000546:	d1f4      	bne.n	8000532 <__gesf2+0x2e>
 8000548:	2d00      	cmp	r5, #0
 800054a:	d1f2      	bne.n	8000532 <__gesf2+0x2e>
 800054c:	2800      	cmp	r0, #0
 800054e:	d1f6      	bne.n	800053e <__gesf2+0x3a>
 8000550:	2001      	movs	r0, #1
 8000552:	4240      	negs	r0, r0
 8000554:	e7f3      	b.n	800053e <__gesf2+0x3a>
 8000556:	2d00      	cmp	r5, #0
 8000558:	d117      	bne.n	800058a <__gesf2+0x86>
 800055a:	2cff      	cmp	r4, #255	; 0xff
 800055c:	d0f0      	beq.n	8000540 <__gesf2+0x3c>
 800055e:	2c00      	cmp	r4, #0
 8000560:	d1e7      	bne.n	8000532 <__gesf2+0x2e>
 8000562:	2e00      	cmp	r6, #0
 8000564:	d1e5      	bne.n	8000532 <__gesf2+0x2e>
 8000566:	e7e6      	b.n	8000536 <__gesf2+0x32>
 8000568:	2000      	movs	r0, #0
 800056a:	2d00      	cmp	r5, #0
 800056c:	d0e7      	beq.n	800053e <__gesf2+0x3a>
 800056e:	e7e2      	b.n	8000536 <__gesf2+0x32>
 8000570:	42a2      	cmp	r2, r4
 8000572:	dc05      	bgt.n	8000580 <__gesf2+0x7c>
 8000574:	dbea      	blt.n	800054c <__gesf2+0x48>
 8000576:	42b5      	cmp	r5, r6
 8000578:	d802      	bhi.n	8000580 <__gesf2+0x7c>
 800057a:	d3e7      	bcc.n	800054c <__gesf2+0x48>
 800057c:	2000      	movs	r0, #0
 800057e:	e7de      	b.n	800053e <__gesf2+0x3a>
 8000580:	4243      	negs	r3, r0
 8000582:	4158      	adcs	r0, r3
 8000584:	0040      	lsls	r0, r0, #1
 8000586:	3801      	subs	r0, #1
 8000588:	e7d9      	b.n	800053e <__gesf2+0x3a>
 800058a:	2002      	movs	r0, #2
 800058c:	4240      	negs	r0, r0
 800058e:	e7d6      	b.n	800053e <__gesf2+0x3a>

08000590 <__lesf2>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	0042      	lsls	r2, r0, #1
 8000594:	0245      	lsls	r5, r0, #9
 8000596:	024e      	lsls	r6, r1, #9
 8000598:	004c      	lsls	r4, r1, #1
 800059a:	0fc3      	lsrs	r3, r0, #31
 800059c:	0a6d      	lsrs	r5, r5, #9
 800059e:	0e12      	lsrs	r2, r2, #24
 80005a0:	0a76      	lsrs	r6, r6, #9
 80005a2:	0e24      	lsrs	r4, r4, #24
 80005a4:	0fc8      	lsrs	r0, r1, #31
 80005a6:	2aff      	cmp	r2, #255	; 0xff
 80005a8:	d00b      	beq.n	80005c2 <__lesf2+0x32>
 80005aa:	2cff      	cmp	r4, #255	; 0xff
 80005ac:	d00d      	beq.n	80005ca <__lesf2+0x3a>
 80005ae:	2a00      	cmp	r2, #0
 80005b0:	d11f      	bne.n	80005f2 <__lesf2+0x62>
 80005b2:	2c00      	cmp	r4, #0
 80005b4:	d116      	bne.n	80005e4 <__lesf2+0x54>
 80005b6:	2e00      	cmp	r6, #0
 80005b8:	d114      	bne.n	80005e4 <__lesf2+0x54>
 80005ba:	2000      	movs	r0, #0
 80005bc:	2d00      	cmp	r5, #0
 80005be:	d010      	beq.n	80005e2 <__lesf2+0x52>
 80005c0:	e009      	b.n	80005d6 <__lesf2+0x46>
 80005c2:	2d00      	cmp	r5, #0
 80005c4:	d10c      	bne.n	80005e0 <__lesf2+0x50>
 80005c6:	2cff      	cmp	r4, #255	; 0xff
 80005c8:	d113      	bne.n	80005f2 <__lesf2+0x62>
 80005ca:	2e00      	cmp	r6, #0
 80005cc:	d108      	bne.n	80005e0 <__lesf2+0x50>
 80005ce:	2a00      	cmp	r2, #0
 80005d0:	d008      	beq.n	80005e4 <__lesf2+0x54>
 80005d2:	4283      	cmp	r3, r0
 80005d4:	d012      	beq.n	80005fc <__lesf2+0x6c>
 80005d6:	2102      	movs	r1, #2
 80005d8:	1e58      	subs	r0, r3, #1
 80005da:	4008      	ands	r0, r1
 80005dc:	3801      	subs	r0, #1
 80005de:	e000      	b.n	80005e2 <__lesf2+0x52>
 80005e0:	2002      	movs	r0, #2
 80005e2:	bd70      	pop	{r4, r5, r6, pc}
 80005e4:	2d00      	cmp	r5, #0
 80005e6:	d1f4      	bne.n	80005d2 <__lesf2+0x42>
 80005e8:	2800      	cmp	r0, #0
 80005ea:	d1fa      	bne.n	80005e2 <__lesf2+0x52>
 80005ec:	2001      	movs	r0, #1
 80005ee:	4240      	negs	r0, r0
 80005f0:	e7f7      	b.n	80005e2 <__lesf2+0x52>
 80005f2:	2c00      	cmp	r4, #0
 80005f4:	d1ed      	bne.n	80005d2 <__lesf2+0x42>
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d1eb      	bne.n	80005d2 <__lesf2+0x42>
 80005fa:	e7ec      	b.n	80005d6 <__lesf2+0x46>
 80005fc:	42a2      	cmp	r2, r4
 80005fe:	dc05      	bgt.n	800060c <__lesf2+0x7c>
 8000600:	dbf2      	blt.n	80005e8 <__lesf2+0x58>
 8000602:	42b5      	cmp	r5, r6
 8000604:	d802      	bhi.n	800060c <__lesf2+0x7c>
 8000606:	d3ef      	bcc.n	80005e8 <__lesf2+0x58>
 8000608:	2000      	movs	r0, #0
 800060a:	e7ea      	b.n	80005e2 <__lesf2+0x52>
 800060c:	4243      	negs	r3, r0
 800060e:	4158      	adcs	r0, r3
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	3801      	subs	r0, #1
 8000614:	e7e5      	b.n	80005e2 <__lesf2+0x52>
 8000616:	46c0      	nop			; (mov r8, r8)

08000618 <__aeabi_fmul>:
 8000618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061a:	464f      	mov	r7, r9
 800061c:	4646      	mov	r6, r8
 800061e:	46d6      	mov	lr, sl
 8000620:	0244      	lsls	r4, r0, #9
 8000622:	0045      	lsls	r5, r0, #1
 8000624:	b5c0      	push	{r6, r7, lr}
 8000626:	0a64      	lsrs	r4, r4, #9
 8000628:	1c0f      	adds	r7, r1, #0
 800062a:	0e2d      	lsrs	r5, r5, #24
 800062c:	0fc6      	lsrs	r6, r0, #31
 800062e:	2d00      	cmp	r5, #0
 8000630:	d100      	bne.n	8000634 <__aeabi_fmul+0x1c>
 8000632:	e08d      	b.n	8000750 <__aeabi_fmul+0x138>
 8000634:	2dff      	cmp	r5, #255	; 0xff
 8000636:	d100      	bne.n	800063a <__aeabi_fmul+0x22>
 8000638:	e092      	b.n	8000760 <__aeabi_fmul+0x148>
 800063a:	2300      	movs	r3, #0
 800063c:	2080      	movs	r0, #128	; 0x80
 800063e:	4699      	mov	r9, r3
 8000640:	469a      	mov	sl, r3
 8000642:	00e4      	lsls	r4, r4, #3
 8000644:	04c0      	lsls	r0, r0, #19
 8000646:	4304      	orrs	r4, r0
 8000648:	3d7f      	subs	r5, #127	; 0x7f
 800064a:	0278      	lsls	r0, r7, #9
 800064c:	0a43      	lsrs	r3, r0, #9
 800064e:	4698      	mov	r8, r3
 8000650:	007b      	lsls	r3, r7, #1
 8000652:	0e1b      	lsrs	r3, r3, #24
 8000654:	0fff      	lsrs	r7, r7, #31
 8000656:	2b00      	cmp	r3, #0
 8000658:	d100      	bne.n	800065c <__aeabi_fmul+0x44>
 800065a:	e070      	b.n	800073e <__aeabi_fmul+0x126>
 800065c:	2bff      	cmp	r3, #255	; 0xff
 800065e:	d100      	bne.n	8000662 <__aeabi_fmul+0x4a>
 8000660:	e086      	b.n	8000770 <__aeabi_fmul+0x158>
 8000662:	4642      	mov	r2, r8
 8000664:	00d0      	lsls	r0, r2, #3
 8000666:	2280      	movs	r2, #128	; 0x80
 8000668:	3b7f      	subs	r3, #127	; 0x7f
 800066a:	18ed      	adds	r5, r5, r3
 800066c:	2300      	movs	r3, #0
 800066e:	04d2      	lsls	r2, r2, #19
 8000670:	4302      	orrs	r2, r0
 8000672:	4690      	mov	r8, r2
 8000674:	469c      	mov	ip, r3
 8000676:	0031      	movs	r1, r6
 8000678:	464b      	mov	r3, r9
 800067a:	4079      	eors	r1, r7
 800067c:	1c68      	adds	r0, r5, #1
 800067e:	2b0f      	cmp	r3, #15
 8000680:	d81c      	bhi.n	80006bc <__aeabi_fmul+0xa4>
 8000682:	4a76      	ldr	r2, [pc, #472]	; (800085c <__aeabi_fmul+0x244>)
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	58d3      	ldr	r3, [r2, r3]
 8000688:	469f      	mov	pc, r3
 800068a:	0039      	movs	r1, r7
 800068c:	4644      	mov	r4, r8
 800068e:	46e2      	mov	sl, ip
 8000690:	4653      	mov	r3, sl
 8000692:	2b02      	cmp	r3, #2
 8000694:	d00f      	beq.n	80006b6 <__aeabi_fmul+0x9e>
 8000696:	2b03      	cmp	r3, #3
 8000698:	d100      	bne.n	800069c <__aeabi_fmul+0x84>
 800069a:	e0d7      	b.n	800084c <__aeabi_fmul+0x234>
 800069c:	2b01      	cmp	r3, #1
 800069e:	d137      	bne.n	8000710 <__aeabi_fmul+0xf8>
 80006a0:	2000      	movs	r0, #0
 80006a2:	2400      	movs	r4, #0
 80006a4:	05c0      	lsls	r0, r0, #23
 80006a6:	4320      	orrs	r0, r4
 80006a8:	07c9      	lsls	r1, r1, #31
 80006aa:	4308      	orrs	r0, r1
 80006ac:	bce0      	pop	{r5, r6, r7}
 80006ae:	46ba      	mov	sl, r7
 80006b0:	46b1      	mov	r9, r6
 80006b2:	46a8      	mov	r8, r5
 80006b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006b6:	20ff      	movs	r0, #255	; 0xff
 80006b8:	2400      	movs	r4, #0
 80006ba:	e7f3      	b.n	80006a4 <__aeabi_fmul+0x8c>
 80006bc:	0c26      	lsrs	r6, r4, #16
 80006be:	0424      	lsls	r4, r4, #16
 80006c0:	0c22      	lsrs	r2, r4, #16
 80006c2:	4644      	mov	r4, r8
 80006c4:	0424      	lsls	r4, r4, #16
 80006c6:	0c24      	lsrs	r4, r4, #16
 80006c8:	4643      	mov	r3, r8
 80006ca:	0027      	movs	r7, r4
 80006cc:	0c1b      	lsrs	r3, r3, #16
 80006ce:	4357      	muls	r7, r2
 80006d0:	4374      	muls	r4, r6
 80006d2:	435a      	muls	r2, r3
 80006d4:	435e      	muls	r6, r3
 80006d6:	1912      	adds	r2, r2, r4
 80006d8:	0c3b      	lsrs	r3, r7, #16
 80006da:	189b      	adds	r3, r3, r2
 80006dc:	429c      	cmp	r4, r3
 80006de:	d903      	bls.n	80006e8 <__aeabi_fmul+0xd0>
 80006e0:	2280      	movs	r2, #128	; 0x80
 80006e2:	0252      	lsls	r2, r2, #9
 80006e4:	4694      	mov	ip, r2
 80006e6:	4466      	add	r6, ip
 80006e8:	043f      	lsls	r7, r7, #16
 80006ea:	041a      	lsls	r2, r3, #16
 80006ec:	0c3f      	lsrs	r7, r7, #16
 80006ee:	19d2      	adds	r2, r2, r7
 80006f0:	0194      	lsls	r4, r2, #6
 80006f2:	1e67      	subs	r7, r4, #1
 80006f4:	41bc      	sbcs	r4, r7
 80006f6:	0c1b      	lsrs	r3, r3, #16
 80006f8:	0e92      	lsrs	r2, r2, #26
 80006fa:	199b      	adds	r3, r3, r6
 80006fc:	4314      	orrs	r4, r2
 80006fe:	019b      	lsls	r3, r3, #6
 8000700:	431c      	orrs	r4, r3
 8000702:	011b      	lsls	r3, r3, #4
 8000704:	d400      	bmi.n	8000708 <__aeabi_fmul+0xf0>
 8000706:	e09b      	b.n	8000840 <__aeabi_fmul+0x228>
 8000708:	2301      	movs	r3, #1
 800070a:	0862      	lsrs	r2, r4, #1
 800070c:	401c      	ands	r4, r3
 800070e:	4314      	orrs	r4, r2
 8000710:	0002      	movs	r2, r0
 8000712:	327f      	adds	r2, #127	; 0x7f
 8000714:	2a00      	cmp	r2, #0
 8000716:	dd64      	ble.n	80007e2 <__aeabi_fmul+0x1ca>
 8000718:	0763      	lsls	r3, r4, #29
 800071a:	d004      	beq.n	8000726 <__aeabi_fmul+0x10e>
 800071c:	230f      	movs	r3, #15
 800071e:	4023      	ands	r3, r4
 8000720:	2b04      	cmp	r3, #4
 8000722:	d000      	beq.n	8000726 <__aeabi_fmul+0x10e>
 8000724:	3404      	adds	r4, #4
 8000726:	0123      	lsls	r3, r4, #4
 8000728:	d503      	bpl.n	8000732 <__aeabi_fmul+0x11a>
 800072a:	0002      	movs	r2, r0
 800072c:	4b4c      	ldr	r3, [pc, #304]	; (8000860 <__aeabi_fmul+0x248>)
 800072e:	3280      	adds	r2, #128	; 0x80
 8000730:	401c      	ands	r4, r3
 8000732:	2afe      	cmp	r2, #254	; 0xfe
 8000734:	dcbf      	bgt.n	80006b6 <__aeabi_fmul+0x9e>
 8000736:	01a4      	lsls	r4, r4, #6
 8000738:	0a64      	lsrs	r4, r4, #9
 800073a:	b2d0      	uxtb	r0, r2
 800073c:	e7b2      	b.n	80006a4 <__aeabi_fmul+0x8c>
 800073e:	4643      	mov	r3, r8
 8000740:	2b00      	cmp	r3, #0
 8000742:	d13d      	bne.n	80007c0 <__aeabi_fmul+0x1a8>
 8000744:	464a      	mov	r2, r9
 8000746:	3301      	adds	r3, #1
 8000748:	431a      	orrs	r2, r3
 800074a:	4691      	mov	r9, r2
 800074c:	469c      	mov	ip, r3
 800074e:	e792      	b.n	8000676 <__aeabi_fmul+0x5e>
 8000750:	2c00      	cmp	r4, #0
 8000752:	d129      	bne.n	80007a8 <__aeabi_fmul+0x190>
 8000754:	2304      	movs	r3, #4
 8000756:	4699      	mov	r9, r3
 8000758:	3b03      	subs	r3, #3
 800075a:	2500      	movs	r5, #0
 800075c:	469a      	mov	sl, r3
 800075e:	e774      	b.n	800064a <__aeabi_fmul+0x32>
 8000760:	2c00      	cmp	r4, #0
 8000762:	d11b      	bne.n	800079c <__aeabi_fmul+0x184>
 8000764:	2308      	movs	r3, #8
 8000766:	4699      	mov	r9, r3
 8000768:	3b06      	subs	r3, #6
 800076a:	25ff      	movs	r5, #255	; 0xff
 800076c:	469a      	mov	sl, r3
 800076e:	e76c      	b.n	800064a <__aeabi_fmul+0x32>
 8000770:	4643      	mov	r3, r8
 8000772:	35ff      	adds	r5, #255	; 0xff
 8000774:	2b00      	cmp	r3, #0
 8000776:	d10b      	bne.n	8000790 <__aeabi_fmul+0x178>
 8000778:	2302      	movs	r3, #2
 800077a:	464a      	mov	r2, r9
 800077c:	431a      	orrs	r2, r3
 800077e:	4691      	mov	r9, r2
 8000780:	469c      	mov	ip, r3
 8000782:	e778      	b.n	8000676 <__aeabi_fmul+0x5e>
 8000784:	4653      	mov	r3, sl
 8000786:	0031      	movs	r1, r6
 8000788:	2b02      	cmp	r3, #2
 800078a:	d000      	beq.n	800078e <__aeabi_fmul+0x176>
 800078c:	e783      	b.n	8000696 <__aeabi_fmul+0x7e>
 800078e:	e792      	b.n	80006b6 <__aeabi_fmul+0x9e>
 8000790:	2303      	movs	r3, #3
 8000792:	464a      	mov	r2, r9
 8000794:	431a      	orrs	r2, r3
 8000796:	4691      	mov	r9, r2
 8000798:	469c      	mov	ip, r3
 800079a:	e76c      	b.n	8000676 <__aeabi_fmul+0x5e>
 800079c:	230c      	movs	r3, #12
 800079e:	4699      	mov	r9, r3
 80007a0:	3b09      	subs	r3, #9
 80007a2:	25ff      	movs	r5, #255	; 0xff
 80007a4:	469a      	mov	sl, r3
 80007a6:	e750      	b.n	800064a <__aeabi_fmul+0x32>
 80007a8:	0020      	movs	r0, r4
 80007aa:	f000 fa6b 	bl	8000c84 <__clzsi2>
 80007ae:	2576      	movs	r5, #118	; 0x76
 80007b0:	1f43      	subs	r3, r0, #5
 80007b2:	409c      	lsls	r4, r3
 80007b4:	2300      	movs	r3, #0
 80007b6:	426d      	negs	r5, r5
 80007b8:	4699      	mov	r9, r3
 80007ba:	469a      	mov	sl, r3
 80007bc:	1a2d      	subs	r5, r5, r0
 80007be:	e744      	b.n	800064a <__aeabi_fmul+0x32>
 80007c0:	4640      	mov	r0, r8
 80007c2:	f000 fa5f 	bl	8000c84 <__clzsi2>
 80007c6:	4642      	mov	r2, r8
 80007c8:	1f43      	subs	r3, r0, #5
 80007ca:	409a      	lsls	r2, r3
 80007cc:	2300      	movs	r3, #0
 80007ce:	1a2d      	subs	r5, r5, r0
 80007d0:	4690      	mov	r8, r2
 80007d2:	469c      	mov	ip, r3
 80007d4:	3d76      	subs	r5, #118	; 0x76
 80007d6:	e74e      	b.n	8000676 <__aeabi_fmul+0x5e>
 80007d8:	2480      	movs	r4, #128	; 0x80
 80007da:	2100      	movs	r1, #0
 80007dc:	20ff      	movs	r0, #255	; 0xff
 80007de:	03e4      	lsls	r4, r4, #15
 80007e0:	e760      	b.n	80006a4 <__aeabi_fmul+0x8c>
 80007e2:	2301      	movs	r3, #1
 80007e4:	1a9b      	subs	r3, r3, r2
 80007e6:	2b1b      	cmp	r3, #27
 80007e8:	dd00      	ble.n	80007ec <__aeabi_fmul+0x1d4>
 80007ea:	e759      	b.n	80006a0 <__aeabi_fmul+0x88>
 80007ec:	0022      	movs	r2, r4
 80007ee:	309e      	adds	r0, #158	; 0x9e
 80007f0:	40da      	lsrs	r2, r3
 80007f2:	4084      	lsls	r4, r0
 80007f4:	0013      	movs	r3, r2
 80007f6:	1e62      	subs	r2, r4, #1
 80007f8:	4194      	sbcs	r4, r2
 80007fa:	431c      	orrs	r4, r3
 80007fc:	0763      	lsls	r3, r4, #29
 80007fe:	d004      	beq.n	800080a <__aeabi_fmul+0x1f2>
 8000800:	230f      	movs	r3, #15
 8000802:	4023      	ands	r3, r4
 8000804:	2b04      	cmp	r3, #4
 8000806:	d000      	beq.n	800080a <__aeabi_fmul+0x1f2>
 8000808:	3404      	adds	r4, #4
 800080a:	0163      	lsls	r3, r4, #5
 800080c:	d51a      	bpl.n	8000844 <__aeabi_fmul+0x22c>
 800080e:	2001      	movs	r0, #1
 8000810:	2400      	movs	r4, #0
 8000812:	e747      	b.n	80006a4 <__aeabi_fmul+0x8c>
 8000814:	2080      	movs	r0, #128	; 0x80
 8000816:	03c0      	lsls	r0, r0, #15
 8000818:	4204      	tst	r4, r0
 800081a:	d009      	beq.n	8000830 <__aeabi_fmul+0x218>
 800081c:	4643      	mov	r3, r8
 800081e:	4203      	tst	r3, r0
 8000820:	d106      	bne.n	8000830 <__aeabi_fmul+0x218>
 8000822:	4644      	mov	r4, r8
 8000824:	4304      	orrs	r4, r0
 8000826:	0264      	lsls	r4, r4, #9
 8000828:	0039      	movs	r1, r7
 800082a:	20ff      	movs	r0, #255	; 0xff
 800082c:	0a64      	lsrs	r4, r4, #9
 800082e:	e739      	b.n	80006a4 <__aeabi_fmul+0x8c>
 8000830:	2080      	movs	r0, #128	; 0x80
 8000832:	03c0      	lsls	r0, r0, #15
 8000834:	4304      	orrs	r4, r0
 8000836:	0264      	lsls	r4, r4, #9
 8000838:	0031      	movs	r1, r6
 800083a:	20ff      	movs	r0, #255	; 0xff
 800083c:	0a64      	lsrs	r4, r4, #9
 800083e:	e731      	b.n	80006a4 <__aeabi_fmul+0x8c>
 8000840:	0028      	movs	r0, r5
 8000842:	e765      	b.n	8000710 <__aeabi_fmul+0xf8>
 8000844:	01a4      	lsls	r4, r4, #6
 8000846:	2000      	movs	r0, #0
 8000848:	0a64      	lsrs	r4, r4, #9
 800084a:	e72b      	b.n	80006a4 <__aeabi_fmul+0x8c>
 800084c:	2080      	movs	r0, #128	; 0x80
 800084e:	03c0      	lsls	r0, r0, #15
 8000850:	4304      	orrs	r4, r0
 8000852:	0264      	lsls	r4, r4, #9
 8000854:	20ff      	movs	r0, #255	; 0xff
 8000856:	0a64      	lsrs	r4, r4, #9
 8000858:	e724      	b.n	80006a4 <__aeabi_fmul+0x8c>
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	08005674 	.word	0x08005674
 8000860:	f7ffffff 	.word	0xf7ffffff

08000864 <__aeabi_fsub>:
 8000864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000866:	46ce      	mov	lr, r9
 8000868:	4647      	mov	r7, r8
 800086a:	0243      	lsls	r3, r0, #9
 800086c:	0a5b      	lsrs	r3, r3, #9
 800086e:	024e      	lsls	r6, r1, #9
 8000870:	00da      	lsls	r2, r3, #3
 8000872:	4694      	mov	ip, r2
 8000874:	0a72      	lsrs	r2, r6, #9
 8000876:	4691      	mov	r9, r2
 8000878:	0045      	lsls	r5, r0, #1
 800087a:	004a      	lsls	r2, r1, #1
 800087c:	b580      	push	{r7, lr}
 800087e:	0e2d      	lsrs	r5, r5, #24
 8000880:	001f      	movs	r7, r3
 8000882:	0fc4      	lsrs	r4, r0, #31
 8000884:	0e12      	lsrs	r2, r2, #24
 8000886:	0fc9      	lsrs	r1, r1, #31
 8000888:	09b6      	lsrs	r6, r6, #6
 800088a:	2aff      	cmp	r2, #255	; 0xff
 800088c:	d05b      	beq.n	8000946 <__aeabi_fsub+0xe2>
 800088e:	2001      	movs	r0, #1
 8000890:	4041      	eors	r1, r0
 8000892:	428c      	cmp	r4, r1
 8000894:	d039      	beq.n	800090a <__aeabi_fsub+0xa6>
 8000896:	1aa8      	subs	r0, r5, r2
 8000898:	2800      	cmp	r0, #0
 800089a:	dd5a      	ble.n	8000952 <__aeabi_fsub+0xee>
 800089c:	2a00      	cmp	r2, #0
 800089e:	d06a      	beq.n	8000976 <__aeabi_fsub+0x112>
 80008a0:	2dff      	cmp	r5, #255	; 0xff
 80008a2:	d100      	bne.n	80008a6 <__aeabi_fsub+0x42>
 80008a4:	e0d9      	b.n	8000a5a <__aeabi_fsub+0x1f6>
 80008a6:	2280      	movs	r2, #128	; 0x80
 80008a8:	04d2      	lsls	r2, r2, #19
 80008aa:	4316      	orrs	r6, r2
 80008ac:	281b      	cmp	r0, #27
 80008ae:	dc00      	bgt.n	80008b2 <__aeabi_fsub+0x4e>
 80008b0:	e0e9      	b.n	8000a86 <__aeabi_fsub+0x222>
 80008b2:	2001      	movs	r0, #1
 80008b4:	4663      	mov	r3, ip
 80008b6:	1a18      	subs	r0, r3, r0
 80008b8:	0143      	lsls	r3, r0, #5
 80008ba:	d400      	bmi.n	80008be <__aeabi_fsub+0x5a>
 80008bc:	e0b4      	b.n	8000a28 <__aeabi_fsub+0x1c4>
 80008be:	0180      	lsls	r0, r0, #6
 80008c0:	0987      	lsrs	r7, r0, #6
 80008c2:	0038      	movs	r0, r7
 80008c4:	f000 f9de 	bl	8000c84 <__clzsi2>
 80008c8:	3805      	subs	r0, #5
 80008ca:	4087      	lsls	r7, r0
 80008cc:	4285      	cmp	r5, r0
 80008ce:	dc00      	bgt.n	80008d2 <__aeabi_fsub+0x6e>
 80008d0:	e0cc      	b.n	8000a6c <__aeabi_fsub+0x208>
 80008d2:	1a2d      	subs	r5, r5, r0
 80008d4:	48b5      	ldr	r0, [pc, #724]	; (8000bac <__aeabi_fsub+0x348>)
 80008d6:	4038      	ands	r0, r7
 80008d8:	0743      	lsls	r3, r0, #29
 80008da:	d004      	beq.n	80008e6 <__aeabi_fsub+0x82>
 80008dc:	230f      	movs	r3, #15
 80008de:	4003      	ands	r3, r0
 80008e0:	2b04      	cmp	r3, #4
 80008e2:	d000      	beq.n	80008e6 <__aeabi_fsub+0x82>
 80008e4:	3004      	adds	r0, #4
 80008e6:	0143      	lsls	r3, r0, #5
 80008e8:	d400      	bmi.n	80008ec <__aeabi_fsub+0x88>
 80008ea:	e0a0      	b.n	8000a2e <__aeabi_fsub+0x1ca>
 80008ec:	1c6a      	adds	r2, r5, #1
 80008ee:	2dfe      	cmp	r5, #254	; 0xfe
 80008f0:	d100      	bne.n	80008f4 <__aeabi_fsub+0x90>
 80008f2:	e08d      	b.n	8000a10 <__aeabi_fsub+0x1ac>
 80008f4:	0180      	lsls	r0, r0, #6
 80008f6:	0a47      	lsrs	r7, r0, #9
 80008f8:	b2d2      	uxtb	r2, r2
 80008fa:	05d0      	lsls	r0, r2, #23
 80008fc:	4338      	orrs	r0, r7
 80008fe:	07e4      	lsls	r4, r4, #31
 8000900:	4320      	orrs	r0, r4
 8000902:	bcc0      	pop	{r6, r7}
 8000904:	46b9      	mov	r9, r7
 8000906:	46b0      	mov	r8, r6
 8000908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800090a:	1aa8      	subs	r0, r5, r2
 800090c:	4680      	mov	r8, r0
 800090e:	2800      	cmp	r0, #0
 8000910:	dd45      	ble.n	800099e <__aeabi_fsub+0x13a>
 8000912:	2a00      	cmp	r2, #0
 8000914:	d070      	beq.n	80009f8 <__aeabi_fsub+0x194>
 8000916:	2dff      	cmp	r5, #255	; 0xff
 8000918:	d100      	bne.n	800091c <__aeabi_fsub+0xb8>
 800091a:	e09e      	b.n	8000a5a <__aeabi_fsub+0x1f6>
 800091c:	2380      	movs	r3, #128	; 0x80
 800091e:	04db      	lsls	r3, r3, #19
 8000920:	431e      	orrs	r6, r3
 8000922:	4643      	mov	r3, r8
 8000924:	2b1b      	cmp	r3, #27
 8000926:	dc00      	bgt.n	800092a <__aeabi_fsub+0xc6>
 8000928:	e0d2      	b.n	8000ad0 <__aeabi_fsub+0x26c>
 800092a:	2001      	movs	r0, #1
 800092c:	4460      	add	r0, ip
 800092e:	0143      	lsls	r3, r0, #5
 8000930:	d57a      	bpl.n	8000a28 <__aeabi_fsub+0x1c4>
 8000932:	3501      	adds	r5, #1
 8000934:	2dff      	cmp	r5, #255	; 0xff
 8000936:	d06b      	beq.n	8000a10 <__aeabi_fsub+0x1ac>
 8000938:	2301      	movs	r3, #1
 800093a:	4a9d      	ldr	r2, [pc, #628]	; (8000bb0 <__aeabi_fsub+0x34c>)
 800093c:	4003      	ands	r3, r0
 800093e:	0840      	lsrs	r0, r0, #1
 8000940:	4010      	ands	r0, r2
 8000942:	4318      	orrs	r0, r3
 8000944:	e7c8      	b.n	80008d8 <__aeabi_fsub+0x74>
 8000946:	2e00      	cmp	r6, #0
 8000948:	d020      	beq.n	800098c <__aeabi_fsub+0x128>
 800094a:	428c      	cmp	r4, r1
 800094c:	d023      	beq.n	8000996 <__aeabi_fsub+0x132>
 800094e:	0028      	movs	r0, r5
 8000950:	38ff      	subs	r0, #255	; 0xff
 8000952:	2800      	cmp	r0, #0
 8000954:	d039      	beq.n	80009ca <__aeabi_fsub+0x166>
 8000956:	1b57      	subs	r7, r2, r5
 8000958:	2d00      	cmp	r5, #0
 800095a:	d000      	beq.n	800095e <__aeabi_fsub+0xfa>
 800095c:	e09d      	b.n	8000a9a <__aeabi_fsub+0x236>
 800095e:	4663      	mov	r3, ip
 8000960:	2b00      	cmp	r3, #0
 8000962:	d100      	bne.n	8000966 <__aeabi_fsub+0x102>
 8000964:	e0db      	b.n	8000b1e <__aeabi_fsub+0x2ba>
 8000966:	1e7b      	subs	r3, r7, #1
 8000968:	2f01      	cmp	r7, #1
 800096a:	d100      	bne.n	800096e <__aeabi_fsub+0x10a>
 800096c:	e10d      	b.n	8000b8a <__aeabi_fsub+0x326>
 800096e:	2fff      	cmp	r7, #255	; 0xff
 8000970:	d071      	beq.n	8000a56 <__aeabi_fsub+0x1f2>
 8000972:	001f      	movs	r7, r3
 8000974:	e098      	b.n	8000aa8 <__aeabi_fsub+0x244>
 8000976:	2e00      	cmp	r6, #0
 8000978:	d100      	bne.n	800097c <__aeabi_fsub+0x118>
 800097a:	e0a7      	b.n	8000acc <__aeabi_fsub+0x268>
 800097c:	1e42      	subs	r2, r0, #1
 800097e:	2801      	cmp	r0, #1
 8000980:	d100      	bne.n	8000984 <__aeabi_fsub+0x120>
 8000982:	e0e6      	b.n	8000b52 <__aeabi_fsub+0x2ee>
 8000984:	28ff      	cmp	r0, #255	; 0xff
 8000986:	d068      	beq.n	8000a5a <__aeabi_fsub+0x1f6>
 8000988:	0010      	movs	r0, r2
 800098a:	e78f      	b.n	80008ac <__aeabi_fsub+0x48>
 800098c:	2001      	movs	r0, #1
 800098e:	4041      	eors	r1, r0
 8000990:	42a1      	cmp	r1, r4
 8000992:	d000      	beq.n	8000996 <__aeabi_fsub+0x132>
 8000994:	e77f      	b.n	8000896 <__aeabi_fsub+0x32>
 8000996:	20ff      	movs	r0, #255	; 0xff
 8000998:	4240      	negs	r0, r0
 800099a:	4680      	mov	r8, r0
 800099c:	44a8      	add	r8, r5
 800099e:	4640      	mov	r0, r8
 80009a0:	2800      	cmp	r0, #0
 80009a2:	d038      	beq.n	8000a16 <__aeabi_fsub+0x1b2>
 80009a4:	1b51      	subs	r1, r2, r5
 80009a6:	2d00      	cmp	r5, #0
 80009a8:	d100      	bne.n	80009ac <__aeabi_fsub+0x148>
 80009aa:	e0ae      	b.n	8000b0a <__aeabi_fsub+0x2a6>
 80009ac:	2aff      	cmp	r2, #255	; 0xff
 80009ae:	d100      	bne.n	80009b2 <__aeabi_fsub+0x14e>
 80009b0:	e0df      	b.n	8000b72 <__aeabi_fsub+0x30e>
 80009b2:	2380      	movs	r3, #128	; 0x80
 80009b4:	4660      	mov	r0, ip
 80009b6:	04db      	lsls	r3, r3, #19
 80009b8:	4318      	orrs	r0, r3
 80009ba:	4684      	mov	ip, r0
 80009bc:	291b      	cmp	r1, #27
 80009be:	dc00      	bgt.n	80009c2 <__aeabi_fsub+0x15e>
 80009c0:	e0d9      	b.n	8000b76 <__aeabi_fsub+0x312>
 80009c2:	2001      	movs	r0, #1
 80009c4:	0015      	movs	r5, r2
 80009c6:	1980      	adds	r0, r0, r6
 80009c8:	e7b1      	b.n	800092e <__aeabi_fsub+0xca>
 80009ca:	20fe      	movs	r0, #254	; 0xfe
 80009cc:	1c6a      	adds	r2, r5, #1
 80009ce:	4210      	tst	r0, r2
 80009d0:	d171      	bne.n	8000ab6 <__aeabi_fsub+0x252>
 80009d2:	2d00      	cmp	r5, #0
 80009d4:	d000      	beq.n	80009d8 <__aeabi_fsub+0x174>
 80009d6:	e0a6      	b.n	8000b26 <__aeabi_fsub+0x2c2>
 80009d8:	4663      	mov	r3, ip
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d100      	bne.n	80009e0 <__aeabi_fsub+0x17c>
 80009de:	e0d9      	b.n	8000b94 <__aeabi_fsub+0x330>
 80009e0:	2200      	movs	r2, #0
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fsub+0x184>
 80009e6:	e788      	b.n	80008fa <__aeabi_fsub+0x96>
 80009e8:	1b98      	subs	r0, r3, r6
 80009ea:	0143      	lsls	r3, r0, #5
 80009ec:	d400      	bmi.n	80009f0 <__aeabi_fsub+0x18c>
 80009ee:	e0e1      	b.n	8000bb4 <__aeabi_fsub+0x350>
 80009f0:	4663      	mov	r3, ip
 80009f2:	000c      	movs	r4, r1
 80009f4:	1af0      	subs	r0, r6, r3
 80009f6:	e76f      	b.n	80008d8 <__aeabi_fsub+0x74>
 80009f8:	2e00      	cmp	r6, #0
 80009fa:	d100      	bne.n	80009fe <__aeabi_fsub+0x19a>
 80009fc:	e0b7      	b.n	8000b6e <__aeabi_fsub+0x30a>
 80009fe:	0002      	movs	r2, r0
 8000a00:	3a01      	subs	r2, #1
 8000a02:	2801      	cmp	r0, #1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fsub+0x1a4>
 8000a06:	e09c      	b.n	8000b42 <__aeabi_fsub+0x2de>
 8000a08:	28ff      	cmp	r0, #255	; 0xff
 8000a0a:	d026      	beq.n	8000a5a <__aeabi_fsub+0x1f6>
 8000a0c:	4690      	mov	r8, r2
 8000a0e:	e788      	b.n	8000922 <__aeabi_fsub+0xbe>
 8000a10:	22ff      	movs	r2, #255	; 0xff
 8000a12:	2700      	movs	r7, #0
 8000a14:	e771      	b.n	80008fa <__aeabi_fsub+0x96>
 8000a16:	20fe      	movs	r0, #254	; 0xfe
 8000a18:	1c6a      	adds	r2, r5, #1
 8000a1a:	4210      	tst	r0, r2
 8000a1c:	d064      	beq.n	8000ae8 <__aeabi_fsub+0x284>
 8000a1e:	2aff      	cmp	r2, #255	; 0xff
 8000a20:	d0f6      	beq.n	8000a10 <__aeabi_fsub+0x1ac>
 8000a22:	0015      	movs	r5, r2
 8000a24:	4466      	add	r6, ip
 8000a26:	0870      	lsrs	r0, r6, #1
 8000a28:	0743      	lsls	r3, r0, #29
 8000a2a:	d000      	beq.n	8000a2e <__aeabi_fsub+0x1ca>
 8000a2c:	e756      	b.n	80008dc <__aeabi_fsub+0x78>
 8000a2e:	08c3      	lsrs	r3, r0, #3
 8000a30:	2dff      	cmp	r5, #255	; 0xff
 8000a32:	d012      	beq.n	8000a5a <__aeabi_fsub+0x1f6>
 8000a34:	025b      	lsls	r3, r3, #9
 8000a36:	0a5f      	lsrs	r7, r3, #9
 8000a38:	b2ea      	uxtb	r2, r5
 8000a3a:	e75e      	b.n	80008fa <__aeabi_fsub+0x96>
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	2a00      	cmp	r2, #0
 8000a40:	d100      	bne.n	8000a44 <__aeabi_fsub+0x1e0>
 8000a42:	e096      	b.n	8000b72 <__aeabi_fsub+0x30e>
 8000a44:	2e00      	cmp	r6, #0
 8000a46:	d008      	beq.n	8000a5a <__aeabi_fsub+0x1f6>
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	03d2      	lsls	r2, r2, #15
 8000a4c:	4213      	tst	r3, r2
 8000a4e:	d004      	beq.n	8000a5a <__aeabi_fsub+0x1f6>
 8000a50:	4648      	mov	r0, r9
 8000a52:	4210      	tst	r0, r2
 8000a54:	d101      	bne.n	8000a5a <__aeabi_fsub+0x1f6>
 8000a56:	000c      	movs	r4, r1
 8000a58:	464b      	mov	r3, r9
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d0d8      	beq.n	8000a10 <__aeabi_fsub+0x1ac>
 8000a5e:	2780      	movs	r7, #128	; 0x80
 8000a60:	03ff      	lsls	r7, r7, #15
 8000a62:	431f      	orrs	r7, r3
 8000a64:	027f      	lsls	r7, r7, #9
 8000a66:	22ff      	movs	r2, #255	; 0xff
 8000a68:	0a7f      	lsrs	r7, r7, #9
 8000a6a:	e746      	b.n	80008fa <__aeabi_fsub+0x96>
 8000a6c:	2320      	movs	r3, #32
 8000a6e:	003a      	movs	r2, r7
 8000a70:	1b45      	subs	r5, r0, r5
 8000a72:	0038      	movs	r0, r7
 8000a74:	3501      	adds	r5, #1
 8000a76:	40ea      	lsrs	r2, r5
 8000a78:	1b5d      	subs	r5, r3, r5
 8000a7a:	40a8      	lsls	r0, r5
 8000a7c:	1e43      	subs	r3, r0, #1
 8000a7e:	4198      	sbcs	r0, r3
 8000a80:	2500      	movs	r5, #0
 8000a82:	4310      	orrs	r0, r2
 8000a84:	e728      	b.n	80008d8 <__aeabi_fsub+0x74>
 8000a86:	2320      	movs	r3, #32
 8000a88:	1a1b      	subs	r3, r3, r0
 8000a8a:	0032      	movs	r2, r6
 8000a8c:	409e      	lsls	r6, r3
 8000a8e:	40c2      	lsrs	r2, r0
 8000a90:	0030      	movs	r0, r6
 8000a92:	1e43      	subs	r3, r0, #1
 8000a94:	4198      	sbcs	r0, r3
 8000a96:	4310      	orrs	r0, r2
 8000a98:	e70c      	b.n	80008b4 <__aeabi_fsub+0x50>
 8000a9a:	2aff      	cmp	r2, #255	; 0xff
 8000a9c:	d0db      	beq.n	8000a56 <__aeabi_fsub+0x1f2>
 8000a9e:	2380      	movs	r3, #128	; 0x80
 8000aa0:	4660      	mov	r0, ip
 8000aa2:	04db      	lsls	r3, r3, #19
 8000aa4:	4318      	orrs	r0, r3
 8000aa6:	4684      	mov	ip, r0
 8000aa8:	2f1b      	cmp	r7, #27
 8000aaa:	dd56      	ble.n	8000b5a <__aeabi_fsub+0x2f6>
 8000aac:	2001      	movs	r0, #1
 8000aae:	000c      	movs	r4, r1
 8000ab0:	0015      	movs	r5, r2
 8000ab2:	1a30      	subs	r0, r6, r0
 8000ab4:	e700      	b.n	80008b8 <__aeabi_fsub+0x54>
 8000ab6:	4663      	mov	r3, ip
 8000ab8:	1b9f      	subs	r7, r3, r6
 8000aba:	017b      	lsls	r3, r7, #5
 8000abc:	d43d      	bmi.n	8000b3a <__aeabi_fsub+0x2d6>
 8000abe:	2f00      	cmp	r7, #0
 8000ac0:	d000      	beq.n	8000ac4 <__aeabi_fsub+0x260>
 8000ac2:	e6fe      	b.n	80008c2 <__aeabi_fsub+0x5e>
 8000ac4:	2400      	movs	r4, #0
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2700      	movs	r7, #0
 8000aca:	e716      	b.n	80008fa <__aeabi_fsub+0x96>
 8000acc:	0005      	movs	r5, r0
 8000ace:	e7af      	b.n	8000a30 <__aeabi_fsub+0x1cc>
 8000ad0:	0032      	movs	r2, r6
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	4641      	mov	r1, r8
 8000ad6:	40da      	lsrs	r2, r3
 8000ad8:	2320      	movs	r3, #32
 8000ada:	1a5b      	subs	r3, r3, r1
 8000adc:	409e      	lsls	r6, r3
 8000ade:	0030      	movs	r0, r6
 8000ae0:	1e43      	subs	r3, r0, #1
 8000ae2:	4198      	sbcs	r0, r3
 8000ae4:	4310      	orrs	r0, r2
 8000ae6:	e721      	b.n	800092c <__aeabi_fsub+0xc8>
 8000ae8:	2d00      	cmp	r5, #0
 8000aea:	d1a7      	bne.n	8000a3c <__aeabi_fsub+0x1d8>
 8000aec:	4663      	mov	r3, ip
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d059      	beq.n	8000ba6 <__aeabi_fsub+0x342>
 8000af2:	2200      	movs	r2, #0
 8000af4:	2e00      	cmp	r6, #0
 8000af6:	d100      	bne.n	8000afa <__aeabi_fsub+0x296>
 8000af8:	e6ff      	b.n	80008fa <__aeabi_fsub+0x96>
 8000afa:	0030      	movs	r0, r6
 8000afc:	4460      	add	r0, ip
 8000afe:	0143      	lsls	r3, r0, #5
 8000b00:	d592      	bpl.n	8000a28 <__aeabi_fsub+0x1c4>
 8000b02:	4b2a      	ldr	r3, [pc, #168]	; (8000bac <__aeabi_fsub+0x348>)
 8000b04:	3501      	adds	r5, #1
 8000b06:	4018      	ands	r0, r3
 8000b08:	e78e      	b.n	8000a28 <__aeabi_fsub+0x1c4>
 8000b0a:	4663      	mov	r3, ip
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d047      	beq.n	8000ba0 <__aeabi_fsub+0x33c>
 8000b10:	1e4b      	subs	r3, r1, #1
 8000b12:	2901      	cmp	r1, #1
 8000b14:	d015      	beq.n	8000b42 <__aeabi_fsub+0x2de>
 8000b16:	29ff      	cmp	r1, #255	; 0xff
 8000b18:	d02b      	beq.n	8000b72 <__aeabi_fsub+0x30e>
 8000b1a:	0019      	movs	r1, r3
 8000b1c:	e74e      	b.n	80009bc <__aeabi_fsub+0x158>
 8000b1e:	000c      	movs	r4, r1
 8000b20:	464b      	mov	r3, r9
 8000b22:	003d      	movs	r5, r7
 8000b24:	e784      	b.n	8000a30 <__aeabi_fsub+0x1cc>
 8000b26:	4662      	mov	r2, ip
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	d18b      	bne.n	8000a44 <__aeabi_fsub+0x1e0>
 8000b2c:	2e00      	cmp	r6, #0
 8000b2e:	d192      	bne.n	8000a56 <__aeabi_fsub+0x1f2>
 8000b30:	2780      	movs	r7, #128	; 0x80
 8000b32:	2400      	movs	r4, #0
 8000b34:	22ff      	movs	r2, #255	; 0xff
 8000b36:	03ff      	lsls	r7, r7, #15
 8000b38:	e6df      	b.n	80008fa <__aeabi_fsub+0x96>
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	000c      	movs	r4, r1
 8000b3e:	1af7      	subs	r7, r6, r3
 8000b40:	e6bf      	b.n	80008c2 <__aeabi_fsub+0x5e>
 8000b42:	0030      	movs	r0, r6
 8000b44:	4460      	add	r0, ip
 8000b46:	2501      	movs	r5, #1
 8000b48:	0143      	lsls	r3, r0, #5
 8000b4a:	d400      	bmi.n	8000b4e <__aeabi_fsub+0x2ea>
 8000b4c:	e76c      	b.n	8000a28 <__aeabi_fsub+0x1c4>
 8000b4e:	2502      	movs	r5, #2
 8000b50:	e6f2      	b.n	8000938 <__aeabi_fsub+0xd4>
 8000b52:	4663      	mov	r3, ip
 8000b54:	2501      	movs	r5, #1
 8000b56:	1b98      	subs	r0, r3, r6
 8000b58:	e6ae      	b.n	80008b8 <__aeabi_fsub+0x54>
 8000b5a:	2320      	movs	r3, #32
 8000b5c:	4664      	mov	r4, ip
 8000b5e:	4660      	mov	r0, ip
 8000b60:	40fc      	lsrs	r4, r7
 8000b62:	1bdf      	subs	r7, r3, r7
 8000b64:	40b8      	lsls	r0, r7
 8000b66:	1e43      	subs	r3, r0, #1
 8000b68:	4198      	sbcs	r0, r3
 8000b6a:	4320      	orrs	r0, r4
 8000b6c:	e79f      	b.n	8000aae <__aeabi_fsub+0x24a>
 8000b6e:	0005      	movs	r5, r0
 8000b70:	e75e      	b.n	8000a30 <__aeabi_fsub+0x1cc>
 8000b72:	464b      	mov	r3, r9
 8000b74:	e771      	b.n	8000a5a <__aeabi_fsub+0x1f6>
 8000b76:	2320      	movs	r3, #32
 8000b78:	4665      	mov	r5, ip
 8000b7a:	4660      	mov	r0, ip
 8000b7c:	40cd      	lsrs	r5, r1
 8000b7e:	1a59      	subs	r1, r3, r1
 8000b80:	4088      	lsls	r0, r1
 8000b82:	1e43      	subs	r3, r0, #1
 8000b84:	4198      	sbcs	r0, r3
 8000b86:	4328      	orrs	r0, r5
 8000b88:	e71c      	b.n	80009c4 <__aeabi_fsub+0x160>
 8000b8a:	4663      	mov	r3, ip
 8000b8c:	000c      	movs	r4, r1
 8000b8e:	2501      	movs	r5, #1
 8000b90:	1af0      	subs	r0, r6, r3
 8000b92:	e691      	b.n	80008b8 <__aeabi_fsub+0x54>
 8000b94:	2e00      	cmp	r6, #0
 8000b96:	d095      	beq.n	8000ac4 <__aeabi_fsub+0x260>
 8000b98:	000c      	movs	r4, r1
 8000b9a:	464f      	mov	r7, r9
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e6ac      	b.n	80008fa <__aeabi_fsub+0x96>
 8000ba0:	464b      	mov	r3, r9
 8000ba2:	000d      	movs	r5, r1
 8000ba4:	e744      	b.n	8000a30 <__aeabi_fsub+0x1cc>
 8000ba6:	464f      	mov	r7, r9
 8000ba8:	2200      	movs	r2, #0
 8000baa:	e6a6      	b.n	80008fa <__aeabi_fsub+0x96>
 8000bac:	fbffffff 	.word	0xfbffffff
 8000bb0:	7dffffff 	.word	0x7dffffff
 8000bb4:	2800      	cmp	r0, #0
 8000bb6:	d000      	beq.n	8000bba <__aeabi_fsub+0x356>
 8000bb8:	e736      	b.n	8000a28 <__aeabi_fsub+0x1c4>
 8000bba:	2400      	movs	r4, #0
 8000bbc:	2700      	movs	r7, #0
 8000bbe:	e69c      	b.n	80008fa <__aeabi_fsub+0x96>

08000bc0 <__aeabi_f2iz>:
 8000bc0:	0241      	lsls	r1, r0, #9
 8000bc2:	0042      	lsls	r2, r0, #1
 8000bc4:	0fc3      	lsrs	r3, r0, #31
 8000bc6:	0a49      	lsrs	r1, r1, #9
 8000bc8:	2000      	movs	r0, #0
 8000bca:	0e12      	lsrs	r2, r2, #24
 8000bcc:	2a7e      	cmp	r2, #126	; 0x7e
 8000bce:	dd03      	ble.n	8000bd8 <__aeabi_f2iz+0x18>
 8000bd0:	2a9d      	cmp	r2, #157	; 0x9d
 8000bd2:	dd02      	ble.n	8000bda <__aeabi_f2iz+0x1a>
 8000bd4:	4a09      	ldr	r2, [pc, #36]	; (8000bfc <__aeabi_f2iz+0x3c>)
 8000bd6:	1898      	adds	r0, r3, r2
 8000bd8:	4770      	bx	lr
 8000bda:	2080      	movs	r0, #128	; 0x80
 8000bdc:	0400      	lsls	r0, r0, #16
 8000bde:	4301      	orrs	r1, r0
 8000be0:	2a95      	cmp	r2, #149	; 0x95
 8000be2:	dc07      	bgt.n	8000bf4 <__aeabi_f2iz+0x34>
 8000be4:	2096      	movs	r0, #150	; 0x96
 8000be6:	1a82      	subs	r2, r0, r2
 8000be8:	40d1      	lsrs	r1, r2
 8000bea:	4248      	negs	r0, r1
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d1f3      	bne.n	8000bd8 <__aeabi_f2iz+0x18>
 8000bf0:	0008      	movs	r0, r1
 8000bf2:	e7f1      	b.n	8000bd8 <__aeabi_f2iz+0x18>
 8000bf4:	3a96      	subs	r2, #150	; 0x96
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	e7f7      	b.n	8000bea <__aeabi_f2iz+0x2a>
 8000bfa:	46c0      	nop			; (mov r8, r8)
 8000bfc:	7fffffff 	.word	0x7fffffff

08000c00 <__aeabi_ui2f>:
 8000c00:	b570      	push	{r4, r5, r6, lr}
 8000c02:	1e05      	subs	r5, r0, #0
 8000c04:	d00e      	beq.n	8000c24 <__aeabi_ui2f+0x24>
 8000c06:	f000 f83d 	bl	8000c84 <__clzsi2>
 8000c0a:	239e      	movs	r3, #158	; 0x9e
 8000c0c:	0004      	movs	r4, r0
 8000c0e:	1a1b      	subs	r3, r3, r0
 8000c10:	2b96      	cmp	r3, #150	; 0x96
 8000c12:	dc0c      	bgt.n	8000c2e <__aeabi_ui2f+0x2e>
 8000c14:	2808      	cmp	r0, #8
 8000c16:	dd01      	ble.n	8000c1c <__aeabi_ui2f+0x1c>
 8000c18:	3c08      	subs	r4, #8
 8000c1a:	40a5      	lsls	r5, r4
 8000c1c:	026d      	lsls	r5, r5, #9
 8000c1e:	0a6d      	lsrs	r5, r5, #9
 8000c20:	b2d8      	uxtb	r0, r3
 8000c22:	e001      	b.n	8000c28 <__aeabi_ui2f+0x28>
 8000c24:	2000      	movs	r0, #0
 8000c26:	2500      	movs	r5, #0
 8000c28:	05c0      	lsls	r0, r0, #23
 8000c2a:	4328      	orrs	r0, r5
 8000c2c:	bd70      	pop	{r4, r5, r6, pc}
 8000c2e:	2b99      	cmp	r3, #153	; 0x99
 8000c30:	dd09      	ble.n	8000c46 <__aeabi_ui2f+0x46>
 8000c32:	0002      	movs	r2, r0
 8000c34:	0029      	movs	r1, r5
 8000c36:	321b      	adds	r2, #27
 8000c38:	4091      	lsls	r1, r2
 8000c3a:	1e4a      	subs	r2, r1, #1
 8000c3c:	4191      	sbcs	r1, r2
 8000c3e:	2205      	movs	r2, #5
 8000c40:	1a12      	subs	r2, r2, r0
 8000c42:	40d5      	lsrs	r5, r2
 8000c44:	430d      	orrs	r5, r1
 8000c46:	2c05      	cmp	r4, #5
 8000c48:	dc12      	bgt.n	8000c70 <__aeabi_ui2f+0x70>
 8000c4a:	0029      	movs	r1, r5
 8000c4c:	4e0c      	ldr	r6, [pc, #48]	; (8000c80 <__aeabi_ui2f+0x80>)
 8000c4e:	4031      	ands	r1, r6
 8000c50:	076a      	lsls	r2, r5, #29
 8000c52:	d009      	beq.n	8000c68 <__aeabi_ui2f+0x68>
 8000c54:	200f      	movs	r0, #15
 8000c56:	4028      	ands	r0, r5
 8000c58:	2804      	cmp	r0, #4
 8000c5a:	d005      	beq.n	8000c68 <__aeabi_ui2f+0x68>
 8000c5c:	3104      	adds	r1, #4
 8000c5e:	014a      	lsls	r2, r1, #5
 8000c60:	d502      	bpl.n	8000c68 <__aeabi_ui2f+0x68>
 8000c62:	239f      	movs	r3, #159	; 0x9f
 8000c64:	4031      	ands	r1, r6
 8000c66:	1b1b      	subs	r3, r3, r4
 8000c68:	0189      	lsls	r1, r1, #6
 8000c6a:	0a4d      	lsrs	r5, r1, #9
 8000c6c:	b2d8      	uxtb	r0, r3
 8000c6e:	e7db      	b.n	8000c28 <__aeabi_ui2f+0x28>
 8000c70:	1f62      	subs	r2, r4, #5
 8000c72:	4095      	lsls	r5, r2
 8000c74:	0029      	movs	r1, r5
 8000c76:	4e02      	ldr	r6, [pc, #8]	; (8000c80 <__aeabi_ui2f+0x80>)
 8000c78:	4031      	ands	r1, r6
 8000c7a:	076a      	lsls	r2, r5, #29
 8000c7c:	d0f4      	beq.n	8000c68 <__aeabi_ui2f+0x68>
 8000c7e:	e7e9      	b.n	8000c54 <__aeabi_ui2f+0x54>
 8000c80:	fbffffff 	.word	0xfbffffff

08000c84 <__clzsi2>:
 8000c84:	211c      	movs	r1, #28
 8000c86:	2301      	movs	r3, #1
 8000c88:	041b      	lsls	r3, r3, #16
 8000c8a:	4298      	cmp	r0, r3
 8000c8c:	d301      	bcc.n	8000c92 <__clzsi2+0xe>
 8000c8e:	0c00      	lsrs	r0, r0, #16
 8000c90:	3910      	subs	r1, #16
 8000c92:	0a1b      	lsrs	r3, r3, #8
 8000c94:	4298      	cmp	r0, r3
 8000c96:	d301      	bcc.n	8000c9c <__clzsi2+0x18>
 8000c98:	0a00      	lsrs	r0, r0, #8
 8000c9a:	3908      	subs	r1, #8
 8000c9c:	091b      	lsrs	r3, r3, #4
 8000c9e:	4298      	cmp	r0, r3
 8000ca0:	d301      	bcc.n	8000ca6 <__clzsi2+0x22>
 8000ca2:	0900      	lsrs	r0, r0, #4
 8000ca4:	3904      	subs	r1, #4
 8000ca6:	a202      	add	r2, pc, #8	; (adr r2, 8000cb0 <__clzsi2+0x2c>)
 8000ca8:	5c10      	ldrb	r0, [r2, r0]
 8000caa:	1840      	adds	r0, r0, r1
 8000cac:	4770      	bx	lr
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	02020304 	.word	0x02020304
 8000cb4:	01010101 	.word	0x01010101
	...

08000cc0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cc0:	b530      	push	{r4, r5, lr}
 8000cc2:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cc4:	220c      	movs	r2, #12
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	a801      	add	r0, sp, #4
 8000cca:	f003 fce7 	bl	800469c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000cce:	4c33      	ldr	r4, [pc, #204]	; (8000d9c <MX_ADC1_Init+0xdc>)
 8000cd0:	4b33      	ldr	r3, [pc, #204]	; (8000da0 <MX_ADC1_Init+0xe0>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000cd2:	2280      	movs	r2, #128	; 0x80
  hadc1.Instance = ADC1;
 8000cd4:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cd6:	2380      	movs	r3, #128	; 0x80
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000cd8:	0612      	lsls	r2, r2, #24
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000cda:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cdc:	05db      	lsls	r3, r3, #23
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000cde:	6122      	str	r2, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ce0:	2208      	movs	r2, #8
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ce2:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ce4:	2300      	movs	r3, #0
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ce6:	6162      	str	r2, [r4, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ce8:	1962      	adds	r2, r4, r5
 8000cea:	77d3      	strb	r3, [r2, #31]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO2;
 8000cec:	2280      	movs	r2, #128	; 0x80
 8000cee:	00d2      	lsls	r2, r2, #3
 8000cf0:	6262      	str	r2, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000cf2:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000cf4:	0022      	movs	r2, r4
 8000cf6:	322c      	adds	r2, #44	; 0x2c
 8000cf8:	7015      	strb	r5, [r2, #0]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cfa:	2280      	movs	r2, #128	; 0x80
 8000cfc:	0152      	lsls	r2, r2, #5
 8000cfe:	6322      	str	r2, [r4, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000d00:	2207      	movs	r2, #7
 8000d02:	6362      	str	r2, [r4, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000d04:	0022      	movs	r2, r4
 8000d06:	323c      	adds	r2, #60	; 0x3c
 8000d08:	7015      	strb	r5, [r2, #0]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000d0a:	221c      	movs	r2, #28
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d0c:	0020      	movs	r0, r4
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8000d0e:	6422      	str	r2, [r4, #64]	; 0x40
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d10:	8323      	strh	r3, [r4, #24]
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8000d12:	32e4      	adds	r2, #228	; 0xe4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d14:	60a3      	str	r3, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d16:	60e3      	str	r3, [r4, #12]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d18:	76a3      	strb	r3, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000d1a:	61e5      	str	r5, [r4, #28]
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8000d1c:	6462      	str	r2, [r4, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000d1e:	64a3      	str	r3, [r4, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000d20:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d22:	f000 fdbb 	bl	800189c <HAL_ADC_Init>
 8000d26:	2800      	cmp	r0, #0
 8000d28:	d001      	beq.n	8000d2e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000d2a:	f000 fac1 	bl	80012b0 <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d2e:	0020      	movs	r0, r4
 8000d30:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_0;
 8000d32:	9501      	str	r5, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000d34:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d36:	f000 ff19 	bl	8001b6c <HAL_ADC_ConfigChannel>
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8000d3e:	f000 fab7 	bl	80012b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d42:	4b18      	ldr	r3, [pc, #96]	; (8000da4 <MX_ADC1_Init+0xe4>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d44:	0020      	movs	r0, r4
 8000d46:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_1;
 8000d48:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d4a:	f000 ff0f 	bl	8001b6c <HAL_ADC_ConfigChannel>
 8000d4e:	2800      	cmp	r0, #0
 8000d50:	d001      	beq.n	8000d56 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000d52:	f000 faad 	bl	80012b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d56:	4b14      	ldr	r3, [pc, #80]	; (8000da8 <MX_ADC1_Init+0xe8>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d58:	0020      	movs	r0, r4
 8000d5a:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000d5c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d5e:	f000 ff05 	bl	8001b6c <HAL_ADC_ConfigChannel>
 8000d62:	2800      	cmp	r0, #0
 8000d64:	d001      	beq.n	8000d6a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000d66:	f000 faa3 	bl	80012b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <MX_ADC1_Init+0xec>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d6c:	0020      	movs	r0, r4
 8000d6e:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000d70:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d72:	f000 fefb 	bl	8001b6c <HAL_ADC_ConfigChannel>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d001      	beq.n	8000d7e <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000d7a:	f000 fa99 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8000d7e:	0020      	movs	r0, r4
 8000d80:	f001 f90a 	bl	8001f98 <HAL_ADCEx_Calibration_Start>

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_value, ADC_DMA_FULL_BUFFER_SIZE) != HAL_OK) {
 8000d84:	2280      	movs	r2, #128	; 0x80
 8000d86:	0020      	movs	r0, r4
 8000d88:	4909      	ldr	r1, [pc, #36]	; (8000db0 <MX_ADC1_Init+0xf0>)
 8000d8a:	f001 f871 	bl	8001e70 <HAL_ADC_Start_DMA>
 8000d8e:	2800      	cmp	r0, #0
 8000d90:	d001      	beq.n	8000d96 <MX_ADC1_Init+0xd6>
      Error_Handler();
 8000d92:	f000 fa8d 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE END ADC1_Init 2 */

}
 8000d96:	b005      	add	sp, #20
 8000d98:	bd30      	pop	{r4, r5, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	200001d0 	.word	0x200001d0
 8000da0:	40012400 	.word	0x40012400
 8000da4:	04000002 	.word	0x04000002
 8000da8:	b0001000 	.word	0xb0001000
 8000dac:	b4002000 	.word	0xb4002000
 8000db0:	200000ce 	.word	0x200000ce

08000db4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000db4:	b570      	push	{r4, r5, r6, lr}
 8000db6:	0005      	movs	r5, r0
 8000db8:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dba:	2214      	movs	r2, #20
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	a803      	add	r0, sp, #12
 8000dc0:	f003 fc6c 	bl	800469c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dc4:	2218      	movs	r2, #24
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	a808      	add	r0, sp, #32
 8000dca:	f003 fc67 	bl	800469c <memset>
  if(adcHandle->Instance==ADC1)
 8000dce:	4b23      	ldr	r3, [pc, #140]	; (8000e5c <HAL_ADC_MspInit+0xa8>)
 8000dd0:	682a      	ldr	r2, [r5, #0]
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d13f      	bne.n	8000e56 <HAL_ADC_MspInit+0xa2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dd6:	2380      	movs	r3, #128	; 0x80
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd8:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000dda:	01db      	lsls	r3, r3, #7
 8000ddc:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dde:	f002 fa7f 	bl	80032e0 <HAL_RCCEx_PeriphCLKConfig>
 8000de2:	2800      	cmp	r0, #0
 8000de4:	d001      	beq.n	8000dea <HAL_ADC_MspInit+0x36>
    {
      Error_Handler();
 8000de6:	f000 fa63 	bl	80012b0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000dea:	2080      	movs	r0, #128	; 0x80
 8000dec:	4b1c      	ldr	r3, [pc, #112]	; (8000e60 <HAL_ADC_MspInit+0xac>)
 8000dee:	0340      	lsls	r0, r0, #13
 8000df0:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = AN_BOARD_REV_Pin|AN_PERSONALITY_ID_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000df4:	4301      	orrs	r1, r0
 8000df6:	6419      	str	r1, [r3, #64]	; 0x40
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000dfa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dfc:	4002      	ands	r2, r0
 8000dfe:	9201      	str	r2, [sp, #4]
 8000e00:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e04:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	430a      	orrs	r2, r1
 8000e08:	635a      	str	r2, [r3, #52]	; 0x34
 8000e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	400b      	ands	r3, r1
 8000e10:	9302      	str	r3, [sp, #8]
 8000e12:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AN_BOARD_REV_Pin|AN_PERSONALITY_ID_Pin;
 8000e14:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = AN_BOARD_REV_Pin|AN_PERSONALITY_ID_Pin;
 8000e18:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e1a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1c:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1e:	f001 fadb 	bl	80023d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e22:	4c10      	ldr	r4, [pc, #64]	; (8000e64 <HAL_ADC_MspInit+0xb0>)
 8000e24:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <HAL_ADC_MspInit+0xb4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e26:	0020      	movs	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8000e28:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000e2a:	2305      	movs	r3, #5
 8000e2c:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e2e:	337b      	adds	r3, #123	; 0x7b
 8000e30:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e32:	3380      	adds	r3, #128	; 0x80
 8000e34:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e36:	2380      	movs	r3, #128	; 0x80
 8000e38:	00db      	lsls	r3, r3, #3
 8000e3a:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e3c:	2320      	movs	r3, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e3e:	60a6      	str	r6, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e40:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e42:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000e44:	6226      	str	r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000e46:	f001 f9cb 	bl	80021e0 <HAL_DMA_Init>
 8000e4a:	42b0      	cmp	r0, r6
 8000e4c:	d001      	beq.n	8000e52 <HAL_ADC_MspInit+0x9e>
    {
      Error_Handler();
 8000e4e:	f000 fa2f 	bl	80012b0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000e52:	652c      	str	r4, [r5, #80]	; 0x50
 8000e54:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e56:	b00e      	add	sp, #56	; 0x38
 8000e58:	bd70      	pop	{r4, r5, r6, pc}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	40012400 	.word	0x40012400
 8000e60:	40021000 	.word	0x40021000
 8000e64:	20000234 	.word	0x20000234
 8000e68:	40020008 	.word	0x40020008

08000e6c <ADC_Calculate>:

/* USER CODE BEGIN 1 */
/* ADC value process routine
 *
 */
void ADC_Calculate(adcToken target, uint8_t offset) {
 8000e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t sum = 0;
    uint16_t min = 4095;
    uint16_t max = 0;
 8000e6e:	2500      	movs	r5, #0

    uint16_t *pointerA = &adc_value[offset + target];
 8000e70:	1809      	adds	r1, r1, r0
 8000e72:	004b      	lsls	r3, r1, #1
 8000e74:	4930      	ldr	r1, [pc, #192]	; (8000f38 <ADC_Calculate+0xcc>)
    uint16_t min = 4095;
 8000e76:	4e31      	ldr	r6, [pc, #196]	; (8000f3c <ADC_Calculate+0xd0>)
    uint16_t *pointerA = &adc_value[offset + target];
 8000e78:	185b      	adds	r3, r3, r1
    adcDataType *pointerB = &adc[target].data;

    for (int i = 0; i < ADC_INTERRUPT_SAMPLE_COUNT; i++) {
 8000e7a:	001f      	movs	r7, r3
    uint16_t sum = 0;
 8000e7c:	0029      	movs	r1, r5
 8000e7e:	3780      	adds	r7, #128	; 0x80
    	sum += *pointerA;
 8000e80:	881a      	ldrh	r2, [r3, #0]
 8000e82:	1851      	adds	r1, r2, r1
 8000e84:	b289      	uxth	r1, r1

        if (min > *pointerA) {
 8000e86:	1c14      	adds	r4, r2, #0
 8000e88:	42b2      	cmp	r2, r6
 8000e8a:	d900      	bls.n	8000e8e <ADC_Calculate+0x22>
 8000e8c:	1c34      	adds	r4, r6, #0
 8000e8e:	b2a6      	uxth	r6, r4
        	min = *pointerA;
        }

        if (max < *pointerA) {
 8000e90:	1c14      	adds	r4, r2, #0
 8000e92:	42aa      	cmp	r2, r5
 8000e94:	d200      	bcs.n	8000e98 <ADC_Calculate+0x2c>
 8000e96:	1c2c      	adds	r4, r5, #0
        	max = *pointerA;
        }

        pointerA += ADC_CHANNEL_COUNT;
 8000e98:	3308      	adds	r3, #8
 8000e9a:	b2a5      	uxth	r5, r4
    for (int i = 0; i < ADC_INTERRUPT_SAMPLE_COUNT; i++) {
 8000e9c:	429f      	cmp	r7, r3
 8000e9e:	d1ef      	bne.n	8000e80 <ADC_Calculate+0x14>
    }
    pointerB->raw = sum;
 8000ea0:	4c27      	ldr	r4, [pc, #156]	; (8000f40 <ADC_Calculate+0xd4>)
 8000ea2:	0102      	lsls	r2, r0, #4
 8000ea4:	18a2      	adds	r2, r4, r2
    pointerB->ripple = max - min;
 8000ea6:	1bad      	subs	r5, r5, r6
    pointerB->raw = sum;
 8000ea8:	8151      	strh	r1, [r2, #10]
    pointerB->ripple = max - min;
 8000eaa:	8115      	strh	r5, [r2, #8]

    switch (target) {
 8000eac:	2803      	cmp	r0, #3
 8000eae:	d83e      	bhi.n	8000f2e <ADC_Calculate+0xc2>
 8000eb0:	f7ff f926 	bl	8000100 <__gnu_thumb1_case_uqi>
 8000eb4:	020f2933 	.word	0x020f2933
		case ADC_INTERNAL_VREF:
			pointerB->voltage = ADC_VREF * ADC_INTERRUPT_SAMPLE_COUNT * ADC_VREFINT_CAL / pointerB->raw;
 8000eb8:	4b22      	ldr	r3, [pc, #136]	; (8000f44 <ADC_Calculate+0xd8>)
 8000eba:	4823      	ldr	r0, [pc, #140]	; (8000f48 <ADC_Calculate+0xdc>)
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	4358      	muls	r0, r3
 8000ec0:	f7ff f9bc 	bl	800023c <__divsi3>

    if (1) {
		#ifdef DEBUG_STATE
        switch (target) {
			case ADC_INTERNAL_VREF:
				printf("VDDA %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000ec4:	8f22      	ldrh	r2, [r4, #56]	; 0x38
			pointerB->voltage = ADC_VREF * ADC_INTERRUPT_SAMPLE_COUNT * ADC_VREFINT_CAL / pointerB->raw;
 8000ec6:	0001      	movs	r1, r0
 8000ec8:	6320      	str	r0, [r4, #48]	; 0x30
				printf("VDDA %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000eca:	4820      	ldr	r0, [pc, #128]	; (8000f4c <ADC_Calculate+0xe0>)
				break;
    		case ADC_PERSONALITY_ID:
    			printf("PERSONALITY %ddmV %d\n", pointerB->voltage, pointerB->ripple);
    			break;
			case ADC_BOARD_REV:
				printf("BOARD REV %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000ecc:	f003 fbee 	bl	80046ac <iprintf>
			default:
				Error_Handler();
        }
		#endif
    }
}
 8000ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			ADC_DECI_MILLI_VOLTAGE;
 8000ed2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000ed4:	4348      	muls	r0, r1
 8000ed6:	491e      	ldr	r1, [pc, #120]	; (8000f50 <ADC_Calculate+0xe4>)
 8000ed8:	f7ff f9b0 	bl	800023c <__divsi3>
			pointerB->temperature = (pointerB->voltage - ADC_VREF * ADC_TS_CAL1 / 4095)  * 2 / 5 + 300;
 8000edc:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <ADC_Calculate+0xe8>)
			ADC_DECI_MILLI_VOLTAGE;
 8000ede:	6220      	str	r0, [r4, #32]
			pointerB->temperature = (pointerB->voltage - ADC_VREF * ADC_TS_CAL1 / 4095)  * 2 / 5 + 300;
 8000ee0:	881b      	ldrh	r3, [r3, #0]
			ADC_DECI_MILLI_VOLTAGE;
 8000ee2:	0005      	movs	r5, r0
			pointerB->temperature = (pointerB->voltage - ADC_VREF * ADC_TS_CAL1 / 4095)  * 2 / 5 + 300;
 8000ee4:	481c      	ldr	r0, [pc, #112]	; (8000f58 <ADC_Calculate+0xec>)
 8000ee6:	491d      	ldr	r1, [pc, #116]	; (8000f5c <ADC_Calculate+0xf0>)
 8000ee8:	4358      	muls	r0, r3
 8000eea:	f7ff f9a7 	bl	800023c <__divsi3>
 8000eee:	1940      	adds	r0, r0, r5
 8000ef0:	2105      	movs	r1, #5
 8000ef2:	0040      	lsls	r0, r0, #1
 8000ef4:	f7ff f9a2 	bl	800023c <__divsi3>
 8000ef8:	0001      	movs	r1, r0
 8000efa:	312d      	adds	r1, #45	; 0x2d
 8000efc:	31ff      	adds	r1, #255	; 0xff
				printf("TEMP %ddC %d\n", pointerB->temperature, pointerB->ripple);
 8000efe:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000f00:	4817      	ldr	r0, [pc, #92]	; (8000f60 <ADC_Calculate+0xf4>)
			pointerB->temperature = (pointerB->voltage - ADC_VREF * ADC_TS_CAL1 / 4095)  * 2 / 5 + 300;
 8000f02:	6261      	str	r1, [r4, #36]	; 0x24
				printf("TEMP %ddC %d\n", pointerB->temperature, pointerB->ripple);
 8000f04:	e7e2      	b.n	8000ecc <ADC_Calculate+0x60>
			ADC_DECI_MILLI_VOLTAGE;
 8000f06:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000f08:	4348      	muls	r0, r1
 8000f0a:	4911      	ldr	r1, [pc, #68]	; (8000f50 <ADC_Calculate+0xe4>)
 8000f0c:	f7ff f996 	bl	800023c <__divsi3>
    			printf("PERSONALITY %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000f10:	8b22      	ldrh	r2, [r4, #24]
			ADC_DECI_MILLI_VOLTAGE;
 8000f12:	0001      	movs	r1, r0
 8000f14:	6120      	str	r0, [r4, #16]
    			printf("PERSONALITY %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000f16:	4813      	ldr	r0, [pc, #76]	; (8000f64 <ADC_Calculate+0xf8>)
 8000f18:	e7d8      	b.n	8000ecc <ADC_Calculate+0x60>
			ADC_DECI_MILLI_VOLTAGE;
 8000f1a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000f1c:	4348      	muls	r0, r1
 8000f1e:	490c      	ldr	r1, [pc, #48]	; (8000f50 <ADC_Calculate+0xe4>)
 8000f20:	f7ff f98c 	bl	800023c <__divsi3>
				printf("BOARD REV %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000f24:	8922      	ldrh	r2, [r4, #8]
			ADC_DECI_MILLI_VOLTAGE;
 8000f26:	0001      	movs	r1, r0
 8000f28:	6020      	str	r0, [r4, #0]
				printf("BOARD REV %ddmV %d\n", pointerB->voltage, pointerB->ripple);
 8000f2a:	480f      	ldr	r0, [pc, #60]	; (8000f68 <ADC_Calculate+0xfc>)
 8000f2c:	e7ce      	b.n	8000ecc <ADC_Calculate+0x60>
			Error_Handler();
 8000f2e:	f000 f9bf 	bl	80012b0 <Error_Handler>
				Error_Handler();
 8000f32:	f000 f9bd 	bl	80012b0 <Error_Handler>
}
 8000f36:	e7cb      	b.n	8000ed0 <ADC_Calculate+0x64>
 8000f38:	200000ce 	.word	0x200000ce
 8000f3c:	00000fff 	.word	0x00000fff
 8000f40:	2000008c 	.word	0x2000008c
 8000f44:	1fff75aa 	.word	0x1fff75aa
 8000f48:	00075300 	.word	0x00075300
 8000f4c:	080056b4 	.word	0x080056b4
 8000f50:	0000fff0 	.word	0x0000fff0
 8000f54:	1fff75a8 	.word	0x1fff75a8
 8000f58:	00007530 	.word	0x00007530
 8000f5c:	fffff001 	.word	0xfffff001
 8000f60:	080056c3 	.word	0x080056c3
 8000f64:	080056d1 	.word	0x080056d1
 8000f68:	080056e7 	.word	0x080056e7

08000f6c <HAL_ADC_ConvCpltCallback>:

/* callback function for DMA, this function called when DMA peripheral fills whole defined buffer.
 * this function is triggered every 2 seconds
 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hdma_adc1) {
 8000f6c:	b510      	push	{r4, lr}
	if (adcPendingWorkState == ADC_JOB_PENDING_NO) {
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <HAL_ADC_ConvCpltCallback+0x18>)
 8000f70:	781a      	ldrb	r2, [r3, #0]
 8000f72:	2a00      	cmp	r2, #0
 8000f74:	d102      	bne.n	8000f7c <HAL_ADC_ConvCpltCallback+0x10>
		adcPendingWorkState = ADC_JOB_PENDING_SECOND_HALF;
 8000f76:	3202      	adds	r2, #2
 8000f78:	701a      	strb	r2, [r3, #0]
	} else {
		Error_Handler();
	}
}
 8000f7a:	bd10      	pop	{r4, pc}
		Error_Handler();
 8000f7c:	f000 f998 	bl	80012b0 <Error_Handler>
}
 8000f80:	e7fb      	b.n	8000f7a <HAL_ADC_ConvCpltCallback+0xe>
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	200000cc 	.word	0x200000cc

08000f88 <HAL_ADC_ConvHalfCpltCallback>:

/* callback function for DMA, this function called when DMA peripheral fills half of defined buffer.
 * this function is triggered every 2 seconds
 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hdma_adc1) {
 8000f88:	b510      	push	{r4, lr}
	if (adcPendingWorkState == ADC_JOB_PENDING_NO) {
 8000f8a:	4b05      	ldr	r3, [pc, #20]	; (8000fa0 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 8000f8c:	781a      	ldrb	r2, [r3, #0]
 8000f8e:	2a00      	cmp	r2, #0
 8000f90:	d102      	bne.n	8000f98 <HAL_ADC_ConvHalfCpltCallback+0x10>
		adcPendingWorkState = ADC_JOB_PENDING_FIRST_HALF;
 8000f92:	3201      	adds	r2, #1
 8000f94:	701a      	strb	r2, [r3, #0]
	} else {
		Error_Handler();
	}
}
 8000f96:	bd10      	pop	{r4, pc}
		Error_Handler();
 8000f98:	f000 f98a 	bl	80012b0 <Error_Handler>
}
 8000f9c:	e7fb      	b.n	8000f96 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	200000cc 	.word	0x200000cc

08000fa4 <ADC_Sequence>:
}

/* When ADC data ready by DMA following sequence will run
 *
 */
void ADC_Sequence(int offset) {
 8000fa4:	b510      	push	{r4, lr}
	// Following function call sequence is important! Don't change
	ADC_Calculate(ADC_INTERNAL_VREF, offset);
 8000fa6:	b2c4      	uxtb	r4, r0
 8000fa8:	0021      	movs	r1, r4
 8000faa:	2003      	movs	r0, #3
 8000fac:	f7ff ff5e 	bl	8000e6c <ADC_Calculate>
	ADC_Calculate(ADC_INTERNAL_TEMP, offset);
 8000fb0:	0021      	movs	r1, r4
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	f7ff ff5a 	bl	8000e6c <ADC_Calculate>
	ADC_Calculate(ADC_BOARD_REV, offset);
 8000fb8:	0021      	movs	r1, r4
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff ff56 	bl	8000e6c <ADC_Calculate>
	ADC_Calculate(ADC_PERSONALITY_ID, offset);
 8000fc0:	0021      	movs	r1, r4
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f7ff ff52 	bl	8000e6c <ADC_Calculate>
}
 8000fc8:	bd10      	pop	{r4, pc}
	...

08000fcc <ADC_Task>:

/* ---------------------Round Robin Task Function---------------------
 *
 */
bool ADC_Task(void) {
 8000fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fce:	2700      	movs	r7, #0
	if (adcPendingWorkState == ADC_JOB_PENDING_NO) {
 8000fd0:	4e0a      	ldr	r6, [pc, #40]	; (8000ffc <ADC_Task+0x30>)
 8000fd2:	7835      	ldrb	r5, [r6, #0]
		return false;
 8000fd4:	002c      	movs	r4, r5
	if (adcPendingWorkState == ADC_JOB_PENDING_NO) {
 8000fd6:	42bd      	cmp	r5, r7
 8000fd8:	d005      	beq.n	8000fe6 <ADC_Task+0x1a>
	}

	if (adcPendingWorkState == ADC_JOB_PENDING_FIRST_HALF) {
 8000fda:	2d01      	cmp	r5, #1
 8000fdc:	d105      	bne.n	8000fea <ADC_Task+0x1e>
		ADC_Sequence(0);
 8000fde:	0038      	movs	r0, r7
 8000fe0:	f7ff ffe0 	bl	8000fa4 <ADC_Sequence>
		adcPendingWorkState = ADC_JOB_PENDING_NO;
 8000fe4:	7037      	strb	r7, [r6, #0]
		adcPendingWorkState = ADC_JOB_PENDING_NO;
		return true;
	}

	return false;
}
 8000fe6:	0020      	movs	r0, r4
 8000fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return false;
 8000fea:	003c      	movs	r4, r7
	if (adcPendingWorkState == ADC_JOB_PENDING_SECOND_HALF) {
 8000fec:	2d02      	cmp	r5, #2
 8000fee:	d1fa      	bne.n	8000fe6 <ADC_Task+0x1a>
		ADC_Sequence(ADC_DMA_HALF_BUFFER_SIZE);
 8000ff0:	2040      	movs	r0, #64	; 0x40
 8000ff2:	f7ff ffd7 	bl	8000fa4 <ADC_Sequence>
		return true;
 8000ff6:	2401      	movs	r4, #1
		adcPendingWorkState = ADC_JOB_PENDING_NO;
 8000ff8:	7037      	strb	r7, [r6, #0]
		return true;
 8000ffa:	e7f4      	b.n	8000fe6 <ADC_Task+0x1a>
 8000ffc:	200000cc 	.word	0x200000cc

08001000 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001000:	b507      	push	{r0, r1, r2, lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001002:	2001      	movs	r0, #1
 8001004:	4a08      	ldr	r2, [pc, #32]	; (8001028 <MX_DMA_Init+0x28>)
 8001006:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001008:	4301      	orrs	r1, r0
 800100a:	6391      	str	r1, [r2, #56]	; 0x38
 800100c:	6b93      	ldr	r3, [r2, #56]	; 0x38

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800100e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001010:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001012:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001014:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001016:	3008      	adds	r0, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001018:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800101a:	f001 f857 	bl	80020cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800101e:	2009      	movs	r0, #9
 8001020:	f001 f87e 	bl	8002120 <HAL_NVIC_EnableIRQ>

}
 8001024:	bd07      	pop	{r0, r1, r2, pc}
 8001026:	46c0      	nop			; (mov r8, r8)
 8001028:	40021000 	.word	0x40021000

0800102c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800102c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800102e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	2214      	movs	r2, #20
 8001032:	2100      	movs	r1, #0
 8001034:	a803      	add	r0, sp, #12
 8001036:	f003 fb31 	bl	800469c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800103a:	2002      	movs	r0, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103c:	2704      	movs	r7, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103e:	2501      	movs	r5, #1

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 8001040:	2480      	movs	r4, #128	; 0x80

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET);
 8001042:	26a0      	movs	r6, #160	; 0xa0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001044:	4b23      	ldr	r3, [pc, #140]	; (80010d4 <MX_GPIO_Init+0xa8>)
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 8001046:	0224      	lsls	r4, r4, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001048:	6b59      	ldr	r1, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET);
 800104a:	05f6      	lsls	r6, r6, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	4301      	orrs	r1, r0
 800104e:	6359      	str	r1, [r3, #52]	; 0x34
 8001050:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 8001052:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001054:	4002      	ands	r2, r0
 8001056:	9200      	str	r2, [sp, #0]
 8001058:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 800105c:	481e      	ldr	r0, [pc, #120]	; (80010d8 <MX_GPIO_Init+0xac>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105e:	433a      	orrs	r2, r7
 8001060:	635a      	str	r2, [r3, #52]	; 0x34
 8001062:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001064:	403a      	ands	r2, r7
 8001066:	9201      	str	r2, [sp, #4]
 8001068:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800106c:	432a      	orrs	r2, r5
 800106e:	635a      	str	r2, [r3, #52]	; 0x34
 8001070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 8001072:	002a      	movs	r2, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001074:	402b      	ands	r3, r5
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(RS485_RECEIVER_EN_GPIO_Port, RS485_RECEIVER_EN_Pin, GPIO_PIN_SET);
 800107a:	f001 fa5b 	bl	8002534 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET);
 800107e:	002a      	movs	r2, r5
 8001080:	0039      	movs	r1, r7
 8001082:	0030      	movs	r0, r6
 8001084:	f001 fa56 	bl	8002534 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RS485_RECEIVER_EN_Pin;
 8001088:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RS485_RECEIVER_EN_GPIO_Port, &GPIO_InitStruct);
 800108c:	a903      	add	r1, sp, #12
 800108e:	4812      	ldr	r0, [pc, #72]	; (80010d8 <MX_GPIO_Init+0xac>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001090:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(RS485_RECEIVER_EN_GPIO_Port, &GPIO_InitStruct);
 8001096:	f001 f99f 	bl	80023d8 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(TOF_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800109a:	0030      	movs	r0, r6
 800109c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin;
 800109e:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TOF_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80010a6:	f001 f997 	bl	80023d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_HARDWARE_INTERRUPT_Pin;
 80010aa:	2308      	movs	r3, #8
 80010ac:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ae:	2384      	movs	r3, #132	; 0x84
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(TOF_HARDWARE_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80010b0:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b2:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(TOF_HARDWARE_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80010b4:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010b6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(TOF_HARDWARE_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80010ba:	f001 f98d 	bl	80023d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80010be:	0022      	movs	r2, r4
 80010c0:	0021      	movs	r1, r4
 80010c2:	2006      	movs	r0, #6
 80010c4:	f001 f802 	bl	80020cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80010c8:	2006      	movs	r0, #6
 80010ca:	f001 f829 	bl	8002120 <HAL_NVIC_EnableIRQ>

}
 80010ce:	b009      	add	sp, #36	; 0x24
 80010d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	40021000 	.word	0x40021000
 80010d8:	50000800 	.word	0x50000800

080010dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010dc:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <MX_I2C1_Init+0x50>)
 80010e0:	4c13      	ldr	r4, [pc, #76]	; (8001130 <MX_I2C1_Init+0x54>)
  hi2c1.Init.Timing = 0x00303D5B;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e2:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 80010e4:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80010e6:	4b13      	ldr	r3, [pc, #76]	; (8001134 <MX_I2C1_Init+0x58>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010e8:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00303D5B;
 80010ea:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010ec:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ee:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 80010f0:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f2:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010f4:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010f6:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f8:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010fa:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010fc:	f001 fba4 	bl	8002848 <HAL_I2C_Init>
 8001100:	2800      	cmp	r0, #0
 8001102:	d001      	beq.n	8001108 <MX_I2C1_Init+0x2c>
  {
    Error_Handler();
 8001104:	f000 f8d4 	bl	80012b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	0020      	movs	r0, r4
 800110c:	f001 fd16 	bl	8002b3c <HAL_I2CEx_ConfigAnalogFilter>
 8001110:	2800      	cmp	r0, #0
 8001112:	d001      	beq.n	8001118 <MX_I2C1_Init+0x3c>
  {
    Error_Handler();
 8001114:	f000 f8cc 	bl	80012b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001118:	2100      	movs	r1, #0
 800111a:	0020      	movs	r0, r4
 800111c:	f001 fd34 	bl	8002b88 <HAL_I2CEx_ConfigDigitalFilter>
 8001120:	2800      	cmp	r0, #0
 8001122:	d001      	beq.n	8001128 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001124:	f000 f8c4 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001128:	bd10      	pop	{r4, pc}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	40005400 	.word	0x40005400
 8001130:	20000290 	.word	0x20000290
 8001134:	00303d5b 	.word	0x00303d5b

08001138 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001138:	b510      	push	{r4, lr}
 800113a:	0004      	movs	r4, r0
 800113c:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	2214      	movs	r2, #20
 8001140:	2100      	movs	r1, #0
 8001142:	a803      	add	r0, sp, #12
 8001144:	f003 faaa 	bl	800469c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001148:	2218      	movs	r2, #24
 800114a:	2100      	movs	r1, #0
 800114c:	a808      	add	r0, sp, #32
 800114e:	f003 faa5 	bl	800469c <memset>
  if(i2cHandle->Instance==I2C1)
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <HAL_I2C_MspInit+0x78>)
 8001154:	6822      	ldr	r2, [r4, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d128      	bne.n	80011ac <HAL_I2C_MspInit+0x74>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800115a:	2320      	movs	r3, #32
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800115c:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800115e:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f002 f8be 	bl	80032e0 <HAL_RCCEx_PeriphCLKConfig>
 8001164:	2800      	cmp	r0, #0
 8001166:	d001      	beq.n	800116c <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8001168:	f000 f8a2 	bl	80012b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800116c:	2102      	movs	r1, #2
 800116e:	4c11      	ldr	r4, [pc, #68]	; (80011b4 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001170:	4811      	ldr	r0, [pc, #68]	; (80011b8 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001174:	430a      	orrs	r2, r1
 8001176:	6362      	str	r2, [r4, #52]	; 0x34
 8001178:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800117a:	400b      	ands	r3, r1
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001180:	23c0      	movs	r3, #192	; 0xc0
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001186:	2312      	movs	r3, #18
 8001188:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800118c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001192:	3306      	adds	r3, #6
 8001194:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001196:	f001 f91f 	bl	80023d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800119e:	0389      	lsls	r1, r1, #14
 80011a0:	430a      	orrs	r2, r1
 80011a2:	63e2      	str	r2, [r4, #60]	; 0x3c
 80011a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80011a6:	400b      	ands	r3, r1
 80011a8:	9302      	str	r3, [sp, #8]
 80011aa:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011ac:	b00e      	add	sp, #56	; 0x38
 80011ae:	bd10      	pop	{r4, pc}
 80011b0:	40005400 	.word	0x40005400
 80011b4:	40021000 	.word	0x40021000
 80011b8:	50000400 	.word	0x50000400

080011bc <MX_IWDG_Init>:
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_IWDG_Init+0x24>)
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <MX_IWDG_Init+0x28>)
{
 80011c0:	b510      	push	{r4, lr}
  hiwdg.Instance = IWDG;
 80011c2:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_8;
 80011c4:	2301      	movs	r3, #1
 80011c6:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <MX_IWDG_Init+0x2c>)
 80011ca:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 3999;
 80011cc:	4b07      	ldr	r3, [pc, #28]	; (80011ec <MX_IWDG_Init+0x30>)
 80011ce:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80011d0:	f001 fcfe 	bl	8002bd0 <HAL_IWDG_Init>
 80011d4:	2800      	cmp	r0, #0
 80011d6:	d001      	beq.n	80011dc <MX_IWDG_Init+0x20>
  {
    Error_Handler();
 80011d8:	f000 f86a 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80011dc:	bd10      	pop	{r4, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	200002e4 	.word	0x200002e4
 80011e4:	40003000 	.word	0x40003000
 80011e8:	00000fff 	.word	0x00000fff
 80011ec:	00000f9f 	.word	0x00000f9f

080011f0 <__io_putchar>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 80011f0:	b507      	push	{r0, r1, r2, lr}
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80011f2:	4b04      	ldr	r3, [pc, #16]	; (8001204 <__io_putchar+0x14>)
int __io_putchar(int ch) {
 80011f4:	9001      	str	r0, [sp, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80011f6:	2201      	movs	r2, #1
 80011f8:	4803      	ldr	r0, [pc, #12]	; (8001208 <__io_putchar+0x18>)
 80011fa:	a901      	add	r1, sp, #4
 80011fc:	f002 fe92 	bl	8003f24 <HAL_UART_Transmit>
    return ch;
}
 8001200:	9801      	ldr	r0, [sp, #4]
 8001202:	bd0e      	pop	{r1, r2, r3, pc}
 8001204:	0000ffff 	.word	0x0000ffff
 8001208:	200003a4 	.word	0x200003a4

0800120c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800120c:	b500      	push	{lr}
 800120e:	b093      	sub	sp, #76	; 0x4c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001210:	2234      	movs	r2, #52	; 0x34
 8001212:	2100      	movs	r1, #0
 8001214:	a805      	add	r0, sp, #20
 8001216:	f003 fa41 	bl	800469c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800121a:	2100      	movs	r1, #0
 800121c:	2210      	movs	r2, #16
 800121e:	a801      	add	r0, sp, #4
 8001220:	f003 fa3c 	bl	800469c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001224:	2080      	movs	r0, #128	; 0x80
 8001226:	0080      	lsls	r0, r0, #2
 8001228:	f001 fd0c 	bl	8002c44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800122c:	230a      	movs	r3, #10
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800122e:	2240      	movs	r2, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001230:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001232:	33f6      	adds	r3, #246	; 0xf6
 8001234:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001236:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001238:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800123c:	3a3f      	subs	r2, #63	; 0x3f
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800123e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001240:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001242:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001244:	f001 fd2a 	bl	8002c9c <HAL_RCC_OscConfig>
 8001248:	1e01      	subs	r1, r0, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 800124e:	e7fe      	b.n	800124e <SystemClock_Config+0x42>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001250:	2307      	movs	r3, #7
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001252:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001254:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001256:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001258:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800125a:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800125c:	f001 ff7e 	bl	800315c <HAL_RCC_ClockConfig>
 8001260:	2800      	cmp	r0, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x5c>
 8001264:	b672      	cpsid	i
    while (1) {
 8001266:	e7fe      	b.n	8001266 <SystemClock_Config+0x5a>
}
 8001268:	b013      	add	sp, #76	; 0x4c
 800126a:	bd00      	pop	{pc}

0800126c <main>:
{
 800126c:	b510      	push	{r4, lr}
  HAL_Init();
 800126e:	f000 fad1 	bl	8001814 <HAL_Init>
  SystemClock_Config();
 8001272:	f7ff ffcb 	bl	800120c <SystemClock_Config>
  MX_GPIO_Init();
 8001276:	f7ff fed9 	bl	800102c <MX_GPIO_Init>
  MX_DMA_Init();
 800127a:	f7ff fec1 	bl	8001000 <MX_DMA_Init>
  MX_IWDG_Init();
 800127e:	f7ff ff9d 	bl	80011bc <MX_IWDG_Init>
  MX_I2C1_Init();
 8001282:	f7ff ff2b 	bl	80010dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001286:	f000 f9e7 	bl	8001658 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800128a:	f7ff fd19 	bl	8000cc0 <MX_ADC1_Init>
  MX_TIM1_Init();
 800128e:	f000 f88b 	bl	80013a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001292:	f000 f927 	bl	80014e4 <MX_TIM3_Init>
    tofInit();
 8001296:	f000 f9a5 	bl	80015e4 <tofInit>
    	HAL_IWDG_Refresh(&hiwdg);
 800129a:	4804      	ldr	r0, [pc, #16]	; (80012ac <main+0x40>)
 800129c:	f001 fcca 	bl	8002c34 <HAL_IWDG_Refresh>
    	tofTask();
 80012a0:	f000 f9c0 	bl	8001624 <tofTask>
    	ADC_Task();
 80012a4:	f7ff fe92 	bl	8000fcc <ADC_Task>
    while (1) {
 80012a8:	e7f7      	b.n	800129a <main+0x2e>
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	200002e4 	.word	0x200002e4

080012b0 <Error_Handler>:
 80012b0:	b672      	cpsid	i
    while (1) {
 80012b2:	e7fe      	b.n	80012b2 <Error_Handler+0x2>

080012b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	2001      	movs	r0, #1
 80012b8:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <HAL_MspInit+0x34>)
 80012ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80012bc:	4301      	orrs	r1, r0
 80012be:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 80012c4:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4002      	ands	r2, r0
 80012c8:	9200      	str	r2, [sp, #0]
 80012ca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80012ce:	3007      	adds	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d0:	430a      	orrs	r2, r1
 80012d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80012d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012d6:	400b      	ands	r3, r1
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 80012dc:	f000 fad2 	bl	8001884 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 80012e0:	2010      	movs	r0, #16
 80012e2:	f000 facf 	bl	8001884 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e6:	bd07      	pop	{r0, r1, r2, pc}
 80012e8:	40021000 	.word	0x40021000

080012ec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <NMI_Handler>

080012ee <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ee:	e7fe      	b.n	80012ee <HardFault_Handler>

080012f0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012f0:	4770      	bx	lr

080012f2 <PendSV_Handler>:
 80012f2:	4770      	bx	lr

080012f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f6:	f000 faa1 	bl	800183c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fa:	bd10      	pop	{r4, pc}

080012fc <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80012fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF_HARDWARE_INTERRUPT_Pin);
 80012fe:	2008      	movs	r0, #8
 8001300:	f001 f920 	bl	8002544 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8001304:	bd10      	pop	{r4, pc}
	...

08001308 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001308:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800130a:	4802      	ldr	r0, [pc, #8]	; (8001314 <DMA1_Channel1_IRQHandler+0xc>)
 800130c:	f001 f810 	bl	8002330 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001310:	bd10      	pop	{r4, pc}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	20000234 	.word	0x20000234

08001318 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001318:	b570      	push	{r4, r5, r6, lr}
 800131a:	000e      	movs	r6, r1
 800131c:	0014      	movs	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131e:	2500      	movs	r5, #0
 8001320:	42a5      	cmp	r5, r4
 8001322:	db01      	blt.n	8001328 <_read+0x10>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001324:	0020      	movs	r0, r4
 8001326:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001328:	e000      	b.n	800132c <_read+0x14>
 800132a:	bf00      	nop
 800132c:	5570      	strb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800132e:	3501      	adds	r5, #1
 8001330:	e7f6      	b.n	8001320 <_read+0x8>

08001332 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001332:	b570      	push	{r4, r5, r6, lr}
 8001334:	000e      	movs	r6, r1
 8001336:	0014      	movs	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001338:	2500      	movs	r5, #0
 800133a:	42a5      	cmp	r5, r4
 800133c:	db01      	blt.n	8001342 <_write+0x10>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800133e:	0020      	movs	r0, r4
 8001340:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8001342:	5d70      	ldrb	r0, [r6, r5]
 8001344:	f7ff ff54 	bl	80011f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001348:	3501      	adds	r5, #1
 800134a:	e7f6      	b.n	800133a <_write+0x8>

0800134c <_close>:

int _close(int file)
{
	return -1;
 800134c:	2001      	movs	r0, #1
}
 800134e:	4240      	negs	r0, r0
 8001350:	4770      	bx	lr

08001352 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001352:	2380      	movs	r3, #128	; 0x80
 8001354:	019b      	lsls	r3, r3, #6
	return 0;
}
 8001356:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8001358:	604b      	str	r3, [r1, #4]
}
 800135a:	4770      	bx	lr

0800135c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800135c:	2001      	movs	r0, #1
 800135e:	4770      	bx	lr

08001360 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001360:	2000      	movs	r0, #0
 8001362:	4770      	bx	lr

08001364 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001364:	4a0b      	ldr	r2, [pc, #44]	; (8001394 <_sbrk+0x30>)
 8001366:	490c      	ldr	r1, [pc, #48]	; (8001398 <_sbrk+0x34>)
{
 8001368:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800136a:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800136c:	4a0b      	ldr	r2, [pc, #44]	; (800139c <_sbrk+0x38>)
{
 800136e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001370:	6810      	ldr	r0, [r2, #0]
 8001372:	2800      	cmp	r0, #0
 8001374:	d101      	bne.n	800137a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8001376:	480a      	ldr	r0, [pc, #40]	; (80013a0 <_sbrk+0x3c>)
 8001378:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137a:	6810      	ldr	r0, [r2, #0]
 800137c:	18c3      	adds	r3, r0, r3
 800137e:	428b      	cmp	r3, r1
 8001380:	d906      	bls.n	8001390 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8001382:	f003 f961 	bl	8004648 <__errno>
 8001386:	230c      	movs	r3, #12
 8001388:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800138a:	2001      	movs	r0, #1
 800138c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800138e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001390:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001392:	e7fc      	b.n	800138e <_sbrk+0x2a>
 8001394:	00000400 	.word	0x00000400
 8001398:	20002000 	.word	0x20002000
 800139c:	200002f4 	.word	0x200002f4
 80013a0:	20000450 	.word	0x20000450

080013a4 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013a4:	4770      	bx	lr
	...

080013a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80013a8:	b510      	push	{r4, lr}
 80013aa:	b088      	sub	sp, #32

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ac:	2210      	movs	r2, #16
 80013ae:	2100      	movs	r1, #0
 80013b0:	a804      	add	r0, sp, #16
 80013b2:	f003 f973 	bl	800469c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b6:	220c      	movs	r2, #12
 80013b8:	2100      	movs	r1, #0
 80013ba:	a801      	add	r0, sp, #4
 80013bc:	f003 f96e 	bl	800469c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013c0:	4c17      	ldr	r4, [pc, #92]	; (8001420 <MX_TIM1_Init+0x78>)
 80013c2:	4b18      	ldr	r3, [pc, #96]	; (8001424 <MX_TIM1_Init+0x7c>)
  htim1.Init.Prescaler = 999;
 80013c4:	4a18      	ldr	r2, [pc, #96]	; (8001428 <MX_TIM1_Init+0x80>)
  htim1.Instance = TIM1;
 80013c6:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c8:	2300      	movs	r3, #0
  htim1.Init.Period = 999;
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013ca:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 999;
 80013cc:	6062      	str	r2, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ce:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 999;
 80013d0:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d2:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 80013d4:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013d8:	f002 f9b0 	bl	800373c <HAL_TIM_Base_Init>
 80013dc:	2800      	cmp	r0, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM1_Init+0x3c>
  {
    Error_Handler();
 80013e0:	f7ff ff66 	bl	80012b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e4:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013e6:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e8:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013ea:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ec:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013ee:	f002 fac5 	bl	800397c <HAL_TIM_ConfigClockSource>
 80013f2:	2800      	cmp	r0, #0
 80013f4:	d001      	beq.n	80013fa <MX_TIM1_Init+0x52>
  {
    Error_Handler();
 80013f6:	f7ff ff5b 	bl	80012b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80013fa:	2280      	movs	r2, #128	; 0x80
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013fc:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 80013fe:	0392      	lsls	r2, r2, #14
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001400:	0020      	movs	r0, r4
 8001402:	a901      	add	r1, sp, #4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001404:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8001406:	9202      	str	r2, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001408:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800140a:	f002 fbdb 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800140e:	2800      	cmp	r0, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001412:	f7ff ff4d 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start(&htim1);
 8001416:	0020      	movs	r0, r4
 8001418:	f002 f924 	bl	8003664 <HAL_TIM_Base_Start>
  /* USER CODE END TIM1_Init 2 */

}
 800141c:	b008      	add	sp, #32
 800141e:	bd10      	pop	{r4, pc}
 8001420:	200002f8 	.word	0x200002f8
 8001424:	40012c00 	.word	0x40012c00
 8001428:	000003e7 	.word	0x000003e7

0800142c <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 800142c:	6803      	ldr	r3, [r0, #0]
 800142e:	4a0e      	ldr	r2, [pc, #56]	; (8001468 <HAL_TIM_Base_MspInit+0x3c>)
{
 8001430:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 8001432:	4293      	cmp	r3, r2
 8001434:	d10b      	bne.n	800144e <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001436:	2080      	movs	r0, #128	; 0x80
 8001438:	4a0c      	ldr	r2, [pc, #48]	; (800146c <HAL_TIM_Base_MspInit+0x40>)
 800143a:	0100      	lsls	r0, r0, #4
 800143c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800143e:	4301      	orrs	r1, r0
 8001440:	6411      	str	r1, [r2, #64]	; 0x40
 8001442:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001444:	4003      	ands	r3, r0
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800144a:	b002      	add	sp, #8
 800144c:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM3)
 800144e:	4a08      	ldr	r2, [pc, #32]	; (8001470 <HAL_TIM_Base_MspInit+0x44>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d1fa      	bne.n	800144a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001454:	2002      	movs	r0, #2
 8001456:	4a05      	ldr	r2, [pc, #20]	; (800146c <HAL_TIM_Base_MspInit+0x40>)
 8001458:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800145a:	4301      	orrs	r1, r0
 800145c:	63d1      	str	r1, [r2, #60]	; 0x3c
 800145e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001460:	4003      	ands	r3, r0
 8001462:	9301      	str	r3, [sp, #4]
 8001464:	9b01      	ldr	r3, [sp, #4]
}
 8001466:	e7f0      	b.n	800144a <HAL_TIM_Base_MspInit+0x1e>
 8001468:	40012c00 	.word	0x40012c00
 800146c:	40021000 	.word	0x40021000
 8001470:	40000400 	.word	0x40000400

08001474 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001474:	b530      	push	{r4, r5, lr}
 8001476:	0004      	movs	r4, r0
 8001478:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147a:	2214      	movs	r2, #20
 800147c:	2100      	movs	r1, #0
 800147e:	a803      	add	r0, sp, #12
 8001480:	f003 f90c 	bl	800469c <memset>
  if(timHandle->Instance==TIM3)
 8001484:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <HAL_TIM_MspPostInit+0x64>)
 8001486:	6822      	ldr	r2, [r4, #0]
 8001488:	429a      	cmp	r2, r3
 800148a:	d123      	bne.n	80014d4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148c:	2401      	movs	r4, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148e:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001490:	4b12      	ldr	r3, [pc, #72]	; (80014dc <HAL_TIM_MspPostInit+0x68>)
    GPIO_InitStruct.Pin = PWM_RED_Pin|PWM_GREEN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001492:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001496:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4322      	orrs	r2, r4
 800149a:	635a      	str	r2, [r3, #52]	; 0x34
 800149c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a0:	4022      	ands	r2, r4
 80014a2:	9201      	str	r2, [sp, #4]
 80014a4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014a8:	432a      	orrs	r2, r5
 80014aa:	635a      	str	r2, [r3, #52]	; 0x34
 80014ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	402b      	ands	r3, r5
 80014b2:	9302      	str	r3, [sp, #8]
 80014b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM_RED_Pin|PWM_GREEN_Pin;
 80014b6:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80014b8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Pin = PWM_RED_Pin|PWM_GREEN_Pin;
 80014ba:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014bc:	f000 ff8c 	bl	80023d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_BLUE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(PWM_BLUE_GPIO_Port, &GPIO_InitStruct);
 80014c2:	4807      	ldr	r0, [pc, #28]	; (80014e0 <HAL_TIM_MspPostInit+0x6c>)
 80014c4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = PWM_BLUE_Pin;
 80014c6:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c8:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014cc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80014ce:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(PWM_BLUE_GPIO_Port, &GPIO_InitStruct);
 80014d0:	f000 ff82 	bl	80023d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80014d4:	b009      	add	sp, #36	; 0x24
 80014d6:	bd30      	pop	{r4, r5, pc}
 80014d8:	40000400 	.word	0x40000400
 80014dc:	40021000 	.word	0x40021000
 80014e0:	50000400 	.word	0x50000400

080014e4 <MX_TIM3_Init>:
{
 80014e4:	b510      	push	{r4, lr}
 80014e6:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e8:	2210      	movs	r2, #16
 80014ea:	2100      	movs	r1, #0
 80014ec:	a803      	add	r0, sp, #12
 80014ee:	f003 f8d5 	bl	800469c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f2:	220c      	movs	r2, #12
 80014f4:	2100      	movs	r1, #0
 80014f6:	4668      	mov	r0, sp
 80014f8:	f003 f8d0 	bl	800469c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014fc:	221c      	movs	r2, #28
 80014fe:	2100      	movs	r1, #0
 8001500:	a807      	add	r0, sp, #28
 8001502:	f003 f8cb 	bl	800469c <memset>
  htim3.Instance = TIM3;
 8001506:	4c30      	ldr	r4, [pc, #192]	; (80015c8 <MX_TIM3_Init+0xe4>)
 8001508:	4b30      	ldr	r3, [pc, #192]	; (80015cc <MX_TIM3_Init+0xe8>)
  htim3.Init.Period = 1023;
 800150a:	4a31      	ldr	r2, [pc, #196]	; (80015d0 <MX_TIM3_Init+0xec>)
  htim3.Instance = TIM3;
 800150c:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 14;
 800150e:	230e      	movs	r3, #14
 8001510:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001512:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001514:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 1023;
 8001518:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151a:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151c:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800151e:	f002 f90d 	bl	800373c <HAL_TIM_Base_Init>
 8001522:	2800      	cmp	r0, #0
 8001524:	d001      	beq.n	800152a <MX_TIM3_Init+0x46>
    Error_Handler();
 8001526:	f7ff fec3 	bl	80012b0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152a:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800152c:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152e:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001530:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001532:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001534:	f002 fa22 	bl	800397c <HAL_TIM_ConfigClockSource>
 8001538:	2800      	cmp	r0, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM3_Init+0x5c>
    Error_Handler();
 800153c:	f7ff feb8 	bl	80012b0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001540:	0020      	movs	r0, r4
 8001542:	f002 f925 	bl	8003790 <HAL_TIM_PWM_Init>
 8001546:	2800      	cmp	r0, #0
 8001548:	d001      	beq.n	800154e <MX_TIM3_Init+0x6a>
    Error_Handler();
 800154a:	f7ff feb1 	bl	80012b0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154e:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001550:	4669      	mov	r1, sp
 8001552:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001554:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001556:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001558:	f002 fb34 	bl	8003bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800155c:	2800      	cmp	r0, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM3_Init+0x80>
    Error_Handler();
 8001560:	f7ff fea6 	bl	80012b0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001564:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8001566:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001568:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156a:	0020      	movs	r0, r4
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800156c:	3b5c      	subs	r3, #92	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156e:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8001570:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001572:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001574:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001576:	f002 f971 	bl	800385c <HAL_TIM_PWM_ConfigChannel>
 800157a:	2800      	cmp	r0, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM3_Init+0x9e>
    Error_Handler();
 800157e:	f7ff fe97 	bl	80012b0 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001582:	2204      	movs	r2, #4
 8001584:	0020      	movs	r0, r4
 8001586:	a907      	add	r1, sp, #28
 8001588:	f002 f968 	bl	800385c <HAL_TIM_PWM_ConfigChannel>
 800158c:	2800      	cmp	r0, #0
 800158e:	d001      	beq.n	8001594 <MX_TIM3_Init+0xb0>
    Error_Handler();
 8001590:	f7ff fe8e 	bl	80012b0 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001594:	2208      	movs	r2, #8
 8001596:	0020      	movs	r0, r4
 8001598:	a907      	add	r1, sp, #28
 800159a:	f002 f95f 	bl	800385c <HAL_TIM_PWM_ConfigChannel>
 800159e:	2800      	cmp	r0, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM3_Init+0xc2>
    Error_Handler();
 80015a2:	f7ff fe85 	bl	80012b0 <Error_Handler>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015a6:	2100      	movs	r1, #0
 80015a8:	0020      	movs	r0, r4
 80015aa:	f002 fb07 	bl	8003bbc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80015ae:	2104      	movs	r1, #4
 80015b0:	0020      	movs	r0, r4
 80015b2:	f002 fb03 	bl	8003bbc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80015b6:	2108      	movs	r1, #8
 80015b8:	0020      	movs	r0, r4
 80015ba:	f002 faff 	bl	8003bbc <HAL_TIM_PWM_Start>
  HAL_TIM_MspPostInit(&htim3);
 80015be:	0020      	movs	r0, r4
 80015c0:	f7ff ff58 	bl	8001474 <HAL_TIM_MspPostInit>
}
 80015c4:	b00e      	add	sp, #56	; 0x38
 80015c6:	bd10      	pop	{r4, pc}
 80015c8:	20000344 	.word	0x20000344
 80015cc:	40000400 	.word	0x40000400
 80015d0:	000003ff 	.word	0x000003ff

080015d4 <HAL_GPIO_EXTI_Falling_Callback>:

static bool dataReady;
VL53L4CD_ResultsData_t results; /* Results data from VL53L4CD */

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
    if (GPIO_Pin == TOF_HARDWARE_INTERRUPT_Pin) {
 80015d4:	2808      	cmp	r0, #8
 80015d6:	d102      	bne.n	80015de <HAL_GPIO_EXTI_Falling_Callback+0xa>
    	dataReady = true;
 80015d8:	2201      	movs	r2, #1
 80015da:	4b01      	ldr	r3, [pc, #4]	; (80015e0 <HAL_GPIO_EXTI_Falling_Callback+0xc>)
 80015dc:	701a      	strb	r2, [r3, #0]
    }
}
 80015de:	4770      	bx	lr
 80015e0:	20000390 	.word	0x20000390

080015e4 <tofInit>:

// Sensor init function
void tofInit(void) {
 80015e4:	b510      	push	{r4, lr}
    /* Toggle Xshut pin to reset the sensor */

	// Turn OFF sensor
    HAL_GPIO_WritePin(GPIOA, TOF_XSHUT_Pin, GPIO_PIN_RESET);
 80015e6:	24a0      	movs	r4, #160	; 0xa0
 80015e8:	05e4      	lsls	r4, r4, #23
 80015ea:	2200      	movs	r2, #0
 80015ec:	2104      	movs	r1, #4
 80015ee:	0020      	movs	r0, r4
 80015f0:	f000 ffa0 	bl	8002534 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80015f4:	2005      	movs	r0, #5
 80015f6:	f000 f933 	bl	8001860 <HAL_Delay>

    // Turn ON sensor
    HAL_GPIO_WritePin(GPIOA, TOF_XSHUT_Pin, GPIO_PIN_SET);
 80015fa:	2201      	movs	r2, #1
 80015fc:	2104      	movs	r1, #4
 80015fe:	0020      	movs	r0, r4
 8001600:	f000 ff98 	bl	8002534 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001604:	2005      	movs	r0, #5
 8001606:	f000 f92b 	bl	8001860 <HAL_Delay>

    VL53L4CD_SensorInit(SENSOR_ADDRESS);
 800160a:	2052      	movs	r0, #82	; 0x52
 800160c:	f002 fee0 	bl	80043d0 <VL53L4CD_SensorInit>

    /* Program the highest possible TimingBudget, without enabling the
     * low power mode. This should give the best accuracy */
    VL53L4CD_SetRangeTiming(SENSOR_ADDRESS, 200, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	21c8      	movs	r1, #200	; 0xc8
 8001614:	2052      	movs	r0, #82	; 0x52
 8001616:	f002 fe39 	bl	800428c <VL53L4CD_SetRangeTiming>

    VL53L4CD_StartRanging(SENSOR_ADDRESS);
 800161a:	2052      	movs	r0, #82	; 0x52
 800161c:	f002 fdfa 	bl	8004214 <VL53L4CD_StartRanging>
}
 8001620:	bd10      	pop	{r4, pc}
	...

08001624 <tofTask>:

// This function is called from main loop
void tofTask(void) {
    if (dataReady) {
 8001624:	4b09      	ldr	r3, [pc, #36]	; (800164c <tofTask+0x28>)
void tofTask(void) {
 8001626:	b510      	push	{r4, lr}
    if (dataReady) {
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	2a00      	cmp	r2, #0
 800162c:	d00d      	beq.n	800164a <tofTask+0x26>
    	dataReady = false;
 800162e:	2200      	movs	r2, #0

        /* Read measured distance. RangeStatus = 0 means valid data */
        VL53L4CD_GetResult(SENSOR_ADDRESS, &results);
 8001630:	4c07      	ldr	r4, [pc, #28]	; (8001650 <tofTask+0x2c>)
 8001632:	2052      	movs	r0, #82	; 0x52
 8001634:	0021      	movs	r1, r4
    	dataReady = false;
 8001636:	701a      	strb	r2, [r3, #0]
        VL53L4CD_GetResult(SENSOR_ADDRESS, &results);
 8001638:	f002 ff50 	bl	80044dc <VL53L4CD_GetResult>
#ifdef DEBUG_STATE
        printf("Distance = %5umm\n", results.distance_mm);
 800163c:	8861      	ldrh	r1, [r4, #2]
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <tofTask+0x30>)
 8001640:	f003 f834 	bl	80046ac <iprintf>
#endif

        /* (Mandatory) Clear HW interrupt to restart measurements */
        VL53L4CD_ClearInterrupt(SENSOR_ADDRESS);
 8001644:	2052      	movs	r0, #82	; 0x52
 8001646:	f002 fddf 	bl	8004208 <VL53L4CD_ClearInterrupt>
    }
}
 800164a:	bd10      	pop	{r4, pc}
 800164c:	20000390 	.word	0x20000390
 8001650:	20000392 	.word	0x20000392
 8001654:	0800575c 	.word	0x0800575c

08001658 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001658:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800165a:	4b19      	ldr	r3, [pc, #100]	; (80016c0 <MX_USART1_UART_Init+0x68>)
 800165c:	4c19      	ldr	r4, [pc, #100]	; (80016c4 <MX_USART1_UART_Init+0x6c>)
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800165e:	2100      	movs	r1, #0
  huart1.Instance = USART1;
 8001660:	6023      	str	r3, [r4, #0]
  huart1.Init.BaudRate = 115200;
 8001662:	23e1      	movs	r3, #225	; 0xe1
 8001664:	025b      	lsls	r3, r3, #9
 8001666:	6063      	str	r3, [r4, #4]
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001668:	230c      	movs	r3, #12
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800166a:	000a      	movs	r2, r1
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166c:	6163      	str	r3, [r4, #20]
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800166e:	0020      	movs	r0, r4
 8001670:	000b      	movs	r3, r1
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001672:	60a1      	str	r1, [r4, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001674:	60e1      	str	r1, [r4, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001676:	6121      	str	r1, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001678:	61a1      	str	r1, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800167a:	61e1      	str	r1, [r4, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167c:	6221      	str	r1, [r4, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800167e:	6261      	str	r1, [r4, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001680:	62a1      	str	r1, [r4, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001682:	f002 fd13 	bl	80040ac <HAL_RS485Ex_Init>
 8001686:	2800      	cmp	r0, #0
 8001688:	d001      	beq.n	800168e <MX_USART1_UART_Init+0x36>
  {
    Error_Handler();
 800168a:	f7ff fe11 	bl	80012b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800168e:	2100      	movs	r1, #0
 8001690:	0020      	movs	r0, r4
 8001692:	f002 fd6f 	bl	8004174 <HAL_UARTEx_SetTxFifoThreshold>
 8001696:	2800      	cmp	r0, #0
 8001698:	d001      	beq.n	800169e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800169a:	f7ff fe09 	bl	80012b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800169e:	2100      	movs	r1, #0
 80016a0:	0020      	movs	r0, r4
 80016a2:	f002 fd8b 	bl	80041bc <HAL_UARTEx_SetRxFifoThreshold>
 80016a6:	2800      	cmp	r0, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
 80016aa:	f7ff fe01 	bl	80012b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016ae:	0020      	movs	r0, r4
 80016b0:	f002 fd42 	bl	8004138 <HAL_UARTEx_DisableFifoMode>
 80016b4:	2800      	cmp	r0, #0
 80016b6:	d001      	beq.n	80016bc <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 80016b8:	f7ff fdfa 	bl	80012b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016bc:	bd10      	pop	{r4, pc}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	40013800 	.word	0x40013800
 80016c4:	200003a4 	.word	0x200003a4

080016c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016c8:	b530      	push	{r4, r5, lr}
 80016ca:	0004      	movs	r4, r0
 80016cc:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	2214      	movs	r2, #20
 80016d0:	2100      	movs	r1, #0
 80016d2:	a803      	add	r0, sp, #12
 80016d4:	f002 ffe2 	bl	800469c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d8:	2218      	movs	r2, #24
 80016da:	2100      	movs	r1, #0
 80016dc:	a808      	add	r0, sp, #32
 80016de:	f002 ffdd 	bl	800469c <memset>
  if(uartHandle->Instance==USART1)
 80016e2:	4b20      	ldr	r3, [pc, #128]	; (8001764 <HAL_UART_MspInit+0x9c>)
 80016e4:	6822      	ldr	r2, [r4, #0]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d13a      	bne.n	8001760 <HAL_UART_MspInit+0x98>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016ea:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ec:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016ee:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f0:	f001 fdf6 	bl	80032e0 <HAL_RCCEx_PeriphCLKConfig>
 80016f4:	2800      	cmp	r0, #0
 80016f6:	d001      	beq.n	80016fc <HAL_UART_MspInit+0x34>
    {
      Error_Handler();
 80016f8:	f7ff fdda 	bl	80012b0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016fc:	2080      	movs	r0, #128	; 0x80
 80016fe:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <HAL_UART_MspInit+0xa0>)
 8001700:	01c0      	lsls	r0, r0, #7
 8001702:	6c19      	ldr	r1, [r3, #64]	; 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001704:	2502      	movs	r5, #2
    __HAL_RCC_USART1_CLK_ENABLE();
 8001706:	4301      	orrs	r1, r0
 8001708:	6419      	str	r1, [r3, #64]	; 0x40
 800170a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    PA10 [PA12]     ------> USART1_RX
    PB3     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 800170e:	4002      	ands	r2, r0
 8001710:	9200      	str	r2, [sp, #0]
 8001712:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001714:	2201      	movs	r2, #1
 8001716:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4311      	orrs	r1, r2
 800171c:	6359      	str	r1, [r3, #52]	; 0x34
 800171e:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	4011      	ands	r1, r2
 8001724:	9101      	str	r1, [sp, #4]
 8001726:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001728:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800172a:	4329      	orrs	r1, r5
 800172c:	6359      	str	r1, [r3, #52]	; 0x34
 800172e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001730:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	402b      	ands	r3, r5
 8001734:	9302      	str	r3, [sp, #8]
 8001736:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001738:	23c0      	movs	r3, #192	; 0xc0
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001744:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001746:	f000 fe47 	bl	80023d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800174a:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174c:	4807      	ldr	r0, [pc, #28]	; (800176c <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800174e:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001750:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001752:	3b04      	subs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001758:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800175a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800175c:	f000 fe3c 	bl	80023d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001760:	b00f      	add	sp, #60	; 0x3c
 8001762:	bd30      	pop	{r4, r5, pc}
 8001764:	40013800 	.word	0x40013800
 8001768:	40021000 	.word	0x40021000
 800176c:	50000400 	.word	0x50000400

08001770 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001770:	480d      	ldr	r0, [pc, #52]	; (80017a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001772:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001774:	f7ff fe16 	bl	80013a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001778:	480c      	ldr	r0, [pc, #48]	; (80017ac <LoopForever+0x6>)
  ldr r1, =_edata
 800177a:	490d      	ldr	r1, [pc, #52]	; (80017b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800177c:	4a0d      	ldr	r2, [pc, #52]	; (80017b4 <LoopForever+0xe>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0a      	ldr	r2, [pc, #40]	; (80017b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001790:	4c0a      	ldr	r4, [pc, #40]	; (80017bc <LoopForever+0x16>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800179e:	f002 ff59 	bl	8004654 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80017a2:	f7ff fd63 	bl	800126c <main>

080017a6 <LoopForever>:

LoopForever:
  b LoopForever
 80017a6:	e7fe      	b.n	80017a6 <LoopForever>
  ldr   r0, =_estack
 80017a8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80017ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017b4:	08005898 	.word	0x08005898
  ldr r2, =_sbss
 80017b8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017bc:	2000044c 	.word	0x2000044c

080017c0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c0:	e7fe      	b.n	80017c0 <ADC1_IRQHandler>
	...

080017c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017c4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <HAL_InitTick+0x44>)
{
 80017c8:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 80017ca:	7819      	ldrb	r1, [r3, #0]
 80017cc:	2900      	cmp	r1, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80017d0:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80017d2:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80017d4:	20fa      	movs	r0, #250	; 0xfa
 80017d6:	0080      	lsls	r0, r0, #2
 80017d8:	f7fe fca6 	bl	8000128 <__udivsi3>
 80017dc:	4b0b      	ldr	r3, [pc, #44]	; (800180c <HAL_InitTick+0x48>)
 80017de:	0001      	movs	r1, r0
 80017e0:	6818      	ldr	r0, [r3, #0]
 80017e2:	f7fe fca1 	bl	8000128 <__udivsi3>
 80017e6:	f000 fca7 	bl	8002138 <HAL_SYSTICK_Config>
 80017ea:	1e04      	subs	r4, r0, #0
 80017ec:	d1f0      	bne.n	80017d0 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ee:	2d03      	cmp	r5, #3
 80017f0:	d8ee      	bhi.n	80017d0 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f2:	0002      	movs	r2, r0
 80017f4:	2001      	movs	r0, #1
 80017f6:	0029      	movs	r1, r5
 80017f8:	4240      	negs	r0, r0
 80017fa:	f000 fc67 	bl	80020cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017fe:	4b04      	ldr	r3, [pc, #16]	; (8001810 <HAL_InitTick+0x4c>)
 8001800:	0020      	movs	r0, r4
 8001802:	601d      	str	r5, [r3, #0]
  return status;
 8001804:	e7e5      	b.n	80017d2 <HAL_InitTick+0xe>
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	20000004 	.word	0x20000004
 800180c:	20000000 	.word	0x20000000
 8001810:	20000008 	.word	0x20000008

08001814 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	4a08      	ldr	r2, [pc, #32]	; (8001838 <HAL_Init+0x24>)
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	6811      	ldr	r1, [r2, #0]
{
 800181c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800181e:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001820:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001822:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001824:	f7ff ffce 	bl	80017c4 <HAL_InitTick>
 8001828:	1e04      	subs	r4, r0, #0
 800182a:	d103      	bne.n	8001834 <HAL_Init+0x20>
  HAL_MspInit();
 800182c:	f7ff fd42 	bl	80012b4 <HAL_MspInit>
}
 8001830:	0020      	movs	r0, r4
 8001832:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001834:	2401      	movs	r4, #1
 8001836:	e7fb      	b.n	8001830 <HAL_Init+0x1c>
 8001838:	40022000 	.word	0x40022000

0800183c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800183c:	4a03      	ldr	r2, [pc, #12]	; (800184c <HAL_IncTick+0x10>)
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <HAL_IncTick+0x14>)
 8001840:	6811      	ldr	r1, [r2, #0]
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	185b      	adds	r3, r3, r1
 8001846:	6013      	str	r3, [r2, #0]
}
 8001848:	4770      	bx	lr
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	20000438 	.word	0x20000438
 8001850:	20000004 	.word	0x20000004

08001854 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001854:	4b01      	ldr	r3, [pc, #4]	; (800185c <HAL_GetTick+0x8>)
 8001856:	6818      	ldr	r0, [r3, #0]
}
 8001858:	4770      	bx	lr
 800185a:	46c0      	nop			; (mov r8, r8)
 800185c:	20000438 	.word	0x20000438

08001860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001860:	b570      	push	{r4, r5, r6, lr}
 8001862:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001864:	f7ff fff6 	bl	8001854 <HAL_GetTick>
 8001868:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800186a:	1c63      	adds	r3, r4, #1
 800186c:	d002      	beq.n	8001874 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800186e:	4b04      	ldr	r3, [pc, #16]	; (8001880 <HAL_Delay+0x20>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001874:	f7ff ffee 	bl	8001854 <HAL_GetTick>
 8001878:	1b40      	subs	r0, r0, r5
 800187a:	42a0      	cmp	r0, r4
 800187c:	d3fa      	bcc.n	8001874 <HAL_Delay+0x14>
  {
  }
}
 800187e:	bd70      	pop	{r4, r5, r6, pc}
 8001880:	20000004 	.word	0x20000004

08001884 <HAL_SYSCFG_EnableRemap>:
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8001884:	4a02      	ldr	r2, [pc, #8]	; (8001890 <HAL_SYSCFG_EnableRemap+0xc>)
 8001886:	6813      	ldr	r3, [r2, #0]
 8001888:	4303      	orrs	r3, r0
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	4770      	bx	lr
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	40010000 	.word	0x40010000

08001894 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001894:	6880      	ldr	r0, [r0, #8]
 8001896:	0740      	lsls	r0, r0, #29
 8001898:	0fc0      	lsrs	r0, r0, #31
}
 800189a:	4770      	bx	lr

0800189c <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800189c:	2300      	movs	r3, #0
{
 800189e:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018a0:	b085      	sub	sp, #20
 80018a2:	0004      	movs	r4, r0

  /* Check ADC handle */
  if (hadc == NULL)
  {
    return HAL_ERROR;
 80018a4:	2501      	movs	r5, #1
  __IO uint32_t wait_loop_index = 0UL;
 80018a6:	9303      	str	r3, [sp, #12]
  if (hadc == NULL)
 80018a8:	4298      	cmp	r0, r3
 80018aa:	d100      	bne.n	80018ae <HAL_ADC_Init+0x12>
 80018ac:	e0b7      	b.n	8001a1e <HAL_ADC_Init+0x182>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018ae:	6d85      	ldr	r5, [r0, #88]	; 0x58
 80018b0:	429d      	cmp	r5, r3
 80018b2:	d105      	bne.n	80018c0 <HAL_ADC_Init+0x24>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018b4:	f7ff fa7e 	bl	8000db4 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80018b8:	0023      	movs	r3, r4
 80018ba:	3354      	adds	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80018bc:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80018be:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80018c0:	2380      	movs	r3, #128	; 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80018c2:	6826      	ldr	r6, [r4, #0]
 80018c4:	055b      	lsls	r3, r3, #21
 80018c6:	68b2      	ldr	r2, [r6, #8]
 80018c8:	421a      	tst	r2, r3
 80018ca:	d100      	bne.n	80018ce <HAL_ADC_Init+0x32>
 80018cc:	e0aa      	b.n	8001a24 <HAL_ADC_Init+0x188>
 80018ce:	68b3      	ldr	r3, [r6, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d0:	2500      	movs	r5, #0
 80018d2:	00db      	lsls	r3, r3, #3
 80018d4:	d407      	bmi.n	80018e6 <HAL_ADC_Init+0x4a>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018d6:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d8:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018da:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80018dc:	4313      	orrs	r3, r2
 80018de:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80018e2:	432b      	orrs	r3, r5
 80018e4:	65e3      	str	r3, [r4, #92]	; 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018e6:	0030      	movs	r0, r6
 80018e8:	f7ff ffd4 	bl	8001894 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018ec:	2210      	movs	r2, #16
 80018ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80018f0:	4013      	ands	r3, r2
 80018f2:	4303      	orrs	r3, r0
 80018f4:	d000      	beq.n	80018f8 <HAL_ADC_Init+0x5c>
 80018f6:	e0d0      	b.n	8001a9a <HAL_ADC_Init+0x1fe>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80018fa:	4a6a      	ldr	r2, [pc, #424]	; (8001aa4 <HAL_ADC_Init+0x208>)
 80018fc:	401a      	ands	r2, r3
 80018fe:	2302      	movs	r3, #2
 8001900:	4313      	orrs	r3, r2
 8001902:	65a3      	str	r3, [r4, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001904:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	07d2      	lsls	r2, r2, #31
 800190a:	d466      	bmi.n	80019da <HAL_ADC_Init+0x13e>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800190c:	7e22      	ldrb	r2, [r4, #24]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800190e:	7ea0      	ldrb	r0, [r4, #26]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001910:	0392      	lsls	r2, r2, #14
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001912:	7e66      	ldrb	r6, [r4, #25]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001914:	6b27      	ldr	r7, [r4, #48]	; 0x30
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001916:	4694      	mov	ip, r2
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001918:	0342      	lsls	r2, r0, #13
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800191a:	68a1      	ldr	r1, [r4, #8]
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800191c:	03f6      	lsls	r6, r6, #15
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800191e:	9201      	str	r2, [sp, #4]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001920:	2f00      	cmp	r7, #0
 8001922:	d001      	beq.n	8001928 <HAL_ADC_Init+0x8c>
 8001924:	2780      	movs	r7, #128	; 0x80
 8001926:	017f      	lsls	r7, r7, #5
 8001928:	68e2      	ldr	r2, [r4, #12]
 800192a:	4311      	orrs	r1, r2
 800192c:	4662      	mov	r2, ip
 800192e:	4311      	orrs	r1, r2
 8001930:	4331      	orrs	r1, r6
 8001932:	0342      	lsls	r2, r0, #13
 8001934:	4311      	orrs	r1, r2
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001936:	6922      	ldr	r2, [r4, #16]
 8001938:	2a00      	cmp	r2, #0
 800193a:	db00      	blt.n	800193e <HAL_ADC_Init+0xa2>
 800193c:	e087      	b.n	8001a4e <HAL_ADC_Init+0x1b2>
 800193e:	0052      	lsls	r2, r2, #1
 8001940:	0856      	lsrs	r6, r2, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001942:	0022      	movs	r2, r4
 8001944:	322c      	adds	r2, #44	; 0x2c
 8001946:	7812      	ldrb	r2, [r2, #0]
 8001948:	0052      	lsls	r2, r2, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800194a:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800194c:	1c61      	adds	r1, r4, #1
 800194e:	7fc9      	ldrb	r1, [r1, #31]
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001950:	433a      	orrs	r2, r7
 8001952:	4332      	orrs	r2, r6
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001954:	2901      	cmp	r1, #1
 8001956:	d105      	bne.n	8001964 <HAL_ADC_Init+0xc8>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001958:	2800      	cmp	r0, #0
 800195a:	d000      	beq.n	800195e <HAL_ADC_Init+0xc2>
 800195c:	e07a      	b.n	8001a54 <HAL_ADC_Init+0x1b8>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800195e:	2180      	movs	r1, #128	; 0x80
 8001960:	0249      	lsls	r1, r1, #9
 8001962:	430a      	orrs	r2, r1
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001964:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001966:	2900      	cmp	r1, #0
 8001968:	d005      	beq.n	8001976 <HAL_ADC_Init+0xda>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800196a:	20e0      	movs	r0, #224	; 0xe0
 800196c:	0040      	lsls	r0, r0, #1
 800196e:	4001      	ands	r1, r0
 8001970:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001972:	4301      	orrs	r1, r0
 8001974:	430a      	orrs	r2, r1
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001976:	68d9      	ldr	r1, [r3, #12]
 8001978:	484b      	ldr	r0, [pc, #300]	; (8001aa8 <HAL_ADC_Init+0x20c>)
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800197a:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
      MODIFY_REG(hadc->Instance->CFGR1,
 800197c:	4001      	ands	r1, r0
 800197e:	430a      	orrs	r2, r1
 8001980:	60da      	str	r2, [r3, #12]
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001982:	0022      	movs	r2, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001984:	6861      	ldr	r1, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001986:	323c      	adds	r2, #60	; 0x3c
 8001988:	7812      	ldrb	r2, [r2, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800198a:	0f8e      	lsrs	r6, r1, #30
 800198c:	07b6      	lsls	r6, r6, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 800198e:	4694      	mov	ip, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001990:	4337      	orrs	r7, r6
      if (hadc->Init.OversamplingMode == ENABLE)
 8001992:	2a01      	cmp	r2, #1
 8001994:	d109      	bne.n	80019aa <HAL_ADC_Init+0x10e>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001996:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001998:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800199a:	4302      	orrs	r2, r0
 800199c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800199e:	433a      	orrs	r2, r7
 80019a0:	4302      	orrs	r2, r0
 80019a2:	4660      	mov	r0, ip
 80019a4:	4332      	orrs	r2, r6
 80019a6:	4310      	orrs	r0, r2
 80019a8:	0007      	movs	r7, r0
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80019aa:	691a      	ldr	r2, [r3, #16]
 80019ac:	483f      	ldr	r0, [pc, #252]	; (8001aac <HAL_ADC_Init+0x210>)
 80019ae:	4002      	ands	r2, r0
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019b0:	2080      	movs	r0, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 80019b2:	433a      	orrs	r2, r7
 80019b4:	611a      	str	r2, [r3, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80019b6:	004a      	lsls	r2, r1, #1
 80019b8:	0852      	lsrs	r2, r2, #1
 80019ba:	05c0      	lsls	r0, r0, #23
 80019bc:	4282      	cmp	r2, r0
 80019be:	d00c      	beq.n	80019da <HAL_ADC_Init+0x13e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80019c0:	2280      	movs	r2, #128	; 0x80
 80019c2:	0612      	lsls	r2, r2, #24
 80019c4:	4291      	cmp	r1, r2
 80019c6:	d008      	beq.n	80019da <HAL_ADC_Init+0x13e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80019c8:	4839      	ldr	r0, [pc, #228]	; (8001ab0 <HAL_ADC_Init+0x214>)
 80019ca:	4e3a      	ldr	r6, [pc, #232]	; (8001ab4 <HAL_ADC_Init+0x218>)
 80019cc:	6802      	ldr	r2, [r0, #0]
 80019ce:	4032      	ands	r2, r6
 80019d0:	26f0      	movs	r6, #240	; 0xf0
 80019d2:	03b6      	lsls	r6, r6, #14
 80019d4:	4031      	ands	r1, r6
 80019d6:	4311      	orrs	r1, r2
 80019d8:	6001      	str	r1, [r0, #0]
  MODIFY_REG(ADCx->SMPR,
 80019da:	2007      	movs	r0, #7
 80019dc:	2670      	movs	r6, #112	; 0x70
 80019de:	695a      	ldr	r2, [r3, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80019e2:	4382      	bics	r2, r0
 80019e4:	430a      	orrs	r2, r1
 80019e6:	615a      	str	r2, [r3, #20]
 80019e8:	6958      	ldr	r0, [r3, #20]
 80019ea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80019ec:	43b0      	bics	r0, r6
 80019ee:	0112      	lsls	r2, r2, #4
 80019f0:	4302      	orrs	r2, r0
 80019f2:	615a      	str	r2, [r3, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019f4:	6922      	ldr	r2, [r4, #16]
 80019f6:	2a00      	cmp	r2, #0
 80019f8:	d134      	bne.n	8001a64 <HAL_ADC_Init+0x1c8>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80019fa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80019fc:	3a10      	subs	r2, #16
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80019fe:	4302      	orrs	r2, r0
 8001a00:	629a      	str	r2, [r3, #40]	; 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001a02:	2207      	movs	r2, #7
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	4013      	ands	r3, r2
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a08:	4299      	cmp	r1, r3
 8001a0a:	d13a      	bne.n	8001a82 <HAL_ADC_Init+0x1e6>
      == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	65e3      	str	r3, [r4, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001a12:	3a04      	subs	r2, #4
 8001a14:	4393      	bics	r3, r2
 8001a16:	001a      	movs	r2, r3
 8001a18:	2301      	movs	r3, #1
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8001a1e:	0028      	movs	r0, r5
 8001a20:	b005      	add	sp, #20
 8001a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8001a24:	68b2      	ldr	r2, [r6, #8]
 8001a26:	4924      	ldr	r1, [pc, #144]	; (8001ab8 <HAL_ADC_Init+0x21c>)
 8001a28:	400a      	ands	r2, r1
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	60b3      	str	r3, [r6, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a2e:	4b23      	ldr	r3, [pc, #140]	; (8001abc <HAL_ADC_Init+0x220>)
 8001a30:	4923      	ldr	r1, [pc, #140]	; (8001ac0 <HAL_ADC_Init+0x224>)
 8001a32:	6818      	ldr	r0, [r3, #0]
 8001a34:	f7fe fb78 	bl	8000128 <__udivsi3>
 8001a38:	3001      	adds	r0, #1
 8001a3a:	0040      	lsls	r0, r0, #1
 8001a3c:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8001a3e:	9b03      	ldr	r3, [sp, #12]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d100      	bne.n	8001a46 <HAL_ADC_Init+0x1aa>
 8001a44:	e743      	b.n	80018ce <HAL_ADC_Init+0x32>
      wait_loop_index--;
 8001a46:	9b03      	ldr	r3, [sp, #12]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	9303      	str	r3, [sp, #12]
 8001a4c:	e7f7      	b.n	8001a3e <HAL_ADC_Init+0x1a2>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001a4e:	2680      	movs	r6, #128	; 0x80
 8001a50:	03b6      	lsls	r6, r6, #14
 8001a52:	e776      	b.n	8001942 <HAL_ADC_Init+0xa6>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a54:	2020      	movs	r0, #32
 8001a56:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8001a58:	4330      	orrs	r0, r6
 8001a5a:	65a0      	str	r0, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a5e:	4301      	orrs	r1, r0
 8001a60:	65e1      	str	r1, [r4, #92]	; 0x5c
 8001a62:	e77f      	b.n	8001964 <HAL_ADC_Init+0xc8>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a64:	2080      	movs	r0, #128	; 0x80
 8001a66:	0380      	lsls	r0, r0, #14
 8001a68:	4282      	cmp	r2, r0
 8001a6a:	d1ca      	bne.n	8001a02 <HAL_ADC_Init+0x166>
      MODIFY_REG(hadc->Instance->CHSELR,
 8001a6c:	201c      	movs	r0, #28
 8001a6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a70:	69e2      	ldr	r2, [r4, #28]
 8001a72:	3a01      	subs	r2, #1
 8001a74:	0092      	lsls	r2, r2, #2
 8001a76:	4002      	ands	r2, r0
 8001a78:	382c      	subs	r0, #44	; 0x2c
 8001a7a:	4090      	lsls	r0, r2
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a80:	e7bd      	b.n	80019fe <HAL_ADC_Init+0x162>
      ADC_STATE_CLR_SET(hadc->State,
 8001a82:	2212      	movs	r2, #18
 8001a84:	6da3      	ldr	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a86:	2501      	movs	r5, #1
      ADC_STATE_CLR_SET(hadc->State,
 8001a88:	4393      	bics	r3, r2
 8001a8a:	001a      	movs	r2, r3
 8001a8c:	2310      	movs	r3, #16
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a92:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001a94:	432b      	orrs	r3, r5
 8001a96:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 8001a98:	e7c1      	b.n	8001a1e <HAL_ADC_Init+0x182>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001a9c:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	65a2      	str	r2, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001aa2:	e7bc      	b.n	8001a1e <HAL_ADC_Init+0x182>
 8001aa4:	fffffefd 	.word	0xfffffefd
 8001aa8:	fffe0201 	.word	0xfffe0201
 8001aac:	1ffffc02 	.word	0x1ffffc02
 8001ab0:	40012708 	.word	0x40012708
 8001ab4:	ffc3ffff 	.word	0xffc3ffff
 8001ab8:	6fffffe8 	.word	0x6fffffe8
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	00030d40 	.word	0x00030d40

08001ac4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ac4:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ac6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001ac8:	f7ff fa5e 	bl	8000f88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001acc:	bd10      	pop	{r4, pc}

08001ace <HAL_ADC_ErrorCallback>:
 8001ace:	4770      	bx	lr

08001ad0 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ad0:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ad2:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8001ad4:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001ad6:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001adc:	2304      	movs	r3, #4
 8001ade:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ae4:	f7ff fff3 	bl	8001ace <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ae8:	bd10      	pop	{r4, pc}
	...

08001aec <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001aec:	2350      	movs	r3, #80	; 0x50
{
 8001aee:	b510      	push	{r4, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001af0:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001af2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001af4:	421a      	tst	r2, r3
 8001af6:	d12c      	bne.n	8001b52 <ADC_DMAConvCplt+0x66>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001af8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001afa:	33b1      	adds	r3, #177	; 0xb1
 8001afc:	33ff      	adds	r3, #255	; 0xff
 8001afe:	4313      	orrs	r3, r2
 8001b00:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001b02:	23c0      	movs	r3, #192	; 0xc0
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001b04:	6820      	ldr	r0, [r4, #0]
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	68c2      	ldr	r2, [r0, #12]
 8001b0a:	421a      	tst	r2, r3
 8001b0c:	d114      	bne.n	8001b38 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001b0e:	7ea3      	ldrb	r3, [r4, #26]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d111      	bne.n	8001b38 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b14:	6803      	ldr	r3, [r0, #0]
 8001b16:	071b      	lsls	r3, r3, #28
 8001b18:	d50e      	bpl.n	8001b38 <ADC_DMAConvCplt+0x4c>
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b1a:	f7ff febb 	bl	8001894 <LL_ADC_REG_IsConversionOngoing>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d10e      	bne.n	8001b40 <ADC_DMAConvCplt+0x54>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b22:	210c      	movs	r1, #12
 8001b24:	6822      	ldr	r2, [r4, #0]
 8001b26:	6853      	ldr	r3, [r2, #4]
 8001b28:	438b      	bics	r3, r1
 8001b2a:	6053      	str	r3, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001b2e:	4a0e      	ldr	r2, [pc, #56]	; (8001b68 <ADC_DMAConvCplt+0x7c>)
 8001b30:	401a      	ands	r2, r3
 8001b32:	2301      	movs	r3, #1
 8001b34:	4313      	orrs	r3, r2
 8001b36:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8001b38:	0020      	movs	r0, r4
 8001b3a:	f7ff fa17 	bl	8000f6c <HAL_ADC_ConvCpltCallback>
}
 8001b3e:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b40:	2320      	movs	r3, #32
 8001b42:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001b44:	4313      	orrs	r3, r2
 8001b46:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b48:	2301      	movs	r3, #1
 8001b4a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8001b50:	e7f2      	b.n	8001b38 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001b52:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001b54:	06db      	lsls	r3, r3, #27
 8001b56:	d503      	bpl.n	8001b60 <ADC_DMAConvCplt+0x74>
      HAL_ADC_ErrorCallback(hadc);
 8001b58:	0020      	movs	r0, r4
 8001b5a:	f7ff ffb8 	bl	8001ace <HAL_ADC_ErrorCallback>
 8001b5e:	e7ee      	b.n	8001b3e <ADC_DMAConvCplt+0x52>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001b60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b64:	4798      	blx	r3
}
 8001b66:	e7ea      	b.n	8001b3e <ADC_DMAConvCplt+0x52>
 8001b68:	fffffefe 	.word	0xfffffefe

08001b6c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0UL;
 8001b6c:	2300      	movs	r3, #0
{
 8001b6e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b70:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 8001b72:	9305      	str	r3, [sp, #20]
  __HAL_LOCK(hadc);
 8001b74:	0003      	movs	r3, r0
 8001b76:	3354      	adds	r3, #84	; 0x54
 8001b78:	781a      	ldrb	r2, [r3, #0]
{
 8001b7a:	0005      	movs	r5, r0
 8001b7c:	000e      	movs	r6, r1
  __HAL_LOCK(hadc);
 8001b7e:	2002      	movs	r0, #2
 8001b80:	2a01      	cmp	r2, #1
 8001b82:	d100      	bne.n	8001b86 <HAL_ADC_ConfigChannel+0x1a>
 8001b84:	e0c3      	b.n	8001d0e <HAL_ADC_ConfigChannel+0x1a2>
 8001b86:	2401      	movs	r4, #1
 8001b88:	701c      	strb	r4, [r3, #0]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b8a:	6828      	ldr	r0, [r5, #0]
 8001b8c:	f7ff fe82 	bl	8001894 <LL_ADC_REG_IsConversionOngoing>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d000      	beq.n	8001b96 <HAL_ADC_ConfigChannel+0x2a>
 8001b94:	e0f9      	b.n	8001d8a <HAL_ADC_ConfigChannel+0x21e>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b96:	2204      	movs	r2, #4
 8001b98:	692f      	ldr	r7, [r5, #16]
    if (pConfig->Rank != ADC_RANK_NONE)
 8001b9a:	6873      	ldr	r3, [r6, #4]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b9c:	4397      	bics	r7, r2
 8001b9e:	2280      	movs	r2, #128	; 0x80
    if (pConfig->Rank != ADC_RANK_NONE)
 8001ba0:	9301      	str	r3, [sp, #4]
 8001ba2:	0612      	lsls	r2, r2, #24
 8001ba4:	4694      	mov	ip, r2
 8001ba6:	9a01      	ldr	r2, [sp, #4]
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001ba8:	6833      	ldr	r3, [r6, #0]
    if (pConfig->Rank != ADC_RANK_NONE)
 8001baa:	2a02      	cmp	r2, #2
 8001bac:	d100      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0x44>
 8001bae:	e0c2      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x1ca>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001bb0:	0359      	lsls	r1, r3, #13
 8001bb2:	0b49      	lsrs	r1, r1, #13
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001bb4:	682a      	ldr	r2, [r5, #0]
 8001bb6:	9102      	str	r1, [sp, #8]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001bb8:	4567      	cmp	r7, ip
 8001bba:	d10f      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x70>
 8001bbc:	6a90      	ldr	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CHSELR,
 8001bbe:	4301      	orrs	r1, r0
 8001bc0:	6291      	str	r1, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 8001bc2:	68b1      	ldr	r1, [r6, #8]
 8001bc4:	6954      	ldr	r4, [r2, #20]
 8001bc6:	0218      	lsls	r0, r3, #8
 8001bc8:	4e73      	ldr	r6, [pc, #460]	; (8001d98 <HAL_ADC_ConfigChannel+0x22c>)
 8001bca:	4001      	ands	r1, r0
 8001bcc:	4031      	ands	r1, r6
 8001bce:	4384      	bics	r4, r0
 8001bd0:	4321      	orrs	r1, r4
 8001bd2:	6151      	str	r1, [r2, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	db64      	blt.n	8001ca2 <HAL_ADC_ConfigChannel+0x136>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd8:	2000      	movs	r0, #0
}
 8001bda:	e095      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x19c>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001bdc:	211f      	movs	r1, #31
 8001bde:	9f01      	ldr	r7, [sp, #4]
 8001be0:	400f      	ands	r7, r1
 8001be2:	46bc      	mov	ip, r7
 8001be4:	270f      	movs	r7, #15
 8001be6:	4661      	mov	r1, ip
 8001be8:	408f      	lsls	r7, r1
 8001bea:	43f9      	mvns	r1, r7
 8001bec:	9103      	str	r1, [sp, #12]
 8001bee:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001bf0:	43b9      	bics	r1, r7
 8001bf2:	000f      	movs	r7, r1
 8001bf4:	9902      	ldr	r1, [sp, #8]
 8001bf6:	2900      	cmp	r1, #0
 8001bf8:	d114      	bne.n	8001c24 <HAL_ADC_ConfigChannel+0xb8>
 8001bfa:	0e98      	lsrs	r0, r3, #26
 8001bfc:	311f      	adds	r1, #31
 8001bfe:	4008      	ands	r0, r1
 8001c00:	4661      	mov	r1, ip
 8001c02:	4088      	lsls	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c04:	9901      	ldr	r1, [sp, #4]
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c06:	4307      	orrs	r7, r0
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c08:	0889      	lsrs	r1, r1, #2
 8001c0a:	69e8      	ldr	r0, [r5, #28]
 8001c0c:	3101      	adds	r1, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c0e:	662f      	str	r7, [r5, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001c10:	4281      	cmp	r1, r0
 8001c12:	d8d6      	bhi.n	8001bc2 <HAL_ADC_ConfigChannel+0x56>
  MODIFY_REG(ADCx->CHSELR,
 8001c14:	4664      	mov	r4, ip
 8001c16:	0099      	lsls	r1, r3, #2
 8001c18:	0f09      	lsrs	r1, r1, #28
 8001c1a:	40a1      	lsls	r1, r4
 8001c1c:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001c1e:	9c03      	ldr	r4, [sp, #12]
 8001c20:	4020      	ands	r0, r4
 8001c22:	e7cc      	b.n	8001bbe <HAL_ADC_ConfigChannel+0x52>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c24:	4223      	tst	r3, r4
 8001c26:	d1eb      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c28:	2102      	movs	r1, #2
 8001c2a:	0020      	movs	r0, r4
 8001c2c:	420b      	tst	r3, r1
 8001c2e:	d1e7      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c30:	0008      	movs	r0, r1
 8001c32:	1849      	adds	r1, r1, r1
 8001c34:	420b      	tst	r3, r1
 8001c36:	d1e3      	bne.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c38:	3001      	adds	r0, #1
 8001c3a:	0719      	lsls	r1, r3, #28
 8001c3c:	d4e0      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c3e:	3001      	adds	r0, #1
 8001c40:	06d9      	lsls	r1, r3, #27
 8001c42:	d4dd      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c44:	3001      	adds	r0, #1
 8001c46:	0699      	lsls	r1, r3, #26
 8001c48:	d4da      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c4a:	3001      	adds	r0, #1
 8001c4c:	0659      	lsls	r1, r3, #25
 8001c4e:	d4d7      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c50:	3001      	adds	r0, #1
 8001c52:	0619      	lsls	r1, r3, #24
 8001c54:	d4d4      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c56:	3001      	adds	r0, #1
 8001c58:	05d9      	lsls	r1, r3, #23
 8001c5a:	d4d1      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c5c:	3001      	adds	r0, #1
 8001c5e:	0599      	lsls	r1, r3, #22
 8001c60:	d4ce      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c62:	3001      	adds	r0, #1
 8001c64:	0559      	lsls	r1, r3, #21
 8001c66:	d4cb      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c68:	3001      	adds	r0, #1
 8001c6a:	0519      	lsls	r1, r3, #20
 8001c6c:	d4c8      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c6e:	3001      	adds	r0, #1
 8001c70:	04d9      	lsls	r1, r3, #19
 8001c72:	d4c5      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c74:	3001      	adds	r0, #1
 8001c76:	0499      	lsls	r1, r3, #18
 8001c78:	d4c2      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c7a:	3001      	adds	r0, #1
 8001c7c:	0459      	lsls	r1, r3, #17
 8001c7e:	d4bf      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c80:	3001      	adds	r0, #1
 8001c82:	0419      	lsls	r1, r3, #16
 8001c84:	d4bc      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c86:	3001      	adds	r0, #1
 8001c88:	03d9      	lsls	r1, r3, #15
 8001c8a:	d4b9      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c8c:	3001      	adds	r0, #1
 8001c8e:	0399      	lsls	r1, r3, #14
 8001c90:	d4b6      	bmi.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c92:	2180      	movs	r1, #128	; 0x80
 8001c94:	0018      	movs	r0, r3
 8001c96:	02c9      	lsls	r1, r1, #11
 8001c98:	4008      	ands	r0, r1
 8001c9a:	420b      	tst	r3, r1
 8001c9c:	d0b0      	beq.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
 8001c9e:	2012      	movs	r0, #18
 8001ca0:	e7ae      	b.n	8001c00 <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ca2:	24e0      	movs	r4, #224	; 0xe0
 8001ca4:	4a3d      	ldr	r2, [pc, #244]	; (8001d9c <HAL_ADC_ConfigChannel+0x230>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ca6:	483e      	ldr	r0, [pc, #248]	; (8001da0 <HAL_ADC_ConfigChannel+0x234>)
 8001ca8:	6811      	ldr	r1, [r2, #0]
 8001caa:	0464      	lsls	r4, r4, #17
 8001cac:	400c      	ands	r4, r1
 8001cae:	4283      	cmp	r3, r0
 8001cb0:	d11a      	bne.n	8001ce8 <HAL_ADC_ConfigChannel+0x17c>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001cb2:	2380      	movs	r3, #128	; 0x80
 8001cb4:	041b      	lsls	r3, r3, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001cb6:	4219      	tst	r1, r3
 8001cb8:	d18e      	bne.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cba:	6811      	ldr	r1, [r2, #0]
 8001cbc:	4839      	ldr	r0, [pc, #228]	; (8001da4 <HAL_ADC_ConfigChannel+0x238>)
 8001cbe:	4001      	ands	r1, r0
 8001cc0:	4321      	orrs	r1, r4
 8001cc2:	4319      	orrs	r1, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cc4:	4b38      	ldr	r3, [pc, #224]	; (8001da8 <HAL_ADC_ConfigChannel+0x23c>)
 8001cc6:	6011      	str	r1, [r2, #0]
 8001cc8:	6818      	ldr	r0, [r3, #0]
 8001cca:	4938      	ldr	r1, [pc, #224]	; (8001dac <HAL_ADC_ConfigChannel+0x240>)
 8001ccc:	f7fe fa2c 	bl	8000128 <__udivsi3>
 8001cd0:	1c43      	adds	r3, r0, #1
 8001cd2:	200c      	movs	r0, #12
 8001cd4:	4358      	muls	r0, r3
 8001cd6:	9005      	str	r0, [sp, #20]
          while (wait_loop_index != 0UL)
 8001cd8:	9b05      	ldr	r3, [sp, #20]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d100      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x174>
 8001cde:	e77b      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
            wait_loop_index--;
 8001ce0:	9b05      	ldr	r3, [sp, #20]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	9305      	str	r3, [sp, #20]
 8001ce6:	e7f7      	b.n	8001cd8 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ce8:	4831      	ldr	r0, [pc, #196]	; (8001db0 <HAL_ADC_ConfigChannel+0x244>)
 8001cea:	4283      	cmp	r3, r0
 8001cec:	d111      	bne.n	8001d12 <HAL_ADC_ConfigChannel+0x1a6>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001cee:	2680      	movs	r6, #128	; 0x80
 8001cf0:	0008      	movs	r0, r1
 8001cf2:	0476      	lsls	r6, r6, #17
 8001cf4:	4030      	ands	r0, r6
 8001cf6:	4231      	tst	r1, r6
 8001cf8:	d000      	beq.n	8001cfc <HAL_ADC_ConfigChannel+0x190>
 8001cfa:	e76d      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
 8001cfc:	6811      	ldr	r1, [r2, #0]
 8001cfe:	4b29      	ldr	r3, [pc, #164]	; (8001da4 <HAL_ADC_ConfigChannel+0x238>)
 8001d00:	4019      	ands	r1, r3
 8001d02:	4321      	orrs	r1, r4
 8001d04:	430e      	orrs	r6, r1
 8001d06:	6016      	str	r6, [r2, #0]
  __HAL_UNLOCK(hadc);
 8001d08:	2300      	movs	r3, #0
 8001d0a:	3554      	adds	r5, #84	; 0x54
 8001d0c:	702b      	strb	r3, [r5, #0]
}
 8001d0e:	b007      	add	sp, #28
 8001d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d12:	4828      	ldr	r0, [pc, #160]	; (8001db4 <HAL_ADC_ConfigChannel+0x248>)
 8001d14:	4283      	cmp	r3, r0
 8001d16:	d000      	beq.n	8001d1a <HAL_ADC_ConfigChannel+0x1ae>
 8001d18:	e75e      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	0008      	movs	r0, r1
 8001d1e:	03db      	lsls	r3, r3, #15
 8001d20:	4018      	ands	r0, r3
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001d22:	4219      	tst	r1, r3
 8001d24:	d000      	beq.n	8001d28 <HAL_ADC_ConfigChannel+0x1bc>
 8001d26:	e757      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
 8001d28:	6811      	ldr	r1, [r2, #0]
 8001d2a:	4e1e      	ldr	r6, [pc, #120]	; (8001da4 <HAL_ADC_ConfigChannel+0x238>)
 8001d2c:	4031      	ands	r1, r6
 8001d2e:	4321      	orrs	r1, r4
 8001d30:	430b      	orrs	r3, r1
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	e7e8      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x19c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001d36:	4567      	cmp	r7, ip
 8001d38:	d105      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x1da>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001d3a:	6828      	ldr	r0, [r5, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001d3c:	0359      	lsls	r1, r3, #13
 8001d3e:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8001d40:	0b49      	lsrs	r1, r1, #13
 8001d42:	438a      	bics	r2, r1
 8001d44:	6282      	str	r2, [r0, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db00      	blt.n	8001d4c <HAL_ADC_ConfigChannel+0x1e0>
 8001d4a:	e745      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d4c:	4a13      	ldr	r2, [pc, #76]	; (8001d9c <HAL_ADC_ConfigChannel+0x230>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001d4e:	4814      	ldr	r0, [pc, #80]	; (8001da0 <HAL_ADC_ConfigChannel+0x234>)
 8001d50:	6811      	ldr	r1, [r2, #0]
 8001d52:	4283      	cmp	r3, r0
 8001d54:	d108      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x1fc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d56:	23a0      	movs	r3, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d58:	6810      	ldr	r0, [r2, #0]
 8001d5a:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d5c:	4019      	ands	r1, r3
 8001d5e:	4b11      	ldr	r3, [pc, #68]	; (8001da4 <HAL_ADC_ConfigChannel+0x238>)
 8001d60:	4003      	ands	r3, r0
 8001d62:	4319      	orrs	r1, r3
 8001d64:	6011      	str	r1, [r2, #0]
 8001d66:	e737      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001d68:	4811      	ldr	r0, [pc, #68]	; (8001db0 <HAL_ADC_ConfigChannel+0x244>)
 8001d6a:	4283      	cmp	r3, r0
 8001d6c:	d103      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x20a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d6e:	23c0      	movs	r3, #192	; 0xc0
 8001d70:	6810      	ldr	r0, [r2, #0]
 8001d72:	041b      	lsls	r3, r3, #16
 8001d74:	e7f2      	b.n	8001d5c <HAL_ADC_ConfigChannel+0x1f0>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001d76:	480f      	ldr	r0, [pc, #60]	; (8001db4 <HAL_ADC_ConfigChannel+0x248>)
 8001d78:	4283      	cmp	r3, r0
 8001d7a:	d000      	beq.n	8001d7e <HAL_ADC_ConfigChannel+0x212>
 8001d7c:	e72c      	b.n	8001bd8 <HAL_ADC_ConfigChannel+0x6c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d7e:	20c0      	movs	r0, #192	; 0xc0
 8001d80:	0440      	lsls	r0, r0, #17
 8001d82:	4001      	ands	r1, r0
 8001d84:	6813      	ldr	r3, [r2, #0]
 8001d86:	4807      	ldr	r0, [pc, #28]	; (8001da4 <HAL_ADC_ConfigChannel+0x238>)
 8001d88:	e7ea      	b.n	8001d60 <HAL_ADC_ConfigChannel+0x1f4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d8a:	2320      	movs	r3, #32
 8001d8c:	6daa      	ldr	r2, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001d8e:	0020      	movs	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d90:	4313      	orrs	r3, r2
 8001d92:	65ab      	str	r3, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 8001d94:	e7b8      	b.n	8001d08 <HAL_ADC_ConfigChannel+0x19c>
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	07ffff00 	.word	0x07ffff00
 8001d9c:	40012708 	.word	0x40012708
 8001da0:	b0001000 	.word	0xb0001000
 8001da4:	fe3fffff 	.word	0xfe3fffff
 8001da8:	20000000 	.word	0x20000000
 8001dac:	00030d40 	.word	0x00030d40
 8001db0:	b8004000 	.word	0xb8004000
 8001db4:	b4002000 	.word	0xb4002000

08001db8 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8001db8:	2300      	movs	r3, #0
{
 8001dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001dbc:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8001dbe:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dc0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	4202      	tst	r2, r0
 8001dc8:	d001      	beq.n	8001dce <ADC_Enable+0x16>
  return HAL_OK;
 8001dca:	2000      	movs	r0, #0
}
 8001dcc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001dce:	6899      	ldr	r1, [r3, #8]
 8001dd0:	4a22      	ldr	r2, [pc, #136]	; (8001e5c <ADC_Enable+0xa4>)
 8001dd2:	4211      	tst	r1, r2
 8001dd4:	d007      	beq.n	8001de6 <ADC_Enable+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dd6:	2310      	movs	r3, #16
 8001dd8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dde:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001de0:	4303      	orrs	r3, r0
 8001de2:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8001de4:	e7f2      	b.n	8001dcc <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	4d1d      	ldr	r5, [pc, #116]	; (8001e60 <ADC_Enable+0xa8>)
 8001dea:	402a      	ands	r2, r5
 8001dec:	4310      	orrs	r0, r2
 8001dee:	6098      	str	r0, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001df0:	4b1c      	ldr	r3, [pc, #112]	; (8001e64 <ADC_Enable+0xac>)
 8001df2:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	d423      	bmi.n	8001e40 <ADC_Enable+0x88>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001df8:	7e63      	ldrb	r3, [r4, #25]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d0e5      	beq.n	8001dca <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 8001dfe:	f7ff fd29 	bl	8001854 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e02:	2601      	movs	r6, #1
      tickstart = HAL_GetTick();
 8001e04:	0007      	movs	r7, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e06:	6822      	ldr	r2, [r4, #0]
 8001e08:	6813      	ldr	r3, [r2, #0]
 8001e0a:	4233      	tst	r3, r6
 8001e0c:	d1dd      	bne.n	8001dca <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e0e:	6893      	ldr	r3, [r2, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e10:	4233      	tst	r3, r6
 8001e12:	d103      	bne.n	8001e1c <ADC_Enable+0x64>
  MODIFY_REG(ADCx->CR,
 8001e14:	6893      	ldr	r3, [r2, #8]
 8001e16:	402b      	ands	r3, r5
 8001e18:	4333      	orrs	r3, r6
 8001e1a:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e1c:	f7ff fd1a 	bl	8001854 <HAL_GetTick>
 8001e20:	1bc0      	subs	r0, r0, r7
 8001e22:	2802      	cmp	r0, #2
 8001e24:	d9ef      	bls.n	8001e06 <ADC_Enable+0x4e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e26:	6823      	ldr	r3, [r4, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4233      	tst	r3, r6
 8001e2c:	d1eb      	bne.n	8001e06 <ADC_Enable+0x4e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e2e:	2310      	movs	r3, #16
 8001e30:	6da2      	ldr	r2, [r4, #88]	; 0x58
            return HAL_ERROR;
 8001e32:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e34:	4313      	orrs	r3, r2
 8001e36:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e38:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001e3a:	431e      	orrs	r6, r3
 8001e3c:	65e6      	str	r6, [r4, #92]	; 0x5c
            return HAL_ERROR;
 8001e3e:	e7c5      	b.n	8001dcc <ADC_Enable+0x14>
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <ADC_Enable+0xb0>)
 8001e42:	490a      	ldr	r1, [pc, #40]	; (8001e6c <ADC_Enable+0xb4>)
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	f7fe f96f 	bl	8000128 <__udivsi3>
 8001e4a:	3001      	adds	r0, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8001e4c:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 8001e4e:	9b01      	ldr	r3, [sp, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d0d1      	beq.n	8001df8 <ADC_Enable+0x40>
        wait_loop_index--;
 8001e54:	9b01      	ldr	r3, [sp, #4]
 8001e56:	3b01      	subs	r3, #1
 8001e58:	9301      	str	r3, [sp, #4]
 8001e5a:	e7f8      	b.n	8001e4e <ADC_Enable+0x96>
 8001e5c:	80000017 	.word	0x80000017
 8001e60:	7fffffe8 	.word	0x7fffffe8
 8001e64:	40012708 	.word	0x40012708
 8001e68:	20000000 	.word	0x20000000
 8001e6c:	00030d40 	.word	0x00030d40

08001e70 <HAL_ADC_Start_DMA>:
{
 8001e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e72:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e74:	6800      	ldr	r0, [r0, #0]
{
 8001e76:	000d      	movs	r5, r1
 8001e78:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e7a:	f7ff fd0b 	bl	8001894 <LL_ADC_REG_IsConversionOngoing>
    tmp_hal_status = HAL_BUSY;
 8001e7e:	2302      	movs	r3, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e80:	2800      	cmp	r0, #0
 8001e82:	d140      	bne.n	8001f06 <HAL_ADC_Start_DMA+0x96>
    __HAL_LOCK(hadc);
 8001e84:	0027      	movs	r7, r4
 8001e86:	3754      	adds	r7, #84	; 0x54
 8001e88:	783a      	ldrb	r2, [r7, #0]
 8001e8a:	2a01      	cmp	r2, #1
 8001e8c:	d03b      	beq.n	8001f06 <HAL_ADC_Start_DMA+0x96>
 8001e8e:	2201      	movs	r2, #1
 8001e90:	703a      	strb	r2, [r7, #0]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001e92:	6823      	ldr	r3, [r4, #0]
 8001e94:	68d9      	ldr	r1, [r3, #12]
 8001e96:	4211      	tst	r1, r2
 8001e98:	d10c      	bne.n	8001eb4 <HAL_ADC_Start_DMA+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e9a:	6899      	ldr	r1, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001e9c:	4211      	tst	r1, r2
 8001e9e:	d005      	beq.n	8001eac <HAL_ADC_Start_DMA+0x3c>
  MODIFY_REG(ADCx->CR,
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	491a      	ldr	r1, [pc, #104]	; (8001f0c <HAL_ADC_Start_DMA+0x9c>)
 8001ea4:	4011      	ands	r1, r2
 8001ea6:	2202      	movs	r2, #2
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	609a      	str	r2, [r3, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001eac:	2201      	movs	r2, #1
 8001eae:	68d9      	ldr	r1, [r3, #12]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	60da      	str	r2, [r3, #12]
    tmp_hal_status = ADC_Enable(hadc);
 8001eb4:	0020      	movs	r0, r4
 8001eb6:	f7ff ff7f 	bl	8001db8 <ADC_Enable>
 8001eba:	1e03      	subs	r3, r0, #0
    if (tmp_hal_status == HAL_OK)
 8001ebc:	d123      	bne.n	8001f06 <HAL_ADC_Start_DMA+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8001ebe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001ec0:	4913      	ldr	r1, [pc, #76]	; (8001f10 <HAL_ADC_Start_DMA+0xa0>)
 8001ec2:	4011      	ands	r1, r2
 8001ec4:	2280      	movs	r2, #128	; 0x80
 8001ec6:	0052      	lsls	r2, r2, #1
 8001ec8:	430a      	orrs	r2, r1
 8001eca:	65a2      	str	r2, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8001ecc:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ece:	4a11      	ldr	r2, [pc, #68]	; (8001f14 <HAL_ADC_Start_DMA+0xa4>)
 8001ed0:	6d20      	ldr	r0, [r4, #80]	; 0x50
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ed2:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ed4:	62c2      	str	r2, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ed6:	4a10      	ldr	r2, [pc, #64]	; (8001f18 <HAL_ADC_Start_DMA+0xa8>)
 8001ed8:	6302      	str	r2, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001eda:	4a10      	ldr	r2, [pc, #64]	; (8001f1c <HAL_ADC_Start_DMA+0xac>)
 8001edc:	6342      	str	r2, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ede:	221c      	movs	r2, #28
 8001ee0:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hadc);
 8001ee2:	703b      	strb	r3, [r7, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ee4:	684a      	ldr	r2, [r1, #4]
 8001ee6:	3310      	adds	r3, #16
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001eec:	002a      	movs	r2, r5
 8001eee:	0033      	movs	r3, r6
 8001ef0:	3140      	adds	r1, #64	; 0x40
 8001ef2:	f000 f9d3 	bl	800229c <HAL_DMA_Start_IT>
 8001ef6:	0003      	movs	r3, r0
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001ef8:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001efa:	4904      	ldr	r1, [pc, #16]	; (8001f0c <HAL_ADC_Start_DMA+0x9c>)
 8001efc:	6882      	ldr	r2, [r0, #8]
 8001efe:	4011      	ands	r1, r2
 8001f00:	2204      	movs	r2, #4
 8001f02:	430a      	orrs	r2, r1
 8001f04:	6082      	str	r2, [r0, #8]
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	7fffffe8 	.word	0x7fffffe8
 8001f10:	fffff0fe 	.word	0xfffff0fe
 8001f14:	08001aed 	.word	0x08001aed
 8001f18:	08001ac5 	.word	0x08001ac5
 8001f1c:	08001ad1 	.word	0x08001ad1

08001f20 <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001f20:	6803      	ldr	r3, [r0, #0]
{
 8001f22:	b570      	push	{r4, r5, r6, lr}
 8001f24:	0004      	movs	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f26:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f28:	6899      	ldr	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f2a:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001f2c:	4202      	tst	r2, r0
 8001f2e:	d101      	bne.n	8001f34 <ADC_Disable+0x14>
  return HAL_OK;
 8001f30:	2000      	movs	r0, #0
}
 8001f32:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f34:	2202      	movs	r2, #2
      && (tmp_adc_is_disable_on_going == 0UL)
 8001f36:	4211      	tst	r1, r2
 8001f38:	d1fa      	bne.n	8001f30 <ADC_Disable+0x10>
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001f3a:	2105      	movs	r1, #5
 8001f3c:	689d      	ldr	r5, [r3, #8]
 8001f3e:	400d      	ands	r5, r1
 8001f40:	2d01      	cmp	r5, #1
 8001f42:	d11f      	bne.n	8001f84 <ADC_Disable+0x64>
  MODIFY_REG(ADCx->CR,
 8001f44:	6899      	ldr	r1, [r3, #8]
 8001f46:	4813      	ldr	r0, [pc, #76]	; (8001f94 <ADC_Disable+0x74>)
 8001f48:	4001      	ands	r1, r0
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001f4e:	2203      	movs	r2, #3
 8001f50:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001f52:	f7ff fc7f 	bl	8001854 <HAL_GetTick>
 8001f56:	0006      	movs	r6, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	422b      	tst	r3, r5
 8001f5e:	d0e7      	beq.n	8001f30 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f60:	f7ff fc78 	bl	8001854 <HAL_GetTick>
 8001f64:	1b80      	subs	r0, r0, r6
 8001f66:	2802      	cmp	r0, #2
 8001f68:	d9f6      	bls.n	8001f58 <ADC_Disable+0x38>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001f6a:	6823      	ldr	r3, [r4, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	422b      	tst	r3, r5
 8001f70:	d0f2      	beq.n	8001f58 <ADC_Disable+0x38>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f72:	2310      	movs	r3, #16
 8001f74:	6da2      	ldr	r2, [r4, #88]	; 0x58
          return HAL_ERROR;
 8001f76:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f7c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f7e:	431d      	orrs	r5, r3
 8001f80:	65e5      	str	r5, [r4, #92]	; 0x5c
          return HAL_ERROR;
 8001f82:	e7d6      	b.n	8001f32 <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f84:	2310      	movs	r3, #16
 8001f86:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f8c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f8e:	4303      	orrs	r3, r0
 8001f90:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8001f92:	e7ce      	b.n	8001f32 <ADC_Disable+0x12>
 8001f94:	7fffffe8 	.word	0x7fffffe8

08001f98 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001f98:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001f9a:	2300      	movs	r3, #0
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8001f9c:	0006      	movs	r6, r0
{
 8001f9e:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 8001fa0:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(hadc);
 8001fa2:	3654      	adds	r6, #84	; 0x54
 8001fa4:	7833      	ldrb	r3, [r6, #0]
{
 8001fa6:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001fa8:	2502      	movs	r5, #2
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d035      	beq.n	800201a <HAL_ADCEx_Calibration_Start+0x82>
 8001fae:	2701      	movs	r7, #1
 8001fb0:	7037      	strb	r7, [r6, #0]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001fb2:	f7ff ffb5 	bl	8001f20 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fb6:	6823      	ldr	r3, [r4, #0]
  tmp_hal_status = ADC_Disable(hadc);
 8001fb8:	0005      	movs	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fba:	6899      	ldr	r1, [r3, #8]
 8001fbc:	000a      	movs	r2, r1
 8001fbe:	403a      	ands	r2, r7
 8001fc0:	9200      	str	r2, [sp, #0]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fc2:	4239      	tst	r1, r7
 8001fc4:	d000      	beq.n	8001fc8 <HAL_ADCEx_Calibration_Start+0x30>
 8001fc6:	e071      	b.n	80020ac <HAL_ADCEx_Calibration_Start+0x114>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc8:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001fca:	483b      	ldr	r0, [pc, #236]	; (80020b8 <HAL_ADCEx_Calibration_Start+0x120>)
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001fcc:	3707      	adds	r7, #7
    ADC_STATE_CLR_SET(hadc->State,
 8001fce:	4008      	ands	r0, r1
 8001fd0:	2102      	movs	r1, #2
 8001fd2:	4301      	orrs	r1, r0
 8001fd4:	65a1      	str	r1, [r4, #88]	; 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001fd6:	68d9      	ldr	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001fd8:	4838      	ldr	r0, [pc, #224]	; (80020bc <HAL_ADCEx_Calibration_Start+0x124>)
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001fda:	9101      	str	r1, [sp, #4]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8001fdc:	68d9      	ldr	r1, [r3, #12]
 8001fde:	4001      	ands	r1, r0
 8001fe0:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->CR,
 8001fe2:	2180      	movs	r1, #128	; 0x80
 8001fe4:	6898      	ldr	r0, [r3, #8]
 8001fe6:	4a36      	ldr	r2, [pc, #216]	; (80020c0 <HAL_ADCEx_Calibration_Start+0x128>)
 8001fe8:	0609      	lsls	r1, r1, #24
 8001fea:	4010      	ands	r0, r2
 8001fec:	4308      	orrs	r0, r1

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
      {
        wait_loop_index++;
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001fee:	4935      	ldr	r1, [pc, #212]	; (80020c4 <HAL_ADCEx_Calibration_Start+0x12c>)
 8001ff0:	6098      	str	r0, [r3, #8]
 8001ff2:	468c      	mov	ip, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001ff4:	6898      	ldr	r0, [r3, #8]
 8001ff6:	2800      	cmp	r0, #0
 8001ff8:	da12      	bge.n	8002020 <HAL_ADCEx_Calibration_Start+0x88>
        wait_loop_index++;
 8001ffa:	9803      	ldr	r0, [sp, #12]
 8001ffc:	3001      	adds	r0, #1
 8001ffe:	9003      	str	r0, [sp, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002000:	9803      	ldr	r0, [sp, #12]
 8002002:	4560      	cmp	r0, ip
 8002004:	d9f6      	bls.n	8001ff4 <HAL_ADCEx_Calibration_Start+0x5c>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002006:	2212      	movs	r2, #18
 8002008:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800200a:	4393      	bics	r3, r2
 800200c:	001a      	movs	r2, r3
 800200e:	2310      	movs	r3, #16
 8002010:	4313      	orrs	r3, r2
 8002012:	65a3      	str	r3, [r4, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8002014:	2300      	movs	r3, #0
 8002016:	7033      	strb	r3, [r6, #0]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);

          return HAL_ERROR;
 8002018:	2501      	movs	r5, #1
  }

  __HAL_UNLOCK(hadc);

  return tmp_hal_status;
}
 800201a:	0028      	movs	r0, r5
 800201c:	b005      	add	sp, #20
 800201e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002020:	0018      	movs	r0, r3
 8002022:	227f      	movs	r2, #127	; 0x7f
 8002024:	30b4      	adds	r0, #180	; 0xb4
 8002026:	6801      	ldr	r1, [r0, #0]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002028:	3f01      	subs	r7, #1
 800202a:	4011      	ands	r1, r2
 800202c:	468c      	mov	ip, r1
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 800202e:	9a00      	ldr	r2, [sp, #0]
 8002030:	4462      	add	r2, ip
 8002032:	9200      	str	r2, [sp, #0]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002034:	2f00      	cmp	r7, #0
 8002036:	d1d4      	bne.n	8001fe2 <HAL_ADCEx_Calibration_Start+0x4a>
  MODIFY_REG(ADCx->CR,
 8002038:	2601      	movs	r6, #1
 800203a:	689f      	ldr	r7, [r3, #8]
 800203c:	4920      	ldr	r1, [pc, #128]	; (80020c0 <HAL_ADCEx_Calibration_Start+0x128>)
    calibration_factor_accumulated /= calibration_index;
 800203e:	08d2      	lsrs	r2, r2, #3
 8002040:	400f      	ands	r7, r1
  MODIFY_REG(ADCx->CALFACT,
 8002042:	217f      	movs	r1, #127	; 0x7f
  MODIFY_REG(ADCx->CR,
 8002044:	4337      	orrs	r7, r6
 8002046:	609f      	str	r7, [r3, #8]
  MODIFY_REG(ADCx->CALFACT,
 8002048:	6807      	ldr	r7, [r0, #0]
 800204a:	438f      	bics	r7, r1
 800204c:	433a      	orrs	r2, r7
 800204e:	6002      	str	r2, [r0, #0]
  MODIFY_REG(ADCx->CR,
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	491b      	ldr	r1, [pc, #108]	; (80020c0 <HAL_ADCEx_Calibration_Start+0x128>)
 8002054:	400a      	ands	r2, r1
 8002056:	2102      	movs	r1, #2
 8002058:	4311      	orrs	r1, r2
 800205a:	6099      	str	r1, [r3, #8]
    tickstart = HAL_GetTick();
 800205c:	f7ff fbfa 	bl	8001854 <HAL_GetTick>
 8002060:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002062:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002064:	6893      	ldr	r3, [r2, #8]
 8002066:	4233      	tst	r3, r6
 8002068:	d10f      	bne.n	800208a <HAL_ADCEx_Calibration_Start+0xf2>
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800206a:	4b17      	ldr	r3, [pc, #92]	; (80020c8 <HAL_ADCEx_Calibration_Start+0x130>)
 800206c:	9801      	ldr	r0, [sp, #4]
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 800206e:	68d1      	ldr	r1, [r2, #12]
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002070:	4018      	ands	r0, r3
 8002072:	0003      	movs	r3, r0
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8002074:	430b      	orrs	r3, r1
 8002076:	60d3      	str	r3, [r2, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8002078:	2203      	movs	r2, #3
 800207a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800207c:	4393      	bics	r3, r2
 800207e:	431e      	orrs	r6, r3
 8002080:	65a6      	str	r6, [r4, #88]	; 0x58
  __HAL_UNLOCK(hadc);
 8002082:	2300      	movs	r3, #0
 8002084:	3454      	adds	r4, #84	; 0x54
 8002086:	7023      	strb	r3, [r4, #0]
  return tmp_hal_status;
 8002088:	e7c7      	b.n	800201a <HAL_ADCEx_Calibration_Start+0x82>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800208a:	f7ff fbe3 	bl	8001854 <HAL_GetTick>
 800208e:	1bc0      	subs	r0, r0, r7
 8002090:	2802      	cmp	r0, #2
 8002092:	d9e6      	bls.n	8002062 <HAL_ADCEx_Calibration_Start+0xca>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002094:	6823      	ldr	r3, [r4, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	4233      	tst	r3, r6
 800209a:	d0e2      	beq.n	8002062 <HAL_ADCEx_Calibration_Start+0xca>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800209c:	2310      	movs	r3, #16
 800209e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80020a0:	4313      	orrs	r3, r2
 80020a2:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020a4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80020a6:	431e      	orrs	r6, r3
 80020a8:	65e6      	str	r6, [r4, #92]	; 0x5c
 80020aa:	e7b5      	b.n	8002018 <HAL_ADCEx_Calibration_Start+0x80>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ac:	2310      	movs	r3, #16
 80020ae:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80020b0:	4313      	orrs	r3, r2
 80020b2:	65a3      	str	r3, [r4, #88]	; 0x58
 80020b4:	e7e5      	b.n	8002082 <HAL_ADCEx_Calibration_Start+0xea>
 80020b6:	46c0      	nop			; (mov r8, r8)
 80020b8:	fffffefd 	.word	0xfffffefd
 80020bc:	ffff7ffc 	.word	0xffff7ffc
 80020c0:	7fffffe8 	.word	0x7fffffe8
 80020c4:	0002f1ff 	.word	0x0002f1ff
 80020c8:	00008003 	.word	0x00008003

080020cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020cc:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020ce:	25ff      	movs	r5, #255	; 0xff
 80020d0:	2403      	movs	r4, #3
 80020d2:	002a      	movs	r2, r5
 80020d4:	4004      	ands	r4, r0
 80020d6:	00e4      	lsls	r4, r4, #3
 80020d8:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020da:	0189      	lsls	r1, r1, #6
 80020dc:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020de:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020e0:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e2:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 80020e4:	2800      	cmp	r0, #0
 80020e6:	db0a      	blt.n	80020fe <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020e8:	24c0      	movs	r4, #192	; 0xc0
 80020ea:	4b0b      	ldr	r3, [pc, #44]	; (8002118 <HAL_NVIC_SetPriority+0x4c>)
 80020ec:	0880      	lsrs	r0, r0, #2
 80020ee:	0080      	lsls	r0, r0, #2
 80020f0:	18c0      	adds	r0, r0, r3
 80020f2:	00a4      	lsls	r4, r4, #2
 80020f4:	5903      	ldr	r3, [r0, r4]
 80020f6:	401a      	ands	r2, r3
 80020f8:	4311      	orrs	r1, r2
 80020fa:	5101      	str	r1, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80020fc:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020fe:	200f      	movs	r0, #15
 8002100:	4003      	ands	r3, r0
 8002102:	3b08      	subs	r3, #8
 8002104:	4805      	ldr	r0, [pc, #20]	; (800211c <HAL_NVIC_SetPriority+0x50>)
 8002106:	089b      	lsrs	r3, r3, #2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	181b      	adds	r3, r3, r0
 800210c:	69d8      	ldr	r0, [r3, #28]
 800210e:	4002      	ands	r2, r0
 8002110:	4311      	orrs	r1, r2
 8002112:	61d9      	str	r1, [r3, #28]
 8002114:	e7f2      	b.n	80020fc <HAL_NVIC_SetPriority+0x30>
 8002116:	46c0      	nop			; (mov r8, r8)
 8002118:	e000e100 	.word	0xe000e100
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002120:	2800      	cmp	r0, #0
 8002122:	db05      	blt.n	8002130 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002124:	231f      	movs	r3, #31
 8002126:	4018      	ands	r0, r3
 8002128:	3b1e      	subs	r3, #30
 800212a:	4083      	lsls	r3, r0
 800212c:	4a01      	ldr	r2, [pc, #4]	; (8002134 <HAL_NVIC_EnableIRQ+0x14>)
 800212e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002130:	4770      	bx	lr
 8002132:	46c0      	nop			; (mov r8, r8)
 8002134:	e000e100 	.word	0xe000e100

08002138 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002138:	2280      	movs	r2, #128	; 0x80
 800213a:	1e43      	subs	r3, r0, #1
 800213c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800213e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002140:	4293      	cmp	r3, r2
 8002142:	d20d      	bcs.n	8002160 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002144:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002146:	4a07      	ldr	r2, [pc, #28]	; (8002164 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002148:	4807      	ldr	r0, [pc, #28]	; (8002168 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800214a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800214c:	6a03      	ldr	r3, [r0, #32]
 800214e:	0609      	lsls	r1, r1, #24
 8002150:	021b      	lsls	r3, r3, #8
 8002152:	0a1b      	lsrs	r3, r3, #8
 8002154:	430b      	orrs	r3, r1
 8002156:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002158:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800215c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8002160:	4770      	bx	lr
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	e000e010 	.word	0xe000e010
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800216c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800216e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8002170:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 8002172:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002174:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002176:	2c00      	cmp	r4, #0
 8002178:	d002      	beq.n	8002180 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800217a:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800217c:	6d85      	ldr	r5, [r0, #88]	; 0x58
 800217e:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002180:	251c      	movs	r5, #28
 8002182:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002184:	4e08      	ldr	r6, [pc, #32]	; (80021a8 <DMA_SetConfig+0x3c>)
 8002186:	4025      	ands	r5, r4
 8002188:	2401      	movs	r4, #1
 800218a:	40ac      	lsls	r4, r5
 800218c:	6877      	ldr	r7, [r6, #4]
 800218e:	433c      	orrs	r4, r7
 8002190:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002192:	6804      	ldr	r4, [r0, #0]
 8002194:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002196:	6883      	ldr	r3, [r0, #8]
 8002198:	2b10      	cmp	r3, #16
 800219a:	d102      	bne.n	80021a2 <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800219c:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800219e:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80021a2:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80021a4:	60e2      	str	r2, [r4, #12]
}
 80021a6:	e7fb      	b.n	80021a0 <DMA_SetConfig+0x34>
 80021a8:	40020000 	.word	0x40020000

080021ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80021ac:	b510      	push	{r4, lr}
 80021ae:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80021b0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	189b      	adds	r3, r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	6443      	str	r3, [r0, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80021bc:	6803      	ldr	r3, [r0, #0]
 80021be:	2114      	movs	r1, #20
 80021c0:	b2d8      	uxtb	r0, r3
 80021c2:	3808      	subs	r0, #8
 80021c4:	f7fd ffb0 	bl	8000128 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021c8:	4b04      	ldr	r3, [pc, #16]	; (80021dc <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80021ca:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021cc:	231f      	movs	r3, #31
 80021ce:	4018      	ands	r0, r3
 80021d0:	3b1e      	subs	r3, #30
 80021d2:	4083      	lsls	r3, r0
 80021d4:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 80021d6:	bd10      	pop	{r4, pc}
 80021d8:	10008200 	.word	0x10008200
 80021dc:	40020880 	.word	0x40020880

080021e0 <HAL_DMA_Init>:
{
 80021e0:	b570      	push	{r4, r5, r6, lr}
 80021e2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80021e4:	2001      	movs	r0, #1
  if (hdma == NULL)
 80021e6:	2c00      	cmp	r4, #0
 80021e8:	d049      	beq.n	800227e <HAL_DMA_Init+0x9e>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021ea:	6825      	ldr	r5, [r4, #0]
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <HAL_DMA_Init+0xac>)
 80021ee:	2114      	movs	r1, #20
 80021f0:	18e8      	adds	r0, r5, r3
 80021f2:	f7fd ff99 	bl	8000128 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 80021f6:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021f8:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80021fa:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021fc:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80021fe:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002200:	682b      	ldr	r3, [r5, #0]
 8002202:	4a23      	ldr	r2, [pc, #140]	; (8002290 <HAL_DMA_Init+0xb0>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002204:	68e1      	ldr	r1, [r4, #12]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002206:	4013      	ands	r3, r2
 8002208:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800220a:	68a3      	ldr	r3, [r4, #8]
 800220c:	682a      	ldr	r2, [r5, #0]
 800220e:	430b      	orrs	r3, r1
 8002210:	6921      	ldr	r1, [r4, #16]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002212:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002214:	430b      	orrs	r3, r1
 8002216:	6961      	ldr	r1, [r4, #20]
 8002218:	430b      	orrs	r3, r1
 800221a:	69a1      	ldr	r1, [r4, #24]
 800221c:	430b      	orrs	r3, r1
 800221e:	69e1      	ldr	r1, [r4, #28]
 8002220:	430b      	orrs	r3, r1
 8002222:	6a21      	ldr	r1, [r4, #32]
 8002224:	430b      	orrs	r3, r1
 8002226:	4313      	orrs	r3, r2
 8002228:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800222a:	f7ff ffbf 	bl	80021ac <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800222e:	2380      	movs	r3, #128	; 0x80
 8002230:	68a2      	ldr	r2, [r4, #8]
 8002232:	01db      	lsls	r3, r3, #7
 8002234:	429a      	cmp	r2, r3
 8002236:	d101      	bne.n	800223c <HAL_DMA_Init+0x5c>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002238:	2300      	movs	r3, #0
 800223a:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800223c:	233f      	movs	r3, #63	; 0x3f
 800223e:	6862      	ldr	r2, [r4, #4]
 8002240:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002242:	4013      	ands	r3, r2
 8002244:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002246:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002248:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800224a:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800224c:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800224e:	2a03      	cmp	r2, #3
 8002250:	d816      	bhi.n	8002280 <HAL_DMA_Init+0xa0>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002252:	4a10      	ldr	r2, [pc, #64]	; (8002294 <HAL_DMA_Init+0xb4>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002254:	4810      	ldr	r0, [pc, #64]	; (8002298 <HAL_DMA_Init+0xb8>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002256:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002258:	2203      	movs	r2, #3
 800225a:	3b01      	subs	r3, #1
 800225c:	4013      	ands	r3, r2
 800225e:	3a02      	subs	r2, #2
 8002260:	409a      	lsls	r2, r3
 8002262:	65a2      	str	r2, [r4, #88]	; 0x58
 8002264:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002266:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002268:	0089      	lsls	r1, r1, #2
 800226a:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800226c:	6560      	str	r0, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800226e:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002270:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002272:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002274:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002276:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(hdma);
 8002278:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 800227a:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 800227c:	77e0      	strb	r0, [r4, #31]
}
 800227e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->DMAmuxRequestGen = 0U;
 8002280:	2300      	movs	r3, #0
 8002282:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002284:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002286:	65a3      	str	r3, [r4, #88]	; 0x58
 8002288:	e7f3      	b.n	8002272 <HAL_DMA_Init+0x92>
 800228a:	46c0      	nop			; (mov r8, r8)
 800228c:	bffdfff8 	.word	0xbffdfff8
 8002290:	ffff800f 	.word	0xffff800f
 8002294:	1000823f 	.word	0x1000823f
 8002298:	40020940 	.word	0x40020940

0800229c <HAL_DMA_Start_IT>:
{
 800229c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800229e:	1d45      	adds	r5, r0, #5
{
 80022a0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80022a2:	7fee      	ldrb	r6, [r5, #31]
{
 80022a4:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80022a6:	2002      	movs	r0, #2
 80022a8:	2e01      	cmp	r6, #1
 80022aa:	d034      	beq.n	8002316 <HAL_DMA_Start_IT+0x7a>
 80022ac:	3801      	subs	r0, #1
 80022ae:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 80022b0:	1da7      	adds	r7, r4, #6
 80022b2:	7ffe      	ldrb	r6, [r7, #31]
 80022b4:	46b4      	mov	ip, r6
 80022b6:	4663      	mov	r3, ip
 80022b8:	b2f6      	uxtb	r6, r6
 80022ba:	9600      	str	r6, [sp, #0]
 80022bc:	2600      	movs	r6, #0
 80022be:	4283      	cmp	r3, r0
 80022c0:	d131      	bne.n	8002326 <HAL_DMA_Start_IT+0x8a>
    hdma->State = HAL_DMA_STATE_BUSY;
 80022c2:	3001      	adds	r0, #1
 80022c4:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 80022c6:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022c8:	63e6      	str	r6, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80022ca:	6828      	ldr	r0, [r5, #0]
 80022cc:	9b00      	ldr	r3, [sp, #0]
 80022ce:	4398      	bics	r0, r3
 80022d0:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022d2:	9b01      	ldr	r3, [sp, #4]
 80022d4:	0020      	movs	r0, r4
 80022d6:	f7ff ff49 	bl	800216c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80022da:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	42b2      	cmp	r2, r6
 80022e0:	d01a      	beq.n	8002318 <HAL_DMA_Start_IT+0x7c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022e2:	220e      	movs	r2, #14
 80022e4:	6819      	ldr	r1, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022e6:	430a      	orrs	r2, r1
 80022e8:	601a      	str	r2, [r3, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80022ea:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80022ec:	6811      	ldr	r1, [r2, #0]
 80022ee:	03c9      	lsls	r1, r1, #15
 80022f0:	d504      	bpl.n	80022fc <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80022f2:	2180      	movs	r1, #128	; 0x80
 80022f4:	6810      	ldr	r0, [r2, #0]
 80022f6:	0049      	lsls	r1, r1, #1
 80022f8:	4301      	orrs	r1, r0
 80022fa:	6011      	str	r1, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80022fc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80022fe:	2a00      	cmp	r2, #0
 8002300:	d004      	beq.n	800230c <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002302:	2180      	movs	r1, #128	; 0x80
 8002304:	6810      	ldr	r0, [r2, #0]
 8002306:	0049      	lsls	r1, r1, #1
 8002308:	4301      	orrs	r1, r0
 800230a:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800230c:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 800230e:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002310:	6819      	ldr	r1, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	601a      	str	r2, [r3, #0]
}
 8002316:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002318:	2104      	movs	r1, #4
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	438a      	bics	r2, r1
 800231e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002320:	6819      	ldr	r1, [r3, #0]
 8002322:	220a      	movs	r2, #10
 8002324:	e7df      	b.n	80022e6 <HAL_DMA_Start_IT+0x4a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 800232a:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 800232c:	e7f3      	b.n	8002316 <HAL_DMA_Start_IT+0x7a>
	...

08002330 <HAL_DMA_IRQHandler>:
{
 8002330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002332:	211c      	movs	r1, #28
 8002334:	2704      	movs	r7, #4
 8002336:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t flag_it = DMA1->ISR;
 8002338:	4a26      	ldr	r2, [pc, #152]	; (80023d4 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800233a:	4021      	ands	r1, r4
 800233c:	003c      	movs	r4, r7
 800233e:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 8002340:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002342:	6803      	ldr	r3, [r0, #0]
 8002344:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002346:	4226      	tst	r6, r4
 8002348:	d00f      	beq.n	800236a <HAL_DMA_IRQHandler+0x3a>
 800234a:	423d      	tst	r5, r7
 800234c:	d00d      	beq.n	800236a <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800234e:	6819      	ldr	r1, [r3, #0]
 8002350:	0689      	lsls	r1, r1, #26
 8002352:	d402      	bmi.n	800235a <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002354:	6819      	ldr	r1, [r3, #0]
 8002356:	43b9      	bics	r1, r7
 8002358:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800235a:	6853      	ldr	r3, [r2, #4]
 800235c:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 800235e:	6b03      	ldr	r3, [r0, #48]	; 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8002360:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8002362:	2b00      	cmp	r3, #0
 8002364:	d01b      	beq.n	800239e <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8002366:	4798      	blx	r3
  return;
 8002368:	e019      	b.n	800239e <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800236a:	2702      	movs	r7, #2
 800236c:	003c      	movs	r4, r7
 800236e:	408c      	lsls	r4, r1
 8002370:	4226      	tst	r6, r4
 8002372:	d015      	beq.n	80023a0 <HAL_DMA_IRQHandler+0x70>
 8002374:	423d      	tst	r5, r7
 8002376:	d013      	beq.n	80023a0 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002378:	6819      	ldr	r1, [r3, #0]
 800237a:	0689      	lsls	r1, r1, #26
 800237c:	d406      	bmi.n	800238c <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800237e:	250a      	movs	r5, #10
 8002380:	6819      	ldr	r1, [r3, #0]
 8002382:	43a9      	bics	r1, r5
 8002384:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8002386:	2101      	movs	r1, #1
 8002388:	1d83      	adds	r3, r0, #6
 800238a:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800238c:	6853      	ldr	r3, [r2, #4]
 800238e:	431c      	orrs	r4, r3
 8002390:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 8002392:	2200      	movs	r2, #0
 8002394:	1d43      	adds	r3, r0, #5
 8002396:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8002398:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800239a:	4293      	cmp	r3, r2
 800239c:	d1e3      	bne.n	8002366 <HAL_DMA_IRQHandler+0x36>
}
 800239e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80023a0:	2408      	movs	r4, #8
 80023a2:	0027      	movs	r7, r4
 80023a4:	408f      	lsls	r7, r1
 80023a6:	423e      	tst	r6, r7
 80023a8:	d0f9      	beq.n	800239e <HAL_DMA_IRQHandler+0x6e>
 80023aa:	4225      	tst	r5, r4
 80023ac:	d0f7      	beq.n	800239e <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ae:	250e      	movs	r5, #14
 80023b0:	681c      	ldr	r4, [r3, #0]
 80023b2:	43ac      	bics	r4, r5
 80023b4:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80023b6:	2301      	movs	r3, #1
 80023b8:	001d      	movs	r5, r3
 80023ba:	408d      	lsls	r5, r1
 80023bc:	0029      	movs	r1, r5
 80023be:	6854      	ldr	r4, [r2, #4]
 80023c0:	4321      	orrs	r1, r4
 80023c2:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80023c4:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80023c6:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80023c8:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80023ca:	2200      	movs	r2, #0
 80023cc:	1d43      	adds	r3, r0, #5
 80023ce:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80023d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80023d2:	e7e2      	b.n	800239a <HAL_DMA_IRQHandler+0x6a>
 80023d4:	40020000 	.word	0x40020000

080023d8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 80023d8:	2300      	movs	r3, #0
{
 80023da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023dc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023de:	680a      	ldr	r2, [r1, #0]
 80023e0:	0014      	movs	r4, r2
 80023e2:	40dc      	lsrs	r4, r3
 80023e4:	d101      	bne.n	80023ea <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 80023e6:	b005      	add	sp, #20
 80023e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023ea:	2501      	movs	r5, #1
 80023ec:	0014      	movs	r4, r2
 80023ee:	409d      	lsls	r5, r3
 80023f0:	402c      	ands	r4, r5
 80023f2:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 80023f4:	422a      	tst	r2, r5
 80023f6:	d100      	bne.n	80023fa <HAL_GPIO_Init+0x22>
 80023f8:	e08e      	b.n	8002518 <HAL_GPIO_Init+0x140>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023fa:	684a      	ldr	r2, [r1, #4]
 80023fc:	005e      	lsls	r6, r3, #1
 80023fe:	4694      	mov	ip, r2
 8002400:	2203      	movs	r2, #3
 8002402:	4664      	mov	r4, ip
 8002404:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002406:	2403      	movs	r4, #3
 8002408:	40b4      	lsls	r4, r6
 800240a:	43e4      	mvns	r4, r4
 800240c:	9402      	str	r4, [sp, #8]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800240e:	1e54      	subs	r4, r2, #1
 8002410:	2c01      	cmp	r4, #1
 8002412:	d82a      	bhi.n	800246a <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 8002414:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002416:	9c02      	ldr	r4, [sp, #8]
 8002418:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800241a:	68cc      	ldr	r4, [r1, #12]
 800241c:	40b4      	lsls	r4, r6
 800241e:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8002420:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002422:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002424:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002426:	43ac      	bics	r4, r5
 8002428:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800242a:	4664      	mov	r4, ip
 800242c:	0924      	lsrs	r4, r4, #4
 800242e:	403c      	ands	r4, r7
 8002430:	409c      	lsls	r4, r3
 8002432:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002434:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002436:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002438:	9c02      	ldr	r4, [sp, #8]
 800243a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800243c:	688c      	ldr	r4, [r1, #8]
 800243e:	40b4      	lsls	r4, r6
 8002440:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002442:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002444:	2a02      	cmp	r2, #2
 8002446:	d112      	bne.n	800246e <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8002448:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800244a:	2507      	movs	r5, #7
 800244c:	00a4      	lsls	r4, r4, #2
 800244e:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8002450:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002452:	9403      	str	r4, [sp, #12]
 8002454:	240f      	movs	r4, #15
 8002456:	401d      	ands	r5, r3
 8002458:	00ad      	lsls	r5, r5, #2
 800245a:	40ac      	lsls	r4, r5
 800245c:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800245e:	690c      	ldr	r4, [r1, #16]
 8002460:	40ac      	lsls	r4, r5
 8002462:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8002464:	9c03      	ldr	r4, [sp, #12]
 8002466:	6227      	str	r7, [r4, #32]
 8002468:	e001      	b.n	800246e <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800246a:	2a03      	cmp	r2, #3
 800246c:	d1e3      	bne.n	8002436 <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 800246e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002470:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002472:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002474:	4025      	ands	r5, r4
 8002476:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002478:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 800247a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800247c:	24c0      	movs	r4, #192	; 0xc0
 800247e:	4662      	mov	r2, ip
 8002480:	02a4      	lsls	r4, r4, #10
 8002482:	4222      	tst	r2, r4
 8002484:	d048      	beq.n	8002518 <HAL_GPIO_Init+0x140>
        temp = EXTI->EXTICR[position >> 2u];
 8002486:	4a25      	ldr	r2, [pc, #148]	; (800251c <HAL_GPIO_Init+0x144>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002488:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 800248a:	089c      	lsrs	r4, r3, #2
 800248c:	00a4      	lsls	r4, r4, #2
 800248e:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002490:	220f      	movs	r2, #15
 8002492:	401d      	ands	r5, r3
 8002494:	00ed      	lsls	r5, r5, #3
 8002496:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002498:	27a0      	movs	r7, #160	; 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 800249a:	6e26      	ldr	r6, [r4, #96]	; 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800249c:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800249e:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80024a0:	2200      	movs	r2, #0
 80024a2:	42b8      	cmp	r0, r7
 80024a4:	d00c      	beq.n	80024c0 <HAL_GPIO_Init+0xe8>
 80024a6:	4f1e      	ldr	r7, [pc, #120]	; (8002520 <HAL_GPIO_Init+0x148>)
 80024a8:	3201      	adds	r2, #1
 80024aa:	42b8      	cmp	r0, r7
 80024ac:	d008      	beq.n	80024c0 <HAL_GPIO_Init+0xe8>
 80024ae:	4f1d      	ldr	r7, [pc, #116]	; (8002524 <HAL_GPIO_Init+0x14c>)
 80024b0:	3201      	adds	r2, #1
 80024b2:	42b8      	cmp	r0, r7
 80024b4:	d004      	beq.n	80024c0 <HAL_GPIO_Init+0xe8>
 80024b6:	4f1c      	ldr	r7, [pc, #112]	; (8002528 <HAL_GPIO_Init+0x150>)
 80024b8:	3201      	adds	r2, #1
 80024ba:	42b8      	cmp	r0, r7
 80024bc:	d000      	beq.n	80024c0 <HAL_GPIO_Init+0xe8>
 80024be:	3202      	adds	r2, #2
 80024c0:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024c2:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80024c4:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 80024c6:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->RTSR1;
 80024c8:	4c14      	ldr	r4, [pc, #80]	; (800251c <HAL_GPIO_Init+0x144>)
        temp &= ~(iocurrent);
 80024ca:	9a01      	ldr	r2, [sp, #4]
        temp = EXTI->RTSR1;
 80024cc:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 80024ce:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 80024d0:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 80024d2:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024d4:	02ff      	lsls	r7, r7, #11
 80024d6:	d401      	bmi.n	80024dc <HAL_GPIO_Init+0x104>
        temp &= ~(iocurrent);
 80024d8:	0035      	movs	r5, r6
 80024da:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024dc:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 80024de:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 80024e0:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 80024e2:	9d01      	ldr	r5, [sp, #4]
 80024e4:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024e6:	02bf      	lsls	r7, r7, #10
 80024e8:	d401      	bmi.n	80024ee <HAL_GPIO_Init+0x116>
        temp &= ~(iocurrent);
 80024ea:	0035      	movs	r5, r6
 80024ec:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024ee:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 80024f0:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 80024f2:	4c0e      	ldr	r4, [pc, #56]	; (800252c <HAL_GPIO_Init+0x154>)
          temp |= iocurrent;
 80024f4:	9d01      	ldr	r5, [sp, #4]
        temp = EXTI->EMR1;
 80024f6:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
          temp |= iocurrent;
 80024f8:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024fa:	03bf      	lsls	r7, r7, #14
 80024fc:	d401      	bmi.n	8002502 <HAL_GPIO_Init+0x12a>
        temp &= ~(iocurrent);
 80024fe:	0035      	movs	r5, r6
 8002500:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002502:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8002504:	67e5      	str	r5, [r4, #124]	; 0x7c
        temp = EXTI->IMR1;
 8002506:	4c0a      	ldr	r4, [pc, #40]	; (8002530 <HAL_GPIO_Init+0x158>)
          temp |= iocurrent;
 8002508:	9e01      	ldr	r6, [sp, #4]
        temp = EXTI->IMR1;
 800250a:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
          temp |= iocurrent;
 800250c:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800250e:	03ff      	lsls	r7, r7, #15
 8002510:	d401      	bmi.n	8002516 <HAL_GPIO_Init+0x13e>
        temp &= ~(iocurrent);
 8002512:	4015      	ands	r5, r2
 8002514:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8002516:	67e6      	str	r6, [r4, #124]	; 0x7c
    position++;
 8002518:	3301      	adds	r3, #1
 800251a:	e760      	b.n	80023de <HAL_GPIO_Init+0x6>
 800251c:	40021800 	.word	0x40021800
 8002520:	50000400 	.word	0x50000400
 8002524:	50000800 	.word	0x50000800
 8002528:	50000c00 	.word	0x50000c00
 800252c:	40021808 	.word	0x40021808
 8002530:	40021804 	.word	0x40021804

08002534 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002534:	2a00      	cmp	r2, #0
 8002536:	d001      	beq.n	800253c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002538:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800253a:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800253c:	6281      	str	r1, [r0, #40]	; 0x28
}
 800253e:	e7fc      	b.n	800253a <HAL_GPIO_WritePin+0x6>

08002540 <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002540:	4770      	bx	lr
	...

08002544 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002544:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002546:	4d08      	ldr	r5, [pc, #32]	; (8002568 <HAL_GPIO_EXTI_IRQHandler+0x24>)
{
 8002548:	0004      	movs	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800254a:	68eb      	ldr	r3, [r5, #12]
 800254c:	4218      	tst	r0, r3
 800254e:	d002      	beq.n	8002556 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002550:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002552:	f7ff fff5 	bl	8002540 <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002556:	692b      	ldr	r3, [r5, #16]
 8002558:	4223      	tst	r3, r4
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800255c:	0020      	movs	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800255e:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002560:	f7ff f838 	bl	80015d4 <HAL_GPIO_EXTI_Falling_Callback>
}
 8002564:	bd70      	pop	{r4, r5, r6, pc}
 8002566:	46c0      	nop			; (mov r8, r8)
 8002568:	40021800 	.word	0x40021800

0800256c <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800256c:	6803      	ldr	r3, [r0, #0]
 800256e:	699a      	ldr	r2, [r3, #24]
 8002570:	0792      	lsls	r2, r2, #30
 8002572:	d501      	bpl.n	8002578 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002574:	2200      	movs	r2, #0
 8002576:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002578:	2201      	movs	r2, #1
 800257a:	6999      	ldr	r1, [r3, #24]
 800257c:	4211      	tst	r1, r2
 800257e:	d102      	bne.n	8002586 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002580:	6999      	ldr	r1, [r3, #24]
 8002582:	430a      	orrs	r2, r1
 8002584:	619a      	str	r2, [r3, #24]
  }
}
 8002586:	4770      	bx	lr

08002588 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002588:	b530      	push	{r4, r5, lr}
 800258a:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800258c:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800258e:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002590:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002592:	0589      	lsls	r1, r1, #22
 8002594:	431a      	orrs	r2, r3
 8002596:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8002598:	4b05      	ldr	r3, [pc, #20]	; (80025b0 <I2C_TransferConfig+0x28>)
 800259a:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800259c:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 800259e:	0d64      	lsrs	r4, r4, #21
 80025a0:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025a2:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80025a4:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80025a6:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80025a8:	432a      	orrs	r2, r5
 80025aa:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80025ac:	bd30      	pop	{r4, r5, pc}
 80025ae:	46c0      	nop			; (mov r8, r8)
 80025b0:	03ff63ff 	.word	0x03ff63ff

080025b4 <I2C_IsErrorOccurred>:
{
 80025b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80025b6:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 80025b8:	6802      	ldr	r2, [r0, #0]
{
 80025ba:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 80025bc:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025be:	2310      	movs	r3, #16
 80025c0:	000f      	movs	r7, r1
{
 80025c2:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025c4:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 80025c6:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025c8:	4219      	tst	r1, r3
 80025ca:	d00e      	beq.n	80025ea <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025cc:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025ce:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 80025d0:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025d2:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	699a      	ldr	r2, [r3, #24]
 80025d8:	423a      	tst	r2, r7
 80025da:	d164      	bne.n	80026a6 <I2C_IsErrorOccurred+0xf2>
 80025dc:	9a01      	ldr	r2, [sp, #4]
 80025de:	2a00      	cmp	r2, #0
 80025e0:	d032      	beq.n	8002648 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 80025e2:	2704      	movs	r7, #4
    status = HAL_ERROR;
 80025e4:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 80025e6:	9b00      	ldr	r3, [sp, #0]
 80025e8:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025ea:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 80025ec:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025ee:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 80025f0:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025f2:	420a      	tst	r2, r1
 80025f4:	d002      	beq.n	80025fc <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 80025f6:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025f8:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80025fa:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025fc:	2180      	movs	r1, #128	; 0x80
 80025fe:	00c9      	lsls	r1, r1, #3
 8002600:	420a      	tst	r2, r1
 8002602:	d003      	beq.n	800260c <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 8002604:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002606:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 8002608:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 800260a:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	0089      	lsls	r1, r1, #2
 8002610:	420a      	tst	r2, r1
 8002612:	d04d      	beq.n	80026b0 <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 8002614:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002616:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8002618:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 800261a:	0020      	movs	r0, r4
 800261c:	f7ff ffa6 	bl	800256c <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002620:	6822      	ldr	r2, [r4, #0]
 8002622:	4925      	ldr	r1, [pc, #148]	; (80026b8 <I2C_IsErrorOccurred+0x104>)
 8002624:	6853      	ldr	r3, [r2, #4]
 8002626:	400b      	ands	r3, r1
 8002628:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800262a:	0023      	movs	r3, r4
 800262c:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 800262e:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002630:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 8002632:	4307      	orrs	r7, r0
 8002634:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002636:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002638:	0022      	movs	r2, r4
 800263a:	2300      	movs	r3, #0
 800263c:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 800263e:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002640:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002642:	2001      	movs	r0, #1
 8002644:	7023      	strb	r3, [r4, #0]
 8002646:	e035      	b.n	80026b4 <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 8002648:	1c72      	adds	r2, r6, #1
 800264a:	d0c4      	beq.n	80025d6 <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800264c:	f7ff f902 	bl	8001854 <HAL_GetTick>
 8002650:	1b40      	subs	r0, r0, r5
 8002652:	42b0      	cmp	r0, r6
 8002654:	d801      	bhi.n	800265a <I2C_IsErrorOccurred+0xa6>
 8002656:	2e00      	cmp	r6, #0
 8002658:	d1bc      	bne.n	80025d4 <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 800265a:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800265c:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 800265e:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002660:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8002662:	7811      	ldrb	r1, [r2, #0]
 8002664:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002666:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 8002668:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800266a:	699a      	ldr	r2, [r3, #24]
 800266c:	0209      	lsls	r1, r1, #8
 800266e:	420a      	tst	r2, r1
 8002670:	d00c      	beq.n	800268c <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002672:	2280      	movs	r2, #128	; 0x80
 8002674:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002676:	4210      	tst	r0, r2
 8002678:	d108      	bne.n	800268c <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 800267a:	4661      	mov	r1, ip
 800267c:	2920      	cmp	r1, #32
 800267e:	d005      	beq.n	800268c <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002680:	6859      	ldr	r1, [r3, #4]
 8002682:	430a      	orrs	r2, r1
 8002684:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8002686:	f7ff f8e5 	bl	8001854 <HAL_GetTick>
 800268a:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	423b      	tst	r3, r7
 8002692:	d19f      	bne.n	80025d4 <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002694:	f7ff f8de 	bl	8001854 <HAL_GetTick>
 8002698:	1b40      	subs	r0, r0, r5
 800269a:	2819      	cmp	r0, #25
 800269c:	d9f6      	bls.n	800268c <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80026a0:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	e796      	b.n	80025d4 <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 80026a6:	9a01      	ldr	r2, [sp, #4]
 80026a8:	2a00      	cmp	r2, #0
 80026aa:	d19a      	bne.n	80025e2 <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026ac:	61df      	str	r7, [r3, #28]
 80026ae:	e798      	b.n	80025e2 <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 80026b0:	2800      	cmp	r0, #0
 80026b2:	d1b2      	bne.n	800261a <I2C_IsErrorOccurred+0x66>
}
 80026b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80026b6:	46c0      	nop			; (mov r8, r8)
 80026b8:	fe00e800 	.word	0xfe00e800

080026bc <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80026bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026be:	0004      	movs	r4, r0
 80026c0:	000d      	movs	r5, r1
 80026c2:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026c4:	2702      	movs	r7, #2
 80026c6:	6823      	ldr	r3, [r4, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	423b      	tst	r3, r7
 80026cc:	d001      	beq.n	80026d2 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 80026ce:	2000      	movs	r0, #0
}
 80026d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026d2:	0032      	movs	r2, r6
 80026d4:	0029      	movs	r1, r5
 80026d6:	0020      	movs	r0, r4
 80026d8:	f7ff ff6c 	bl	80025b4 <I2C_IsErrorOccurred>
 80026dc:	2800      	cmp	r0, #0
 80026de:	d115      	bne.n	800270c <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80026e0:	1c6b      	adds	r3, r5, #1
 80026e2:	d0f0      	beq.n	80026c6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026e4:	f7ff f8b6 	bl	8001854 <HAL_GetTick>
 80026e8:	1b80      	subs	r0, r0, r6
 80026ea:	42a8      	cmp	r0, r5
 80026ec:	d801      	bhi.n	80026f2 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 80026ee:	2d00      	cmp	r5, #0
 80026f0:	d1e9      	bne.n	80026c6 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026f2:	2220      	movs	r2, #32
 80026f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80026f6:	4313      	orrs	r3, r2
 80026f8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80026fa:	0023      	movs	r3, r4
 80026fc:	3341      	adds	r3, #65	; 0x41
 80026fe:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002700:	0022      	movs	r2, r4
 8002702:	2300      	movs	r3, #0
 8002704:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8002706:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002708:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 800270a:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800270c:	2001      	movs	r0, #1
 800270e:	e7df      	b.n	80026d0 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

08002710 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002712:	0004      	movs	r4, r0
 8002714:	000d      	movs	r5, r1
 8002716:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002718:	2704      	movs	r7, #4
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	423b      	tst	r3, r7
 8002720:	d111      	bne.n	8002746 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002722:	0032      	movs	r2, r6
 8002724:	0029      	movs	r1, r5
 8002726:	0020      	movs	r0, r4
 8002728:	f7ff ff44 	bl	80025b4 <I2C_IsErrorOccurred>
 800272c:	2800      	cmp	r0, #0
 800272e:	d124      	bne.n	800277a <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002730:	2120      	movs	r1, #32
 8002732:	6823      	ldr	r3, [r4, #0]
 8002734:	699a      	ldr	r2, [r3, #24]
 8002736:	420a      	tst	r2, r1
 8002738:	d023      	beq.n	8002782 <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800273a:	699a      	ldr	r2, [r3, #24]
 800273c:	423a      	tst	r2, r7
 800273e:	d004      	beq.n	800274a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8002740:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002742:	2a00      	cmp	r2, #0
 8002744:	d001      	beq.n	800274a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 8002746:	2000      	movs	r0, #0
}
 8002748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800274a:	6999      	ldr	r1, [r3, #24]
 800274c:	2210      	movs	r2, #16
 800274e:	0008      	movs	r0, r1
 8002750:	4010      	ands	r0, r2
 8002752:	4211      	tst	r1, r2
 8002754:	d013      	beq.n	800277e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002756:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002758:	3a0c      	subs	r2, #12
 800275a:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800275c:	2120      	movs	r1, #32
 800275e:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	4810      	ldr	r0, [pc, #64]	; (80027a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>)
 8002764:	4002      	ands	r2, r0
 8002766:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8002768:	0023      	movs	r3, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800276a:	0022      	movs	r2, r4
        hi2c->State = HAL_I2C_STATE_READY;
 800276c:	3341      	adds	r3, #65	; 0x41
 800276e:	7019      	strb	r1, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002770:	2300      	movs	r3, #0
 8002772:	3242      	adds	r2, #66	; 0x42
 8002774:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002776:	3440      	adds	r4, #64	; 0x40
      __HAL_UNLOCK(hi2c);
 8002778:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800277a:	2001      	movs	r0, #1
 800277c:	e7e4      	b.n	8002748 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800277e:	6460      	str	r0, [r4, #68]	; 0x44
 8002780:	e7ec      	b.n	800275c <I2C_WaitOnRXNEFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002782:	f7ff f867 	bl	8001854 <HAL_GetTick>
 8002786:	1b80      	subs	r0, r0, r6
 8002788:	42a8      	cmp	r0, r5
 800278a:	d801      	bhi.n	8002790 <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 800278c:	2d00      	cmp	r5, #0
 800278e:	d1c4      	bne.n	800271a <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002790:	2220      	movs	r2, #32
 8002792:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002794:	4313      	orrs	r3, r2
 8002796:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002798:	0023      	movs	r3, r4
 800279a:	3341      	adds	r3, #65	; 0x41
 800279c:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 800279e:	3440      	adds	r4, #64	; 0x40
 80027a0:	2300      	movs	r3, #0
 80027a2:	e7e9      	b.n	8002778 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 80027a4:	fe00e800 	.word	0xfe00e800

080027a8 <I2C_WaitOnFlagUntilTimeout>:
{
 80027a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027aa:	0004      	movs	r4, r0
 80027ac:	000e      	movs	r6, r1
 80027ae:	0017      	movs	r7, r2
 80027b0:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027b2:	6822      	ldr	r2, [r4, #0]
 80027b4:	6993      	ldr	r3, [r2, #24]
 80027b6:	4033      	ands	r3, r6
 80027b8:	1b9b      	subs	r3, r3, r6
 80027ba:	4259      	negs	r1, r3
 80027bc:	414b      	adcs	r3, r1
 80027be:	42bb      	cmp	r3, r7
 80027c0:	d001      	beq.n	80027c6 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80027c2:	2000      	movs	r0, #0
 80027c4:	e017      	b.n	80027f6 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 80027c6:	1c6b      	adds	r3, r5, #1
 80027c8:	d0f4      	beq.n	80027b4 <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ca:	f7ff f843 	bl	8001854 <HAL_GetTick>
 80027ce:	9b06      	ldr	r3, [sp, #24]
 80027d0:	1ac0      	subs	r0, r0, r3
 80027d2:	42a8      	cmp	r0, r5
 80027d4:	d801      	bhi.n	80027da <I2C_WaitOnFlagUntilTimeout+0x32>
 80027d6:	2d00      	cmp	r5, #0
 80027d8:	d1eb      	bne.n	80027b2 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027da:	2220      	movs	r2, #32
 80027dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80027de:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027e0:	4313      	orrs	r3, r2
 80027e2:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80027e4:	0023      	movs	r3, r4
 80027e6:	3341      	adds	r3, #65	; 0x41
 80027e8:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ea:	0022      	movs	r2, r4
 80027ec:	2300      	movs	r3, #0
 80027ee:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 80027f0:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f2:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 80027f4:	7023      	strb	r3, [r4, #0]
}
 80027f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80027f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fa:	0004      	movs	r4, r0
 80027fc:	000d      	movs	r5, r1
 80027fe:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002800:	2720      	movs	r7, #32
 8002802:	6823      	ldr	r3, [r4, #0]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	423b      	tst	r3, r7
 8002808:	d001      	beq.n	800280e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 800280a:	2000      	movs	r0, #0
}
 800280c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800280e:	0032      	movs	r2, r6
 8002810:	0029      	movs	r1, r5
 8002812:	0020      	movs	r0, r4
 8002814:	f7ff fece 	bl	80025b4 <I2C_IsErrorOccurred>
 8002818:	2800      	cmp	r0, #0
 800281a:	d113      	bne.n	8002844 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800281c:	f7ff f81a 	bl	8001854 <HAL_GetTick>
 8002820:	1b80      	subs	r0, r0, r6
 8002822:	42a8      	cmp	r0, r5
 8002824:	d801      	bhi.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8002826:	2d00      	cmp	r5, #0
 8002828:	d1eb      	bne.n	8002802 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800282a:	2220      	movs	r2, #32
 800282c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800282e:	4313      	orrs	r3, r2
 8002830:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002832:	0023      	movs	r3, r4
 8002834:	3341      	adds	r3, #65	; 0x41
 8002836:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002838:	0022      	movs	r2, r4
 800283a:	2300      	movs	r3, #0
 800283c:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 800283e:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002840:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002842:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002844:	2001      	movs	r0, #1
 8002846:	e7e1      	b.n	800280c <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08002848 <HAL_I2C_Init>:
{
 8002848:	b570      	push	{r4, r5, r6, lr}
 800284a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800284c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800284e:	2c00      	cmp	r4, #0
 8002850:	d03f      	beq.n	80028d2 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002852:	0025      	movs	r5, r4
 8002854:	3541      	adds	r5, #65	; 0x41
 8002856:	782b      	ldrb	r3, [r5, #0]
 8002858:	b2da      	uxtb	r2, r3
 800285a:	2b00      	cmp	r3, #0
 800285c:	d105      	bne.n	800286a <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800285e:	0023      	movs	r3, r4
 8002860:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002862:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8002864:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8002866:	f7fe fc67 	bl	8001138 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800286a:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800286c:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800286e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8002870:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002872:	481d      	ldr	r0, [pc, #116]	; (80028e8 <HAL_I2C_Init+0xa0>)
  __HAL_I2C_DISABLE(hi2c);
 8002874:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002876:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8002878:	438a      	bics	r2, r1
 800287a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800287c:	6861      	ldr	r1, [r4, #4]
 800287e:	4a1b      	ldr	r2, [pc, #108]	; (80028ec <HAL_I2C_Init+0xa4>)
 8002880:	400a      	ands	r2, r1
 8002882:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002884:	689a      	ldr	r2, [r3, #8]
 8002886:	4002      	ands	r2, r0
 8002888:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800288a:	68e2      	ldr	r2, [r4, #12]
 800288c:	2a01      	cmp	r2, #1
 800288e:	d121      	bne.n	80028d4 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	0209      	lsls	r1, r1, #8
 8002894:	4331      	orrs	r1, r6
 8002896:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	4915      	ldr	r1, [pc, #84]	; (80028f0 <HAL_I2C_Init+0xa8>)
 800289c:	4311      	orrs	r1, r2
 800289e:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028a0:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028a2:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028a4:	4002      	ands	r2, r0
 80028a6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028a8:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028aa:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028ac:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028ae:	69a1      	ldr	r1, [r4, #24]
 80028b0:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028b2:	430a      	orrs	r2, r1
 80028b4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028b6:	6a21      	ldr	r1, [r4, #32]
 80028b8:	69e2      	ldr	r2, [r4, #28]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80028be:	2201      	movs	r2, #1
 80028c0:	6819      	ldr	r1, [r3, #0]
 80028c2:	430a      	orrs	r2, r1
 80028c4:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028ca:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80028cc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ce:	3442      	adds	r4, #66	; 0x42
 80028d0:	7020      	strb	r0, [r4, #0]
}
 80028d2:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028d4:	2184      	movs	r1, #132	; 0x84
 80028d6:	0209      	lsls	r1, r1, #8
 80028d8:	4331      	orrs	r1, r6
 80028da:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028dc:	2a02      	cmp	r2, #2
 80028de:	d1db      	bne.n	8002898 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80028e0:	2280      	movs	r2, #128	; 0x80
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	e7d7      	b.n	8002898 <HAL_I2C_Init+0x50>
 80028e8:	ffff7fff 	.word	0xffff7fff
 80028ec:	f0ffffff 	.word	0xf0ffffff
 80028f0:	02008000 	.word	0x02008000

080028f4 <HAL_I2C_Master_Transmit>:
{
 80028f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028f6:	b087      	sub	sp, #28
 80028f8:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80028fa:	0003      	movs	r3, r0
 80028fc:	3341      	adds	r3, #65	; 0x41
{
 80028fe:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002900:	9303      	str	r3, [sp, #12]
 8002902:	781b      	ldrb	r3, [r3, #0]
{
 8002904:	0004      	movs	r4, r0
 8002906:	000f      	movs	r7, r1
    return HAL_BUSY;
 8002908:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800290a:	2b20      	cmp	r3, #32
 800290c:	d114      	bne.n	8002938 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 800290e:	0023      	movs	r3, r4
 8002910:	3340      	adds	r3, #64	; 0x40
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	2a01      	cmp	r2, #1
 8002916:	d00f      	beq.n	8002938 <HAL_I2C_Master_Transmit+0x44>
 8002918:	2601      	movs	r6, #1
 800291a:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 800291c:	f7fe ff9a 	bl	8001854 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002920:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8002922:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002924:	9000      	str	r0, [sp, #0]
 8002926:	2319      	movs	r3, #25
 8002928:	0032      	movs	r2, r6
 800292a:	0020      	movs	r0, r4
 800292c:	0209      	lsls	r1, r1, #8
 800292e:	f7ff ff3b 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 8002932:	2800      	cmp	r0, #0
 8002934:	d002      	beq.n	800293c <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 8002936:	2001      	movs	r0, #1
}
 8002938:	b007      	add	sp, #28
 800293a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800293c:	2321      	movs	r3, #33	; 0x21
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800293e:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002940:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002942:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002944:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002946:	3b11      	subs	r3, #17
 8002948:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 800294a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800294c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800294e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002950:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8002952:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002954:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002956:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002958:	4b2d      	ldr	r3, [pc, #180]	; (8002a10 <HAL_I2C_Master_Transmit+0x11c>)
 800295a:	2aff      	cmp	r2, #255	; 0xff
 800295c:	d920      	bls.n	80029a0 <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800295e:	22ff      	movs	r2, #255	; 0xff
 8002960:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002968:	0039      	movs	r1, r7
 800296a:	0020      	movs	r0, r4
 800296c:	f7ff fe0c 	bl	8002588 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002970:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002972:	002a      	movs	r2, r5
 8002974:	0020      	movs	r0, r4
 8002976:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8002978:	2b00      	cmp	r3, #0
 800297a:	d119      	bne.n	80029b0 <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800297c:	f7ff ff3c 	bl	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002980:	2800      	cmp	r0, #0
 8002982:	d1d8      	bne.n	8002936 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002984:	2120      	movs	r1, #32
 8002986:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002988:	4d22      	ldr	r5, [pc, #136]	; (8002a14 <HAL_I2C_Master_Transmit+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800298a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	402a      	ands	r2, r5
 8002990:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002992:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8002994:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002996:	3341      	adds	r3, #65	; 0x41
 8002998:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800299a:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 800299c:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 800299e:	e7cb      	b.n	8002938 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 80029a0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80029a2:	b292      	uxth	r2, r2
 80029a4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029aa:	2380      	movs	r3, #128	; 0x80
 80029ac:	049b      	lsls	r3, r3, #18
 80029ae:	e7db      	b.n	8002968 <HAL_I2C_Master_Transmit+0x74>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b0:	f7ff fe84 	bl	80026bc <I2C_WaitOnTXISFlagUntilTimeout>
 80029b4:	2800      	cmp	r0, #0
 80029b6:	d1be      	bne.n	8002936 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029ba:	6822      	ldr	r2, [r4, #0]
 80029bc:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 80029be:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029c0:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80029c2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80029c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80029c6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80029ce:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029d0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80029d2:	b292      	uxth	r2, r2
 80029d4:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0ca      	beq.n	8002970 <HAL_I2C_Master_Transmit+0x7c>
 80029da:	2a00      	cmp	r2, #0
 80029dc:	d1c8      	bne.n	8002970 <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029de:	2180      	movs	r1, #128	; 0x80
 80029e0:	0020      	movs	r0, r4
 80029e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80029e4:	9500      	str	r5, [sp, #0]
 80029e6:	f7ff fedf 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 80029ea:	2800      	cmp	r0, #0
 80029ec:	d1a3      	bne.n	8002936 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80029f0:	2bff      	cmp	r3, #255	; 0xff
 80029f2:	d906      	bls.n	8002a02 <HAL_I2C_Master_Transmit+0x10e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029f4:	23ff      	movs	r3, #255	; 0xff
 80029f6:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029f8:	2380      	movs	r3, #128	; 0x80
 80029fa:	22ff      	movs	r2, #255	; 0xff
 80029fc:	9000      	str	r0, [sp, #0]
 80029fe:	045b      	lsls	r3, r3, #17
 8002a00:	e7b2      	b.n	8002968 <HAL_I2C_Master_Transmit+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8002a02:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002a04:	b292      	uxth	r2, r2
 8002a06:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a08:	b2d2      	uxtb	r2, r2
 8002a0a:	9000      	str	r0, [sp, #0]
 8002a0c:	e7cd      	b.n	80029aa <HAL_I2C_Master_Transmit+0xb6>
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	80002000 	.word	0x80002000
 8002a14:	fe00e800 	.word	0xfe00e800

08002a18 <HAL_I2C_Master_Receive>:
{
 8002a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a1e:	0003      	movs	r3, r0
 8002a20:	3341      	adds	r3, #65	; 0x41
{
 8002a22:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a24:	9303      	str	r3, [sp, #12]
 8002a26:	781b      	ldrb	r3, [r3, #0]
{
 8002a28:	0004      	movs	r4, r0
 8002a2a:	000f      	movs	r7, r1
    return HAL_BUSY;
 8002a2c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a2e:	2b20      	cmp	r3, #32
 8002a30:	d114      	bne.n	8002a5c <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 8002a32:	0023      	movs	r3, r4
 8002a34:	3340      	adds	r3, #64	; 0x40
 8002a36:	781a      	ldrb	r2, [r3, #0]
 8002a38:	2a01      	cmp	r2, #1
 8002a3a:	d00f      	beq.n	8002a5c <HAL_I2C_Master_Receive+0x44>
 8002a3c:	2601      	movs	r6, #1
 8002a3e:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8002a40:	f7fe ff08 	bl	8001854 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a44:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8002a46:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a48:	9000      	str	r0, [sp, #0]
 8002a4a:	2319      	movs	r3, #25
 8002a4c:	0032      	movs	r2, r6
 8002a4e:	0020      	movs	r0, r4
 8002a50:	0209      	lsls	r1, r1, #8
 8002a52:	f7ff fea9 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 8002a56:	2800      	cmp	r0, #0
 8002a58:	d002      	beq.n	8002a60 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 8002a5a:	2001      	movs	r0, #1
}
 8002a5c:	b007      	add	sp, #28
 8002a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a60:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a62:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a64:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a66:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a68:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002a6a:	3b12      	subs	r3, #18
 8002a6c:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8002a6e:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a70:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002a72:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a74:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8002a76:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002a78:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a7a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002a7c:	4b2d      	ldr	r3, [pc, #180]	; (8002b34 <HAL_I2C_Master_Receive+0x11c>)
 8002a7e:	2aff      	cmp	r2, #255	; 0xff
 8002a80:	d920      	bls.n	8002ac4 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a82:	22ff      	movs	r2, #255	; 0xff
 8002a84:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a8c:	0039      	movs	r1, r7
 8002a8e:	0020      	movs	r0, r4
 8002a90:	f7ff fd7a 	bl	8002588 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a94:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a96:	002a      	movs	r2, r5
 8002a98:	0020      	movs	r0, r4
 8002a9a:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d119      	bne.n	8002ad4 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aa0:	f7ff feaa 	bl	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002aa4:	2800      	cmp	r0, #0
 8002aa6:	d1d8      	bne.n	8002a5a <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aa8:	2120      	movs	r1, #32
 8002aaa:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002aac:	4d22      	ldr	r5, [pc, #136]	; (8002b38 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002aae:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	402a      	ands	r2, r5
 8002ab4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ab6:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8002ab8:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002aba:	3341      	adds	r3, #65	; 0x41
 8002abc:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002abe:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8002ac0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002ac2:	e7cb      	b.n	8002a5c <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8002ac4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002ac6:	b292      	uxth	r2, r2
 8002ac8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002aca:	b2d2      	uxtb	r2, r2
 8002acc:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	049b      	lsls	r3, r3, #18
 8002ad2:	e7db      	b.n	8002a8c <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad4:	f7ff fe1c 	bl	8002710 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ad8:	2800      	cmp	r0, #0
 8002ada:	d1be      	bne.n	8002a5a <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ae0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae2:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002ae4:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002ae6:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002ae8:	3301      	adds	r3, #1
 8002aea:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002aec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002aee:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002af6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002af8:	b292      	uxth	r2, r2
 8002afa:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0c9      	beq.n	8002a94 <HAL_I2C_Master_Receive+0x7c>
 8002b00:	2a00      	cmp	r2, #0
 8002b02:	d1c7      	bne.n	8002a94 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b04:	2180      	movs	r1, #128	; 0x80
 8002b06:	0020      	movs	r0, r4
 8002b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b0a:	9500      	str	r5, [sp, #0]
 8002b0c:	f7ff fe4c 	bl	80027a8 <I2C_WaitOnFlagUntilTimeout>
 8002b10:	2800      	cmp	r0, #0
 8002b12:	d1a2      	bne.n	8002a5a <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b14:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b16:	2bff      	cmp	r3, #255	; 0xff
 8002b18:	d906      	bls.n	8002b28 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b1a:	23ff      	movs	r3, #255	; 0xff
 8002b1c:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b1e:	2380      	movs	r3, #128	; 0x80
 8002b20:	22ff      	movs	r2, #255	; 0xff
 8002b22:	9000      	str	r0, [sp, #0]
 8002b24:	045b      	lsls	r3, r3, #17
 8002b26:	e7b1      	b.n	8002a8c <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 8002b28:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002b2a:	b292      	uxth	r2, r2
 8002b2c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b2e:	b2d2      	uxtb	r2, r2
 8002b30:	9000      	str	r0, [sp, #0]
 8002b32:	e7cc      	b.n	8002ace <HAL_I2C_Master_Receive+0xb6>
 8002b34:	80002400 	.word	0x80002400
 8002b38:	fe00e800 	.word	0xfe00e800

08002b3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b3e:	0004      	movs	r4, r0
 8002b40:	3441      	adds	r4, #65	; 0x41
 8002b42:	7822      	ldrb	r2, [r4, #0]
{
 8002b44:	0003      	movs	r3, r0
 8002b46:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002b48:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b4a:	b2d6      	uxtb	r6, r2
 8002b4c:	2a20      	cmp	r2, #32
 8002b4e:	d118      	bne.n	8002b82 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8002b50:	001d      	movs	r5, r3
 8002b52:	3540      	adds	r5, #64	; 0x40
 8002b54:	782a      	ldrb	r2, [r5, #0]
 8002b56:	2a01      	cmp	r2, #1
 8002b58:	d013      	beq.n	8002b82 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b5a:	2224      	movs	r2, #36	; 0x24
 8002b5c:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	3a23      	subs	r2, #35	; 0x23
 8002b62:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b64:	4807      	ldr	r0, [pc, #28]	; (8002b84 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8002b66:	4391      	bics	r1, r2
 8002b68:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b6a:	6819      	ldr	r1, [r3, #0]
 8002b6c:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8002b6e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b70:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b72:	6819      	ldr	r1, [r3, #0]
 8002b74:	4339      	orrs	r1, r7
 8002b76:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002b78:	6819      	ldr	r1, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002b7e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002b80:	7028      	strb	r0, [r5, #0]
  }
}
 8002b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b84:	ffffefff 	.word	0xffffefff

08002b88 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b88:	0002      	movs	r2, r0
{
 8002b8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8c:	3241      	adds	r2, #65	; 0x41
 8002b8e:	7814      	ldrb	r4, [r2, #0]
{
 8002b90:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b92:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002b94:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b96:	2c20      	cmp	r4, #32
 8002b98:	d117      	bne.n	8002bca <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8002b9a:	001c      	movs	r4, r3
 8002b9c:	3440      	adds	r4, #64	; 0x40
 8002b9e:	7826      	ldrb	r6, [r4, #0]
 8002ba0:	2e01      	cmp	r6, #1
 8002ba2:	d012      	beq.n	8002bca <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ba4:	3022      	adds	r0, #34	; 0x22
 8002ba6:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	3823      	subs	r0, #35	; 0x23
 8002bac:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002bae:	4f07      	ldr	r7, [pc, #28]	; (8002bcc <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8002bb0:	4386      	bics	r6, r0
 8002bb2:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8002bb4:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8002bb6:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002bb8:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8002bba:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8002bbc:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002bbe:	6819      	ldr	r1, [r3, #0]
 8002bc0:	4308      	orrs	r0, r1
 8002bc2:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002bc4:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002bc6:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002bc8:	7020      	strb	r0, [r4, #0]
  }
}
 8002bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bcc:	fffff0ff 	.word	0xfffff0ff

08002bd0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002bd0:	b570      	push	{r4, r5, r6, lr}
 8002bd2:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
  {
    return HAL_ERROR;
 8002bd4:	2001      	movs	r0, #1
  if (hiwdg == NULL)
 8002bd6:	2c00      	cmp	r4, #0
 8002bd8:	d017      	beq.n	8002c0a <HAL_IWDG_Init+0x3a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	4a12      	ldr	r2, [pc, #72]	; (8002c28 <HAL_IWDG_Init+0x58>)

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002bde:	2507      	movs	r5, #7
  __HAL_IWDG_START(hiwdg);
 8002be0:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002be2:	4a12      	ldr	r2, [pc, #72]	; (8002c2c <HAL_IWDG_Init+0x5c>)
 8002be4:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002be6:	6862      	ldr	r2, [r4, #4]
 8002be8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002bea:	68a2      	ldr	r2, [r4, #8]
 8002bec:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 8002bee:	f7fe fe31 	bl	8001854 <HAL_GetTick>
 8002bf2:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	0010      	movs	r0, r2
 8002bfa:	4028      	ands	r0, r5
 8002bfc:	422a      	tst	r2, r5
 8002bfe:	d105      	bne.n	8002c0c <HAL_IWDG_Init+0x3c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002c00:	6919      	ldr	r1, [r3, #16]
 8002c02:	68e2      	ldr	r2, [r4, #12]
 8002c04:	4291      	cmp	r1, r2
 8002c06:	d00c      	beq.n	8002c22 <HAL_IWDG_Init+0x52>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002c08:	611a      	str	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 8002c0a:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002c0c:	f7fe fe22 	bl	8001854 <HAL_GetTick>
 8002c10:	1b80      	subs	r0, r0, r6
 8002c12:	2831      	cmp	r0, #49	; 0x31
 8002c14:	d9ee      	bls.n	8002bf4 <HAL_IWDG_Init+0x24>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c16:	6823      	ldr	r3, [r4, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	422b      	tst	r3, r5
 8002c1c:	d0ea      	beq.n	8002bf4 <HAL_IWDG_Init+0x24>
        return HAL_TIMEOUT;
 8002c1e:	2003      	movs	r0, #3
 8002c20:	e7f3      	b.n	8002c0a <HAL_IWDG_Init+0x3a>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002c22:	4a03      	ldr	r2, [pc, #12]	; (8002c30 <HAL_IWDG_Init+0x60>)
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	e7f0      	b.n	8002c0a <HAL_IWDG_Init+0x3a>
 8002c28:	0000cccc 	.word	0x0000cccc
 8002c2c:	00005555 	.word	0x00005555
 8002c30:	0000aaaa 	.word	0x0000aaaa

08002c34 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002c34:	6803      	ldr	r3, [r0, #0]
 8002c36:	4a02      	ldr	r2, [pc, #8]	; (8002c40 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8002c38:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002c3a:	601a      	str	r2, [r3, #0]
}
 8002c3c:	4770      	bx	lr
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	0000aaaa 	.word	0x0000aaaa

08002c44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c44:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c46:	4c11      	ldr	r4, [pc, #68]	; (8002c8c <HAL_PWREx_ControlVoltageScaling+0x48>)
 8002c48:	4911      	ldr	r1, [pc, #68]	; (8002c90 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8002c4a:	6823      	ldr	r3, [r4, #0]
{
 8002c4c:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002c4e:	400b      	ands	r3, r1
 8002c50:	4303      	orrs	r3, r0
 8002c52:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c54:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002c56:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d10e      	bne.n	8002c7c <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c5e:	4b0d      	ldr	r3, [pc, #52]	; (8002c94 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8002c60:	490d      	ldr	r1, [pc, #52]	; (8002c98 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8002c62:	6818      	ldr	r0, [r3, #0]
 8002c64:	2306      	movs	r3, #6
 8002c66:	4358      	muls	r0, r3
 8002c68:	f7fd fa5e 	bl	8000128 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c6c:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002c6e:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c70:	00d2      	lsls	r2, r2, #3
 8002c72:	6961      	ldr	r1, [r4, #20]
 8002c74:	0008      	movs	r0, r1
 8002c76:	4010      	ands	r0, r2
 8002c78:	4211      	tst	r1, r2
 8002c7a:	d100      	bne.n	8002c7e <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8002c7c:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8002c82:	3b01      	subs	r3, #1
 8002c84:	e7f5      	b.n	8002c72 <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8002c86:	2003      	movs	r0, #3
 8002c88:	e7f8      	b.n	8002c7c <HAL_PWREx_ControlVoltageScaling+0x38>
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	40007000 	.word	0x40007000
 8002c90:	fffff9ff 	.word	0xfffff9ff
 8002c94:	20000000 	.word	0x20000000
 8002c98:	000f4240 	.word	0x000f4240

08002c9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c9e:	0004      	movs	r4, r0
 8002ca0:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d023      	beq.n	8002cee <HAL_RCC_OscConfig+0x52>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca6:	6803      	ldr	r3, [r0, #0]
 8002ca8:	07db      	lsls	r3, r3, #31
 8002caa:	d410      	bmi.n	8002cce <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cac:	6823      	ldr	r3, [r4, #0]
 8002cae:	079b      	lsls	r3, r3, #30
 8002cb0:	d45e      	bmi.n	8002d70 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb2:	6823      	ldr	r3, [r4, #0]
 8002cb4:	071b      	lsls	r3, r3, #28
 8002cb6:	d500      	bpl.n	8002cba <HAL_RCC_OscConfig+0x1e>
 8002cb8:	e0c3      	b.n	8002e42 <HAL_RCC_OscConfig+0x1a6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	075b      	lsls	r3, r3, #29
 8002cbe:	d500      	bpl.n	8002cc2 <HAL_RCC_OscConfig+0x26>
 8002cc0:	e0f4      	b.n	8002eac <HAL_RCC_OscConfig+0x210>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002cc2:	69e3      	ldr	r3, [r4, #28]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d000      	beq.n	8002cca <HAL_RCC_OscConfig+0x2e>
 8002cc8:	e17a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x324>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002cca:	2000      	movs	r0, #0
 8002ccc:	e029      	b.n	8002d22 <HAL_RCC_OscConfig+0x86>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cce:	2238      	movs	r2, #56	; 0x38
 8002cd0:	4daf      	ldr	r5, [pc, #700]	; (8002f90 <HAL_RCC_OscConfig+0x2f4>)
 8002cd2:	68ab      	ldr	r3, [r5, #8]
 8002cd4:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd6:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002cd8:	2b10      	cmp	r3, #16
 8002cda:	d10a      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x56>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cdc:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002cde:	0793      	lsls	r3, r2, #30
 8002ce0:	d109      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x5a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce2:	682b      	ldr	r3, [r5, #0]
 8002ce4:	039b      	lsls	r3, r3, #14
 8002ce6:	d5e1      	bpl.n	8002cac <HAL_RCC_OscConfig+0x10>
 8002ce8:	6863      	ldr	r3, [r4, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1de      	bne.n	8002cac <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8002cee:	2001      	movs	r0, #1
 8002cf0:	e017      	b.n	8002d22 <HAL_RCC_OscConfig+0x86>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d0f5      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x46>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	6863      	ldr	r3, [r4, #4]
 8002cfa:	0252      	lsls	r2, r2, #9
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d112      	bne.n	8002d26 <HAL_RCC_OscConfig+0x8a>
 8002d00:	682a      	ldr	r2, [r5, #0]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002d06:	f7fe fda5 	bl	8001854 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0a:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002d0c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0e:	02bf      	lsls	r7, r7, #10
 8002d10:	682b      	ldr	r3, [r5, #0]
 8002d12:	423b      	tst	r3, r7
 8002d14:	d1ca      	bne.n	8002cac <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d16:	f7fe fd9d 	bl	8001854 <HAL_GetTick>
 8002d1a:	1b80      	subs	r0, r0, r6
 8002d1c:	2864      	cmp	r0, #100	; 0x64
 8002d1e:	d9f7      	bls.n	8002d10 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8002d20:	2003      	movs	r0, #3
}
 8002d22:	b005      	add	sp, #20
 8002d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d26:	21a0      	movs	r1, #160	; 0xa0
 8002d28:	02c9      	lsls	r1, r1, #11
 8002d2a:	428b      	cmp	r3, r1
 8002d2c:	d108      	bne.n	8002d40 <HAL_RCC_OscConfig+0xa4>
 8002d2e:	2380      	movs	r3, #128	; 0x80
 8002d30:	6829      	ldr	r1, [r5, #0]
 8002d32:	02db      	lsls	r3, r3, #11
 8002d34:	430b      	orrs	r3, r1
 8002d36:	602b      	str	r3, [r5, #0]
 8002d38:	682b      	ldr	r3, [r5, #0]
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d3e:	e7e2      	b.n	8002d06 <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d40:	682a      	ldr	r2, [r5, #0]
 8002d42:	4994      	ldr	r1, [pc, #592]	; (8002f94 <HAL_RCC_OscConfig+0x2f8>)
 8002d44:	400a      	ands	r2, r1
 8002d46:	602a      	str	r2, [r5, #0]
 8002d48:	682a      	ldr	r2, [r5, #0]
 8002d4a:	4993      	ldr	r1, [pc, #588]	; (8002f98 <HAL_RCC_OscConfig+0x2fc>)
 8002d4c:	400a      	ands	r2, r1
 8002d4e:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1d8      	bne.n	8002d06 <HAL_RCC_OscConfig+0x6a>
        tickstart = HAL_GetTick();
 8002d54:	f7fe fd7e 	bl	8001854 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d58:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8002d5a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d5c:	02bf      	lsls	r7, r7, #10
 8002d5e:	682b      	ldr	r3, [r5, #0]
 8002d60:	423b      	tst	r3, r7
 8002d62:	d0a3      	beq.n	8002cac <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d64:	f7fe fd76 	bl	8001854 <HAL_GetTick>
 8002d68:	1b80      	subs	r0, r0, r6
 8002d6a:	2864      	cmp	r0, #100	; 0x64
 8002d6c:	d9f7      	bls.n	8002d5e <HAL_RCC_OscConfig+0xc2>
 8002d6e:	e7d7      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d70:	2338      	movs	r3, #56	; 0x38
 8002d72:	4d87      	ldr	r5, [pc, #540]	; (8002f90 <HAL_RCC_OscConfig+0x2f4>)
 8002d74:	68aa      	ldr	r2, [r5, #8]
 8002d76:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d78:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d7a:	2b10      	cmp	r3, #16
 8002d7c:	d128      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x134>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d7e:	2103      	movs	r1, #3
 8002d80:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d82:	2a02      	cmp	r2, #2
 8002d84:	d126      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x138>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d86:	682a      	ldr	r2, [r5, #0]
 8002d88:	0552      	lsls	r2, r2, #21
 8002d8a:	d502      	bpl.n	8002d92 <HAL_RCC_OscConfig+0xf6>
 8002d8c:	68e2      	ldr	r2, [r4, #12]
 8002d8e:	2a00      	cmp	r2, #0
 8002d90:	d0ad      	beq.n	8002cee <HAL_RCC_OscConfig+0x52>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d92:	6869      	ldr	r1, [r5, #4]
 8002d94:	6962      	ldr	r2, [r4, #20]
 8002d96:	4881      	ldr	r0, [pc, #516]	; (8002f9c <HAL_RCC_OscConfig+0x300>)
 8002d98:	0212      	lsls	r2, r2, #8
 8002d9a:	4001      	ands	r1, r0
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10d      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002da4:	682b      	ldr	r3, [r5, #0]
 8002da6:	4a7e      	ldr	r2, [pc, #504]	; (8002fa0 <HAL_RCC_OscConfig+0x304>)
 8002da8:	4013      	ands	r3, r2
 8002daa:	6922      	ldr	r2, [r4, #16]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002db0:	682b      	ldr	r3, [r5, #0]
 8002db2:	4a7c      	ldr	r2, [pc, #496]	; (8002fa4 <HAL_RCC_OscConfig+0x308>)
 8002db4:	049b      	lsls	r3, r3, #18
 8002db6:	0f5b      	lsrs	r3, r3, #29
 8002db8:	40da      	lsrs	r2, r3
 8002dba:	0013      	movs	r3, r2
 8002dbc:	4a7a      	ldr	r2, [pc, #488]	; (8002fa8 <HAL_RCC_OscConfig+0x30c>)
 8002dbe:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002dc0:	4b7a      	ldr	r3, [pc, #488]	; (8002fac <HAL_RCC_OscConfig+0x310>)
 8002dc2:	6818      	ldr	r0, [r3, #0]
 8002dc4:	f7fe fcfe 	bl	80017c4 <HAL_InitTick>
 8002dc8:	2800      	cmp	r0, #0
 8002dca:	d100      	bne.n	8002dce <HAL_RCC_OscConfig+0x132>
 8002dcc:	e771      	b.n	8002cb2 <HAL_RCC_OscConfig+0x16>
 8002dce:	e78e      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0d8      	beq.n	8002d86 <HAL_RCC_OscConfig+0xea>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dd4:	68e3      	ldr	r3, [r4, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d020      	beq.n	8002e1c <HAL_RCC_OscConfig+0x180>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002dda:	682b      	ldr	r3, [r5, #0]
 8002ddc:	4a70      	ldr	r2, [pc, #448]	; (8002fa0 <HAL_RCC_OscConfig+0x304>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dde:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002de0:	4013      	ands	r3, r2
 8002de2:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002de4:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002de6:	4313      	orrs	r3, r2
 8002de8:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8002dea:	2380      	movs	r3, #128	; 0x80
 8002dec:	682a      	ldr	r2, [r5, #0]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	4313      	orrs	r3, r2
 8002df2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002df4:	f7fe fd2e 	bl	8001854 <HAL_GetTick>
 8002df8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dfa:	682b      	ldr	r3, [r5, #0]
 8002dfc:	423b      	tst	r3, r7
 8002dfe:	d007      	beq.n	8002e10 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e00:	686a      	ldr	r2, [r5, #4]
 8002e02:	6963      	ldr	r3, [r4, #20]
 8002e04:	4965      	ldr	r1, [pc, #404]	; (8002f9c <HAL_RCC_OscConfig+0x300>)
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	400a      	ands	r2, r1
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	606b      	str	r3, [r5, #4]
 8002e0e:	e750      	b.n	8002cb2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e10:	f7fe fd20 	bl	8001854 <HAL_GetTick>
 8002e14:	1b80      	subs	r0, r0, r6
 8002e16:	2802      	cmp	r0, #2
 8002e18:	d9ef      	bls.n	8002dfa <HAL_RCC_OscConfig+0x15e>
 8002e1a:	e781      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8002e1c:	682b      	ldr	r3, [r5, #0]
 8002e1e:	4a64      	ldr	r2, [pc, #400]	; (8002fb0 <HAL_RCC_OscConfig+0x314>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e20:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8002e22:	4013      	ands	r3, r2
 8002e24:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002e26:	f7fe fd15 	bl	8001854 <HAL_GetTick>
 8002e2a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e2c:	00ff      	lsls	r7, r7, #3
 8002e2e:	682b      	ldr	r3, [r5, #0]
 8002e30:	423b      	tst	r3, r7
 8002e32:	d100      	bne.n	8002e36 <HAL_RCC_OscConfig+0x19a>
 8002e34:	e73d      	b.n	8002cb2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e36:	f7fe fd0d 	bl	8001854 <HAL_GetTick>
 8002e3a:	1b80      	subs	r0, r0, r6
 8002e3c:	2802      	cmp	r0, #2
 8002e3e:	d9f6      	bls.n	8002e2e <HAL_RCC_OscConfig+0x192>
 8002e40:	e76e      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e42:	2238      	movs	r2, #56	; 0x38
 8002e44:	4d52      	ldr	r5, [pc, #328]	; (8002f90 <HAL_RCC_OscConfig+0x2f4>)
 8002e46:	68ab      	ldr	r3, [r5, #8]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	2b18      	cmp	r3, #24
 8002e4c:	d108      	bne.n	8002e60 <HAL_RCC_OscConfig+0x1c4>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e4e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002e50:	079b      	lsls	r3, r3, #30
 8002e52:	d400      	bmi.n	8002e56 <HAL_RCC_OscConfig+0x1ba>
 8002e54:	e731      	b.n	8002cba <HAL_RCC_OscConfig+0x1e>
 8002e56:	69a3      	ldr	r3, [r4, #24]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d000      	beq.n	8002e5e <HAL_RCC_OscConfig+0x1c2>
 8002e5c:	e72d      	b.n	8002cba <HAL_RCC_OscConfig+0x1e>
 8002e5e:	e746      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e60:	69a2      	ldr	r2, [r4, #24]
 8002e62:	2301      	movs	r3, #1
 8002e64:	2a00      	cmp	r2, #0
 8002e66:	d010      	beq.n	8002e8a <HAL_RCC_OscConfig+0x1ee>
        __HAL_RCC_LSI_ENABLE();
 8002e68:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e6a:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002e70:	f7fe fcf0 	bl	8001854 <HAL_GetTick>
 8002e74:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e76:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002e78:	423b      	tst	r3, r7
 8002e7a:	d000      	beq.n	8002e7e <HAL_RCC_OscConfig+0x1e2>
 8002e7c:	e71d      	b.n	8002cba <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7e:	f7fe fce9 	bl	8001854 <HAL_GetTick>
 8002e82:	1b80      	subs	r0, r0, r6
 8002e84:	2802      	cmp	r0, #2
 8002e86:	d9f6      	bls.n	8002e76 <HAL_RCC_OscConfig+0x1da>
 8002e88:	e74a      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_LSI_DISABLE();
 8002e8a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e8c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002e8e:	439a      	bics	r2, r3
 8002e90:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002e92:	f7fe fcdf 	bl	8001854 <HAL_GetTick>
 8002e96:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e98:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8002e9a:	423b      	tst	r3, r7
 8002e9c:	d100      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x204>
 8002e9e:	e70c      	b.n	8002cba <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea0:	f7fe fcd8 	bl	8001854 <HAL_GetTick>
 8002ea4:	1b80      	subs	r0, r0, r6
 8002ea6:	2802      	cmp	r0, #2
 8002ea8:	d9f6      	bls.n	8002e98 <HAL_RCC_OscConfig+0x1fc>
 8002eaa:	e739      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002eac:	2238      	movs	r2, #56	; 0x38
 8002eae:	4d38      	ldr	r5, [pc, #224]	; (8002f90 <HAL_RCC_OscConfig+0x2f4>)
 8002eb0:	68ab      	ldr	r3, [r5, #8]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d108      	bne.n	8002eca <HAL_RCC_OscConfig+0x22e>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002eb8:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002eba:	079b      	lsls	r3, r3, #30
 8002ebc:	d400      	bmi.n	8002ec0 <HAL_RCC_OscConfig+0x224>
 8002ebe:	e700      	b.n	8002cc2 <HAL_RCC_OscConfig+0x26>
 8002ec0:	68a3      	ldr	r3, [r4, #8]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d000      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x22c>
 8002ec6:	e6fc      	b.n	8002cc2 <HAL_RCC_OscConfig+0x26>
 8002ec8:	e711      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002eca:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002ecc:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ece:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002ed0:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8002ed2:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ed4:	4213      	tst	r3, r2
 8002ed6:	d108      	bne.n	8002eea <HAL_RCC_OscConfig+0x24e>
        __HAL_RCC_PWR_CLK_ENABLE();
 8002ed8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002eda:	4313      	orrs	r3, r2
 8002edc:	63eb      	str	r3, [r5, #60]	; 0x3c
 8002ede:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	9303      	str	r3, [sp, #12]
 8002ee4:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eea:	2780      	movs	r7, #128	; 0x80
 8002eec:	4e31      	ldr	r6, [pc, #196]	; (8002fb4 <HAL_RCC_OscConfig+0x318>)
 8002eee:	007f      	lsls	r7, r7, #1
 8002ef0:	6833      	ldr	r3, [r6, #0]
 8002ef2:	423b      	tst	r3, r7
 8002ef4:	d015      	beq.n	8002f22 <HAL_RCC_OscConfig+0x286>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef6:	68a3      	ldr	r3, [r4, #8]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d122      	bne.n	8002f42 <HAL_RCC_OscConfig+0x2a6>
 8002efc:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8002efe:	4313      	orrs	r3, r2
 8002f00:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8002f02:	f7fe fca7 	bl	8001854 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f06:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8002f08:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f0a:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002f0c:	423b      	tst	r3, r7
 8002f0e:	d038      	beq.n	8002f82 <HAL_RCC_OscConfig+0x2e6>
      if (pwrclkchanged == SET)
 8002f10:	9b00      	ldr	r3, [sp, #0]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d000      	beq.n	8002f18 <HAL_RCC_OscConfig+0x27c>
 8002f16:	e6d4      	b.n	8002cc2 <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 8002f18:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002f1a:	4a27      	ldr	r2, [pc, #156]	; (8002fb8 <HAL_RCC_OscConfig+0x31c>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	63eb      	str	r3, [r5, #60]	; 0x3c
 8002f20:	e6cf      	b.n	8002cc2 <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f22:	6833      	ldr	r3, [r6, #0]
 8002f24:	433b      	orrs	r3, r7
 8002f26:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002f28:	f7fe fc94 	bl	8001854 <HAL_GetTick>
 8002f2c:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f2e:	6833      	ldr	r3, [r6, #0]
 8002f30:	423b      	tst	r3, r7
 8002f32:	d1e0      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f34:	f7fe fc8e 	bl	8001854 <HAL_GetTick>
 8002f38:	9b01      	ldr	r3, [sp, #4]
 8002f3a:	1ac0      	subs	r0, r0, r3
 8002f3c:	2802      	cmp	r0, #2
 8002f3e:	d9f6      	bls.n	8002f2e <HAL_RCC_OscConfig+0x292>
 8002f40:	e6ee      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f42:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8002f44:	2b05      	cmp	r3, #5
 8002f46:	d105      	bne.n	8002f54 <HAL_RCC_OscConfig+0x2b8>
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	65eb      	str	r3, [r5, #92]	; 0x5c
 8002f4e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8002f50:	2301      	movs	r3, #1
 8002f52:	e7d4      	b.n	8002efe <HAL_RCC_OscConfig+0x262>
 8002f54:	2101      	movs	r1, #1
 8002f56:	438a      	bics	r2, r1
 8002f58:	65ea      	str	r2, [r5, #92]	; 0x5c
 8002f5a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8002f5c:	3103      	adds	r1, #3
 8002f5e:	438a      	bics	r2, r1
 8002f60:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1cd      	bne.n	8002f02 <HAL_RCC_OscConfig+0x266>
        tickstart = HAL_GetTick();
 8002f66:	f7fe fc75 	bl	8001854 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f6a:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8002f6c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f6e:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8002f70:	423b      	tst	r3, r7
 8002f72:	d0cd      	beq.n	8002f10 <HAL_RCC_OscConfig+0x274>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f74:	f7fe fc6e 	bl	8001854 <HAL_GetTick>
 8002f78:	4b10      	ldr	r3, [pc, #64]	; (8002fbc <HAL_RCC_OscConfig+0x320>)
 8002f7a:	1b80      	subs	r0, r0, r6
 8002f7c:	4298      	cmp	r0, r3
 8002f7e:	d9f6      	bls.n	8002f6e <HAL_RCC_OscConfig+0x2d2>
 8002f80:	e6ce      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f82:	f7fe fc67 	bl	8001854 <HAL_GetTick>
 8002f86:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <HAL_RCC_OscConfig+0x320>)
 8002f88:	1b80      	subs	r0, r0, r6
 8002f8a:	4298      	cmp	r0, r3
 8002f8c:	d9bd      	bls.n	8002f0a <HAL_RCC_OscConfig+0x26e>
 8002f8e:	e6c7      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
 8002f90:	40021000 	.word	0x40021000
 8002f94:	fffeffff 	.word	0xfffeffff
 8002f98:	fffbffff 	.word	0xfffbffff
 8002f9c:	ffff80ff 	.word	0xffff80ff
 8002fa0:	ffffc7ff 	.word	0xffffc7ff
 8002fa4:	00f42400 	.word	0x00f42400
 8002fa8:	20000000 	.word	0x20000000
 8002fac:	20000008 	.word	0x20000008
 8002fb0:	fffffeff 	.word	0xfffffeff
 8002fb4:	40007000 	.word	0x40007000
 8002fb8:	efffffff 	.word	0xefffffff
 8002fbc:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fc0:	2138      	movs	r1, #56	; 0x38
 8002fc2:	4d3f      	ldr	r5, [pc, #252]	; (80030c0 <HAL_RCC_OscConfig+0x424>)
 8002fc4:	68aa      	ldr	r2, [r5, #8]
 8002fc6:	400a      	ands	r2, r1
 8002fc8:	2a10      	cmp	r2, #16
 8002fca:	d053      	beq.n	8003074 <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fcc:	4a3d      	ldr	r2, [pc, #244]	; (80030c4 <HAL_RCC_OscConfig+0x428>)
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d138      	bne.n	8003044 <HAL_RCC_OscConfig+0x3a8>
        __HAL_RCC_PLL_DISABLE();
 8002fd2:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd4:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002fda:	f7fe fc3b 	bl	8001854 <HAL_GetTick>
 8002fde:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe0:	04bf      	lsls	r7, r7, #18
 8002fe2:	682b      	ldr	r3, [r5, #0]
 8002fe4:	423b      	tst	r3, r7
 8002fe6:	d127      	bne.n	8003038 <HAL_RCC_OscConfig+0x39c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fe8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002fea:	6a23      	ldr	r3, [r4, #32]
 8002fec:	68ea      	ldr	r2, [r5, #12]
 8002fee:	430b      	orrs	r3, r1
 8002ff0:	4935      	ldr	r1, [pc, #212]	; (80030c8 <HAL_RCC_OscConfig+0x42c>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff2:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff4:	400a      	ands	r2, r1
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ffa:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003000:	4313      	orrs	r3, r2
 8003002:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003004:	0212      	lsls	r2, r2, #8
 8003006:	4313      	orrs	r3, r2
 8003008:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800300a:	2380      	movs	r3, #128	; 0x80
 800300c:	682a      	ldr	r2, [r5, #0]
 800300e:	045b      	lsls	r3, r3, #17
 8003010:	4313      	orrs	r3, r2
 8003012:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003014:	2380      	movs	r3, #128	; 0x80
 8003016:	68ea      	ldr	r2, [r5, #12]
 8003018:	055b      	lsls	r3, r3, #21
 800301a:	4313      	orrs	r3, r2
 800301c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800301e:	f7fe fc19 	bl	8001854 <HAL_GetTick>
 8003022:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003024:	682b      	ldr	r3, [r5, #0]
 8003026:	4233      	tst	r3, r6
 8003028:	d000      	beq.n	800302c <HAL_RCC_OscConfig+0x390>
 800302a:	e64e      	b.n	8002cca <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800302c:	f7fe fc12 	bl	8001854 <HAL_GetTick>
 8003030:	1b00      	subs	r0, r0, r4
 8003032:	2802      	cmp	r0, #2
 8003034:	d9f6      	bls.n	8003024 <HAL_RCC_OscConfig+0x388>
 8003036:	e673      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003038:	f7fe fc0c 	bl	8001854 <HAL_GetTick>
 800303c:	1b80      	subs	r0, r0, r6
 800303e:	2802      	cmp	r0, #2
 8003040:	d9cf      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x346>
 8003042:	e66d      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_PLL_DISABLE();
 8003044:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003046:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003048:	4013      	ands	r3, r2
 800304a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800304c:	f7fe fc02 	bl	8001854 <HAL_GetTick>
 8003050:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003052:	04b6      	lsls	r6, r6, #18
 8003054:	682b      	ldr	r3, [r5, #0]
 8003056:	0018      	movs	r0, r3
 8003058:	4030      	ands	r0, r6
 800305a:	4233      	tst	r3, r6
 800305c:	d104      	bne.n	8003068 <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800305e:	68eb      	ldr	r3, [r5, #12]
 8003060:	4a1a      	ldr	r2, [pc, #104]	; (80030cc <HAL_RCC_OscConfig+0x430>)
 8003062:	4013      	ands	r3, r2
 8003064:	60eb      	str	r3, [r5, #12]
 8003066:	e65c      	b.n	8002d22 <HAL_RCC_OscConfig+0x86>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003068:	f7fe fbf4 	bl	8001854 <HAL_GetTick>
 800306c:	1b00      	subs	r0, r0, r4
 800306e:	2802      	cmp	r0, #2
 8003070:	d9f0      	bls.n	8003054 <HAL_RCC_OscConfig+0x3b8>
 8003072:	e655      	b.n	8002d20 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003074:	2b01      	cmp	r3, #1
 8003076:	d100      	bne.n	800307a <HAL_RCC_OscConfig+0x3de>
 8003078:	e639      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307a:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 800307c:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800307e:	6a21      	ldr	r1, [r4, #32]
 8003080:	401a      	ands	r2, r3
 8003082:	428a      	cmp	r2, r1
 8003084:	d000      	beq.n	8003088 <HAL_RCC_OscConfig+0x3ec>
 8003086:	e632      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003088:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800308c:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308e:	428a      	cmp	r2, r1
 8003090:	d000      	beq.n	8003094 <HAL_RCC_OscConfig+0x3f8>
 8003092:	e62c      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003094:	21fe      	movs	r1, #254	; 0xfe
 8003096:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003098:	01c9      	lsls	r1, r1, #7
 800309a:	4019      	ands	r1, r3
 800309c:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800309e:	4291      	cmp	r1, r2
 80030a0:	d000      	beq.n	80030a4 <HAL_RCC_OscConfig+0x408>
 80030a2:	e624      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030a4:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030a6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030a8:	0392      	lsls	r2, r2, #14
 80030aa:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030ac:	428a      	cmp	r2, r1
 80030ae:	d000      	beq.n	80030b2 <HAL_RCC_OscConfig+0x416>
 80030b0:	e61d      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80030b4:	0f5b      	lsrs	r3, r3, #29
 80030b6:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d100      	bne.n	80030be <HAL_RCC_OscConfig+0x422>
 80030bc:	e605      	b.n	8002cca <HAL_RCC_OscConfig+0x2e>
 80030be:	e616      	b.n	8002cee <HAL_RCC_OscConfig+0x52>
 80030c0:	40021000 	.word	0x40021000
 80030c4:	feffffff 	.word	0xfeffffff
 80030c8:	1fc1808c 	.word	0x1fc1808c
 80030cc:	effefffc 	.word	0xeffefffc

080030d0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030d0:	2338      	movs	r3, #56	; 0x38
{
 80030d2:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030d4:	4c1e      	ldr	r4, [pc, #120]	; (8003150 <HAL_RCC_GetSysClockFreq+0x80>)
 80030d6:	68a2      	ldr	r2, [r4, #8]
 80030d8:	421a      	tst	r2, r3
 80030da:	d105      	bne.n	80030e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80030dc:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80030de:	481d      	ldr	r0, [pc, #116]	; (8003154 <HAL_RCC_GetSysClockFreq+0x84>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80030e0:	049b      	lsls	r3, r3, #18
 80030e2:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80030e4:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 80030e6:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030e8:	68a2      	ldr	r2, [r4, #8]
 80030ea:	401a      	ands	r2, r3
 80030ec:	2a08      	cmp	r2, #8
 80030ee:	d02a      	beq.n	8003146 <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030f0:	68a2      	ldr	r2, [r4, #8]
 80030f2:	401a      	ands	r2, r3
 80030f4:	2a10      	cmp	r2, #16
 80030f6:	d11a      	bne.n	800312e <HAL_RCC_GetSysClockFreq+0x5e>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80030f8:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030fa:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80030fc:	43db      	mvns	r3, r3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030fe:	0649      	lsls	r1, r1, #25
 8003100:	0f49      	lsrs	r1, r1, #29
 8003102:	257f      	movs	r5, #127	; 0x7f
 8003104:	3101      	adds	r1, #1
    switch (pllsource)
 8003106:	079b      	lsls	r3, r3, #30
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800310a:	68e3      	ldr	r3, [r4, #12]
 800310c:	4812      	ldr	r0, [pc, #72]	; (8003158 <HAL_RCC_GetSysClockFreq+0x88>)
 800310e:	0a1b      	lsrs	r3, r3, #8
 8003110:	401d      	ands	r5, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003112:	f7fd f809 	bl	8000128 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003116:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003118:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800311a:	0f49      	lsrs	r1, r1, #29
 800311c:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 800311e:	f7fd f803 	bl	8000128 <__udivsi3>
 8003122:	e7e0      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003124:	68e3      	ldr	r3, [r4, #12]
 8003126:	480b      	ldr	r0, [pc, #44]	; (8003154 <HAL_RCC_GetSysClockFreq+0x84>)
 8003128:	0a1b      	lsrs	r3, r3, #8
 800312a:	401d      	ands	r5, r3
 800312c:	e7f1      	b.n	8003112 <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800312e:	68a2      	ldr	r2, [r4, #8]
 8003130:	401a      	ands	r2, r3
 8003132:	2a20      	cmp	r2, #32
 8003134:	d009      	beq.n	800314a <HAL_RCC_GetSysClockFreq+0x7a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003136:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 8003138:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800313a:	4013      	ands	r3, r2
 800313c:	2b18      	cmp	r3, #24
 800313e:	d1d2      	bne.n	80030e6 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8003140:	20fa      	movs	r0, #250	; 0xfa
 8003142:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 8003144:	e7cf      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8003146:	4804      	ldr	r0, [pc, #16]	; (8003158 <HAL_RCC_GetSysClockFreq+0x88>)
 8003148:	e7cd      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 800314a:	2080      	movs	r0, #128	; 0x80
 800314c:	0200      	lsls	r0, r0, #8
 800314e:	e7ca      	b.n	80030e6 <HAL_RCC_GetSysClockFreq+0x16>
 8003150:	40021000 	.word	0x40021000
 8003154:	00f42400 	.word	0x00f42400
 8003158:	007a1200 	.word	0x007a1200

0800315c <HAL_RCC_ClockConfig>:
{
 800315c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800315e:	0004      	movs	r4, r0
 8003160:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8003162:	2800      	cmp	r0, #0
 8003164:	d101      	bne.n	800316a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8003166:	2001      	movs	r0, #1
}
 8003168:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800316a:	2707      	movs	r7, #7
 800316c:	4e4a      	ldr	r6, [pc, #296]	; (8003298 <HAL_RCC_ClockConfig+0x13c>)
 800316e:	6833      	ldr	r3, [r6, #0]
 8003170:	403b      	ands	r3, r7
 8003172:	428b      	cmp	r3, r1
 8003174:	d32a      	bcc.n	80031cc <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003176:	6821      	ldr	r1, [r4, #0]
 8003178:	078b      	lsls	r3, r1, #30
 800317a:	d43b      	bmi.n	80031f4 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800317c:	07cb      	lsls	r3, r1, #31
 800317e:	d448      	bmi.n	8003212 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003180:	2707      	movs	r7, #7
 8003182:	6833      	ldr	r3, [r6, #0]
 8003184:	403b      	ands	r3, r7
 8003186:	42ab      	cmp	r3, r5
 8003188:	d90a      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318a:	6833      	ldr	r3, [r6, #0]
 800318c:	43bb      	bics	r3, r7
 800318e:	432b      	orrs	r3, r5
 8003190:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003192:	f7fe fb5f 	bl	8001854 <HAL_GetTick>
 8003196:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003198:	6833      	ldr	r3, [r6, #0]
 800319a:	403b      	ands	r3, r7
 800319c:	42ab      	cmp	r3, r5
 800319e:	d16b      	bne.n	8003278 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	6823      	ldr	r3, [r4, #0]
 80031a2:	4d3e      	ldr	r5, [pc, #248]	; (800329c <HAL_RCC_ClockConfig+0x140>)
 80031a4:	075b      	lsls	r3, r3, #29
 80031a6:	d46f      	bmi.n	8003288 <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80031a8:	f7ff ff92 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 80031ac:	68ab      	ldr	r3, [r5, #8]
 80031ae:	4a3c      	ldr	r2, [pc, #240]	; (80032a0 <HAL_RCC_ClockConfig+0x144>)
 80031b0:	051b      	lsls	r3, r3, #20
 80031b2:	0f1b      	lsrs	r3, r3, #28
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	589b      	ldr	r3, [r3, r2]
 80031b8:	221f      	movs	r2, #31
 80031ba:	4013      	ands	r3, r2
 80031bc:	40d8      	lsrs	r0, r3
 80031be:	4b39      	ldr	r3, [pc, #228]	; (80032a4 <HAL_RCC_ClockConfig+0x148>)
 80031c0:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80031c2:	4b39      	ldr	r3, [pc, #228]	; (80032a8 <HAL_RCC_ClockConfig+0x14c>)
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	f7fe fafd 	bl	80017c4 <HAL_InitTick>
 80031ca:	e7cd      	b.n	8003168 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031cc:	6833      	ldr	r3, [r6, #0]
 80031ce:	43bb      	bics	r3, r7
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80031d4:	f7fe fb3e 	bl	8001854 <HAL_GetTick>
 80031d8:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031da:	6833      	ldr	r3, [r6, #0]
 80031dc:	403b      	ands	r3, r7
 80031de:	42ab      	cmp	r3, r5
 80031e0:	d0c9      	beq.n	8003176 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031e2:	f7fe fb37 	bl	8001854 <HAL_GetTick>
 80031e6:	9b01      	ldr	r3, [sp, #4]
 80031e8:	1ac0      	subs	r0, r0, r3
 80031ea:	4b30      	ldr	r3, [pc, #192]	; (80032ac <HAL_RCC_ClockConfig+0x150>)
 80031ec:	4298      	cmp	r0, r3
 80031ee:	d9f4      	bls.n	80031da <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80031f0:	2003      	movs	r0, #3
 80031f2:	e7b9      	b.n	8003168 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f4:	4a29      	ldr	r2, [pc, #164]	; (800329c <HAL_RCC_ClockConfig+0x140>)
 80031f6:	074b      	lsls	r3, r1, #29
 80031f8:	d504      	bpl.n	8003204 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80031fa:	23e0      	movs	r3, #224	; 0xe0
 80031fc:	6890      	ldr	r0, [r2, #8]
 80031fe:	01db      	lsls	r3, r3, #7
 8003200:	4303      	orrs	r3, r0
 8003202:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003204:	6893      	ldr	r3, [r2, #8]
 8003206:	482a      	ldr	r0, [pc, #168]	; (80032b0 <HAL_RCC_ClockConfig+0x154>)
 8003208:	4003      	ands	r3, r0
 800320a:	68a0      	ldr	r0, [r4, #8]
 800320c:	4303      	orrs	r3, r0
 800320e:	6093      	str	r3, [r2, #8]
 8003210:	e7b4      	b.n	800317c <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003212:	6862      	ldr	r2, [r4, #4]
 8003214:	4f21      	ldr	r7, [pc, #132]	; (800329c <HAL_RCC_ClockConfig+0x140>)
 8003216:	2a01      	cmp	r2, #1
 8003218:	d119      	bne.n	800324e <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	039b      	lsls	r3, r3, #14
 800321e:	d5a2      	bpl.n	8003166 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003220:	2107      	movs	r1, #7
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	438b      	bics	r3, r1
 8003226:	4313      	orrs	r3, r2
 8003228:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800322a:	f7fe fb13 	bl	8001854 <HAL_GetTick>
 800322e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003230:	2338      	movs	r3, #56	; 0x38
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	401a      	ands	r2, r3
 8003236:	6863      	ldr	r3, [r4, #4]
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	429a      	cmp	r2, r3
 800323c:	d0a0      	beq.n	8003180 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800323e:	f7fe fb09 	bl	8001854 <HAL_GetTick>
 8003242:	9b01      	ldr	r3, [sp, #4]
 8003244:	1ac0      	subs	r0, r0, r3
 8003246:	4b19      	ldr	r3, [pc, #100]	; (80032ac <HAL_RCC_ClockConfig+0x150>)
 8003248:	4298      	cmp	r0, r3
 800324a:	d9f1      	bls.n	8003230 <HAL_RCC_ClockConfig+0xd4>
 800324c:	e7d0      	b.n	80031f0 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800324e:	2a02      	cmp	r2, #2
 8003250:	d103      	bne.n	800325a <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	019b      	lsls	r3, r3, #6
 8003256:	d4e3      	bmi.n	8003220 <HAL_RCC_ClockConfig+0xc4>
 8003258:	e785      	b.n	8003166 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800325a:	2a00      	cmp	r2, #0
 800325c:	d103      	bne.n	8003266 <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	055b      	lsls	r3, r3, #21
 8003262:	d4dd      	bmi.n	8003220 <HAL_RCC_ClockConfig+0xc4>
 8003264:	e77f      	b.n	8003166 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003266:	2302      	movs	r3, #2
 8003268:	2a03      	cmp	r2, #3
 800326a:	d103      	bne.n	8003274 <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800326c:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800326e:	4219      	tst	r1, r3
 8003270:	d1d6      	bne.n	8003220 <HAL_RCC_ClockConfig+0xc4>
 8003272:	e778      	b.n	8003166 <HAL_RCC_ClockConfig+0xa>
 8003274:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8003276:	e7fa      	b.n	800326e <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003278:	f7fe faec 	bl	8001854 <HAL_GetTick>
 800327c:	9b01      	ldr	r3, [sp, #4]
 800327e:	1ac0      	subs	r0, r0, r3
 8003280:	4b0a      	ldr	r3, [pc, #40]	; (80032ac <HAL_RCC_ClockConfig+0x150>)
 8003282:	4298      	cmp	r0, r3
 8003284:	d988      	bls.n	8003198 <HAL_RCC_ClockConfig+0x3c>
 8003286:	e7b3      	b.n	80031f0 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003288:	68ab      	ldr	r3, [r5, #8]
 800328a:	4a0a      	ldr	r2, [pc, #40]	; (80032b4 <HAL_RCC_ClockConfig+0x158>)
 800328c:	4013      	ands	r3, r2
 800328e:	68e2      	ldr	r2, [r4, #12]
 8003290:	4313      	orrs	r3, r2
 8003292:	60ab      	str	r3, [r5, #8]
 8003294:	e788      	b.n	80031a8 <HAL_RCC_ClockConfig+0x4c>
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	40022000 	.word	0x40022000
 800329c:	40021000 	.word	0x40021000
 80032a0:	080056fc 	.word	0x080056fc
 80032a4:	20000000 	.word	0x20000000
 80032a8:	20000008 	.word	0x20000008
 80032ac:	00001388 	.word	0x00001388
 80032b0:	fffff0ff 	.word	0xfffff0ff
 80032b4:	ffff8fff 	.word	0xffff8fff

080032b8 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80032b8:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80032ba:	4a07      	ldr	r2, [pc, #28]	; (80032d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	045b      	lsls	r3, r3, #17
 80032c0:	0f5b      	lsrs	r3, r3, #29
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	589b      	ldr	r3, [r3, r2]
 80032c6:	221f      	movs	r2, #31
 80032c8:	4013      	ands	r3, r2
 80032ca:	4a04      	ldr	r2, [pc, #16]	; (80032dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032cc:	6810      	ldr	r0, [r2, #0]
 80032ce:	40d8      	lsrs	r0, r3
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	40021000 	.word	0x40021000
 80032d8:	0800573c 	.word	0x0800573c
 80032dc:	20000000 	.word	0x20000000

080032e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032e2:	0005      	movs	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032e4:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032e6:	2000      	movs	r0, #0
{
 80032e8:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032ea:	039b      	lsls	r3, r3, #14
 80032ec:	d53b      	bpl.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x86>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ee:	2280      	movs	r2, #128	; 0x80
 80032f0:	4c48      	ldr	r4, [pc, #288]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80032f2:	0552      	lsls	r2, r2, #21
 80032f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80032f6:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032f8:	4213      	tst	r3, r2
 80032fa:	d108      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80032fe:	4313      	orrs	r3, r2
 8003300:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003302:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003304:	4013      	ands	r3, r2
 8003306:	9303      	str	r3, [sp, #12]
 8003308:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800330a:	2301      	movs	r3, #1
 800330c:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800330e:	2780      	movs	r7, #128	; 0x80
 8003310:	4e41      	ldr	r6, [pc, #260]	; (8003418 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8003312:	007f      	lsls	r7, r7, #1
 8003314:	6833      	ldr	r3, [r6, #0]
 8003316:	433b      	orrs	r3, r7
 8003318:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800331a:	f7fe fa9b 	bl	8001854 <HAL_GetTick>
 800331e:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003320:	6833      	ldr	r3, [r6, #0]
 8003322:	423b      	tst	r3, r7
 8003324:	d011      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003326:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003328:	23c0      	movs	r3, #192	; 0xc0
 800332a:	0011      	movs	r1, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4e3b      	ldr	r6, [pc, #236]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003330:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003332:	421a      	tst	r2, r3
 8003334:	d002      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003336:	696b      	ldr	r3, [r5, #20]
 8003338:	4299      	cmp	r1, r3
 800333a:	d14d      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800333c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800333e:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003340:	401e      	ands	r6, r3
 8003342:	696b      	ldr	r3, [r5, #20]
 8003344:	431e      	orrs	r6, r3
 8003346:	65e6      	str	r6, [r4, #92]	; 0x5c
 8003348:	e006      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x78>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800334a:	f7fe fa83 	bl	8001854 <HAL_GetTick>
 800334e:	9b01      	ldr	r3, [sp, #4]
 8003350:	1ac0      	subs	r0, r0, r3
 8003352:	2802      	cmp	r0, #2
 8003354:	d9e4      	bls.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 8003356:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003358:	9b00      	ldr	r3, [sp, #0]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d103      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003360:	4a2f      	ldr	r2, [pc, #188]	; (8003420 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003362:	4013      	ands	r3, r2
 8003364:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003366:	682a      	ldr	r2, [r5, #0]
 8003368:	07d3      	lsls	r3, r2, #31
 800336a:	d506      	bpl.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800336c:	2403      	movs	r4, #3
 800336e:	4929      	ldr	r1, [pc, #164]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003370:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8003372:	43a3      	bics	r3, r4
 8003374:	686c      	ldr	r4, [r5, #4]
 8003376:	4323      	orrs	r3, r4
 8003378:	654b      	str	r3, [r1, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800337a:	0693      	lsls	r3, r2, #26
 800337c:	d506      	bpl.n	800338c <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800337e:	4925      	ldr	r1, [pc, #148]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003380:	4c28      	ldr	r4, [pc, #160]	; (8003424 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003382:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8003384:	4023      	ands	r3, r4
 8003386:	68ac      	ldr	r4, [r5, #8]
 8003388:	4323      	orrs	r3, r4
 800338a:	654b      	str	r3, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800338c:	0453      	lsls	r3, r2, #17
 800338e:	d50f      	bpl.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003390:	4920      	ldr	r1, [pc, #128]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003392:	692c      	ldr	r4, [r5, #16]
 8003394:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	089b      	lsrs	r3, r3, #2
 800339a:	4323      	orrs	r3, r4
 800339c:	654b      	str	r3, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800339e:	2380      	movs	r3, #128	; 0x80
 80033a0:	05db      	lsls	r3, r3, #23
 80033a2:	429c      	cmp	r4, r3
 80033a4:	d104      	bne.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033a6:	2380      	movs	r3, #128	; 0x80
 80033a8:	68cc      	ldr	r4, [r1, #12]
 80033aa:	025b      	lsls	r3, r3, #9
 80033ac:	4323      	orrs	r3, r4
 80033ae:	60cb      	str	r3, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80033b0:	0513      	lsls	r3, r2, #20
 80033b2:	d50f      	bpl.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80033b4:	4a17      	ldr	r2, [pc, #92]	; (8003414 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033b6:	4c1c      	ldr	r4, [pc, #112]	; (8003428 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80033b8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80033ba:	68e9      	ldr	r1, [r5, #12]
 80033bc:	4023      	ands	r3, r4
 80033be:	430b      	orrs	r3, r1
 80033c0:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	01db      	lsls	r3, r3, #7
 80033c6:	4299      	cmp	r1, r3
 80033c8:	d104      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80033ca:	2380      	movs	r3, #128	; 0x80
 80033cc:	68d1      	ldr	r1, [r2, #12]
 80033ce:	025b      	lsls	r3, r3, #9
 80033d0:	430b      	orrs	r3, r1
 80033d2:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80033d4:	b005      	add	sp, #20
 80033d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 80033d8:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033da:	6de2      	ldr	r2, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 80033dc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033de:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 80033e0:	025b      	lsls	r3, r3, #9
 80033e2:	4303      	orrs	r3, r0
 80033e4:	65e3      	str	r3, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033e6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80033e8:	4810      	ldr	r0, [pc, #64]	; (800342c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80033ea:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033ec:	4003      	ands	r3, r0
 80033ee:	65e3      	str	r3, [r4, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 80033f0:	65e1      	str	r1, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033f2:	07d3      	lsls	r3, r2, #31
 80033f4:	d5a2      	bpl.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x5c>
        tickstart = HAL_GetTick();
 80033f6:	f7fe fa2d 	bl	8001854 <HAL_GetTick>
 80033fa:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033fc:	2202      	movs	r2, #2
 80033fe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003400:	4213      	tst	r3, r2
 8003402:	d19b      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x5c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003404:	f7fe fa26 	bl	8001854 <HAL_GetTick>
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800340a:	1bc0      	subs	r0, r0, r7
 800340c:	4298      	cmp	r0, r3
 800340e:	d9f5      	bls.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003410:	e7a1      	b.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	40021000 	.word	0x40021000
 8003418:	40007000 	.word	0x40007000
 800341c:	fffffcff 	.word	0xfffffcff
 8003420:	efffffff 	.word	0xefffffff
 8003424:	ffffcfff 	.word	0xffffcfff
 8003428:	ffff3fff 	.word	0xffff3fff
 800342c:	fffeffff 	.word	0xfffeffff
 8003430:	00001388 	.word	0x00001388

08003434 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003434:	2201      	movs	r2, #1
 8003436:	6a03      	ldr	r3, [r0, #32]
{
 8003438:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800343a:	4393      	bics	r3, r2
 800343c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003440:	4a16      	ldr	r2, [pc, #88]	; (800349c <TIM_OC1_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8003442:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003444:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003446:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003448:	680a      	ldr	r2, [r1, #0]
 800344a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800344c:	2202      	movs	r2, #2
 800344e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003450:	688a      	ldr	r2, [r1, #8]
 8003452:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003454:	4a12      	ldr	r2, [pc, #72]	; (80034a0 <TIM_OC1_SetConfig+0x6c>)
 8003456:	4290      	cmp	r0, r2
 8003458:	d005      	beq.n	8003466 <TIM_OC1_SetConfig+0x32>
 800345a:	4e12      	ldr	r6, [pc, #72]	; (80034a4 <TIM_OC1_SetConfig+0x70>)
 800345c:	42b0      	cmp	r0, r6
 800345e:	d002      	beq.n	8003466 <TIM_OC1_SetConfig+0x32>
 8003460:	4e11      	ldr	r6, [pc, #68]	; (80034a8 <TIM_OC1_SetConfig+0x74>)
 8003462:	42b0      	cmp	r0, r6
 8003464:	d113      	bne.n	800348e <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003466:	2608      	movs	r6, #8
 8003468:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800346a:	68ce      	ldr	r6, [r1, #12]
 800346c:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800346e:	2604      	movs	r6, #4
 8003470:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003472:	4290      	cmp	r0, r2
 8003474:	d005      	beq.n	8003482 <TIM_OC1_SetConfig+0x4e>
 8003476:	4a0b      	ldr	r2, [pc, #44]	; (80034a4 <TIM_OC1_SetConfig+0x70>)
 8003478:	4290      	cmp	r0, r2
 800347a:	d002      	beq.n	8003482 <TIM_OC1_SetConfig+0x4e>
 800347c:	4a0a      	ldr	r2, [pc, #40]	; (80034a8 <TIM_OC1_SetConfig+0x74>)
 800347e:	4290      	cmp	r0, r2
 8003480:	d105      	bne.n	800348e <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003482:	4a0a      	ldr	r2, [pc, #40]	; (80034ac <TIM_OC1_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003484:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003486:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003488:	694c      	ldr	r4, [r1, #20]
 800348a:	4334      	orrs	r4, r6
 800348c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800348e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003490:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003492:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003494:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003496:	6203      	str	r3, [r0, #32]
}
 8003498:	bd70      	pop	{r4, r5, r6, pc}
 800349a:	46c0      	nop			; (mov r8, r8)
 800349c:	fffeff8c 	.word	0xfffeff8c
 80034a0:	40012c00 	.word	0x40012c00
 80034a4:	40014400 	.word	0x40014400
 80034a8:	40014800 	.word	0x40014800
 80034ac:	fffffcff 	.word	0xfffffcff

080034b0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034b0:	6a03      	ldr	r3, [r0, #32]
 80034b2:	4a17      	ldr	r2, [pc, #92]	; (8003510 <TIM_OC3_SetConfig+0x60>)
{
 80034b4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034b6:	4013      	ands	r3, r2
 80034b8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ba:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034bc:	4d15      	ldr	r5, [pc, #84]	; (8003514 <TIM_OC3_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80034be:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80034c0:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034c2:	402c      	ands	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c4:	680d      	ldr	r5, [r1, #0]
 80034c6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034c8:	4d13      	ldr	r5, [pc, #76]	; (8003518 <TIM_OC3_SetConfig+0x68>)
 80034ca:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034cc:	688d      	ldr	r5, [r1, #8]
 80034ce:	022d      	lsls	r5, r5, #8
 80034d0:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034d2:	4d12      	ldr	r5, [pc, #72]	; (800351c <TIM_OC3_SetConfig+0x6c>)
 80034d4:	42a8      	cmp	r0, r5
 80034d6:	d10e      	bne.n	80034f6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034d8:	4d11      	ldr	r5, [pc, #68]	; (8003520 <TIM_OC3_SetConfig+0x70>)
 80034da:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034dc:	68cb      	ldr	r3, [r1, #12]
 80034de:	021b      	lsls	r3, r3, #8
 80034e0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034e2:	4d10      	ldr	r5, [pc, #64]	; (8003524 <TIM_OC3_SetConfig+0x74>)
 80034e4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034e6:	4d10      	ldr	r5, [pc, #64]	; (8003528 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034e8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034ea:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034ec:	698a      	ldr	r2, [r1, #24]
 80034ee:	4332      	orrs	r2, r6
 80034f0:	0112      	lsls	r2, r2, #4
 80034f2:	432a      	orrs	r2, r5
 80034f4:	e005      	b.n	8003502 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034f6:	4d0d      	ldr	r5, [pc, #52]	; (800352c <TIM_OC3_SetConfig+0x7c>)
 80034f8:	42a8      	cmp	r0, r5
 80034fa:	d0f4      	beq.n	80034e6 <TIM_OC3_SetConfig+0x36>
 80034fc:	4d0c      	ldr	r5, [pc, #48]	; (8003530 <TIM_OC3_SetConfig+0x80>)
 80034fe:	42a8      	cmp	r0, r5
 8003500:	d0f1      	beq.n	80034e6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003502:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003504:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003506:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003508:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800350a:	6203      	str	r3, [r0, #32]
}
 800350c:	bd70      	pop	{r4, r5, r6, pc}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	fffffeff 	.word	0xfffffeff
 8003514:	fffeff8c 	.word	0xfffeff8c
 8003518:	fffffdff 	.word	0xfffffdff
 800351c:	40012c00 	.word	0x40012c00
 8003520:	fffff7ff 	.word	0xfffff7ff
 8003524:	fffffbff 	.word	0xfffffbff
 8003528:	ffffcfff 	.word	0xffffcfff
 800352c:	40014400 	.word	0x40014400
 8003530:	40014800 	.word	0x40014800

08003534 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003534:	6a03      	ldr	r3, [r0, #32]
 8003536:	4a12      	ldr	r2, [pc, #72]	; (8003580 <TIM_OC4_SetConfig+0x4c>)
{
 8003538:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800353a:	4013      	ands	r3, r2
 800353c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003540:	4c10      	ldr	r4, [pc, #64]	; (8003584 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 8003542:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003544:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003546:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003548:	680c      	ldr	r4, [r1, #0]
 800354a:	0224      	lsls	r4, r4, #8
 800354c:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800354e:	4c0e      	ldr	r4, [pc, #56]	; (8003588 <TIM_OC4_SetConfig+0x54>)
 8003550:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003552:	688c      	ldr	r4, [r1, #8]
 8003554:	0324      	lsls	r4, r4, #12
 8003556:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003558:	4c0c      	ldr	r4, [pc, #48]	; (800358c <TIM_OC4_SetConfig+0x58>)
 800355a:	42a0      	cmp	r0, r4
 800355c:	d005      	beq.n	800356a <TIM_OC4_SetConfig+0x36>
 800355e:	4c0c      	ldr	r4, [pc, #48]	; (8003590 <TIM_OC4_SetConfig+0x5c>)
 8003560:	42a0      	cmp	r0, r4
 8003562:	d002      	beq.n	800356a <TIM_OC4_SetConfig+0x36>
 8003564:	4c0b      	ldr	r4, [pc, #44]	; (8003594 <TIM_OC4_SetConfig+0x60>)
 8003566:	42a0      	cmp	r0, r4
 8003568:	d104      	bne.n	8003574 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800356a:	4c0b      	ldr	r4, [pc, #44]	; (8003598 <TIM_OC4_SetConfig+0x64>)
 800356c:	4023      	ands	r3, r4

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800356e:	694c      	ldr	r4, [r1, #20]
 8003570:	01a4      	lsls	r4, r4, #6
 8003572:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003574:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003576:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003578:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800357a:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800357c:	6202      	str	r2, [r0, #32]
}
 800357e:	bd30      	pop	{r4, r5, pc}
 8003580:	ffffefff 	.word	0xffffefff
 8003584:	feff8cff 	.word	0xfeff8cff
 8003588:	ffffdfff 	.word	0xffffdfff
 800358c:	40012c00 	.word	0x40012c00
 8003590:	40014400 	.word	0x40014400
 8003594:	40014800 	.word	0x40014800
 8003598:	ffffbfff 	.word	0xffffbfff

0800359c <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800359c:	6a03      	ldr	r3, [r0, #32]
{
 800359e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80035a0:	4e10      	ldr	r6, [pc, #64]	; (80035e4 <TIM_OC5_SetConfig+0x48>)
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80035a2:	4c11      	ldr	r4, [pc, #68]	; (80035e8 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80035a4:	4033      	ands	r3, r6
 80035a6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80035a8:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80035aa:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80035ac:	6d45      	ldr	r5, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80035ae:	4025      	ands	r5, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035b0:	680c      	ldr	r4, [r1, #0]
 80035b2:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80035b4:	4c0d      	ldr	r4, [pc, #52]	; (80035ec <TIM_OC5_SetConfig+0x50>)
 80035b6:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80035b8:	688c      	ldr	r4, [r1, #8]
 80035ba:	0424      	lsls	r4, r4, #16
 80035bc:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035be:	4c0c      	ldr	r4, [pc, #48]	; (80035f0 <TIM_OC5_SetConfig+0x54>)
 80035c0:	42a0      	cmp	r0, r4
 80035c2:	d005      	beq.n	80035d0 <TIM_OC5_SetConfig+0x34>
 80035c4:	4c0b      	ldr	r4, [pc, #44]	; (80035f4 <TIM_OC5_SetConfig+0x58>)
 80035c6:	42a0      	cmp	r0, r4
 80035c8:	d002      	beq.n	80035d0 <TIM_OC5_SetConfig+0x34>
 80035ca:	4c0b      	ldr	r4, [pc, #44]	; (80035f8 <TIM_OC5_SetConfig+0x5c>)
 80035cc:	42a0      	cmp	r0, r4
 80035ce:	d103      	bne.n	80035d8 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80035d0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80035d2:	4033      	ands	r3, r6
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80035d4:	0224      	lsls	r4, r4, #8
 80035d6:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d8:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80035da:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80035dc:	6545      	str	r5, [r0, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80035de:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e0:	6202      	str	r2, [r0, #32]
}
 80035e2:	bd70      	pop	{r4, r5, r6, pc}
 80035e4:	fffeffff 	.word	0xfffeffff
 80035e8:	fffeff8f 	.word	0xfffeff8f
 80035ec:	fffdffff 	.word	0xfffdffff
 80035f0:	40012c00 	.word	0x40012c00
 80035f4:	40014400 	.word	0x40014400
 80035f8:	40014800 	.word	0x40014800

080035fc <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80035fc:	6a03      	ldr	r3, [r0, #32]
 80035fe:	4a12      	ldr	r2, [pc, #72]	; (8003648 <TIM_OC6_SetConfig+0x4c>)
{
 8003600:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003602:	4013      	ands	r3, r2
 8003604:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003606:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003608:	4c10      	ldr	r4, [pc, #64]	; (800364c <TIM_OC6_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 800360a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800360c:	6d45      	ldr	r5, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800360e:	4025      	ands	r5, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003610:	680c      	ldr	r4, [r1, #0]
 8003612:	0224      	lsls	r4, r4, #8
 8003614:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003616:	4c0e      	ldr	r4, [pc, #56]	; (8003650 <TIM_OC6_SetConfig+0x54>)
 8003618:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800361a:	688c      	ldr	r4, [r1, #8]
 800361c:	0524      	lsls	r4, r4, #20
 800361e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003620:	4c0c      	ldr	r4, [pc, #48]	; (8003654 <TIM_OC6_SetConfig+0x58>)
 8003622:	42a0      	cmp	r0, r4
 8003624:	d005      	beq.n	8003632 <TIM_OC6_SetConfig+0x36>
 8003626:	4c0c      	ldr	r4, [pc, #48]	; (8003658 <TIM_OC6_SetConfig+0x5c>)
 8003628:	42a0      	cmp	r0, r4
 800362a:	d002      	beq.n	8003632 <TIM_OC6_SetConfig+0x36>
 800362c:	4c0b      	ldr	r4, [pc, #44]	; (800365c <TIM_OC6_SetConfig+0x60>)
 800362e:	42a0      	cmp	r0, r4
 8003630:	d104      	bne.n	800363c <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003632:	4c0b      	ldr	r4, [pc, #44]	; (8003660 <TIM_OC6_SetConfig+0x64>)
 8003634:	4023      	ands	r3, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003636:	694c      	ldr	r4, [r1, #20]
 8003638:	02a4      	lsls	r4, r4, #10
 800363a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800363c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800363e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8003640:	6545      	str	r5, [r0, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8003642:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	6202      	str	r2, [r0, #32]
}
 8003646:	bd30      	pop	{r4, r5, pc}
 8003648:	ffefffff 	.word	0xffefffff
 800364c:	feff8fff 	.word	0xfeff8fff
 8003650:	ffdfffff 	.word	0xffdfffff
 8003654:	40012c00 	.word	0x40012c00
 8003658:	40014400 	.word	0x40014400
 800365c:	40014800 	.word	0x40014800
 8003660:	fffbffff 	.word	0xfffbffff

08003664 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003664:	0002      	movs	r2, r0
{
 8003666:	0003      	movs	r3, r0
    return HAL_ERROR;
 8003668:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 800366a:	323d      	adds	r2, #61	; 0x3d
 800366c:	7811      	ldrb	r1, [r2, #0]
 800366e:	4281      	cmp	r1, r0
 8003670:	d115      	bne.n	800369e <HAL_TIM_Base_Start+0x3a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003672:	2102      	movs	r1, #2
 8003674:	7011      	strb	r1, [r2, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a0c      	ldr	r2, [pc, #48]	; (80036ac <HAL_TIM_Base_Start+0x48>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d002      	beq.n	8003684 <HAL_TIM_Base_Start+0x20>
 800367e:	4a0c      	ldr	r2, [pc, #48]	; (80036b0 <HAL_TIM_Base_Start+0x4c>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d10d      	bne.n	80036a0 <HAL_TIM_Base_Start+0x3c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003684:	689a      	ldr	r2, [r3, #8]
 8003686:	490b      	ldr	r1, [pc, #44]	; (80036b4 <HAL_TIM_Base_Start+0x50>)
  return HAL_OK;
 8003688:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800368a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800368c:	2a06      	cmp	r2, #6
 800368e:	d006      	beq.n	800369e <HAL_TIM_Base_Start+0x3a>
 8003690:	3907      	subs	r1, #7
 8003692:	428a      	cmp	r2, r1
 8003694:	d003      	beq.n	800369e <HAL_TIM_Base_Start+0x3a>
      __HAL_TIM_ENABLE(htim);
 8003696:	2201      	movs	r2, #1
 8003698:	6819      	ldr	r1, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	601a      	str	r2, [r3, #0]
}
 800369e:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4310      	orrs	r0, r2
 80036a4:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80036a6:	2000      	movs	r0, #0
 80036a8:	e7f9      	b.n	800369e <HAL_TIM_Base_Start+0x3a>
 80036aa:	46c0      	nop			; (mov r8, r8)
 80036ac:	40012c00 	.word	0x40012c00
 80036b0:	40000400 	.word	0x40000400
 80036b4:	00010007 	.word	0x00010007

080036b8 <HAL_TIM_PWM_MspInit>:
 80036b8:	4770      	bx	lr
	...

080036bc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036bc:	4a19      	ldr	r2, [pc, #100]	; (8003724 <TIM_Base_SetConfig+0x68>)
{
 80036be:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80036c0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036c2:	4290      	cmp	r0, r2
 80036c4:	d002      	beq.n	80036cc <TIM_Base_SetConfig+0x10>
 80036c6:	4c18      	ldr	r4, [pc, #96]	; (8003728 <TIM_Base_SetConfig+0x6c>)
 80036c8:	42a0      	cmp	r0, r4
 80036ca:	d108      	bne.n	80036de <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036cc:	2470      	movs	r4, #112	; 0x70
 80036ce:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80036d0:	684c      	ldr	r4, [r1, #4]
 80036d2:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036d4:	4290      	cmp	r0, r2
 80036d6:	d00b      	beq.n	80036f0 <TIM_Base_SetConfig+0x34>
 80036d8:	4c13      	ldr	r4, [pc, #76]	; (8003728 <TIM_Base_SetConfig+0x6c>)
 80036da:	42a0      	cmp	r0, r4
 80036dc:	d008      	beq.n	80036f0 <TIM_Base_SetConfig+0x34>
 80036de:	4c13      	ldr	r4, [pc, #76]	; (800372c <TIM_Base_SetConfig+0x70>)
 80036e0:	42a0      	cmp	r0, r4
 80036e2:	d005      	beq.n	80036f0 <TIM_Base_SetConfig+0x34>
 80036e4:	4c12      	ldr	r4, [pc, #72]	; (8003730 <TIM_Base_SetConfig+0x74>)
 80036e6:	42a0      	cmp	r0, r4
 80036e8:	d002      	beq.n	80036f0 <TIM_Base_SetConfig+0x34>
 80036ea:	4c12      	ldr	r4, [pc, #72]	; (8003734 <TIM_Base_SetConfig+0x78>)
 80036ec:	42a0      	cmp	r0, r4
 80036ee:	d103      	bne.n	80036f8 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 80036f0:	4c11      	ldr	r4, [pc, #68]	; (8003738 <TIM_Base_SetConfig+0x7c>)
 80036f2:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036f4:	68cc      	ldr	r4, [r1, #12]
 80036f6:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f8:	2480      	movs	r4, #128	; 0x80
 80036fa:	43a3      	bics	r3, r4
 80036fc:	694c      	ldr	r4, [r1, #20]
 80036fe:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8003700:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003702:	688b      	ldr	r3, [r1, #8]
 8003704:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003706:	680b      	ldr	r3, [r1, #0]
 8003708:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800370a:	4290      	cmp	r0, r2
 800370c:	d005      	beq.n	800371a <TIM_Base_SetConfig+0x5e>
 800370e:	4b08      	ldr	r3, [pc, #32]	; (8003730 <TIM_Base_SetConfig+0x74>)
 8003710:	4298      	cmp	r0, r3
 8003712:	d002      	beq.n	800371a <TIM_Base_SetConfig+0x5e>
 8003714:	4b07      	ldr	r3, [pc, #28]	; (8003734 <TIM_Base_SetConfig+0x78>)
 8003716:	4298      	cmp	r0, r3
 8003718:	d101      	bne.n	800371e <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 800371a:	690b      	ldr	r3, [r1, #16]
 800371c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800371e:	2301      	movs	r3, #1
 8003720:	6143      	str	r3, [r0, #20]
}
 8003722:	bd10      	pop	{r4, pc}
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40000400 	.word	0x40000400
 800372c:	40002000 	.word	0x40002000
 8003730:	40014400 	.word	0x40014400
 8003734:	40014800 	.word	0x40014800
 8003738:	fffffcff 	.word	0xfffffcff

0800373c <HAL_TIM_Base_Init>:
{
 800373c:	b570      	push	{r4, r5, r6, lr}
 800373e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003740:	2001      	movs	r0, #1
  if (htim == NULL)
 8003742:	2c00      	cmp	r4, #0
 8003744:	d023      	beq.n	800378e <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003746:	0025      	movs	r5, r4
 8003748:	353d      	adds	r5, #61	; 0x3d
 800374a:	782b      	ldrb	r3, [r5, #0]
 800374c:	b2da      	uxtb	r2, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d105      	bne.n	800375e <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003752:	0023      	movs	r3, r4
 8003754:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003756:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003758:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800375a:	f7fd fe67 	bl	800142c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800375e:	2302      	movs	r3, #2
 8003760:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003762:	6820      	ldr	r0, [r4, #0]
 8003764:	1d21      	adds	r1, r4, #4
 8003766:	f7ff ffa9 	bl	80036bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800376a:	0022      	movs	r2, r4
 800376c:	2301      	movs	r3, #1
  return HAL_OK;
 800376e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003770:	3248      	adds	r2, #72	; 0x48
 8003772:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003774:	3447      	adds	r4, #71	; 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003776:	3a0a      	subs	r2, #10
 8003778:	7013      	strb	r3, [r2, #0]
 800377a:	7053      	strb	r3, [r2, #1]
 800377c:	7093      	strb	r3, [r2, #2]
 800377e:	70d3      	strb	r3, [r2, #3]
 8003780:	7113      	strb	r3, [r2, #4]
 8003782:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003784:	7193      	strb	r3, [r2, #6]
 8003786:	71d3      	strb	r3, [r2, #7]
 8003788:	7213      	strb	r3, [r2, #8]
 800378a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800378c:	702b      	strb	r3, [r5, #0]
}
 800378e:	bd70      	pop	{r4, r5, r6, pc}

08003790 <HAL_TIM_PWM_Init>:
{
 8003790:	b570      	push	{r4, r5, r6, lr}
 8003792:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003794:	2001      	movs	r0, #1
  if (htim == NULL)
 8003796:	2c00      	cmp	r4, #0
 8003798:	d023      	beq.n	80037e2 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800379a:	0025      	movs	r5, r4
 800379c:	353d      	adds	r5, #61	; 0x3d
 800379e:	782b      	ldrb	r3, [r5, #0]
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d105      	bne.n	80037b2 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80037a6:	0023      	movs	r3, r4
 80037a8:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80037aa:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80037ac:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80037ae:	f7ff ff83 	bl	80036b8 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80037b2:	2302      	movs	r3, #2
 80037b4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b6:	6820      	ldr	r0, [r4, #0]
 80037b8:	1d21      	adds	r1, r4, #4
 80037ba:	f7ff ff7f 	bl	80036bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037be:	0022      	movs	r2, r4
 80037c0:	2301      	movs	r3, #1
  return HAL_OK;
 80037c2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037c4:	3248      	adds	r2, #72	; 0x48
 80037c6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037c8:	3447      	adds	r4, #71	; 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037ca:	3a0a      	subs	r2, #10
 80037cc:	7013      	strb	r3, [r2, #0]
 80037ce:	7053      	strb	r3, [r2, #1]
 80037d0:	7093      	strb	r3, [r2, #2]
 80037d2:	70d3      	strb	r3, [r2, #3]
 80037d4:	7113      	strb	r3, [r2, #4]
 80037d6:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037d8:	7193      	strb	r3, [r2, #6]
 80037da:	71d3      	strb	r3, [r2, #7]
 80037dc:	7213      	strb	r3, [r2, #8]
 80037de:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80037e0:	702b      	strb	r3, [r5, #0]
}
 80037e2:	bd70      	pop	{r4, r5, r6, pc}

080037e4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037e4:	2210      	movs	r2, #16
 80037e6:	6a03      	ldr	r3, [r0, #32]
{
 80037e8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ea:	4393      	bics	r3, r2
 80037ec:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80037ee:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037f0:	4c15      	ldr	r4, [pc, #84]	; (8003848 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80037f2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80037f4:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80037f6:	4025      	ands	r5, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037f8:	680c      	ldr	r4, [r1, #0]
 80037fa:	0224      	lsls	r4, r4, #8
 80037fc:	4325      	orrs	r5, r4
  tmpccer &= ~TIM_CCER_CC2P;
 80037fe:	2420      	movs	r4, #32
 8003800:	43a2      	bics	r2, r4
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003802:	688c      	ldr	r4, [r1, #8]
 8003804:	0124      	lsls	r4, r4, #4
 8003806:	4322      	orrs	r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003808:	4c10      	ldr	r4, [pc, #64]	; (800384c <TIM_OC2_SetConfig+0x68>)
 800380a:	42a0      	cmp	r0, r4
 800380c:	d10f      	bne.n	800382e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800380e:	2480      	movs	r4, #128	; 0x80
 8003810:	43a2      	bics	r2, r4
 8003812:	0014      	movs	r4, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003814:	68ca      	ldr	r2, [r1, #12]
 8003816:	0112      	lsls	r2, r2, #4
 8003818:	4322      	orrs	r2, r4
    tmpccer &= ~TIM_CCER_CC2NE;
 800381a:	2440      	movs	r4, #64	; 0x40
 800381c:	43a2      	bics	r2, r4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800381e:	4e0c      	ldr	r6, [pc, #48]	; (8003850 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003820:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003822:	401e      	ands	r6, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003824:	698b      	ldr	r3, [r1, #24]
 8003826:	4323      	orrs	r3, r4
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	4333      	orrs	r3, r6
 800382c:	e005      	b.n	800383a <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800382e:	4c09      	ldr	r4, [pc, #36]	; (8003854 <TIM_OC2_SetConfig+0x70>)
 8003830:	42a0      	cmp	r0, r4
 8003832:	d0f4      	beq.n	800381e <TIM_OC2_SetConfig+0x3a>
 8003834:	4c08      	ldr	r4, [pc, #32]	; (8003858 <TIM_OC2_SetConfig+0x74>)
 8003836:	42a0      	cmp	r0, r4
 8003838:	d0f1      	beq.n	800381e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800383a:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800383c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800383e:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003840:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003842:	6202      	str	r2, [r0, #32]
}
 8003844:	bd70      	pop	{r4, r5, r6, pc}
 8003846:	46c0      	nop			; (mov r8, r8)
 8003848:	feff8cff 	.word	0xfeff8cff
 800384c:	40012c00 	.word	0x40012c00
 8003850:	fffff3ff 	.word	0xfffff3ff
 8003854:	40014400 	.word	0x40014400
 8003858:	40014800 	.word	0x40014800

0800385c <HAL_TIM_PWM_ConfigChannel>:
{
 800385c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800385e:	0007      	movs	r7, r0
 8003860:	373c      	adds	r7, #60	; 0x3c
 8003862:	783b      	ldrb	r3, [r7, #0]
{
 8003864:	0004      	movs	r4, r0
 8003866:	000d      	movs	r5, r1
 8003868:	0016      	movs	r6, r2
  __HAL_LOCK(htim);
 800386a:	2002      	movs	r0, #2
 800386c:	2b01      	cmp	r3, #1
 800386e:	d00c      	beq.n	800388a <HAL_TIM_PWM_ConfigChannel+0x2e>
 8003870:	3801      	subs	r0, #1
 8003872:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8003874:	2a0c      	cmp	r2, #12
 8003876:	d051      	beq.n	800391c <HAL_TIM_PWM_ConfigChannel+0xc0>
 8003878:	d808      	bhi.n	800388c <HAL_TIM_PWM_ConfigChannel+0x30>
 800387a:	2a04      	cmp	r2, #4
 800387c:	d02d      	beq.n	80038da <HAL_TIM_PWM_ConfigChannel+0x7e>
 800387e:	2a08      	cmp	r2, #8
 8003880:	d03c      	beq.n	80038fc <HAL_TIM_PWM_ConfigChannel+0xa0>
 8003882:	2a00      	cmp	r2, #0
 8003884:	d017      	beq.n	80038b6 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8003886:	2300      	movs	r3, #0
 8003888:	703b      	strb	r3, [r7, #0]
}
 800388a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 800388c:	2a10      	cmp	r2, #16
 800388e:	d056      	beq.n	800393e <HAL_TIM_PWM_ConfigChannel+0xe2>
 8003890:	2a14      	cmp	r2, #20
 8003892:	d1f8      	bne.n	8003886 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003894:	6820      	ldr	r0, [r4, #0]
 8003896:	f7ff feb1 	bl	80035fc <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800389a:	2280      	movs	r2, #128	; 0x80
 800389c:	6823      	ldr	r3, [r4, #0]
 800389e:	0112      	lsls	r2, r2, #4
 80038a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80038a2:	430a      	orrs	r2, r1
 80038a4:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80038a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038a8:	492d      	ldr	r1, [pc, #180]	; (8003960 <HAL_TIM_PWM_ConfigChannel+0x104>)
 80038aa:	400a      	ands	r2, r1
 80038ac:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80038ae:	692a      	ldr	r2, [r5, #16]
 80038b0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80038b2:	0212      	lsls	r2, r2, #8
 80038b4:	e051      	b.n	800395a <HAL_TIM_PWM_ConfigChannel+0xfe>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038b6:	6820      	ldr	r0, [r4, #0]
 80038b8:	f7ff fdbc 	bl	8003434 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038bc:	2208      	movs	r2, #8
 80038be:	6823      	ldr	r3, [r4, #0]
 80038c0:	6999      	ldr	r1, [r3, #24]
 80038c2:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038c4:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80038c8:	699a      	ldr	r2, [r3, #24]
 80038ca:	438a      	bics	r2, r1
 80038cc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038ce:	699a      	ldr	r2, [r3, #24]
 80038d0:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038d2:	430a      	orrs	r2, r1
 80038d4:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80038d6:	2000      	movs	r0, #0
      break;
 80038d8:	e7d5      	b.n	8003886 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80038da:	6820      	ldr	r0, [r4, #0]
 80038dc:	f7ff ff82 	bl	80037e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80038e0:	2280      	movs	r2, #128	; 0x80
 80038e2:	6823      	ldr	r3, [r4, #0]
 80038e4:	0112      	lsls	r2, r2, #4
 80038e6:	6999      	ldr	r1, [r3, #24]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80038ec:	699a      	ldr	r2, [r3, #24]
 80038ee:	491c      	ldr	r1, [pc, #112]	; (8003960 <HAL_TIM_PWM_ConfigChannel+0x104>)
 80038f0:	400a      	ands	r2, r1
 80038f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80038f4:	692a      	ldr	r2, [r5, #16]
 80038f6:	6999      	ldr	r1, [r3, #24]
 80038f8:	0212      	lsls	r2, r2, #8
 80038fa:	e7ea      	b.n	80038d2 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038fc:	6820      	ldr	r0, [r4, #0]
 80038fe:	f7ff fdd7 	bl	80034b0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003902:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003904:	6823      	ldr	r3, [r4, #0]
 8003906:	69da      	ldr	r2, [r3, #28]
 8003908:	4316      	orrs	r6, r2
 800390a:	61de      	str	r6, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800390c:	69da      	ldr	r2, [r3, #28]
 800390e:	438a      	bics	r2, r1
 8003910:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003912:	69da      	ldr	r2, [r3, #28]
 8003914:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003916:	430a      	orrs	r2, r1
 8003918:	61da      	str	r2, [r3, #28]
      break;
 800391a:	e7dc      	b.n	80038d6 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800391c:	6820      	ldr	r0, [r4, #0]
 800391e:	f7ff fe09 	bl	8003534 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003922:	2280      	movs	r2, #128	; 0x80
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	0112      	lsls	r2, r2, #4
 8003928:	69d9      	ldr	r1, [r3, #28]
 800392a:	430a      	orrs	r2, r1
 800392c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800392e:	69da      	ldr	r2, [r3, #28]
 8003930:	490b      	ldr	r1, [pc, #44]	; (8003960 <HAL_TIM_PWM_ConfigChannel+0x104>)
 8003932:	400a      	ands	r2, r1
 8003934:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003936:	692a      	ldr	r2, [r5, #16]
 8003938:	69d9      	ldr	r1, [r3, #28]
 800393a:	0212      	lsls	r2, r2, #8
 800393c:	e7eb      	b.n	8003916 <HAL_TIM_PWM_ConfigChannel+0xba>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800393e:	6820      	ldr	r0, [r4, #0]
 8003940:	f7ff fe2c 	bl	800359c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003944:	2208      	movs	r2, #8
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800394a:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800394c:	2104      	movs	r1, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800394e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003950:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003952:	438a      	bics	r2, r1
 8003954:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003956:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003958:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800395a:	430a      	orrs	r2, r1
 800395c:	655a      	str	r2, [r3, #84]	; 0x54
 800395e:	e7ba      	b.n	80038d6 <HAL_TIM_PWM_ConfigChannel+0x7a>
 8003960:	fffffbff 	.word	0xfffffbff

08003964 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003964:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003966:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003968:	4d03      	ldr	r5, [pc, #12]	; (8003978 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800396a:	430a      	orrs	r2, r1
 800396c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800396e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003970:	4313      	orrs	r3, r2
 8003972:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003974:	6083      	str	r3, [r0, #8]
}
 8003976:	bd30      	pop	{r4, r5, pc}
 8003978:	ffff00ff 	.word	0xffff00ff

0800397c <HAL_TIM_ConfigClockSource>:
{
 800397c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800397e:	0005      	movs	r5, r0
 8003980:	2302      	movs	r3, #2
 8003982:	353c      	adds	r5, #60	; 0x3c
{
 8003984:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003986:	7828      	ldrb	r0, [r5, #0]
 8003988:	001a      	movs	r2, r3
 800398a:	2801      	cmp	r0, #1
 800398c:	d01d      	beq.n	80039ca <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_BUSY;
 800398e:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8003990:	2701      	movs	r7, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003992:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8003994:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003996:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003998:	6820      	ldr	r0, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800399a:	4a47      	ldr	r2, [pc, #284]	; (8003ab8 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpsmcr = htim->Instance->SMCR;
 800399c:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800399e:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80039a0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80039a2:	680b      	ldr	r3, [r1, #0]
 80039a4:	2b60      	cmp	r3, #96	; 0x60
 80039a6:	d058      	beq.n	8003a5a <HAL_TIM_ConfigClockSource+0xde>
 80039a8:	d834      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x98>
 80039aa:	2b40      	cmp	r3, #64	; 0x40
 80039ac:	d100      	bne.n	80039b0 <HAL_TIM_ConfigClockSource+0x34>
 80039ae:	e06c      	b.n	8003a8a <HAL_TIM_ConfigClockSource+0x10e>
 80039b0:	d815      	bhi.n	80039de <HAL_TIM_ConfigClockSource+0x62>
 80039b2:	2b20      	cmp	r3, #32
 80039b4:	d00d      	beq.n	80039d2 <HAL_TIM_ConfigClockSource+0x56>
 80039b6:	d80a      	bhi.n	80039ce <HAL_TIM_ConfigClockSource+0x52>
 80039b8:	2210      	movs	r2, #16
 80039ba:	0019      	movs	r1, r3
 80039bc:	4391      	bics	r1, r2
 80039be:	d008      	beq.n	80039d2 <HAL_TIM_ConfigClockSource+0x56>
 80039c0:	003a      	movs	r2, r7
  htim->State = HAL_TIM_STATE_READY;
 80039c2:	2301      	movs	r3, #1
 80039c4:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 80039c6:	2300      	movs	r3, #0
 80039c8:	702b      	strb	r3, [r5, #0]
}
 80039ca:	0010      	movs	r0, r2
 80039cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80039ce:	2b30      	cmp	r3, #48	; 0x30
 80039d0:	d1f6      	bne.n	80039c0 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 80039d2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80039d4:	4939      	ldr	r1, [pc, #228]	; (8003abc <HAL_TIM_ConfigClockSource+0x140>)
 80039d6:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039d8:	4313      	orrs	r3, r2
 80039da:	2207      	movs	r2, #7
 80039dc:	e017      	b.n	8003a0e <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80039de:	2b50      	cmp	r3, #80	; 0x50
 80039e0:	d1ee      	bne.n	80039c0 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e2:	68ca      	ldr	r2, [r1, #12]
 80039e4:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 80039e6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039e8:	6a03      	ldr	r3, [r0, #32]
 80039ea:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039ec:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ee:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039f0:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039f2:	43bb      	bics	r3, r7
 80039f4:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039f6:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039f8:	220a      	movs	r2, #10
 80039fa:	4391      	bics	r1, r2
 80039fc:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039fe:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 8003a00:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 8003a02:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003a04:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003a06:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a08:	4a2c      	ldr	r2, [pc, #176]	; (8003abc <HAL_TIM_ConfigClockSource+0x140>)
 8003a0a:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a0c:	2357      	movs	r3, #87	; 0x57
 8003a0e:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8003a10:	6083      	str	r3, [r0, #8]
 8003a12:	e016      	b.n	8003a42 <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8003a14:	2280      	movs	r2, #128	; 0x80
 8003a16:	0152      	lsls	r2, r2, #5
 8003a18:	4694      	mov	ip, r2
  HAL_StatusTypeDef status = HAL_OK;
 8003a1a:	2200      	movs	r2, #0
  switch (sClockSourceConfig->ClockSource)
 8003a1c:	4563      	cmp	r3, ip
 8003a1e:	d0d0      	beq.n	80039c2 <HAL_TIM_ConfigClockSource+0x46>
 8003a20:	2280      	movs	r2, #128	; 0x80
 8003a22:	0192      	lsls	r2, r2, #6
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00e      	beq.n	8003a46 <HAL_TIM_ConfigClockSource+0xca>
 8003a28:	003a      	movs	r2, r7
 8003a2a:	2b70      	cmp	r3, #112	; 0x70
 8003a2c:	d1c9      	bne.n	80039c2 <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 8003a2e:	68cb      	ldr	r3, [r1, #12]
 8003a30:	684a      	ldr	r2, [r1, #4]
 8003a32:	6889      	ldr	r1, [r1, #8]
 8003a34:	f7ff ff96 	bl	8003964 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a38:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003a3a:	6822      	ldr	r2, [r4, #0]
 8003a3c:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a3e:	430b      	orrs	r3, r1
 8003a40:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a42:	2200      	movs	r2, #0
}
 8003a44:	e7bd      	b.n	80039c2 <HAL_TIM_ConfigClockSource+0x46>
      TIM_ETR_SetConfig(htim->Instance,
 8003a46:	68cb      	ldr	r3, [r1, #12]
 8003a48:	684a      	ldr	r2, [r1, #4]
 8003a4a:	6889      	ldr	r1, [r1, #8]
 8003a4c:	f7ff ff8a 	bl	8003964 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a50:	2380      	movs	r3, #128	; 0x80
 8003a52:	6822      	ldr	r2, [r4, #0]
 8003a54:	01db      	lsls	r3, r3, #7
 8003a56:	6891      	ldr	r1, [r2, #8]
 8003a58:	e7f1      	b.n	8003a3e <HAL_TIM_ConfigClockSource+0xc2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a5a:	684a      	ldr	r2, [r1, #4]
 8003a5c:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a5e:	2110      	movs	r1, #16
 8003a60:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a62:	4c17      	ldr	r4, [pc, #92]	; (8003ac0 <HAL_TIM_ConfigClockSource+0x144>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a64:	438b      	bics	r3, r1
 8003a66:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a68:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8003a6a:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a6c:	4021      	ands	r1, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a6e:	24a0      	movs	r4, #160	; 0xa0
 8003a70:	43a3      	bics	r3, r4
 8003a72:	001c      	movs	r4, r3
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a74:	033f      	lsls	r7, r7, #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a76:	0113      	lsls	r3, r2, #4
 8003a78:	4323      	orrs	r3, r4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a7a:	4339      	orrs	r1, r7
  TIMx->CCMR1 = tmpccmr1 ;
 8003a7c:	6181      	str	r1, [r0, #24]
  TIMx->CCER = tmpccer;
 8003a7e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003a80:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a82:	4a0e      	ldr	r2, [pc, #56]	; (8003abc <HAL_TIM_ConfigClockSource+0x140>)
 8003a84:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a86:	2367      	movs	r3, #103	; 0x67
 8003a88:	e7c1      	b.n	8003a0e <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a8a:	68ca      	ldr	r2, [r1, #12]
 8003a8c:	684c      	ldr	r4, [r1, #4]
  tmpccer = TIMx->CCER;
 8003a8e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a90:	6a03      	ldr	r3, [r0, #32]
 8003a92:	43bb      	bics	r3, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a94:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a96:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a98:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a9a:	43bb      	bics	r3, r7
 8003a9c:	001f      	movs	r7, r3
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a9e:	0113      	lsls	r3, r2, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003aa0:	220a      	movs	r2, #10
 8003aa2:	4391      	bics	r1, r2
 8003aa4:	000a      	movs	r2, r1
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003aa6:	433b      	orrs	r3, r7
  tmpccer |= TIM_ICPolarity;
 8003aa8:	4322      	orrs	r2, r4
  TIMx->CCMR1 = tmpccmr1;
 8003aaa:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003aac:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003aae:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ab0:	4a02      	ldr	r2, [pc, #8]	; (8003abc <HAL_TIM_ConfigClockSource+0x140>)
 8003ab2:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ab4:	2347      	movs	r3, #71	; 0x47
 8003ab6:	e7aa      	b.n	8003a0e <HAL_TIM_ConfigClockSource+0x92>
 8003ab8:	ffce0088 	.word	0xffce0088
 8003abc:	ffcfff8f 	.word	0xffcfff8f
 8003ac0:	ffff0fff 	.word	0xffff0fff

08003ac4 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ac4:	231f      	movs	r3, #31
{
 8003ac6:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ac8:	2401      	movs	r4, #1
 8003aca:	4019      	ands	r1, r3
 8003acc:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ace:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003ad0:	6a03      	ldr	r3, [r0, #32]
 8003ad2:	43a3      	bics	r3, r4
 8003ad4:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ad6:	6a03      	ldr	r3, [r0, #32]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	6202      	str	r2, [r0, #32]
}
 8003adc:	bd10      	pop	{r4, pc}
	...

08003ae0 <HAL_TIM_OC_Start>:
{
 8003ae0:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ae2:	0003      	movs	r3, r0
{
 8003ae4:	0004      	movs	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003ae6:	2900      	cmp	r1, #0
 8003ae8:	d105      	bne.n	8003af6 <HAL_TIM_OC_Start+0x16>
 8003aea:	333e      	adds	r3, #62	; 0x3e
    return HAL_ERROR;
 8003aec:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003aee:	781a      	ldrb	r2, [r3, #0]
 8003af0:	4282      	cmp	r2, r0
 8003af2:	d020      	beq.n	8003b36 <HAL_TIM_OC_Start+0x56>
}
 8003af4:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003af6:	2904      	cmp	r1, #4
 8003af8:	d101      	bne.n	8003afe <HAL_TIM_OC_Start+0x1e>
 8003afa:	333f      	adds	r3, #63	; 0x3f
 8003afc:	e7f6      	b.n	8003aec <HAL_TIM_OC_Start+0xc>
 8003afe:	2908      	cmp	r1, #8
 8003b00:	d10f      	bne.n	8003b22 <HAL_TIM_OC_Start+0x42>
 8003b02:	3340      	adds	r3, #64	; 0x40
 8003b04:	781b      	ldrb	r3, [r3, #0]
    return HAL_ERROR;
 8003b06:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	1e5a      	subs	r2, r3, #1
 8003b0c:	4193      	sbcs	r3, r2
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1ef      	bne.n	8003af4 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b14:	2302      	movs	r3, #2
 8003b16:	0022      	movs	r2, r4
 8003b18:	2908      	cmp	r1, #8
 8003b1a:	d12d      	bne.n	8003b78 <HAL_TIM_OC_Start+0x98>
 8003b1c:	3240      	adds	r2, #64	; 0x40
 8003b1e:	7013      	strb	r3, [r2, #0]
 8003b20:	e00b      	b.n	8003b3a <HAL_TIM_OC_Start+0x5a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b22:	290c      	cmp	r1, #12
 8003b24:	d101      	bne.n	8003b2a <HAL_TIM_OC_Start+0x4a>
 8003b26:	3341      	adds	r3, #65	; 0x41
 8003b28:	e7ec      	b.n	8003b04 <HAL_TIM_OC_Start+0x24>
 8003b2a:	2910      	cmp	r1, #16
 8003b2c:	d101      	bne.n	8003b32 <HAL_TIM_OC_Start+0x52>
 8003b2e:	3342      	adds	r3, #66	; 0x42
 8003b30:	e7e8      	b.n	8003b04 <HAL_TIM_OC_Start+0x24>
 8003b32:	3343      	adds	r3, #67	; 0x43
 8003b34:	e7e6      	b.n	8003b04 <HAL_TIM_OC_Start+0x24>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b36:	2202      	movs	r2, #2
 8003b38:	701a      	strb	r2, [r3, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	6820      	ldr	r0, [r4, #0]
 8003b3e:	f7ff ffc1 	bl	8003ac4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b42:	6823      	ldr	r3, [r4, #0]
 8003b44:	4918      	ldr	r1, [pc, #96]	; (8003ba8 <HAL_TIM_OC_Start+0xc8>)
 8003b46:	428b      	cmp	r3, r1
 8003b48:	d020      	beq.n	8003b8c <HAL_TIM_OC_Start+0xac>
 8003b4a:	4a18      	ldr	r2, [pc, #96]	; (8003bac <HAL_TIM_OC_Start+0xcc>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d01d      	beq.n	8003b8c <HAL_TIM_OC_Start+0xac>
 8003b50:	4a17      	ldr	r2, [pc, #92]	; (8003bb0 <HAL_TIM_OC_Start+0xd0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d01a      	beq.n	8003b8c <HAL_TIM_OC_Start+0xac>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b56:	4a17      	ldr	r2, [pc, #92]	; (8003bb4 <HAL_TIM_OC_Start+0xd4>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d11f      	bne.n	8003b9c <HAL_TIM_OC_Start+0xbc>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	4916      	ldr	r1, [pc, #88]	; (8003bb8 <HAL_TIM_OC_Start+0xd8>)
  return HAL_OK;
 8003b60:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b62:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b64:	2a06      	cmp	r2, #6
 8003b66:	d0c5      	beq.n	8003af4 <HAL_TIM_OC_Start+0x14>
 8003b68:	3907      	subs	r1, #7
 8003b6a:	428a      	cmp	r2, r1
 8003b6c:	d0c2      	beq.n	8003af4 <HAL_TIM_OC_Start+0x14>
      __HAL_TIM_ENABLE(htim);
 8003b6e:	2201      	movs	r2, #1
 8003b70:	6819      	ldr	r1, [r3, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	601a      	str	r2, [r3, #0]
 8003b76:	e7bd      	b.n	8003af4 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b78:	290c      	cmp	r1, #12
 8003b7a:	d101      	bne.n	8003b80 <HAL_TIM_OC_Start+0xa0>
 8003b7c:	3241      	adds	r2, #65	; 0x41
 8003b7e:	e7ce      	b.n	8003b1e <HAL_TIM_OC_Start+0x3e>
 8003b80:	2910      	cmp	r1, #16
 8003b82:	d101      	bne.n	8003b88 <HAL_TIM_OC_Start+0xa8>
 8003b84:	3242      	adds	r2, #66	; 0x42
 8003b86:	e7ca      	b.n	8003b1e <HAL_TIM_OC_Start+0x3e>
 8003b88:	3243      	adds	r2, #67	; 0x43
 8003b8a:	e7c8      	b.n	8003b1e <HAL_TIM_OC_Start+0x3e>
    __HAL_TIM_MOE_ENABLE(htim);
 8003b8c:	2280      	movs	r2, #128	; 0x80
 8003b8e:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003b90:	0212      	lsls	r2, r2, #8
 8003b92:	4302      	orrs	r2, r0
 8003b94:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b96:	428b      	cmp	r3, r1
 8003b98:	d1dd      	bne.n	8003b56 <HAL_TIM_OC_Start+0x76>
 8003b9a:	e7df      	b.n	8003b5c <HAL_TIM_OC_Start+0x7c>
    __HAL_TIM_ENABLE(htim);
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	6819      	ldr	r1, [r3, #0]
  return HAL_OK;
 8003ba0:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	601a      	str	r2, [r3, #0]
 8003ba6:	e7a5      	b.n	8003af4 <HAL_TIM_OC_Start+0x14>
 8003ba8:	40012c00 	.word	0x40012c00
 8003bac:	40014400 	.word	0x40014400
 8003bb0:	40014800 	.word	0x40014800
 8003bb4:	40000400 	.word	0x40000400
 8003bb8:	00010007 	.word	0x00010007

08003bbc <HAL_TIM_PWM_Start>:
 8003bbc:	b510      	push	{r4, lr}
 8003bbe:	f7ff ff8f 	bl	8003ae0 <HAL_TIM_OC_Start>
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bc6:	0004      	movs	r4, r0
 8003bc8:	2202      	movs	r2, #2
 8003bca:	343c      	adds	r4, #60	; 0x3c
 8003bcc:	7825      	ldrb	r5, [r4, #0]
{
 8003bce:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003bd0:	0010      	movs	r0, r2
 8003bd2:	2d01      	cmp	r5, #1
 8003bd4:	d01f      	beq.n	8003c16 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd6:	001d      	movs	r5, r3
 8003bd8:	353d      	adds	r5, #61	; 0x3d
 8003bda:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bdc:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bde:	4e0e      	ldr	r6, [pc, #56]	; (8003c18 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8003be0:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003be2:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003be4:	42b2      	cmp	r2, r6
 8003be6:	d103      	bne.n	8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003be8:	4f0c      	ldr	r7, [pc, #48]	; (8003c1c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003bea:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bec:	684f      	ldr	r7, [r1, #4]
 8003bee:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bf0:	2770      	movs	r7, #112	; 0x70
 8003bf2:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bf4:	680f      	ldr	r7, [r1, #0]
 8003bf6:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bf8:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfa:	42b2      	cmp	r2, r6
 8003bfc:	d002      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003bfe:	4b08      	ldr	r3, [pc, #32]	; (8003c20 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d104      	bne.n	8003c0e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c04:	2380      	movs	r3, #128	; 0x80
 8003c06:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c08:	688b      	ldr	r3, [r1, #8]
 8003c0a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c0c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c0e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003c10:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003c12:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003c14:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c18:	40012c00 	.word	0x40012c00
 8003c1c:	ff0fffff 	.word	0xff0fffff
 8003c20:	40000400 	.word	0x40000400

08003c24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c24:	b570      	push	{r4, r5, r6, lr}
 8003c26:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c28:	6925      	ldr	r5, [r4, #16]
 8003c2a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c2c:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c2e:	4329      	orrs	r1, r5
 8003c30:	6965      	ldr	r5, [r4, #20]
 8003c32:	69c3      	ldr	r3, [r0, #28]
 8003c34:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c36:	6810      	ldr	r0, [r2, #0]
 8003c38:	4d48      	ldr	r5, [pc, #288]	; (8003d5c <UART_SetConfig+0x138>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c3a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c3c:	4028      	ands	r0, r5
 8003c3e:	4301      	orrs	r1, r0
 8003c40:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c42:	6851      	ldr	r1, [r2, #4]
 8003c44:	4846      	ldr	r0, [pc, #280]	; (8003d60 <UART_SetConfig+0x13c>)
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c46:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c48:	4001      	ands	r1, r0
 8003c4a:	68e0      	ldr	r0, [r4, #12]
 8003c4c:	4301      	orrs	r1, r0
 8003c4e:	6051      	str	r1, [r2, #4]
    tmpreg |= huart->Init.OneBitSampling;
 8003c50:	69a1      	ldr	r1, [r4, #24]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c52:	6890      	ldr	r0, [r2, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003c54:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c56:	4d43      	ldr	r5, [pc, #268]	; (8003d64 <UART_SetConfig+0x140>)
 8003c58:	4028      	ands	r0, r5
 8003c5a:	4301      	orrs	r1, r0

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003c5c:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c5e:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003c60:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003c62:	4381      	bics	r1, r0
 8003c64:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003c66:	4301      	orrs	r1, r0
 8003c68:	62d1      	str	r1, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c6a:	493f      	ldr	r1, [pc, #252]	; (8003d68 <UART_SetConfig+0x144>)
 8003c6c:	428a      	cmp	r2, r1
 8003c6e:	d115      	bne.n	8003c9c <UART_SetConfig+0x78>
 8003c70:	2103      	movs	r1, #3
 8003c72:	4a3e      	ldr	r2, [pc, #248]	; (8003d6c <UART_SetConfig+0x148>)
 8003c74:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003c76:	400a      	ands	r2, r1
 8003c78:	2180      	movs	r1, #128	; 0x80
 8003c7a:	3a01      	subs	r2, #1
 8003c7c:	0209      	lsls	r1, r1, #8
 8003c7e:	2a02      	cmp	r2, #2
 8003c80:	d85f      	bhi.n	8003d42 <UART_SetConfig+0x11e>
 8003c82:	483b      	ldr	r0, [pc, #236]	; (8003d70 <UART_SetConfig+0x14c>)
 8003c84:	5c80      	ldrb	r0, [r0, r2]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c86:	428b      	cmp	r3, r1
 8003c88:	d014      	beq.n	8003cb4 <UART_SetConfig+0x90>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c8a:	2808      	cmp	r0, #8
 8003c8c:	d857      	bhi.n	8003d3e <UART_SetConfig+0x11a>
 8003c8e:	f7fc fa37 	bl	8000100 <__gnu_thumb1_case_uqi>
 8003c92:	560c      	.short	0x560c
 8003c94:	56515654 	.word	0x56515654
 8003c98:	5656      	.short	0x5656
 8003c9a:	3b          	.byte	0x3b
 8003c9b:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c9c:	4935      	ldr	r1, [pc, #212]	; (8003d74 <UART_SetConfig+0x150>)
 8003c9e:	428a      	cmp	r2, r1
 8003ca0:	d14d      	bne.n	8003d3e <UART_SetConfig+0x11a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ca2:	2280      	movs	r2, #128	; 0x80
 8003ca4:	0212      	lsls	r2, r2, #8
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d04d      	beq.n	8003d46 <UART_SetConfig+0x122>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003caa:	f7ff fb05 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	d04d      	beq.n	8003d4e <UART_SetConfig+0x12a>
 8003cb2:	e02b      	b.n	8003d0c <UART_SetConfig+0xe8>
    switch (clocksource)
 8003cb4:	2808      	cmp	r0, #8
 8003cb6:	d842      	bhi.n	8003d3e <UART_SetConfig+0x11a>
 8003cb8:	f7fc fa22 	bl	8000100 <__gnu_thumb1_case_uqi>
 8003cbc:	41084145 	.word	0x41084145
 8003cc0:	41414105 	.word	0x41414105
 8003cc4:	09          	.byte	0x09
 8003cc5:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 8003cc6:	f7ff fa03 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
 8003cca:	e03e      	b.n	8003d4a <UART_SetConfig+0x126>
    switch (clocksource)
 8003ccc:	4b2a      	ldr	r3, [pc, #168]	; (8003d78 <UART_SetConfig+0x154>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cce:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003cd0:	492a      	ldr	r1, [pc, #168]	; (8003d7c <UART_SetConfig+0x158>)
 8003cd2:	0052      	lsls	r2, r2, #1
 8003cd4:	5a51      	ldrh	r1, [r2, r1]
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	f7fc fa26 	bl	8000128 <__udivsi3>
 8003cdc:	6865      	ldr	r5, [r4, #4]
 8003cde:	0040      	lsls	r0, r0, #1
 8003ce0:	086b      	lsrs	r3, r5, #1
 8003ce2:	18c0      	adds	r0, r0, r3
 8003ce4:	0029      	movs	r1, r5
 8003ce6:	f7fc fa1f 	bl	8000128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cea:	0002      	movs	r2, r0
 8003cec:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <UART_SetConfig+0x15c>)
 8003cee:	3a10      	subs	r2, #16
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d824      	bhi.n	8003d3e <UART_SetConfig+0x11a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cf4:	230f      	movs	r3, #15
 8003cf6:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cf8:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cfa:	439a      	bics	r2, r3
 8003cfc:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003cfe:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003d00:	6822      	ldr	r2, [r4, #0]
 8003d02:	4318      	orrs	r0, r3
 8003d04:	60d0      	str	r0, [r2, #12]
 8003d06:	e022      	b.n	8003d4e <UART_SetConfig+0x12a>
    switch (clocksource)
 8003d08:	2080      	movs	r0, #128	; 0x80
 8003d0a:	0200      	lsls	r0, r0, #8
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d0e:	4a1b      	ldr	r2, [pc, #108]	; (8003d7c <UART_SetConfig+0x158>)
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	5a99      	ldrh	r1, [r3, r2]
 8003d14:	f7fc fa08 	bl	8000128 <__udivsi3>
 8003d18:	6865      	ldr	r5, [r4, #4]
 8003d1a:	086b      	lsrs	r3, r5, #1
 8003d1c:	18c0      	adds	r0, r0, r3
 8003d1e:	0029      	movs	r1, r5
 8003d20:	f7fc fa02 	bl	8000128 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d24:	0002      	movs	r2, r0
 8003d26:	4b16      	ldr	r3, [pc, #88]	; (8003d80 <UART_SetConfig+0x15c>)
 8003d28:	3a10      	subs	r2, #16
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d807      	bhi.n	8003d3e <UART_SetConfig+0x11a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	60d8      	str	r0, [r3, #12]
 8003d32:	e00c      	b.n	8003d4e <UART_SetConfig+0x12a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003d34:	f7ff f9cc 	bl	80030d0 <HAL_RCC_GetSysClockFreq>
        break;
 8003d38:	e7b9      	b.n	8003cae <UART_SetConfig+0x8a>
        pclk = (uint32_t) HSI_VALUE;
 8003d3a:	480f      	ldr	r0, [pc, #60]	; (8003d78 <UART_SetConfig+0x154>)
 8003d3c:	e7e6      	b.n	8003d0c <UART_SetConfig+0xe8>
    switch (clocksource)
 8003d3e:	2001      	movs	r0, #1
 8003d40:	e006      	b.n	8003d50 <UART_SetConfig+0x12c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d42:	428b      	cmp	r3, r1
 8003d44:	d1b1      	bne.n	8003caa <UART_SetConfig+0x86>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d46:	f7ff fab7 	bl	80032b8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8003d4a:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8003d4c:	d1bf      	bne.n	8003cce <UART_SetConfig+0xaa>
 8003d4e:	2000      	movs	r0, #0
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
 8003d50:	4b0c      	ldr	r3, [pc, #48]	; (8003d84 <UART_SetConfig+0x160>)
 8003d52:	66a3      	str	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d54:	2300      	movs	r3, #0
 8003d56:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8003d58:	67a3      	str	r3, [r4, #120]	; 0x78

  return ret;
}
 8003d5a:	bd70      	pop	{r4, r5, r6, pc}
 8003d5c:	cfff69f3 	.word	0xcfff69f3
 8003d60:	ffffcfff 	.word	0xffffcfff
 8003d64:	11fff4ff 	.word	0x11fff4ff
 8003d68:	40013800 	.word	0x40013800
 8003d6c:	40021000 	.word	0x40021000
 8003d70:	0800576e 	.word	0x0800576e
 8003d74:	40004400 	.word	0x40004400
 8003d78:	00f42400 	.word	0x00f42400
 8003d7c:	08005772 	.word	0x08005772
 8003d80:	0000ffef 	.word	0x0000ffef
 8003d84:	00010001 	.word	0x00010001

08003d88 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d88:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8003d8a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d8c:	07da      	lsls	r2, r3, #31
 8003d8e:	d506      	bpl.n	8003d9e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d90:	6801      	ldr	r1, [r0, #0]
 8003d92:	4c28      	ldr	r4, [pc, #160]	; (8003e34 <UART_AdvFeatureConfig+0xac>)
 8003d94:	684a      	ldr	r2, [r1, #4]
 8003d96:	4022      	ands	r2, r4
 8003d98:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003d9a:	4322      	orrs	r2, r4
 8003d9c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d9e:	079a      	lsls	r2, r3, #30
 8003da0:	d506      	bpl.n	8003db0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003da2:	6801      	ldr	r1, [r0, #0]
 8003da4:	4c24      	ldr	r4, [pc, #144]	; (8003e38 <UART_AdvFeatureConfig+0xb0>)
 8003da6:	684a      	ldr	r2, [r1, #4]
 8003da8:	4022      	ands	r2, r4
 8003daa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003dac:	4322      	orrs	r2, r4
 8003dae:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003db0:	075a      	lsls	r2, r3, #29
 8003db2:	d506      	bpl.n	8003dc2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003db4:	6801      	ldr	r1, [r0, #0]
 8003db6:	4c21      	ldr	r4, [pc, #132]	; (8003e3c <UART_AdvFeatureConfig+0xb4>)
 8003db8:	684a      	ldr	r2, [r1, #4]
 8003dba:	4022      	ands	r2, r4
 8003dbc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003dbe:	4322      	orrs	r2, r4
 8003dc0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003dc2:	071a      	lsls	r2, r3, #28
 8003dc4:	d506      	bpl.n	8003dd4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003dc6:	6801      	ldr	r1, [r0, #0]
 8003dc8:	4c1d      	ldr	r4, [pc, #116]	; (8003e40 <UART_AdvFeatureConfig+0xb8>)
 8003dca:	684a      	ldr	r2, [r1, #4]
 8003dcc:	4022      	ands	r2, r4
 8003dce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003dd0:	4322      	orrs	r2, r4
 8003dd2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003dd4:	06da      	lsls	r2, r3, #27
 8003dd6:	d506      	bpl.n	8003de6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dd8:	6801      	ldr	r1, [r0, #0]
 8003dda:	4c1a      	ldr	r4, [pc, #104]	; (8003e44 <UART_AdvFeatureConfig+0xbc>)
 8003ddc:	688a      	ldr	r2, [r1, #8]
 8003dde:	4022      	ands	r2, r4
 8003de0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003de2:	4322      	orrs	r2, r4
 8003de4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003de6:	069a      	lsls	r2, r3, #26
 8003de8:	d506      	bpl.n	8003df8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dea:	6801      	ldr	r1, [r0, #0]
 8003dec:	4c16      	ldr	r4, [pc, #88]	; (8003e48 <UART_AdvFeatureConfig+0xc0>)
 8003dee:	688a      	ldr	r2, [r1, #8]
 8003df0:	4022      	ands	r2, r4
 8003df2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003df4:	4322      	orrs	r2, r4
 8003df6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003df8:	065a      	lsls	r2, r3, #25
 8003dfa:	d510      	bpl.n	8003e1e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dfc:	6801      	ldr	r1, [r0, #0]
 8003dfe:	4d13      	ldr	r5, [pc, #76]	; (8003e4c <UART_AdvFeatureConfig+0xc4>)
 8003e00:	684a      	ldr	r2, [r1, #4]
 8003e02:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003e04:	402a      	ands	r2, r5
 8003e06:	4322      	orrs	r2, r4
 8003e08:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e0a:	2280      	movs	r2, #128	; 0x80
 8003e0c:	0352      	lsls	r2, r2, #13
 8003e0e:	4294      	cmp	r4, r2
 8003e10:	d105      	bne.n	8003e1e <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e12:	684a      	ldr	r2, [r1, #4]
 8003e14:	4c0e      	ldr	r4, [pc, #56]	; (8003e50 <UART_AdvFeatureConfig+0xc8>)
 8003e16:	4022      	ands	r2, r4
 8003e18:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003e1a:	4322      	orrs	r2, r4
 8003e1c:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e1e:	061b      	lsls	r3, r3, #24
 8003e20:	d506      	bpl.n	8003e30 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e22:	6802      	ldr	r2, [r0, #0]
 8003e24:	490b      	ldr	r1, [pc, #44]	; (8003e54 <UART_AdvFeatureConfig+0xcc>)
 8003e26:	6853      	ldr	r3, [r2, #4]
 8003e28:	400b      	ands	r3, r1
 8003e2a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6053      	str	r3, [r2, #4]
  }
}
 8003e30:	bd30      	pop	{r4, r5, pc}
 8003e32:	46c0      	nop			; (mov r8, r8)
 8003e34:	fffdffff 	.word	0xfffdffff
 8003e38:	fffeffff 	.word	0xfffeffff
 8003e3c:	fffbffff 	.word	0xfffbffff
 8003e40:	ffff7fff 	.word	0xffff7fff
 8003e44:	ffffefff 	.word	0xffffefff
 8003e48:	ffffdfff 	.word	0xffffdfff
 8003e4c:	ffefffff 	.word	0xffefffff
 8003e50:	ff9fffff 	.word	0xff9fffff
 8003e54:	fff7ffff 	.word	0xfff7ffff

08003e58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e5a:	2780      	movs	r7, #128	; 0x80
{
 8003e5c:	0004      	movs	r4, r0
 8003e5e:	000d      	movs	r5, r1
 8003e60:	0016      	movs	r6, r2
 8003e62:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e64:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e66:	6822      	ldr	r2, [r4, #0]
 8003e68:	69d3      	ldr	r3, [r2, #28]
 8003e6a:	402b      	ands	r3, r5
 8003e6c:	1b5b      	subs	r3, r3, r5
 8003e6e:	4259      	negs	r1, r3
 8003e70:	414b      	adcs	r3, r1
 8003e72:	42b3      	cmp	r3, r6
 8003e74:	d001      	beq.n	8003e7a <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003e76:	2000      	movs	r0, #0
 8003e78:	e02a      	b.n	8003ed0 <UART_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 8003e7a:	9b08      	ldr	r3, [sp, #32]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	d0f3      	beq.n	8003e68 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e80:	f7fd fce8 	bl	8001854 <HAL_GetTick>
 8003e84:	9b01      	ldr	r3, [sp, #4]
 8003e86:	1ac0      	subs	r0, r0, r3
 8003e88:	9b08      	ldr	r3, [sp, #32]
 8003e8a:	4298      	cmp	r0, r3
 8003e8c:	d801      	bhi.n	8003e92 <UART_WaitOnFlagUntilTimeout+0x3a>
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11f      	bne.n	8003ed2 <UART_WaitOnFlagUntilTimeout+0x7a>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e92:	f3ef 8010 	mrs	r0, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e96:	2201      	movs	r2, #1
 8003e98:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003e9c:	6821      	ldr	r1, [r4, #0]
 8003e9e:	4d20      	ldr	r5, [pc, #128]	; (8003f20 <UART_WaitOnFlagUntilTimeout+0xc8>)
 8003ea0:	680b      	ldr	r3, [r1, #0]
 8003ea2:	402b      	ands	r3, r5
 8003ea4:	600b      	str	r3, [r1, #0]
 8003ea6:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eaa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eae:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb2:	6821      	ldr	r1, [r4, #0]
 8003eb4:	688b      	ldr	r3, [r1, #8]
 8003eb6:	4393      	bics	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
 8003eba:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8003ebe:	0022      	movs	r2, r4
 8003ec0:	2320      	movs	r3, #32
 8003ec2:	3288      	adds	r2, #136	; 0x88
 8003ec4:	6013      	str	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8003ec6:	6053      	str	r3, [r2, #4]
          __HAL_UNLOCK(huart);
 8003ec8:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8003eca:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8003ecc:	3484      	adds	r4, #132	; 0x84
 8003ece:	7023      	strb	r3, [r4, #0]
}
 8003ed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ed2:	2104      	movs	r1, #4
 8003ed4:	6823      	ldr	r3, [r4, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	420a      	tst	r2, r1
 8003eda:	d0c4      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003edc:	69da      	ldr	r2, [r3, #28]
 8003ede:	423a      	tst	r2, r7
 8003ee0:	d0c1      	beq.n	8003e66 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ee2:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ee4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee8:	2201      	movs	r2, #1
 8003eea:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003eee:	6821      	ldr	r1, [r4, #0]
 8003ef0:	4d0b      	ldr	r5, [pc, #44]	; (8003f20 <UART_WaitOnFlagUntilTimeout+0xc8>)
 8003ef2:	680b      	ldr	r3, [r1, #0]
 8003ef4:	402b      	ands	r3, r5
 8003ef6:	600b      	str	r3, [r1, #0]
 8003ef8:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003efc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f00:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f04:	6821      	ldr	r1, [r4, #0]
 8003f06:	688b      	ldr	r3, [r1, #8]
 8003f08:	4393      	bics	r3, r2
 8003f0a:	608b      	str	r3, [r1, #8]
 8003f0c:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8003f10:	0022      	movs	r2, r4
 8003f12:	2320      	movs	r3, #32
 8003f14:	3288      	adds	r2, #136	; 0x88
 8003f16:	6013      	str	r3, [r2, #0]
          huart->RxState = HAL_UART_STATE_READY;
 8003f18:	6053      	str	r3, [r2, #4]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f1a:	6093      	str	r3, [r2, #8]
 8003f1c:	e7d4      	b.n	8003ec8 <UART_WaitOnFlagUntilTimeout+0x70>
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	fffffe5f 	.word	0xfffffe5f

08003f24 <HAL_UART_Transmit>:
{
 8003f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f26:	0016      	movs	r6, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003f28:	0002      	movs	r2, r0
{
 8003f2a:	b085      	sub	sp, #20
  if (huart->gState == HAL_UART_STATE_READY)
 8003f2c:	3288      	adds	r2, #136	; 0x88
{
 8003f2e:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 8003f30:	6813      	ldr	r3, [r2, #0]
{
 8003f32:	0004      	movs	r4, r0
 8003f34:	000d      	movs	r5, r1
    return HAL_BUSY;
 8003f36:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003f38:	2b20      	cmp	r3, #32
 8003f3a:	d146      	bne.n	8003fca <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8003f3c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003f3e:	2900      	cmp	r1, #0
 8003f40:	d043      	beq.n	8003fca <HAL_UART_Transmit+0xa6>
 8003f42:	2e00      	cmp	r6, #0
 8003f44:	d041      	beq.n	8003fca <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	68a1      	ldr	r1, [r4, #8]
 8003f4a:	015b      	lsls	r3, r3, #5
 8003f4c:	4299      	cmp	r1, r3
 8003f4e:	d104      	bne.n	8003f5a <HAL_UART_Transmit+0x36>
 8003f50:	6923      	ldr	r3, [r4, #16]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003f56:	4205      	tst	r5, r0
 8003f58:	d137      	bne.n	8003fca <HAL_UART_Transmit+0xa6>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f5a:	0023      	movs	r3, r4
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	3390      	adds	r3, #144	; 0x90
 8003f60:	6019      	str	r1, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f62:	2321      	movs	r3, #33	; 0x21
 8003f64:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003f66:	f7fd fc75 	bl	8001854 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003f6a:	0023      	movs	r3, r4
 8003f6c:	3354      	adds	r3, #84	; 0x54
 8003f6e:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8003f70:	3302      	adds	r3, #2
 8003f72:	801e      	strh	r6, [r3, #0]
 8003f74:	9302      	str	r3, [sp, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f76:	2380      	movs	r3, #128	; 0x80
 8003f78:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003f7a:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8003f7c:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f7e:	015b      	lsls	r3, r3, #5
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d104      	bne.n	8003f8e <HAL_UART_Transmit+0x6a>
 8003f84:	6923      	ldr	r3, [r4, #16]
 8003f86:	42b3      	cmp	r3, r6
 8003f88:	d101      	bne.n	8003f8e <HAL_UART_Transmit+0x6a>
 8003f8a:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8003f8c:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8003f8e:	0023      	movs	r3, r4
 8003f90:	3356      	adds	r3, #86	; 0x56
 8003f92:	881b      	ldrh	r3, [r3, #0]
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10c      	bne.n	8003fb4 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f9a:	9b03      	ldr	r3, [sp, #12]
 8003f9c:	2140      	movs	r1, #64	; 0x40
 8003f9e:	9300      	str	r3, [sp, #0]
 8003fa0:	0020      	movs	r0, r4
 8003fa2:	003b      	movs	r3, r7
 8003fa4:	f7ff ff58 	bl	8003e58 <UART_WaitOnFlagUntilTimeout>
 8003fa8:	2800      	cmp	r0, #0
 8003faa:	d10d      	bne.n	8003fc8 <HAL_UART_Transmit+0xa4>
    huart->gState = HAL_UART_STATE_READY;
 8003fac:	2320      	movs	r3, #32
 8003fae:	3488      	adds	r4, #136	; 0x88
 8003fb0:	6023      	str	r3, [r4, #0]
    return HAL_OK;
 8003fb2:	e00a      	b.n	8003fca <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fb4:	9b03      	ldr	r3, [sp, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	2180      	movs	r1, #128	; 0x80
 8003fbc:	003b      	movs	r3, r7
 8003fbe:	0020      	movs	r0, r4
 8003fc0:	f7ff ff4a 	bl	8003e58 <UART_WaitOnFlagUntilTimeout>
 8003fc4:	2800      	cmp	r0, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 8003fc8:	2003      	movs	r0, #3
}
 8003fca:	b005      	add	sp, #20
 8003fcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fce:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003fd0:	2d00      	cmp	r5, #0
 8003fd2:	d10b      	bne.n	8003fec <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fd4:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8003fd6:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fd8:	05db      	lsls	r3, r3, #23
 8003fda:	0ddb      	lsrs	r3, r3, #23
 8003fdc:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003fde:	9b02      	ldr	r3, [sp, #8]
 8003fe0:	9a02      	ldr	r2, [sp, #8]
 8003fe2:	881b      	ldrh	r3, [r3, #0]
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	8013      	strh	r3, [r2, #0]
 8003fea:	e7d0      	b.n	8003f8e <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fec:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8003fee:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff0:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 8003ff2:	e7f4      	b.n	8003fde <HAL_UART_Transmit+0xba>

08003ff4 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff4:	0003      	movs	r3, r0
{
 8003ff6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff8:	2600      	movs	r6, #0
{
 8003ffa:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ffc:	3390      	adds	r3, #144	; 0x90
 8003ffe:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8004000:	f7fd fc28 	bl	8001854 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004004:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004006:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	071b      	lsls	r3, r3, #28
 800400c:	d419      	bmi.n	8004042 <UART_CheckIdleState+0x4e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800400e:	6823      	ldr	r3, [r4, #0]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	075b      	lsls	r3, r3, #29
 8004014:	d50a      	bpl.n	800402c <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004016:	2180      	movs	r1, #128	; 0x80
 8004018:	4b10      	ldr	r3, [pc, #64]	; (800405c <UART_CheckIdleState+0x68>)
 800401a:	2200      	movs	r2, #0
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	0020      	movs	r0, r4
 8004020:	002b      	movs	r3, r5
 8004022:	03c9      	lsls	r1, r1, #15
 8004024:	f7ff ff18 	bl	8003e58 <UART_WaitOnFlagUntilTimeout>
 8004028:	2800      	cmp	r0, #0
 800402a:	d115      	bne.n	8004058 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 800402c:	0022      	movs	r2, r4
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004030:	2320      	movs	r3, #32
 8004032:	3288      	adds	r2, #136	; 0x88
 8004034:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8004036:	6053      	str	r3, [r2, #4]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004038:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800403a:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 800403c:	3484      	adds	r4, #132	; 0x84
 800403e:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8004040:	e00b      	b.n	800405a <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	4b05      	ldr	r3, [pc, #20]	; (800405c <UART_CheckIdleState+0x68>)
 8004046:	0032      	movs	r2, r6
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	0389      	lsls	r1, r1, #14
 800404c:	0003      	movs	r3, r0
 800404e:	0020      	movs	r0, r4
 8004050:	f7ff ff02 	bl	8003e58 <UART_WaitOnFlagUntilTimeout>
 8004054:	2800      	cmp	r0, #0
 8004056:	d0da      	beq.n	800400e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8004058:	2003      	movs	r0, #3
}
 800405a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 800405c:	01ffffff 	.word	0x01ffffff

08004060 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004062:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 8004064:	0004      	movs	r4, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 800406a:	4b0d      	ldr	r3, [pc, #52]	; (80040a0 <UARTEx_SetNbDataToProcess+0x40>)
 800406c:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800406e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004070:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004072:	4e0c      	ldr	r6, [pc, #48]	; (80040a4 <UARTEx_SetNbDataToProcess+0x44>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004074:	689f      	ldr	r7, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004076:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8004078:	4d0b      	ldr	r5, [pc, #44]	; (80040a8 <UARTEx_SetNbDataToProcess+0x48>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800407a:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800407c:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 800407e:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004080:	00c0      	lsls	r0, r0, #3
 8004082:	f7fc f8db 	bl	800023c <__divsi3>
 8004086:	0023      	movs	r3, r4
 8004088:	336a      	adds	r3, #106	; 0x6a
 800408a:	8018      	strh	r0, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800408c:	013b      	lsls	r3, r7, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800408e:	0f5b      	lsrs	r3, r3, #29
 8004090:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 8004092:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004094:	00c0      	lsls	r0, r0, #3
 8004096:	f7fc f8d1 	bl	800023c <__divsi3>
 800409a:	3468      	adds	r4, #104	; 0x68
 800409c:	8020      	strh	r0, [r4, #0]
}
 800409e:	e7e6      	b.n	800406e <UARTEx_SetNbDataToProcess+0xe>
 80040a0:	00010001 	.word	0x00010001
 80040a4:	08005792 	.word	0x08005792
 80040a8:	0800578a 	.word	0x0800578a

080040ac <HAL_RS485Ex_Init>:
{
 80040ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040ae:	0004      	movs	r4, r0
 80040b0:	000e      	movs	r6, r1
 80040b2:	001d      	movs	r5, r3
 80040b4:	9201      	str	r2, [sp, #4]
  if (huart == NULL)
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d101      	bne.n	80040be <HAL_RS485Ex_Init+0x12>
    return HAL_ERROR;
 80040ba:	2001      	movs	r0, #1
}
 80040bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80040be:	0007      	movs	r7, r0
 80040c0:	3788      	adds	r7, #136	; 0x88
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d104      	bne.n	80040d2 <HAL_RS485Ex_Init+0x26>
    huart->Lock = HAL_UNLOCKED;
 80040c8:	0002      	movs	r2, r0
 80040ca:	3284      	adds	r2, #132	; 0x84
 80040cc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80040ce:	f7fd fafb 	bl	80016c8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80040d2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80040d4:	2101      	movs	r1, #1
 80040d6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80040d8:	603b      	str	r3, [r7, #0]
  __HAL_UART_DISABLE(huart);
 80040da:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040dc:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80040de:	438b      	bics	r3, r1
 80040e0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040e2:	f7ff fd9f 	bl	8003c24 <UART_SetConfig>
 80040e6:	2801      	cmp	r0, #1
 80040e8:	d0e7      	beq.n	80040ba <HAL_RS485Ex_Init+0xe>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d002      	beq.n	80040f6 <HAL_RS485Ex_Init+0x4a>
    UART_AdvFeatureConfig(huart);
 80040f0:	0020      	movs	r0, r4
 80040f2:	f7ff fe49 	bl	8003d88 <UART_AdvFeatureConfig>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80040f6:	2380      	movs	r3, #128	; 0x80
 80040f8:	6820      	ldr	r0, [r4, #0]
 80040fa:	01db      	lsls	r3, r3, #7
 80040fc:	6882      	ldr	r2, [r0, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80040fe:	042d      	lsls	r5, r5, #16
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8004100:	4313      	orrs	r3, r2
 8004102:	6083      	str	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8004104:	6881      	ldr	r1, [r0, #8]
 8004106:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <HAL_RS485Ex_Init+0x84>)
 8004108:	4019      	ands	r1, r3
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800410a:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800410c:	430e      	orrs	r6, r1
 800410e:	6086      	str	r6, [r0, #8]
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8004110:	055a      	lsls	r2, r3, #21
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8004112:	4315      	orrs	r5, r2
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8004114:	6803      	ldr	r3, [r0, #0]
 8004116:	4a07      	ldr	r2, [pc, #28]	; (8004134 <HAL_RS485Ex_Init+0x88>)
 8004118:	4013      	ands	r3, r2
 800411a:	431d      	orrs	r5, r3
  __HAL_UART_ENABLE(huart);
 800411c:	2301      	movs	r3, #1
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800411e:	6005      	str	r5, [r0, #0]
  __HAL_UART_ENABLE(huart);
 8004120:	6802      	ldr	r2, [r0, #0]
 8004122:	4313      	orrs	r3, r2
 8004124:	6003      	str	r3, [r0, #0]
  return (UART_CheckIdleState(huart));
 8004126:	0020      	movs	r0, r4
 8004128:	f7ff ff64 	bl	8003ff4 <UART_CheckIdleState>
 800412c:	e7c6      	b.n	80040bc <HAL_RS485Ex_Init+0x10>
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	ffff7fff 	.word	0xffff7fff
 8004134:	fc00ffff 	.word	0xfc00ffff

08004138 <HAL_UARTEx_DisableFifoMode>:
{
 8004138:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 800413a:	0004      	movs	r4, r0
 800413c:	3484      	adds	r4, #132	; 0x84
 800413e:	7822      	ldrb	r2, [r4, #0]
{
 8004140:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 8004142:	2002      	movs	r0, #2
 8004144:	2a01      	cmp	r2, #1
 8004146:	d011      	beq.n	800416c <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 8004148:	001d      	movs	r5, r3
 800414a:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800414c:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 800414e:	3588      	adds	r5, #136	; 0x88
 8004150:	602a      	str	r2, [r5, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004156:	6810      	ldr	r0, [r2, #0]
 8004158:	43b0      	bics	r0, r6
 800415a:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800415c:	4804      	ldr	r0, [pc, #16]	; (8004170 <HAL_UARTEx_DisableFifoMode+0x38>)
 800415e:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004160:	2000      	movs	r0, #0
 8004162:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 8004164:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004166:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004168:	602b      	str	r3, [r5, #0]
  __HAL_UNLOCK(huart);
 800416a:	7020      	strb	r0, [r4, #0]
}
 800416c:	bd70      	pop	{r4, r5, r6, pc}
 800416e:	46c0      	nop			; (mov r8, r8)
 8004170:	dfffffff 	.word	0xdfffffff

08004174 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004176:	0004      	movs	r4, r0
  __HAL_LOCK(huart);
 8004178:	0025      	movs	r5, r4
 800417a:	3584      	adds	r5, #132	; 0x84
 800417c:	782a      	ldrb	r2, [r5, #0]
{
 800417e:	0008      	movs	r0, r1
  __HAL_LOCK(huart);
 8004180:	2302      	movs	r3, #2
 8004182:	2a01      	cmp	r2, #1
 8004184:	d018      	beq.n	80041b8 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8004186:	2101      	movs	r1, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8004188:	0026      	movs	r6, r4
  __HAL_LOCK(huart);
 800418a:	7029      	strb	r1, [r5, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800418c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800418e:	3688      	adds	r6, #136	; 0x88
 8004190:	3322      	adds	r3, #34	; 0x22
 8004192:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004194:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004196:	6813      	ldr	r3, [r2, #0]
 8004198:	438b      	bics	r3, r1
 800419a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800419c:	6893      	ldr	r3, [r2, #8]
 800419e:	00db      	lsls	r3, r3, #3
 80041a0:	08d9      	lsrs	r1, r3, #3
 80041a2:	4301      	orrs	r1, r0
 80041a4:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80041a6:	0020      	movs	r0, r4
 80041a8:	f7ff ff5a 	bl	8004060 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041ac:	6823      	ldr	r3, [r4, #0]
 80041ae:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80041b0:	2320      	movs	r3, #32
 80041b2:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 80041b4:	2300      	movs	r3, #0
 80041b6:	702b      	strb	r3, [r5, #0]
}
 80041b8:	0018      	movs	r0, r3
 80041ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080041bc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80041bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 80041be:	0005      	movs	r5, r0
 80041c0:	3584      	adds	r5, #132	; 0x84
 80041c2:	782b      	ldrb	r3, [r5, #0]
{
 80041c4:	0004      	movs	r4, r0
 80041c6:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 80041c8:	2002      	movs	r0, #2
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d018      	beq.n	8004200 <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 80041ce:	0026      	movs	r6, r4
 80041d0:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 80041d2:	3801      	subs	r0, #1
 80041d4:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80041d6:	3688      	adds	r6, #136	; 0x88
 80041d8:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80041da:	6823      	ldr	r3, [r4, #0]
 80041dc:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80041de:	6819      	ldr	r1, [r3, #0]
 80041e0:	4381      	bics	r1, r0
 80041e2:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80041e4:	6899      	ldr	r1, [r3, #8]
 80041e6:	4807      	ldr	r0, [pc, #28]	; (8004204 <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 80041e8:	4001      	ands	r1, r0
 80041ea:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 80041ec:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80041ee:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80041f0:	f7ff ff36 	bl	8004060 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041f4:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 80041f6:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80041f8:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80041fa:	2320      	movs	r3, #32
 80041fc:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 80041fe:	7028      	strb	r0, [r5, #0]
}
 8004200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004202:	46c0      	nop			; (mov r8, r8)
 8004204:	f1ffffff 	.word	0xf1ffffff

08004208 <VL53L4CD_ClearInterrupt>:
    status |= VL53L4CD_SetRangeTiming(dev, 50, 0);

    return status;
}

VL53L4CD_Error VL53L4CD_ClearInterrupt(Dev_t dev) {
 8004208:	b510      	push	{r4, lr}
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;

    status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM__INTERRUPT_CLEAR, 0x01);
 800420a:	2201      	movs	r2, #1
 800420c:	2186      	movs	r1, #134	; 0x86
 800420e:	f000 f9d7 	bl	80045c0 <VL53L4CD_WrByte>

    return status;
}
 8004212:	bd10      	pop	{r4, pc}

08004214 <VL53L4CD_StartRanging>:

VL53L4CD_Error VL53L4CD_StartRanging(Dev_t dev) {
 8004214:	b537      	push	{r0, r1, r2, r4, r5, lr}
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
    uint32_t tmp;

    status |= VL53L4CD_RdDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, &tmp);
 8004216:	216c      	movs	r1, #108	; 0x6c
 8004218:	aa01      	add	r2, sp, #4
VL53L4CD_Error VL53L4CD_StartRanging(Dev_t dev) {
 800421a:	0005      	movs	r5, r0
    status |= VL53L4CD_RdDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, &tmp);
 800421c:	f000 f96e 	bl	80044fc <VL53L4CD_RdDWord>

    /* Sensor runs in continuous mode */
    if (tmp == (uint32_t)0) {
 8004220:	9b01      	ldr	r3, [sp, #4]
    status |= VL53L4CD_RdDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, &tmp);
 8004222:	0004      	movs	r4, r0
        status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x21);
 8004224:	2221      	movs	r2, #33	; 0x21
    if (tmp == (uint32_t)0) {
 8004226:	2b00      	cmp	r3, #0
 8004228:	d000      	beq.n	800422c <VL53L4CD_StartRanging+0x18>
    }
    /* Sensor runs in autonomous mode */
    else {
        status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x40);
 800422a:	2240      	movs	r2, #64	; 0x40
 800422c:	0028      	movs	r0, r5
 800422e:	2187      	movs	r1, #135	; 0x87
 8004230:	f000 f9c6 	bl	80045c0 <VL53L4CD_WrByte>
 8004234:	4320      	orrs	r0, r4
 8004236:	b2c0      	uxtb	r0, r0
    }

    return status;
}
 8004238:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

0800423a <VL53L4CD_StopRanging>:

VL53L4CD_Error VL53L4CD_StopRanging(Dev_t dev) {
 800423a:	b510      	push	{r4, lr}
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;

    status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x00);
 800423c:	2200      	movs	r2, #0
 800423e:	2187      	movs	r1, #135	; 0x87
 8004240:	f000 f9be 	bl	80045c0 <VL53L4CD_WrByte>
    return status;
}
 8004244:	bd10      	pop	{r4, pc}

08004246 <VL53L4CD_CheckForDataReady>:

VL53L4CD_Error VL53L4CD_CheckForDataReady(Dev_t dev, uint8_t *p_is_data_ready) {
 8004246:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004248:	b085      	sub	sp, #20
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
    uint8_t temp;
    uint8_t int_pol;

    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 800424a:	ab02      	add	r3, sp, #8
 800424c:	1ddd      	adds	r5, r3, #7
 800424e:	002a      	movs	r2, r5
VL53L4CD_Error VL53L4CD_CheckForDataReady(Dev_t dev, uint8_t *p_is_data_ready) {
 8004250:	9100      	str	r1, [sp, #0]
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 8004252:	2130      	movs	r1, #48	; 0x30
VL53L4CD_Error VL53L4CD_CheckForDataReady(Dev_t dev, uint8_t *p_is_data_ready) {
 8004254:	0006      	movs	r6, r0
    temp = temp & (uint8_t)0x10;
    temp = temp >> 4;
 8004256:	2701      	movs	r7, #1
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 8004258:	f000 f992 	bl	8004580 <VL53L4CD_RdByte>
    temp = temp >> 4;
 800425c:	782c      	ldrb	r4, [r5, #0]
        int_pol = (uint8_t)0;
    } else {
        int_pol = (uint8_t)1;
    }

    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 800425e:	002a      	movs	r2, r5
    temp = temp >> 4;
 8004260:	0924      	lsrs	r4, r4, #4
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 8004262:	9001      	str	r0, [sp, #4]
    temp = temp >> 4;
 8004264:	403c      	ands	r4, r7
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 8004266:	2131      	movs	r1, #49	; 0x31
 8004268:	0030      	movs	r0, r6
    temp = temp >> 4;
 800426a:	702c      	strb	r4, [r5, #0]
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 800426c:	f000 f988 	bl	8004580 <VL53L4CD_RdByte>

    if ((temp & (uint8_t)1) == int_pol) {
 8004270:	4262      	negs	r2, r4
 8004272:	4154      	adcs	r4, r2
 8004274:	782b      	ldrb	r3, [r5, #0]
 8004276:	401f      	ands	r7, r3
 8004278:	1be4      	subs	r4, r4, r7
 800427a:	4263      	negs	r3, r4
 800427c:	415c      	adcs	r4, r3
 800427e:	9b00      	ldr	r3, [sp, #0]
 8004280:	701c      	strb	r4, [r3, #0]
    status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	4303      	orrs	r3, r0
        *p_is_data_ready = (uint8_t)1;
    } else {
        *p_is_data_ready = (uint8_t)0;
    }

    return status;
 8004286:	b2d8      	uxtb	r0, r3
}
 8004288:	b005      	add	sp, #20
 800428a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800428c <VL53L4CD_SetRangeTiming>:

VL53L4CD_Error VL53L4CD_SetRangeTiming(Dev_t dev, uint32_t timing_budget_ms, uint32_t inter_measurement_ms) {
 800428c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800428e:	b085      	sub	sp, #20
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
    uint16_t clock_pll, osc_frequency, ms_byte;
    uint32_t macro_period_us = 0, timing_budget_us = 0, ls_byte, tmp;
    float_t inter_measurement_factor = (float_t)1.055;

    status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 8004290:	ab02      	add	r3, sp, #8
 8004292:	1d9c      	adds	r4, r3, #6
VL53L4CD_Error VL53L4CD_SetRangeTiming(Dev_t dev, uint32_t timing_budget_ms, uint32_t inter_measurement_ms) {
 8004294:	9101      	str	r1, [sp, #4]
 8004296:	0016      	movs	r6, r2
    status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 8004298:	2106      	movs	r1, #6
 800429a:	0022      	movs	r2, r4
VL53L4CD_Error VL53L4CD_SetRangeTiming(Dev_t dev, uint32_t timing_budget_ms, uint32_t inter_measurement_ms) {
 800429c:	0005      	movs	r5, r0
    status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 800429e:	f000 f94d 	bl	800453c <VL53L4CD_RdWord>
    if (osc_frequency != (uint16_t)0) {
 80042a2:	8821      	ldrh	r1, [r4, #0]
    status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 80042a4:	0007      	movs	r7, r0
    if (osc_frequency != (uint16_t)0) {
 80042a6:	2900      	cmp	r1, #0
 80042a8:	d045      	beq.n	8004336 <VL53L4CD_SetRangeTiming+0xaa>
        timing_budget_us = timing_budget_ms * (uint32_t)1000;
 80042aa:	24fa      	movs	r4, #250	; 0xfa
        macro_period_us = (uint32_t)((uint32_t)2304 * ((uint32_t)0x40000000 / (uint32_t)osc_frequency)) >> 6;
 80042ac:	2080      	movs	r0, #128	; 0x80
        timing_budget_us = timing_budget_ms * (uint32_t)1000;
 80042ae:	9b01      	ldr	r3, [sp, #4]
 80042b0:	00a4      	lsls	r4, r4, #2
        macro_period_us = (uint32_t)((uint32_t)2304 * ((uint32_t)0x40000000 / (uint32_t)osc_frequency)) >> 6;
 80042b2:	05c0      	lsls	r0, r0, #23
        timing_budget_us = timing_budget_ms * (uint32_t)1000;
 80042b4:	435c      	muls	r4, r3
        macro_period_us = (uint32_t)((uint32_t)2304 * ((uint32_t)0x40000000 / (uint32_t)osc_frequency)) >> 6;
 80042b6:	f7fb ff37 	bl	8000128 <__udivsi3>
 80042ba:	2190      	movs	r1, #144	; 0x90
 80042bc:	0109      	lsls	r1, r1, #4
 80042be:	4341      	muls	r1, r0
 80042c0:	098b      	lsrs	r3, r1, #6
 80042c2:	9300      	str	r3, [sp, #0]
    } else {
        status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
    }

    /* Timing budget check validity */
    if ((timing_budget_ms < (uint32_t)10) || (timing_budget_ms > (uint32_t)200) || (status != (uint8_t)0)) {
 80042c4:	9b01      	ldr	r3, [sp, #4]
 80042c6:	3b0a      	subs	r3, #10
 80042c8:	2bbe      	cmp	r3, #190	; 0xbe
 80042ca:	d801      	bhi.n	80042d0 <VL53L4CD_SetRangeTiming+0x44>
 80042cc:	2f00      	cmp	r7, #0
 80042ce:	d039      	beq.n	8004344 <VL53L4CD_SetRangeTiming+0xb8>
        status |= VL53L4CD_ERROR_INVALID_ARGUMENT;
 80042d0:	2002      	movs	r0, #2
 80042d2:	4240      	negs	r0, r0
 80042d4:	4307      	orrs	r7, r0
 80042d6:	b2ff      	uxtb	r7, r7
    /* Invalid case */
    else {
        status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
    }

    if (status != (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT) {
 80042d8:	2ffe      	cmp	r7, #254	; 0xfe
 80042da:	d041      	beq.n	8004360 <VL53L4CD_SetRangeTiming+0xd4>
        ms_byte = 0;
        timing_budget_us = timing_budget_us << 12;
        tmp = macro_period_us * (uint32_t)16;
        ls_byte = ((timing_budget_us + ((tmp >> 6) >> 1)) / (tmp >> 6)) - (uint32_t)1;
 80042dc:	9b00      	ldr	r3, [sp, #0]
        timing_budget_us = timing_budget_us << 12;
 80042de:	0324      	lsls	r4, r4, #12
        ls_byte = ((timing_budget_us + ((tmp >> 6) >> 1)) / (tmp >> 6)) - (uint32_t)1;
 80042e0:	08d8      	lsrs	r0, r3, #3
 80042e2:	0899      	lsrs	r1, r3, #2
 80042e4:	1900      	adds	r0, r0, r4
 80042e6:	f7fb ff1f 	bl	8000128 <__udivsi3>
        ms_byte = 0;
 80042ea:	2200      	movs	r2, #0

        while ((ls_byte & 0xFFFFFF00U) > 0U) {
 80042ec:	23ff      	movs	r3, #255	; 0xff
        ls_byte = ((timing_budget_us + ((tmp >> 6) >> 1)) / (tmp >> 6)) - (uint32_t)1;
 80042ee:	3801      	subs	r0, #1
        while ((ls_byte & 0xFFFFFF00U) > 0U) {
 80042f0:	0006      	movs	r6, r0
 80042f2:	439e      	bics	r6, r3
 80042f4:	d15e      	bne.n	80043b4 <VL53L4CD_SetRangeTiming+0x128>
            ls_byte = ls_byte >> 1;
            ms_byte++;
        }
        ms_byte = (uint16_t)(ms_byte << 8) + (uint16_t)(ls_byte & (uint32_t)0xFF);
 80042f6:	0212      	lsls	r2, r2, #8
 80042f8:	1812      	adds	r2, r2, r0
        status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_A, ms_byte);
 80042fa:	b292      	uxth	r2, r2
 80042fc:	215e      	movs	r1, #94	; 0x5e
 80042fe:	0028      	movs	r0, r5
 8004300:	f000 f970 	bl	80045e4 <VL53L4CD_WrWord>

        ms_byte = 0;
        tmp = macro_period_us * (uint32_t)12;
 8004304:	210c      	movs	r1, #12
 8004306:	9b00      	ldr	r3, [sp, #0]
        status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_A, ms_byte);
 8004308:	4307      	orrs	r7, r0
        tmp = macro_period_us * (uint32_t)12;
 800430a:	4359      	muls	r1, r3
        ls_byte = ((timing_budget_us + ((tmp >> 6) >> 1)) / (tmp >> 6)) - (uint32_t)1;
 800430c:	09c8      	lsrs	r0, r1, #7
 800430e:	1900      	adds	r0, r0, r4
 8004310:	0989      	lsrs	r1, r1, #6
 8004312:	f7fb ff09 	bl	8000128 <__udivsi3>

        while ((ls_byte & 0xFFFFFF00U) > 0U) {
 8004316:	21ff      	movs	r1, #255	; 0xff
        status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_A, ms_byte);
 8004318:	b2ff      	uxtb	r7, r7
        ls_byte = ((timing_budget_us + ((tmp >> 6) >> 1)) / (tmp >> 6)) - (uint32_t)1;
 800431a:	1e42      	subs	r2, r0, #1
        while ((ls_byte & 0xFFFFFF00U) > 0U) {
 800431c:	0013      	movs	r3, r2
 800431e:	438b      	bics	r3, r1
 8004320:	d14c      	bne.n	80043bc <VL53L4CD_SetRangeTiming+0x130>
            ls_byte = ls_byte >> 1;
            ms_byte++;
        }
        ms_byte = (uint16_t)(ms_byte << 8) + (uint16_t)(ls_byte & (uint32_t)0xFF);
 8004322:	0236      	lsls	r6, r6, #8
 8004324:	18b2      	adds	r2, r6, r2
        status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_B, ms_byte);
 8004326:	2161      	movs	r1, #97	; 0x61
 8004328:	0028      	movs	r0, r5
 800432a:	b292      	uxth	r2, r2
 800432c:	f000 f95a 	bl	80045e4 <VL53L4CD_WrWord>
 8004330:	4338      	orrs	r0, r7
 8004332:	b2c0      	uxtb	r0, r0
 8004334:	e015      	b.n	8004362 <VL53L4CD_SetRangeTiming+0xd6>
        status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 8004336:	2002      	movs	r0, #2
 8004338:	4240      	negs	r0, r0
 800433a:	4307      	orrs	r7, r0
    uint32_t macro_period_us = 0, timing_budget_us = 0, ls_byte, tmp;
 800433c:	000c      	movs	r4, r1
        status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 800433e:	b2ff      	uxtb	r7, r7
    uint32_t macro_period_us = 0, timing_budget_us = 0, ls_byte, tmp;
 8004340:	9100      	str	r1, [sp, #0]
 8004342:	e7bf      	b.n	80042c4 <VL53L4CD_SetRangeTiming+0x38>
    else if (inter_measurement_ms == (uint32_t)0) {
 8004344:	2e00      	cmp	r6, #0
 8004346:	d108      	bne.n	800435a <VL53L4CD_SetRangeTiming+0xce>
        status |= VL53L4CD_WrDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, 0);
 8004348:	0032      	movs	r2, r6
 800434a:	216c      	movs	r1, #108	; 0x6c
 800434c:	0028      	movs	r0, r5
 800434e:	f000 f95d 	bl	800460c <VL53L4CD_WrDWord>
        timing_budget_us -= (uint32_t)2500;
 8004352:	4b1c      	ldr	r3, [pc, #112]	; (80043c4 <VL53L4CD_SetRangeTiming+0x138>)
        status |= VL53L4CD_WrDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, 0);
 8004354:	0007      	movs	r7, r0
        timing_budget_us -= (uint32_t)2500;
 8004356:	18e4      	adds	r4, r4, r3
 8004358:	e7be      	b.n	80042d8 <VL53L4CD_SetRangeTiming+0x4c>
    else if (inter_measurement_ms > timing_budget_ms) {
 800435a:	9b01      	ldr	r3, [sp, #4]
 800435c:	42b3      	cmp	r3, r6
 800435e:	d302      	bcc.n	8004366 <VL53L4CD_SetRangeTiming+0xda>
        status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 8004360:	20fe      	movs	r0, #254	; 0xfe
    }

    return status;
}
 8004362:	b005      	add	sp, #20
 8004364:	bdf0      	pop	{r4, r5, r6, r7, pc}
        status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__OSC_CALIBRATE_VAL, &clock_pll);
 8004366:	aa03      	add	r2, sp, #12
 8004368:	21de      	movs	r1, #222	; 0xde
 800436a:	0028      	movs	r0, r5
 800436c:	f000 f8e6 	bl	800453c <VL53L4CD_RdWord>
        clock_pll = clock_pll & (uint16_t)0x3FF;
 8004370:	ab02      	add	r3, sp, #8
 8004372:	889f      	ldrh	r7, [r3, #4]
        status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__OSC_CALIBRATE_VAL, &clock_pll);
 8004374:	9001      	str	r0, [sp, #4]
        clock_pll = clock_pll & (uint16_t)0x3FF;
 8004376:	05bf      	lsls	r7, r7, #22
 8004378:	0dbf      	lsrs	r7, r7, #22
 800437a:	809f      	strh	r7, [r3, #4]
        inter_measurement_factor = inter_measurement_factor * (float_t)inter_measurement_ms * (float_t)clock_pll;
 800437c:	0030      	movs	r0, r6
 800437e:	f7fc fc3f 	bl	8000c00 <__aeabi_ui2f>
 8004382:	4911      	ldr	r1, [pc, #68]	; (80043c8 <VL53L4CD_SetRangeTiming+0x13c>)
 8004384:	f7fc f948 	bl	8000618 <__aeabi_fmul>
 8004388:	1c06      	adds	r6, r0, #0
 800438a:	0038      	movs	r0, r7
 800438c:	f7fc fc38 	bl	8000c00 <__aeabi_ui2f>
 8004390:	1c01      	adds	r1, r0, #0
 8004392:	1c30      	adds	r0, r6, #0
 8004394:	f7fc f940 	bl	8000618 <__aeabi_fmul>
        status |= VL53L4CD_WrDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, (uint32_t)inter_measurement_factor);
 8004398:	f7fc f876 	bl	8000488 <__aeabi_f2uiz>
 800439c:	216c      	movs	r1, #108	; 0x6c
 800439e:	0002      	movs	r2, r0
 80043a0:	0028      	movs	r0, r5
 80043a2:	f000 f933 	bl	800460c <VL53L4CD_WrDWord>
 80043a6:	9b01      	ldr	r3, [sp, #4]
 80043a8:	4303      	orrs	r3, r0
 80043aa:	b2df      	uxtb	r7, r3
        timing_budget_us -= (uint32_t)4300;
 80043ac:	4b07      	ldr	r3, [pc, #28]	; (80043cc <VL53L4CD_SetRangeTiming+0x140>)
 80043ae:	18e4      	adds	r4, r4, r3
        timing_budget_us /= (uint32_t)2;
 80043b0:	0864      	lsrs	r4, r4, #1
 80043b2:	e791      	b.n	80042d8 <VL53L4CD_SetRangeTiming+0x4c>
            ms_byte++;
 80043b4:	3201      	adds	r2, #1
            ls_byte = ls_byte >> 1;
 80043b6:	0840      	lsrs	r0, r0, #1
            ms_byte++;
 80043b8:	b292      	uxth	r2, r2
 80043ba:	e799      	b.n	80042f0 <VL53L4CD_SetRangeTiming+0x64>
            ms_byte++;
 80043bc:	3601      	adds	r6, #1
            ls_byte = ls_byte >> 1;
 80043be:	0852      	lsrs	r2, r2, #1
            ms_byte++;
 80043c0:	b2b6      	uxth	r6, r6
 80043c2:	e7ab      	b.n	800431c <VL53L4CD_SetRangeTiming+0x90>
 80043c4:	fffff63c 	.word	0xfffff63c
 80043c8:	3f870a3d 	.word	0x3f870a3d
 80043cc:	ffffef34 	.word	0xffffef34

080043d0 <VL53L4CD_SensorInit>:
VL53L4CD_Error VL53L4CD_SensorInit(Dev_t dev) {
 80043d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t i = 0;
 80043d2:	2600      	movs	r6, #0
VL53L4CD_Error VL53L4CD_SensorInit(Dev_t dev) {
 80043d4:	0004      	movs	r4, r0
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 80043d6:	0035      	movs	r5, r6
 80043d8:	2701      	movs	r7, #1
VL53L4CD_Error VL53L4CD_SensorInit(Dev_t dev) {
 80043da:	b085      	sub	sp, #20
        status |= VL53L4CD_RdByte(dev, VL53L4CD_FIRMWARE__SYSTEM_STATUS, &tmp);
 80043dc:	ab02      	add	r3, sp, #8
 80043de:	1dda      	adds	r2, r3, #7
 80043e0:	21e5      	movs	r1, #229	; 0xe5
 80043e2:	0020      	movs	r0, r4
 80043e4:	f000 f8cc 	bl	8004580 <VL53L4CD_RdByte>
            continue_loop = (uint8_t)0;
 80043e8:	2200      	movs	r2, #0
        if (tmp == (uint8_t)0x3) /* Sensor booted */
 80043ea:	ab02      	add	r3, sp, #8
 80043ec:	79db      	ldrb	r3, [r3, #7]
        status |= VL53L4CD_RdByte(dev, VL53L4CD_FIRMWARE__SYSTEM_STATUS, &tmp);
 80043ee:	4305      	orrs	r5, r0
 80043f0:	b2ed      	uxtb	r5, r5
            continue_loop = (uint8_t)0;
 80043f2:	9200      	str	r2, [sp, #0]
        if (tmp == (uint8_t)0x3) /* Sensor booted */
 80043f4:	2b03      	cmp	r3, #3
 80043f6:	d006      	beq.n	8004406 <VL53L4CD_SensorInit+0x36>
        } else if (i < (uint16_t)1000) /* Wait for boot */
 80043f8:	23fa      	movs	r3, #250	; 0xfa
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	429e      	cmp	r6, r3
 80043fe:	d264      	bcs.n	80044ca <VL53L4CD_SensorInit+0xfa>
            i++;
 8004400:	3601      	adds	r6, #1
 8004402:	b2b6      	uxth	r6, r6
 8004404:	9700      	str	r7, [sp, #0]
        WaitMs(dev, 1);
 8004406:	0039      	movs	r1, r7
 8004408:	0020      	movs	r0, r4
 800440a:	f000 f917 	bl	800463c <WaitMs>
    } while (continue_loop == (uint8_t)1);
 800440e:	9b00      	ldr	r3, [sp, #0]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d0e3      	beq.n	80043dc <VL53L4CD_SensorInit+0xc>
 8004414:	2600      	movs	r6, #0
        status |= VL53L4CD_WrByte(dev, Addr, VL53L4CD_DEFAULT_CONFIGURATION[Addr - (uint8_t)0x2D]);
 8004416:	0031      	movs	r1, r6
 8004418:	4b2f      	ldr	r3, [pc, #188]	; (80044d8 <VL53L4CD_SensorInit+0x108>)
 800441a:	312d      	adds	r1, #45	; 0x2d
 800441c:	5cf2      	ldrb	r2, [r6, r3]
 800441e:	0020      	movs	r0, r4
 8004420:	b289      	uxth	r1, r1
 8004422:	f000 f8cd 	bl	80045c0 <VL53L4CD_WrByte>
    for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++) {
 8004426:	3601      	adds	r6, #1
        status |= VL53L4CD_WrByte(dev, Addr, VL53L4CD_DEFAULT_CONFIGURATION[Addr - (uint8_t)0x2D]);
 8004428:	4305      	orrs	r5, r0
 800442a:	b2ed      	uxtb	r5, r5
    for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++) {
 800442c:	2e5b      	cmp	r6, #91	; 0x5b
 800442e:	d1f2      	bne.n	8004416 <VL53L4CD_SensorInit+0x46>
    status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, (uint8_t)0x40);
 8004430:	2240      	movs	r2, #64	; 0x40
 8004432:	2187      	movs	r1, #135	; 0x87
 8004434:	0020      	movs	r0, r4
 8004436:	f000 f8c3 	bl	80045c0 <VL53L4CD_WrByte>
    i = (uint8_t)0;
 800443a:	2700      	movs	r7, #0
    status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, (uint8_t)0x40);
 800443c:	4305      	orrs	r5, r0
 800443e:	b2ed      	uxtb	r5, r5
    continue_loop = (uint8_t)1;
 8004440:	3e5a      	subs	r6, #90	; 0x5a
        status |= VL53L4CD_CheckForDataReady(dev, &tmp);
 8004442:	ab02      	add	r3, sp, #8
 8004444:	1dd9      	adds	r1, r3, #7
 8004446:	0020      	movs	r0, r4
 8004448:	f7ff fefd 	bl	8004246 <VL53L4CD_CheckForDataReady>
        if (tmp == (uint8_t)1) /* Data ready */
 800444c:	ab02      	add	r3, sp, #8
            continue_loop = (uint8_t)0;
 800444e:	9a00      	ldr	r2, [sp, #0]
        if (tmp == (uint8_t)1) /* Data ready */
 8004450:	79db      	ldrb	r3, [r3, #7]
        status |= VL53L4CD_CheckForDataReady(dev, &tmp);
 8004452:	4305      	orrs	r5, r0
 8004454:	b2ed      	uxtb	r5, r5
            continue_loop = (uint8_t)0;
 8004456:	9201      	str	r2, [sp, #4]
        if (tmp == (uint8_t)1) /* Data ready */
 8004458:	2b01      	cmp	r3, #1
 800445a:	d006      	beq.n	800446a <VL53L4CD_SensorInit+0x9a>
        } else if (i < (uint16_t)1000) /* Wait for answer */
 800445c:	23fa      	movs	r3, #250	; 0xfa
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	429f      	cmp	r7, r3
 8004462:	d236      	bcs.n	80044d2 <VL53L4CD_SensorInit+0x102>
            i++;
 8004464:	3701      	adds	r7, #1
 8004466:	b2bf      	uxth	r7, r7
 8004468:	9601      	str	r6, [sp, #4]
        WaitMs(dev, 1);
 800446a:	0031      	movs	r1, r6
 800446c:	0020      	movs	r0, r4
 800446e:	f000 f8e5 	bl	800463c <WaitMs>
    } while (continue_loop == (uint8_t)1);
 8004472:	9b01      	ldr	r3, [sp, #4]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d0e4      	beq.n	8004442 <VL53L4CD_SensorInit+0x72>
    status |= VL53L4CD_ClearInterrupt(dev);
 8004478:	0020      	movs	r0, r4
 800447a:	f7ff fec5 	bl	8004208 <VL53L4CD_ClearInterrupt>
 800447e:	0006      	movs	r6, r0
    status |= VL53L4CD_StopRanging(dev);
 8004480:	0020      	movs	r0, r4
 8004482:	f7ff feda 	bl	800423a <VL53L4CD_StopRanging>
 8004486:	4335      	orrs	r5, r6
    status |= VL53L4CD_WrByte(dev, VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, (uint8_t)0x09);
 8004488:	2209      	movs	r2, #9
 800448a:	2108      	movs	r1, #8
    status |= VL53L4CD_StopRanging(dev);
 800448c:	4305      	orrs	r5, r0
    status |= VL53L4CD_WrByte(dev, VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, (uint8_t)0x09);
 800448e:	0020      	movs	r0, r4
 8004490:	f000 f896 	bl	80045c0 <VL53L4CD_WrByte>
    status |= VL53L4CD_StopRanging(dev);
 8004494:	b2ed      	uxtb	r5, r5
    status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 8004496:	2200      	movs	r2, #0
 8004498:	210b      	movs	r1, #11
    status |= VL53L4CD_WrByte(dev, VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, (uint8_t)0x09);
 800449a:	4305      	orrs	r5, r0
    status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 800449c:	0020      	movs	r0, r4
 800449e:	f000 f88f 	bl	80045c0 <VL53L4CD_WrByte>
    status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 80044a2:	22a0      	movs	r2, #160	; 0xa0
    status |= VL53L4CD_WrByte(dev, VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, (uint8_t)0x09);
 80044a4:	b2ed      	uxtb	r5, r5
    status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 80044a6:	2124      	movs	r1, #36	; 0x24
    status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 80044a8:	4305      	orrs	r5, r0
    status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 80044aa:	00d2      	lsls	r2, r2, #3
 80044ac:	0020      	movs	r0, r4
 80044ae:	f000 f899 	bl	80045e4 <VL53L4CD_WrWord>
    status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 80044b2:	b2ed      	uxtb	r5, r5
    status |= VL53L4CD_SetRangeTiming(dev, 50, 0);
 80044b4:	2200      	movs	r2, #0
 80044b6:	2132      	movs	r1, #50	; 0x32
    status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 80044b8:	4305      	orrs	r5, r0
    status |= VL53L4CD_SetRangeTiming(dev, 50, 0);
 80044ba:	0020      	movs	r0, r4
 80044bc:	f7ff fee6 	bl	800428c <VL53L4CD_SetRangeTiming>
    status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 80044c0:	b2ed      	uxtb	r5, r5
    status |= VL53L4CD_SetRangeTiming(dev, 50, 0);
 80044c2:	4328      	orrs	r0, r5
    return status;
 80044c4:	b2c0      	uxtb	r0, r0
}
 80044c6:	b005      	add	sp, #20
 80044c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            continue_loop = (uint8_t)0;
 80044ca:	2300      	movs	r3, #0
            status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 80044cc:	25ff      	movs	r5, #255	; 0xff
            continue_loop = (uint8_t)0;
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	e799      	b.n	8004406 <VL53L4CD_SensorInit+0x36>
            status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 80044d2:	25ff      	movs	r5, #255	; 0xff
 80044d4:	e7c9      	b.n	800446a <VL53L4CD_SensorInit+0x9a>
 80044d6:	46c0      	nop			; (mov r8, r8)
 80044d8:	0800579a 	.word	0x0800579a

080044dc <VL53L4CD_GetResult>:
    *p_timing_budget_ms = *p_timing_budget_ms / (uint32_t)1000;

    return status;
}

VL53L4CD_Error VL53L4CD_GetResult(Dev_t dev, VL53L4CD_ResultsData_t *p_result) {
 80044dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
    uint16_t temp_16;

    status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__DISTANCE, &temp_16);
 80044de:	466b      	mov	r3, sp
 80044e0:	1d9d      	adds	r5, r3, #6
VL53L4CD_Error VL53L4CD_GetResult(Dev_t dev, VL53L4CD_ResultsData_t *p_result) {
 80044e2:	000c      	movs	r4, r1
    status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__DISTANCE, &temp_16);
 80044e4:	002a      	movs	r2, r5
 80044e6:	2196      	movs	r1, #150	; 0x96
 80044e8:	f000 f828 	bl	800453c <VL53L4CD_RdWord>

    // stabilization algorithm implemented by Bold
    p_result->distance_mm = (p_result->distance_mm * 7 + temp_16) >> 3;
 80044ec:	2307      	movs	r3, #7
 80044ee:	8862      	ldrh	r2, [r4, #2]
 80044f0:	4353      	muls	r3, r2
 80044f2:	882a      	ldrh	r2, [r5, #0]
 80044f4:	189b      	adds	r3, r3, r2
 80044f6:	10db      	asrs	r3, r3, #3
 80044f8:	8063      	strh	r3, [r4, #2]

    return status;
}
 80044fa:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080044fc <VL53L4CD_RdDWord>:
#include "i2c.h"

extern I2C_HandleTypeDef 	hi2c1;

uint8_t VL53L4CD_RdDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t *value)
{
 80044fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fe:	b085      	sub	sp, #20
 8004500:	0015      	movs	r5, r2
	uint8_t data_write[2];
	uint8_t data_read[4];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
	data_write[1] = RegisterAdress & 0xFF;
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004502:	2764      	movs	r7, #100	; 0x64
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004504:	466a      	mov	r2, sp
{
 8004506:	0004      	movs	r4, r0
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004508:	4e0b      	ldr	r6, [pc, #44]	; (8004538 <VL53L4CD_RdDWord+0x3c>)
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 800450a:	0a0b      	lsrs	r3, r1, #8
 800450c:	7213      	strb	r3, [r2, #8]
	data_write[1] = RegisterAdress & 0xFF;
 800450e:	7251      	strb	r1, [r2, #9]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004510:	2302      	movs	r3, #2
 8004512:	0001      	movs	r1, r0
 8004514:	aa02      	add	r2, sp, #8
 8004516:	0030      	movs	r0, r6
 8004518:	9700      	str	r7, [sp, #0]
 800451a:	f7fe f9eb 	bl	80028f4 <HAL_I2C_Master_Transmit>
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 4, 100);
 800451e:	2304      	movs	r3, #4
 8004520:	0021      	movs	r1, r4
 8004522:	0030      	movs	r0, r6
 8004524:	9700      	str	r7, [sp, #0]
 8004526:	aa03      	add	r2, sp, #12
 8004528:	f7fe fa76 	bl	8002a18 <HAL_I2C_Master_Receive>
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 800452c:	9b03      	ldr	r3, [sp, #12]
 800452e:	ba1b      	rev	r3, r3
 8004530:	602b      	str	r3, [r5, #0]
			(data_read[2]<<8)| (data_read[3]));
	return status;
}
 8004532:	b005      	add	sp, #20
 8004534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004536:	46c0      	nop			; (mov r8, r8)
 8004538:	20000290 	.word	0x20000290

0800453c <VL53L4CD_RdWord>:

uint8_t VL53L4CD_RdWord(uint16_t dev, uint16_t RegisterAdress, uint16_t *value)
{
 800453c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t data_write[2];
	uint8_t data_read[2];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
	data_write[1] = RegisterAdress & 0xFF;
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 800453e:	2764      	movs	r7, #100	; 0x64
{
 8004540:	0004      	movs	r4, r0
 8004542:	b087      	sub	sp, #28
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004544:	4e0d      	ldr	r6, [pc, #52]	; (800457c <VL53L4CD_RdWord+0x40>)
{
 8004546:	9203      	str	r2, [sp, #12]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004548:	0a0b      	lsrs	r3, r1, #8
 800454a:	aa02      	add	r2, sp, #8
 800454c:	7213      	strb	r3, [r2, #8]
	data_write[1] = RegisterAdress & 0xFF;
 800454e:	7251      	strb	r1, [r2, #9]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 2, 100);
 8004550:	ad05      	add	r5, sp, #20
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004552:	0001      	movs	r1, r0
 8004554:	aa04      	add	r2, sp, #16
 8004556:	2302      	movs	r3, #2
 8004558:	0030      	movs	r0, r6
 800455a:	9700      	str	r7, [sp, #0]
 800455c:	f7fe f9ca 	bl	80028f4 <HAL_I2C_Master_Transmit>
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 2, 100);
 8004560:	002a      	movs	r2, r5
 8004562:	2302      	movs	r3, #2
 8004564:	0021      	movs	r1, r4
 8004566:	0030      	movs	r0, r6
 8004568:	9700      	str	r7, [sp, #0]
 800456a:	f7fe fa55 	bl	8002a18 <HAL_I2C_Master_Receive>
	*value = (data_read[0] << 8) | (data_read[1]);
 800456e:	882b      	ldrh	r3, [r5, #0]
 8004570:	9a03      	ldr	r2, [sp, #12]
 8004572:	ba5b      	rev16	r3, r3
 8004574:	8013      	strh	r3, [r2, #0]
	return status;
}
 8004576:	b007      	add	sp, #28
 8004578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800457a:	46c0      	nop			; (mov r8, r8)
 800457c:	20000290 	.word	0x20000290

08004580 <VL53L4CD_RdByte>:

uint8_t VL53L4CD_RdByte(uint16_t dev, uint16_t RegisterAdress, uint8_t *value)
{
 8004580:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
	data_write[1] = RegisterAdress & 0xFF;
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004582:	2764      	movs	r7, #100	; 0x64
{
 8004584:	0004      	movs	r4, r0
 8004586:	b087      	sub	sp, #28
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004588:	4e0c      	ldr	r6, [pc, #48]	; (80045bc <VL53L4CD_RdByte+0x3c>)
{
 800458a:	9203      	str	r2, [sp, #12]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 800458c:	0a0b      	lsrs	r3, r1, #8
 800458e:	aa02      	add	r2, sp, #8
 8004590:	7313      	strb	r3, [r2, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8004592:	7351      	strb	r1, [r2, #13]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 1, 100);
 8004594:	ad04      	add	r5, sp, #16
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004596:	0001      	movs	r1, r0
 8004598:	aa05      	add	r2, sp, #20
 800459a:	2302      	movs	r3, #2
 800459c:	0030      	movs	r0, r6
 800459e:	9700      	str	r7, [sp, #0]
 80045a0:	f7fe f9a8 	bl	80028f4 <HAL_I2C_Master_Transmit>
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 1, 100);
 80045a4:	002a      	movs	r2, r5
 80045a6:	2301      	movs	r3, #1
 80045a8:	0021      	movs	r1, r4
 80045aa:	0030      	movs	r0, r6
 80045ac:	9700      	str	r7, [sp, #0]
 80045ae:	f7fe fa33 	bl	8002a18 <HAL_I2C_Master_Receive>
	*value = data_read[0];
 80045b2:	782b      	ldrb	r3, [r5, #0]
 80045b4:	9a03      	ldr	r2, [sp, #12]
 80045b6:	7013      	strb	r3, [r2, #0]
	return status;
}
 80045b8:	b007      	add	sp, #28
 80045ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045bc:	20000290 	.word	0x20000290

080045c0 <VL53L4CD_WrByte>:

uint8_t VL53L4CD_WrByte(uint16_t dev, uint16_t RegisterAdress, uint8_t value)
{
 80045c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data_write[3];
	uint8_t status = 0;

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80045c2:	0a0b      	lsrs	r3, r1, #8
 80045c4:	ac03      	add	r4, sp, #12
 80045c6:	7023      	strb	r3, [r4, #0]
	data_write[1] = RegisterAdress & 0xFF;
	data_write[2] = value & 0xFF;
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 3, 100);
 80045c8:	2364      	movs	r3, #100	; 0x64
	data_write[1] = RegisterAdress & 0xFF;
 80045ca:	7061      	strb	r1, [r4, #1]
	data_write[2] = value & 0xFF;
 80045cc:	70a2      	strb	r2, [r4, #2]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 3, 100);
 80045ce:	0001      	movs	r1, r0
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	0022      	movs	r2, r4
 80045d4:	3b61      	subs	r3, #97	; 0x61
 80045d6:	4802      	ldr	r0, [pc, #8]	; (80045e0 <VL53L4CD_WrByte+0x20>)
 80045d8:	f7fe f98c 	bl	80028f4 <HAL_I2C_Master_Transmit>
	return status;
}
 80045dc:	b004      	add	sp, #16
 80045de:	bd10      	pop	{r4, pc}
 80045e0:	20000290 	.word	0x20000290

080045e4 <VL53L4CD_WrWord>:

uint8_t VL53L4CD_WrWord(uint16_t dev, uint16_t RegisterAdress, uint16_t value)
{
 80045e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80045e6:	0013      	movs	r3, r2
	uint8_t data_write[4];
	uint8_t status = 0;
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80045e8:	aa03      	add	r2, sp, #12
	data_write[1] = RegisterAdress & 0xFF;
 80045ea:	7051      	strb	r1, [r2, #1]
	data_write[2] = (value >> 8) & 0xFF;
	data_write[3] = value & 0xFF;
 80045ec:	70d3      	strb	r3, [r2, #3]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80045ee:	0a0c      	lsrs	r4, r1, #8
	data_write[2] = (value >> 8) & 0xFF;
 80045f0:	0a19      	lsrs	r1, r3, #8
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 4, 100);
 80045f2:	2364      	movs	r3, #100	; 0x64
	data_write[2] = (value >> 8) & 0xFF;
 80045f4:	7091      	strb	r1, [r2, #2]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80045f6:	7014      	strb	r4, [r2, #0]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 4, 100);
 80045f8:	0001      	movs	r1, r0
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	4802      	ldr	r0, [pc, #8]	; (8004608 <VL53L4CD_WrWord+0x24>)
 80045fe:	3b60      	subs	r3, #96	; 0x60
 8004600:	f7fe f978 	bl	80028f4 <HAL_I2C_Master_Transmit>
	return status;
}
 8004604:	b004      	add	sp, #16
 8004606:	bd10      	pop	{r4, pc}
 8004608:	20000290 	.word	0x20000290

0800460c <VL53L4CD_WrDWord>:

uint8_t VL53L4CD_WrDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t value)
{
 800460c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800460e:	0013      	movs	r3, r2
	uint8_t data_write[6];
	uint8_t status = 0;

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004610:	aa02      	add	r2, sp, #8
	data_write[1] = RegisterAdress & 0xFF;
 8004612:	7051      	strb	r1, [r2, #1]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004614:	0a0c      	lsrs	r4, r1, #8
	data_write[2] = (value >> 24) & 0xFF;
 8004616:	0e19      	lsrs	r1, r3, #24
 8004618:	7091      	strb	r1, [r2, #2]
	data_write[3] = (value >> 16) & 0xFF;
 800461a:	0c19      	lsrs	r1, r3, #16
 800461c:	70d1      	strb	r1, [r2, #3]
	data_write[4] = (value >> 8) & 0xFF;
	data_write[5] = value & 0xFF;
 800461e:	7153      	strb	r3, [r2, #5]
	data_write[4] = (value >> 8) & 0xFF;
 8004620:	0a19      	lsrs	r1, r3, #8
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 6, 100);
 8004622:	2364      	movs	r3, #100	; 0x64
	data_write[4] = (value >> 8) & 0xFF;
 8004624:	7111      	strb	r1, [r2, #4]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004626:	7014      	strb	r4, [r2, #0]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 6, 100);
 8004628:	0001      	movs	r1, r0
 800462a:	9300      	str	r3, [sp, #0]
 800462c:	4802      	ldr	r0, [pc, #8]	; (8004638 <VL53L4CD_WrDWord+0x2c>)
 800462e:	3b5e      	subs	r3, #94	; 0x5e
 8004630:	f7fe f960 	bl	80028f4 <HAL_I2C_Master_Transmit>
	return status;
}
 8004634:	b004      	add	sp, #16
 8004636:	bd10      	pop	{r4, pc}
 8004638:	20000290 	.word	0x20000290

0800463c <WaitMs>:

uint8_t WaitMs(Dev_t dev, uint32_t time_ms)
{
 800463c:	b510      	push	{r4, lr}
 800463e:	0008      	movs	r0, r1
	HAL_Delay(time_ms);
 8004640:	f7fd f90e 	bl	8001860 <HAL_Delay>
	return 0;
}
 8004644:	2000      	movs	r0, #0
 8004646:	bd10      	pop	{r4, pc}

08004648 <__errno>:
 8004648:	4b01      	ldr	r3, [pc, #4]	; (8004650 <__errno+0x8>)
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	4770      	bx	lr
 800464e:	46c0      	nop			; (mov r8, r8)
 8004650:	2000000c 	.word	0x2000000c

08004654 <__libc_init_array>:
 8004654:	b570      	push	{r4, r5, r6, lr}
 8004656:	2600      	movs	r6, #0
 8004658:	4d0c      	ldr	r5, [pc, #48]	; (800468c <__libc_init_array+0x38>)
 800465a:	4c0d      	ldr	r4, [pc, #52]	; (8004690 <__libc_init_array+0x3c>)
 800465c:	1b64      	subs	r4, r4, r5
 800465e:	10a4      	asrs	r4, r4, #2
 8004660:	42a6      	cmp	r6, r4
 8004662:	d109      	bne.n	8004678 <__libc_init_array+0x24>
 8004664:	2600      	movs	r6, #0
 8004666:	f000 fff9 	bl	800565c <_init>
 800466a:	4d0a      	ldr	r5, [pc, #40]	; (8004694 <__libc_init_array+0x40>)
 800466c:	4c0a      	ldr	r4, [pc, #40]	; (8004698 <__libc_init_array+0x44>)
 800466e:	1b64      	subs	r4, r4, r5
 8004670:	10a4      	asrs	r4, r4, #2
 8004672:	42a6      	cmp	r6, r4
 8004674:	d105      	bne.n	8004682 <__libc_init_array+0x2e>
 8004676:	bd70      	pop	{r4, r5, r6, pc}
 8004678:	00b3      	lsls	r3, r6, #2
 800467a:	58eb      	ldr	r3, [r5, r3]
 800467c:	4798      	blx	r3
 800467e:	3601      	adds	r6, #1
 8004680:	e7ee      	b.n	8004660 <__libc_init_array+0xc>
 8004682:	00b3      	lsls	r3, r6, #2
 8004684:	58eb      	ldr	r3, [r5, r3]
 8004686:	4798      	blx	r3
 8004688:	3601      	adds	r6, #1
 800468a:	e7f2      	b.n	8004672 <__libc_init_array+0x1e>
 800468c:	08005890 	.word	0x08005890
 8004690:	08005890 	.word	0x08005890
 8004694:	08005890 	.word	0x08005890
 8004698:	08005894 	.word	0x08005894

0800469c <memset>:
 800469c:	0003      	movs	r3, r0
 800469e:	1882      	adds	r2, r0, r2
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d100      	bne.n	80046a6 <memset+0xa>
 80046a4:	4770      	bx	lr
 80046a6:	7019      	strb	r1, [r3, #0]
 80046a8:	3301      	adds	r3, #1
 80046aa:	e7f9      	b.n	80046a0 <memset+0x4>

080046ac <iprintf>:
 80046ac:	b40f      	push	{r0, r1, r2, r3}
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <iprintf+0x30>)
 80046b0:	b513      	push	{r0, r1, r4, lr}
 80046b2:	681c      	ldr	r4, [r3, #0]
 80046b4:	2c00      	cmp	r4, #0
 80046b6:	d005      	beq.n	80046c4 <iprintf+0x18>
 80046b8:	69a3      	ldr	r3, [r4, #24]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d102      	bne.n	80046c4 <iprintf+0x18>
 80046be:	0020      	movs	r0, r4
 80046c0:	f000 f870 	bl	80047a4 <__sinit>
 80046c4:	ab05      	add	r3, sp, #20
 80046c6:	0020      	movs	r0, r4
 80046c8:	9a04      	ldr	r2, [sp, #16]
 80046ca:	68a1      	ldr	r1, [r4, #8]
 80046cc:	9301      	str	r3, [sp, #4]
 80046ce:	f000 f9cd 	bl	8004a6c <_vfiprintf_r>
 80046d2:	bc16      	pop	{r1, r2, r4}
 80046d4:	bc08      	pop	{r3}
 80046d6:	b004      	add	sp, #16
 80046d8:	4718      	bx	r3
 80046da:	46c0      	nop			; (mov r8, r8)
 80046dc:	2000000c 	.word	0x2000000c

080046e0 <std>:
 80046e0:	2300      	movs	r3, #0
 80046e2:	b510      	push	{r4, lr}
 80046e4:	0004      	movs	r4, r0
 80046e6:	6003      	str	r3, [r0, #0]
 80046e8:	6043      	str	r3, [r0, #4]
 80046ea:	6083      	str	r3, [r0, #8]
 80046ec:	8181      	strh	r1, [r0, #12]
 80046ee:	6643      	str	r3, [r0, #100]	; 0x64
 80046f0:	0019      	movs	r1, r3
 80046f2:	81c2      	strh	r2, [r0, #14]
 80046f4:	6103      	str	r3, [r0, #16]
 80046f6:	6143      	str	r3, [r0, #20]
 80046f8:	6183      	str	r3, [r0, #24]
 80046fa:	2208      	movs	r2, #8
 80046fc:	305c      	adds	r0, #92	; 0x5c
 80046fe:	f7ff ffcd 	bl	800469c <memset>
 8004702:	4b05      	ldr	r3, [pc, #20]	; (8004718 <std+0x38>)
 8004704:	6224      	str	r4, [r4, #32]
 8004706:	6263      	str	r3, [r4, #36]	; 0x24
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <std+0x3c>)
 800470a:	62a3      	str	r3, [r4, #40]	; 0x28
 800470c:	4b04      	ldr	r3, [pc, #16]	; (8004720 <std+0x40>)
 800470e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004710:	4b04      	ldr	r3, [pc, #16]	; (8004724 <std+0x44>)
 8004712:	6323      	str	r3, [r4, #48]	; 0x30
 8004714:	bd10      	pop	{r4, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	08005009 	.word	0x08005009
 800471c:	08005031 	.word	0x08005031
 8004720:	08005069 	.word	0x08005069
 8004724:	08005095 	.word	0x08005095

08004728 <_cleanup_r>:
 8004728:	b510      	push	{r4, lr}
 800472a:	4902      	ldr	r1, [pc, #8]	; (8004734 <_cleanup_r+0xc>)
 800472c:	f000 f8ba 	bl	80048a4 <_fwalk_reent>
 8004730:	bd10      	pop	{r4, pc}
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	080053a1 	.word	0x080053a1

08004738 <__sfmoreglue>:
 8004738:	b570      	push	{r4, r5, r6, lr}
 800473a:	2568      	movs	r5, #104	; 0x68
 800473c:	1e4a      	subs	r2, r1, #1
 800473e:	4355      	muls	r5, r2
 8004740:	000e      	movs	r6, r1
 8004742:	0029      	movs	r1, r5
 8004744:	3174      	adds	r1, #116	; 0x74
 8004746:	f000 f8f3 	bl	8004930 <_malloc_r>
 800474a:	1e04      	subs	r4, r0, #0
 800474c:	d008      	beq.n	8004760 <__sfmoreglue+0x28>
 800474e:	2100      	movs	r1, #0
 8004750:	002a      	movs	r2, r5
 8004752:	6001      	str	r1, [r0, #0]
 8004754:	6046      	str	r6, [r0, #4]
 8004756:	300c      	adds	r0, #12
 8004758:	60a0      	str	r0, [r4, #8]
 800475a:	3268      	adds	r2, #104	; 0x68
 800475c:	f7ff ff9e 	bl	800469c <memset>
 8004760:	0020      	movs	r0, r4
 8004762:	bd70      	pop	{r4, r5, r6, pc}

08004764 <__sfp_lock_acquire>:
 8004764:	b510      	push	{r4, lr}
 8004766:	4802      	ldr	r0, [pc, #8]	; (8004770 <__sfp_lock_acquire+0xc>)
 8004768:	f000 f8bd 	bl	80048e6 <__retarget_lock_acquire_recursive>
 800476c:	bd10      	pop	{r4, pc}
 800476e:	46c0      	nop			; (mov r8, r8)
 8004770:	2000043d 	.word	0x2000043d

08004774 <__sfp_lock_release>:
 8004774:	b510      	push	{r4, lr}
 8004776:	4802      	ldr	r0, [pc, #8]	; (8004780 <__sfp_lock_release+0xc>)
 8004778:	f000 f8b6 	bl	80048e8 <__retarget_lock_release_recursive>
 800477c:	bd10      	pop	{r4, pc}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	2000043d 	.word	0x2000043d

08004784 <__sinit_lock_acquire>:
 8004784:	b510      	push	{r4, lr}
 8004786:	4802      	ldr	r0, [pc, #8]	; (8004790 <__sinit_lock_acquire+0xc>)
 8004788:	f000 f8ad 	bl	80048e6 <__retarget_lock_acquire_recursive>
 800478c:	bd10      	pop	{r4, pc}
 800478e:	46c0      	nop			; (mov r8, r8)
 8004790:	2000043e 	.word	0x2000043e

08004794 <__sinit_lock_release>:
 8004794:	b510      	push	{r4, lr}
 8004796:	4802      	ldr	r0, [pc, #8]	; (80047a0 <__sinit_lock_release+0xc>)
 8004798:	f000 f8a6 	bl	80048e8 <__retarget_lock_release_recursive>
 800479c:	bd10      	pop	{r4, pc}
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	2000043e 	.word	0x2000043e

080047a4 <__sinit>:
 80047a4:	b513      	push	{r0, r1, r4, lr}
 80047a6:	0004      	movs	r4, r0
 80047a8:	f7ff ffec 	bl	8004784 <__sinit_lock_acquire>
 80047ac:	69a3      	ldr	r3, [r4, #24]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <__sinit+0x14>
 80047b2:	f7ff ffef 	bl	8004794 <__sinit_lock_release>
 80047b6:	bd13      	pop	{r0, r1, r4, pc}
 80047b8:	64a3      	str	r3, [r4, #72]	; 0x48
 80047ba:	64e3      	str	r3, [r4, #76]	; 0x4c
 80047bc:	6523      	str	r3, [r4, #80]	; 0x50
 80047be:	4b13      	ldr	r3, [pc, #76]	; (800480c <__sinit+0x68>)
 80047c0:	4a13      	ldr	r2, [pc, #76]	; (8004810 <__sinit+0x6c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80047c6:	9301      	str	r3, [sp, #4]
 80047c8:	42a3      	cmp	r3, r4
 80047ca:	d101      	bne.n	80047d0 <__sinit+0x2c>
 80047cc:	2301      	movs	r3, #1
 80047ce:	61a3      	str	r3, [r4, #24]
 80047d0:	0020      	movs	r0, r4
 80047d2:	f000 f81f 	bl	8004814 <__sfp>
 80047d6:	6060      	str	r0, [r4, #4]
 80047d8:	0020      	movs	r0, r4
 80047da:	f000 f81b 	bl	8004814 <__sfp>
 80047de:	60a0      	str	r0, [r4, #8]
 80047e0:	0020      	movs	r0, r4
 80047e2:	f000 f817 	bl	8004814 <__sfp>
 80047e6:	2200      	movs	r2, #0
 80047e8:	2104      	movs	r1, #4
 80047ea:	60e0      	str	r0, [r4, #12]
 80047ec:	6860      	ldr	r0, [r4, #4]
 80047ee:	f7ff ff77 	bl	80046e0 <std>
 80047f2:	2201      	movs	r2, #1
 80047f4:	2109      	movs	r1, #9
 80047f6:	68a0      	ldr	r0, [r4, #8]
 80047f8:	f7ff ff72 	bl	80046e0 <std>
 80047fc:	2202      	movs	r2, #2
 80047fe:	2112      	movs	r1, #18
 8004800:	68e0      	ldr	r0, [r4, #12]
 8004802:	f7ff ff6d 	bl	80046e0 <std>
 8004806:	2301      	movs	r3, #1
 8004808:	61a3      	str	r3, [r4, #24]
 800480a:	e7d2      	b.n	80047b2 <__sinit+0xe>
 800480c:	080057f8 	.word	0x080057f8
 8004810:	08004729 	.word	0x08004729

08004814 <__sfp>:
 8004814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004816:	0007      	movs	r7, r0
 8004818:	f7ff ffa4 	bl	8004764 <__sfp_lock_acquire>
 800481c:	4b1f      	ldr	r3, [pc, #124]	; (800489c <__sfp+0x88>)
 800481e:	681e      	ldr	r6, [r3, #0]
 8004820:	69b3      	ldr	r3, [r6, #24]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d102      	bne.n	800482c <__sfp+0x18>
 8004826:	0030      	movs	r0, r6
 8004828:	f7ff ffbc 	bl	80047a4 <__sinit>
 800482c:	3648      	adds	r6, #72	; 0x48
 800482e:	68b4      	ldr	r4, [r6, #8]
 8004830:	6873      	ldr	r3, [r6, #4]
 8004832:	3b01      	subs	r3, #1
 8004834:	d504      	bpl.n	8004840 <__sfp+0x2c>
 8004836:	6833      	ldr	r3, [r6, #0]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d022      	beq.n	8004882 <__sfp+0x6e>
 800483c:	6836      	ldr	r6, [r6, #0]
 800483e:	e7f6      	b.n	800482e <__sfp+0x1a>
 8004840:	220c      	movs	r2, #12
 8004842:	5ea5      	ldrsh	r5, [r4, r2]
 8004844:	2d00      	cmp	r5, #0
 8004846:	d11a      	bne.n	800487e <__sfp+0x6a>
 8004848:	0020      	movs	r0, r4
 800484a:	4b15      	ldr	r3, [pc, #84]	; (80048a0 <__sfp+0x8c>)
 800484c:	3058      	adds	r0, #88	; 0x58
 800484e:	60e3      	str	r3, [r4, #12]
 8004850:	6665      	str	r5, [r4, #100]	; 0x64
 8004852:	f000 f847 	bl	80048e4 <__retarget_lock_init_recursive>
 8004856:	f7ff ff8d 	bl	8004774 <__sfp_lock_release>
 800485a:	0020      	movs	r0, r4
 800485c:	2208      	movs	r2, #8
 800485e:	0029      	movs	r1, r5
 8004860:	6025      	str	r5, [r4, #0]
 8004862:	60a5      	str	r5, [r4, #8]
 8004864:	6065      	str	r5, [r4, #4]
 8004866:	6125      	str	r5, [r4, #16]
 8004868:	6165      	str	r5, [r4, #20]
 800486a:	61a5      	str	r5, [r4, #24]
 800486c:	305c      	adds	r0, #92	; 0x5c
 800486e:	f7ff ff15 	bl	800469c <memset>
 8004872:	6365      	str	r5, [r4, #52]	; 0x34
 8004874:	63a5      	str	r5, [r4, #56]	; 0x38
 8004876:	64a5      	str	r5, [r4, #72]	; 0x48
 8004878:	64e5      	str	r5, [r4, #76]	; 0x4c
 800487a:	0020      	movs	r0, r4
 800487c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800487e:	3468      	adds	r4, #104	; 0x68
 8004880:	e7d7      	b.n	8004832 <__sfp+0x1e>
 8004882:	2104      	movs	r1, #4
 8004884:	0038      	movs	r0, r7
 8004886:	f7ff ff57 	bl	8004738 <__sfmoreglue>
 800488a:	1e04      	subs	r4, r0, #0
 800488c:	6030      	str	r0, [r6, #0]
 800488e:	d1d5      	bne.n	800483c <__sfp+0x28>
 8004890:	f7ff ff70 	bl	8004774 <__sfp_lock_release>
 8004894:	230c      	movs	r3, #12
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	e7ef      	b.n	800487a <__sfp+0x66>
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	080057f8 	.word	0x080057f8
 80048a0:	ffff0001 	.word	0xffff0001

080048a4 <_fwalk_reent>:
 80048a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048a6:	0004      	movs	r4, r0
 80048a8:	0006      	movs	r6, r0
 80048aa:	2700      	movs	r7, #0
 80048ac:	9101      	str	r1, [sp, #4]
 80048ae:	3448      	adds	r4, #72	; 0x48
 80048b0:	6863      	ldr	r3, [r4, #4]
 80048b2:	68a5      	ldr	r5, [r4, #8]
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	9b00      	ldr	r3, [sp, #0]
 80048b8:	3b01      	subs	r3, #1
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	d504      	bpl.n	80048c8 <_fwalk_reent+0x24>
 80048be:	6824      	ldr	r4, [r4, #0]
 80048c0:	2c00      	cmp	r4, #0
 80048c2:	d1f5      	bne.n	80048b0 <_fwalk_reent+0xc>
 80048c4:	0038      	movs	r0, r7
 80048c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048c8:	89ab      	ldrh	r3, [r5, #12]
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d908      	bls.n	80048e0 <_fwalk_reent+0x3c>
 80048ce:	220e      	movs	r2, #14
 80048d0:	5eab      	ldrsh	r3, [r5, r2]
 80048d2:	3301      	adds	r3, #1
 80048d4:	d004      	beq.n	80048e0 <_fwalk_reent+0x3c>
 80048d6:	0029      	movs	r1, r5
 80048d8:	0030      	movs	r0, r6
 80048da:	9b01      	ldr	r3, [sp, #4]
 80048dc:	4798      	blx	r3
 80048de:	4307      	orrs	r7, r0
 80048e0:	3568      	adds	r5, #104	; 0x68
 80048e2:	e7e8      	b.n	80048b6 <_fwalk_reent+0x12>

080048e4 <__retarget_lock_init_recursive>:
 80048e4:	4770      	bx	lr

080048e6 <__retarget_lock_acquire_recursive>:
 80048e6:	4770      	bx	lr

080048e8 <__retarget_lock_release_recursive>:
 80048e8:	4770      	bx	lr
	...

080048ec <sbrk_aligned>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	4e0f      	ldr	r6, [pc, #60]	; (800492c <sbrk_aligned+0x40>)
 80048f0:	000d      	movs	r5, r1
 80048f2:	6831      	ldr	r1, [r6, #0]
 80048f4:	0004      	movs	r4, r0
 80048f6:	2900      	cmp	r1, #0
 80048f8:	d102      	bne.n	8004900 <sbrk_aligned+0x14>
 80048fa:	f000 fb73 	bl	8004fe4 <_sbrk_r>
 80048fe:	6030      	str	r0, [r6, #0]
 8004900:	0029      	movs	r1, r5
 8004902:	0020      	movs	r0, r4
 8004904:	f000 fb6e 	bl	8004fe4 <_sbrk_r>
 8004908:	1c43      	adds	r3, r0, #1
 800490a:	d00a      	beq.n	8004922 <sbrk_aligned+0x36>
 800490c:	2303      	movs	r3, #3
 800490e:	1cc5      	adds	r5, r0, #3
 8004910:	439d      	bics	r5, r3
 8004912:	42a8      	cmp	r0, r5
 8004914:	d007      	beq.n	8004926 <sbrk_aligned+0x3a>
 8004916:	1a29      	subs	r1, r5, r0
 8004918:	0020      	movs	r0, r4
 800491a:	f000 fb63 	bl	8004fe4 <_sbrk_r>
 800491e:	1c43      	adds	r3, r0, #1
 8004920:	d101      	bne.n	8004926 <sbrk_aligned+0x3a>
 8004922:	2501      	movs	r5, #1
 8004924:	426d      	negs	r5, r5
 8004926:	0028      	movs	r0, r5
 8004928:	bd70      	pop	{r4, r5, r6, pc}
 800492a:	46c0      	nop			; (mov r8, r8)
 800492c:	20000444 	.word	0x20000444

08004930 <_malloc_r>:
 8004930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004932:	2203      	movs	r2, #3
 8004934:	1ccb      	adds	r3, r1, #3
 8004936:	4393      	bics	r3, r2
 8004938:	3308      	adds	r3, #8
 800493a:	0006      	movs	r6, r0
 800493c:	001f      	movs	r7, r3
 800493e:	2b0c      	cmp	r3, #12
 8004940:	d232      	bcs.n	80049a8 <_malloc_r+0x78>
 8004942:	270c      	movs	r7, #12
 8004944:	42b9      	cmp	r1, r7
 8004946:	d831      	bhi.n	80049ac <_malloc_r+0x7c>
 8004948:	0030      	movs	r0, r6
 800494a:	f000 fdf5 	bl	8005538 <__malloc_lock>
 800494e:	4d32      	ldr	r5, [pc, #200]	; (8004a18 <_malloc_r+0xe8>)
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	001c      	movs	r4, r3
 8004954:	2c00      	cmp	r4, #0
 8004956:	d12e      	bne.n	80049b6 <_malloc_r+0x86>
 8004958:	0039      	movs	r1, r7
 800495a:	0030      	movs	r0, r6
 800495c:	f7ff ffc6 	bl	80048ec <sbrk_aligned>
 8004960:	0004      	movs	r4, r0
 8004962:	1c43      	adds	r3, r0, #1
 8004964:	d11e      	bne.n	80049a4 <_malloc_r+0x74>
 8004966:	682c      	ldr	r4, [r5, #0]
 8004968:	0025      	movs	r5, r4
 800496a:	2d00      	cmp	r5, #0
 800496c:	d14a      	bne.n	8004a04 <_malloc_r+0xd4>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	0029      	movs	r1, r5
 8004972:	18e3      	adds	r3, r4, r3
 8004974:	0030      	movs	r0, r6
 8004976:	9301      	str	r3, [sp, #4]
 8004978:	f000 fb34 	bl	8004fe4 <_sbrk_r>
 800497c:	9b01      	ldr	r3, [sp, #4]
 800497e:	4283      	cmp	r3, r0
 8004980:	d143      	bne.n	8004a0a <_malloc_r+0xda>
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	3703      	adds	r7, #3
 8004986:	1aff      	subs	r7, r7, r3
 8004988:	2303      	movs	r3, #3
 800498a:	439f      	bics	r7, r3
 800498c:	3708      	adds	r7, #8
 800498e:	2f0c      	cmp	r7, #12
 8004990:	d200      	bcs.n	8004994 <_malloc_r+0x64>
 8004992:	270c      	movs	r7, #12
 8004994:	0039      	movs	r1, r7
 8004996:	0030      	movs	r0, r6
 8004998:	f7ff ffa8 	bl	80048ec <sbrk_aligned>
 800499c:	1c43      	adds	r3, r0, #1
 800499e:	d034      	beq.n	8004a0a <_malloc_r+0xda>
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	19df      	adds	r7, r3, r7
 80049a4:	6027      	str	r7, [r4, #0]
 80049a6:	e013      	b.n	80049d0 <_malloc_r+0xa0>
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	dacb      	bge.n	8004944 <_malloc_r+0x14>
 80049ac:	230c      	movs	r3, #12
 80049ae:	2500      	movs	r5, #0
 80049b0:	6033      	str	r3, [r6, #0]
 80049b2:	0028      	movs	r0, r5
 80049b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80049b6:	6822      	ldr	r2, [r4, #0]
 80049b8:	1bd1      	subs	r1, r2, r7
 80049ba:	d420      	bmi.n	80049fe <_malloc_r+0xce>
 80049bc:	290b      	cmp	r1, #11
 80049be:	d917      	bls.n	80049f0 <_malloc_r+0xc0>
 80049c0:	19e2      	adds	r2, r4, r7
 80049c2:	6027      	str	r7, [r4, #0]
 80049c4:	42a3      	cmp	r3, r4
 80049c6:	d111      	bne.n	80049ec <_malloc_r+0xbc>
 80049c8:	602a      	str	r2, [r5, #0]
 80049ca:	6863      	ldr	r3, [r4, #4]
 80049cc:	6011      	str	r1, [r2, #0]
 80049ce:	6053      	str	r3, [r2, #4]
 80049d0:	0030      	movs	r0, r6
 80049d2:	0025      	movs	r5, r4
 80049d4:	f000 fdb8 	bl	8005548 <__malloc_unlock>
 80049d8:	2207      	movs	r2, #7
 80049da:	350b      	adds	r5, #11
 80049dc:	1d23      	adds	r3, r4, #4
 80049de:	4395      	bics	r5, r2
 80049e0:	1aea      	subs	r2, r5, r3
 80049e2:	429d      	cmp	r5, r3
 80049e4:	d0e5      	beq.n	80049b2 <_malloc_r+0x82>
 80049e6:	1b5b      	subs	r3, r3, r5
 80049e8:	50a3      	str	r3, [r4, r2]
 80049ea:	e7e2      	b.n	80049b2 <_malloc_r+0x82>
 80049ec:	605a      	str	r2, [r3, #4]
 80049ee:	e7ec      	b.n	80049ca <_malloc_r+0x9a>
 80049f0:	6862      	ldr	r2, [r4, #4]
 80049f2:	42a3      	cmp	r3, r4
 80049f4:	d101      	bne.n	80049fa <_malloc_r+0xca>
 80049f6:	602a      	str	r2, [r5, #0]
 80049f8:	e7ea      	b.n	80049d0 <_malloc_r+0xa0>
 80049fa:	605a      	str	r2, [r3, #4]
 80049fc:	e7e8      	b.n	80049d0 <_malloc_r+0xa0>
 80049fe:	0023      	movs	r3, r4
 8004a00:	6864      	ldr	r4, [r4, #4]
 8004a02:	e7a7      	b.n	8004954 <_malloc_r+0x24>
 8004a04:	002c      	movs	r4, r5
 8004a06:	686d      	ldr	r5, [r5, #4]
 8004a08:	e7af      	b.n	800496a <_malloc_r+0x3a>
 8004a0a:	230c      	movs	r3, #12
 8004a0c:	0030      	movs	r0, r6
 8004a0e:	6033      	str	r3, [r6, #0]
 8004a10:	f000 fd9a 	bl	8005548 <__malloc_unlock>
 8004a14:	e7cd      	b.n	80049b2 <_malloc_r+0x82>
 8004a16:	46c0      	nop			; (mov r8, r8)
 8004a18:	20000440 	.word	0x20000440

08004a1c <__sfputc_r>:
 8004a1c:	6893      	ldr	r3, [r2, #8]
 8004a1e:	b510      	push	{r4, lr}
 8004a20:	3b01      	subs	r3, #1
 8004a22:	6093      	str	r3, [r2, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	da04      	bge.n	8004a32 <__sfputc_r+0x16>
 8004a28:	6994      	ldr	r4, [r2, #24]
 8004a2a:	42a3      	cmp	r3, r4
 8004a2c:	db07      	blt.n	8004a3e <__sfputc_r+0x22>
 8004a2e:	290a      	cmp	r1, #10
 8004a30:	d005      	beq.n	8004a3e <__sfputc_r+0x22>
 8004a32:	6813      	ldr	r3, [r2, #0]
 8004a34:	1c58      	adds	r0, r3, #1
 8004a36:	6010      	str	r0, [r2, #0]
 8004a38:	7019      	strb	r1, [r3, #0]
 8004a3a:	0008      	movs	r0, r1
 8004a3c:	bd10      	pop	{r4, pc}
 8004a3e:	f000 fb2f 	bl	80050a0 <__swbuf_r>
 8004a42:	0001      	movs	r1, r0
 8004a44:	e7f9      	b.n	8004a3a <__sfputc_r+0x1e>

08004a46 <__sfputs_r>:
 8004a46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a48:	0006      	movs	r6, r0
 8004a4a:	000f      	movs	r7, r1
 8004a4c:	0014      	movs	r4, r2
 8004a4e:	18d5      	adds	r5, r2, r3
 8004a50:	42ac      	cmp	r4, r5
 8004a52:	d101      	bne.n	8004a58 <__sfputs_r+0x12>
 8004a54:	2000      	movs	r0, #0
 8004a56:	e007      	b.n	8004a68 <__sfputs_r+0x22>
 8004a58:	7821      	ldrb	r1, [r4, #0]
 8004a5a:	003a      	movs	r2, r7
 8004a5c:	0030      	movs	r0, r6
 8004a5e:	f7ff ffdd 	bl	8004a1c <__sfputc_r>
 8004a62:	3401      	adds	r4, #1
 8004a64:	1c43      	adds	r3, r0, #1
 8004a66:	d1f3      	bne.n	8004a50 <__sfputs_r+0xa>
 8004a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a6c <_vfiprintf_r>:
 8004a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6e:	b0a1      	sub	sp, #132	; 0x84
 8004a70:	0006      	movs	r6, r0
 8004a72:	000c      	movs	r4, r1
 8004a74:	001f      	movs	r7, r3
 8004a76:	9203      	str	r2, [sp, #12]
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	d004      	beq.n	8004a86 <_vfiprintf_r+0x1a>
 8004a7c:	6983      	ldr	r3, [r0, #24]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <_vfiprintf_r+0x1a>
 8004a82:	f7ff fe8f 	bl	80047a4 <__sinit>
 8004a86:	4b8e      	ldr	r3, [pc, #568]	; (8004cc0 <_vfiprintf_r+0x254>)
 8004a88:	429c      	cmp	r4, r3
 8004a8a:	d11c      	bne.n	8004ac6 <_vfiprintf_r+0x5a>
 8004a8c:	6874      	ldr	r4, [r6, #4]
 8004a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a90:	07db      	lsls	r3, r3, #31
 8004a92:	d405      	bmi.n	8004aa0 <_vfiprintf_r+0x34>
 8004a94:	89a3      	ldrh	r3, [r4, #12]
 8004a96:	059b      	lsls	r3, r3, #22
 8004a98:	d402      	bmi.n	8004aa0 <_vfiprintf_r+0x34>
 8004a9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a9c:	f7ff ff23 	bl	80048e6 <__retarget_lock_acquire_recursive>
 8004aa0:	89a3      	ldrh	r3, [r4, #12]
 8004aa2:	071b      	lsls	r3, r3, #28
 8004aa4:	d502      	bpl.n	8004aac <_vfiprintf_r+0x40>
 8004aa6:	6923      	ldr	r3, [r4, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d11d      	bne.n	8004ae8 <_vfiprintf_r+0x7c>
 8004aac:	0021      	movs	r1, r4
 8004aae:	0030      	movs	r0, r6
 8004ab0:	f000 fb60 	bl	8005174 <__swsetup_r>
 8004ab4:	2800      	cmp	r0, #0
 8004ab6:	d017      	beq.n	8004ae8 <_vfiprintf_r+0x7c>
 8004ab8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004aba:	07db      	lsls	r3, r3, #31
 8004abc:	d50d      	bpl.n	8004ada <_vfiprintf_r+0x6e>
 8004abe:	2001      	movs	r0, #1
 8004ac0:	4240      	negs	r0, r0
 8004ac2:	b021      	add	sp, #132	; 0x84
 8004ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ac6:	4b7f      	ldr	r3, [pc, #508]	; (8004cc4 <_vfiprintf_r+0x258>)
 8004ac8:	429c      	cmp	r4, r3
 8004aca:	d101      	bne.n	8004ad0 <_vfiprintf_r+0x64>
 8004acc:	68b4      	ldr	r4, [r6, #8]
 8004ace:	e7de      	b.n	8004a8e <_vfiprintf_r+0x22>
 8004ad0:	4b7d      	ldr	r3, [pc, #500]	; (8004cc8 <_vfiprintf_r+0x25c>)
 8004ad2:	429c      	cmp	r4, r3
 8004ad4:	d1db      	bne.n	8004a8e <_vfiprintf_r+0x22>
 8004ad6:	68f4      	ldr	r4, [r6, #12]
 8004ad8:	e7d9      	b.n	8004a8e <_vfiprintf_r+0x22>
 8004ada:	89a3      	ldrh	r3, [r4, #12]
 8004adc:	059b      	lsls	r3, r3, #22
 8004ade:	d4ee      	bmi.n	8004abe <_vfiprintf_r+0x52>
 8004ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ae2:	f7ff ff01 	bl	80048e8 <__retarget_lock_release_recursive>
 8004ae6:	e7ea      	b.n	8004abe <_vfiprintf_r+0x52>
 8004ae8:	2300      	movs	r3, #0
 8004aea:	ad08      	add	r5, sp, #32
 8004aec:	616b      	str	r3, [r5, #20]
 8004aee:	3320      	adds	r3, #32
 8004af0:	766b      	strb	r3, [r5, #25]
 8004af2:	3310      	adds	r3, #16
 8004af4:	76ab      	strb	r3, [r5, #26]
 8004af6:	9707      	str	r7, [sp, #28]
 8004af8:	9f03      	ldr	r7, [sp, #12]
 8004afa:	783b      	ldrb	r3, [r7, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <_vfiprintf_r+0x98>
 8004b00:	2b25      	cmp	r3, #37	; 0x25
 8004b02:	d14e      	bne.n	8004ba2 <_vfiprintf_r+0x136>
 8004b04:	9b03      	ldr	r3, [sp, #12]
 8004b06:	1afb      	subs	r3, r7, r3
 8004b08:	9305      	str	r3, [sp, #20]
 8004b0a:	9b03      	ldr	r3, [sp, #12]
 8004b0c:	429f      	cmp	r7, r3
 8004b0e:	d00d      	beq.n	8004b2c <_vfiprintf_r+0xc0>
 8004b10:	9b05      	ldr	r3, [sp, #20]
 8004b12:	0021      	movs	r1, r4
 8004b14:	0030      	movs	r0, r6
 8004b16:	9a03      	ldr	r2, [sp, #12]
 8004b18:	f7ff ff95 	bl	8004a46 <__sfputs_r>
 8004b1c:	1c43      	adds	r3, r0, #1
 8004b1e:	d100      	bne.n	8004b22 <_vfiprintf_r+0xb6>
 8004b20:	e0b5      	b.n	8004c8e <_vfiprintf_r+0x222>
 8004b22:	696a      	ldr	r2, [r5, #20]
 8004b24:	9b05      	ldr	r3, [sp, #20]
 8004b26:	4694      	mov	ip, r2
 8004b28:	4463      	add	r3, ip
 8004b2a:	616b      	str	r3, [r5, #20]
 8004b2c:	783b      	ldrb	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d100      	bne.n	8004b34 <_vfiprintf_r+0xc8>
 8004b32:	e0ac      	b.n	8004c8e <_vfiprintf_r+0x222>
 8004b34:	2201      	movs	r2, #1
 8004b36:	1c7b      	adds	r3, r7, #1
 8004b38:	9303      	str	r3, [sp, #12]
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	4252      	negs	r2, r2
 8004b3e:	606a      	str	r2, [r5, #4]
 8004b40:	a904      	add	r1, sp, #16
 8004b42:	3254      	adds	r2, #84	; 0x54
 8004b44:	1852      	adds	r2, r2, r1
 8004b46:	602b      	str	r3, [r5, #0]
 8004b48:	60eb      	str	r3, [r5, #12]
 8004b4a:	60ab      	str	r3, [r5, #8]
 8004b4c:	7013      	strb	r3, [r2, #0]
 8004b4e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004b50:	9b03      	ldr	r3, [sp, #12]
 8004b52:	2205      	movs	r2, #5
 8004b54:	7819      	ldrb	r1, [r3, #0]
 8004b56:	485d      	ldr	r0, [pc, #372]	; (8004ccc <_vfiprintf_r+0x260>)
 8004b58:	f000 fce2 	bl	8005520 <memchr>
 8004b5c:	9b03      	ldr	r3, [sp, #12]
 8004b5e:	1c5f      	adds	r7, r3, #1
 8004b60:	2800      	cmp	r0, #0
 8004b62:	d120      	bne.n	8004ba6 <_vfiprintf_r+0x13a>
 8004b64:	682a      	ldr	r2, [r5, #0]
 8004b66:	06d3      	lsls	r3, r2, #27
 8004b68:	d504      	bpl.n	8004b74 <_vfiprintf_r+0x108>
 8004b6a:	2353      	movs	r3, #83	; 0x53
 8004b6c:	a904      	add	r1, sp, #16
 8004b6e:	185b      	adds	r3, r3, r1
 8004b70:	2120      	movs	r1, #32
 8004b72:	7019      	strb	r1, [r3, #0]
 8004b74:	0713      	lsls	r3, r2, #28
 8004b76:	d504      	bpl.n	8004b82 <_vfiprintf_r+0x116>
 8004b78:	2353      	movs	r3, #83	; 0x53
 8004b7a:	a904      	add	r1, sp, #16
 8004b7c:	185b      	adds	r3, r3, r1
 8004b7e:	212b      	movs	r1, #43	; 0x2b
 8004b80:	7019      	strb	r1, [r3, #0]
 8004b82:	9b03      	ldr	r3, [sp, #12]
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b2a      	cmp	r3, #42	; 0x2a
 8004b88:	d016      	beq.n	8004bb8 <_vfiprintf_r+0x14c>
 8004b8a:	2100      	movs	r1, #0
 8004b8c:	68eb      	ldr	r3, [r5, #12]
 8004b8e:	9f03      	ldr	r7, [sp, #12]
 8004b90:	783a      	ldrb	r2, [r7, #0]
 8004b92:	1c78      	adds	r0, r7, #1
 8004b94:	3a30      	subs	r2, #48	; 0x30
 8004b96:	4684      	mov	ip, r0
 8004b98:	2a09      	cmp	r2, #9
 8004b9a:	d94f      	bls.n	8004c3c <_vfiprintf_r+0x1d0>
 8004b9c:	2900      	cmp	r1, #0
 8004b9e:	d111      	bne.n	8004bc4 <_vfiprintf_r+0x158>
 8004ba0:	e017      	b.n	8004bd2 <_vfiprintf_r+0x166>
 8004ba2:	3701      	adds	r7, #1
 8004ba4:	e7a9      	b.n	8004afa <_vfiprintf_r+0x8e>
 8004ba6:	4b49      	ldr	r3, [pc, #292]	; (8004ccc <_vfiprintf_r+0x260>)
 8004ba8:	682a      	ldr	r2, [r5, #0]
 8004baa:	1ac0      	subs	r0, r0, r3
 8004bac:	2301      	movs	r3, #1
 8004bae:	4083      	lsls	r3, r0
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	602b      	str	r3, [r5, #0]
 8004bb4:	9703      	str	r7, [sp, #12]
 8004bb6:	e7cb      	b.n	8004b50 <_vfiprintf_r+0xe4>
 8004bb8:	9b07      	ldr	r3, [sp, #28]
 8004bba:	1d19      	adds	r1, r3, #4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	9107      	str	r1, [sp, #28]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	db01      	blt.n	8004bc8 <_vfiprintf_r+0x15c>
 8004bc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bc6:	e004      	b.n	8004bd2 <_vfiprintf_r+0x166>
 8004bc8:	425b      	negs	r3, r3
 8004bca:	60eb      	str	r3, [r5, #12]
 8004bcc:	2302      	movs	r3, #2
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	602b      	str	r3, [r5, #0]
 8004bd2:	783b      	ldrb	r3, [r7, #0]
 8004bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8004bd6:	d10a      	bne.n	8004bee <_vfiprintf_r+0x182>
 8004bd8:	787b      	ldrb	r3, [r7, #1]
 8004bda:	2b2a      	cmp	r3, #42	; 0x2a
 8004bdc:	d137      	bne.n	8004c4e <_vfiprintf_r+0x1e2>
 8004bde:	9b07      	ldr	r3, [sp, #28]
 8004be0:	3702      	adds	r7, #2
 8004be2:	1d1a      	adds	r2, r3, #4
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	9207      	str	r2, [sp, #28]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	db2d      	blt.n	8004c48 <_vfiprintf_r+0x1dc>
 8004bec:	9309      	str	r3, [sp, #36]	; 0x24
 8004bee:	2203      	movs	r2, #3
 8004bf0:	7839      	ldrb	r1, [r7, #0]
 8004bf2:	4837      	ldr	r0, [pc, #220]	; (8004cd0 <_vfiprintf_r+0x264>)
 8004bf4:	f000 fc94 	bl	8005520 <memchr>
 8004bf8:	2800      	cmp	r0, #0
 8004bfa:	d007      	beq.n	8004c0c <_vfiprintf_r+0x1a0>
 8004bfc:	4b34      	ldr	r3, [pc, #208]	; (8004cd0 <_vfiprintf_r+0x264>)
 8004bfe:	682a      	ldr	r2, [r5, #0]
 8004c00:	1ac0      	subs	r0, r0, r3
 8004c02:	2340      	movs	r3, #64	; 0x40
 8004c04:	4083      	lsls	r3, r0
 8004c06:	4313      	orrs	r3, r2
 8004c08:	3701      	adds	r7, #1
 8004c0a:	602b      	str	r3, [r5, #0]
 8004c0c:	7839      	ldrb	r1, [r7, #0]
 8004c0e:	1c7b      	adds	r3, r7, #1
 8004c10:	2206      	movs	r2, #6
 8004c12:	4830      	ldr	r0, [pc, #192]	; (8004cd4 <_vfiprintf_r+0x268>)
 8004c14:	9303      	str	r3, [sp, #12]
 8004c16:	7629      	strb	r1, [r5, #24]
 8004c18:	f000 fc82 	bl	8005520 <memchr>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	d045      	beq.n	8004cac <_vfiprintf_r+0x240>
 8004c20:	4b2d      	ldr	r3, [pc, #180]	; (8004cd8 <_vfiprintf_r+0x26c>)
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d127      	bne.n	8004c76 <_vfiprintf_r+0x20a>
 8004c26:	2207      	movs	r2, #7
 8004c28:	9b07      	ldr	r3, [sp, #28]
 8004c2a:	3307      	adds	r3, #7
 8004c2c:	4393      	bics	r3, r2
 8004c2e:	3308      	adds	r3, #8
 8004c30:	9307      	str	r3, [sp, #28]
 8004c32:	696b      	ldr	r3, [r5, #20]
 8004c34:	9a04      	ldr	r2, [sp, #16]
 8004c36:	189b      	adds	r3, r3, r2
 8004c38:	616b      	str	r3, [r5, #20]
 8004c3a:	e75d      	b.n	8004af8 <_vfiprintf_r+0x8c>
 8004c3c:	210a      	movs	r1, #10
 8004c3e:	434b      	muls	r3, r1
 8004c40:	4667      	mov	r7, ip
 8004c42:	189b      	adds	r3, r3, r2
 8004c44:	3909      	subs	r1, #9
 8004c46:	e7a3      	b.n	8004b90 <_vfiprintf_r+0x124>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	425b      	negs	r3, r3
 8004c4c:	e7ce      	b.n	8004bec <_vfiprintf_r+0x180>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	001a      	movs	r2, r3
 8004c52:	3701      	adds	r7, #1
 8004c54:	606b      	str	r3, [r5, #4]
 8004c56:	7839      	ldrb	r1, [r7, #0]
 8004c58:	1c78      	adds	r0, r7, #1
 8004c5a:	3930      	subs	r1, #48	; 0x30
 8004c5c:	4684      	mov	ip, r0
 8004c5e:	2909      	cmp	r1, #9
 8004c60:	d903      	bls.n	8004c6a <_vfiprintf_r+0x1fe>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d0c3      	beq.n	8004bee <_vfiprintf_r+0x182>
 8004c66:	9209      	str	r2, [sp, #36]	; 0x24
 8004c68:	e7c1      	b.n	8004bee <_vfiprintf_r+0x182>
 8004c6a:	230a      	movs	r3, #10
 8004c6c:	435a      	muls	r2, r3
 8004c6e:	4667      	mov	r7, ip
 8004c70:	1852      	adds	r2, r2, r1
 8004c72:	3b09      	subs	r3, #9
 8004c74:	e7ef      	b.n	8004c56 <_vfiprintf_r+0x1ea>
 8004c76:	ab07      	add	r3, sp, #28
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	0022      	movs	r2, r4
 8004c7c:	0029      	movs	r1, r5
 8004c7e:	0030      	movs	r0, r6
 8004c80:	4b16      	ldr	r3, [pc, #88]	; (8004cdc <_vfiprintf_r+0x270>)
 8004c82:	e000      	b.n	8004c86 <_vfiprintf_r+0x21a>
 8004c84:	bf00      	nop
 8004c86:	9004      	str	r0, [sp, #16]
 8004c88:	9b04      	ldr	r3, [sp, #16]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	d1d1      	bne.n	8004c32 <_vfiprintf_r+0x1c6>
 8004c8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c90:	07db      	lsls	r3, r3, #31
 8004c92:	d405      	bmi.n	8004ca0 <_vfiprintf_r+0x234>
 8004c94:	89a3      	ldrh	r3, [r4, #12]
 8004c96:	059b      	lsls	r3, r3, #22
 8004c98:	d402      	bmi.n	8004ca0 <_vfiprintf_r+0x234>
 8004c9a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c9c:	f7ff fe24 	bl	80048e8 <__retarget_lock_release_recursive>
 8004ca0:	89a3      	ldrh	r3, [r4, #12]
 8004ca2:	065b      	lsls	r3, r3, #25
 8004ca4:	d500      	bpl.n	8004ca8 <_vfiprintf_r+0x23c>
 8004ca6:	e70a      	b.n	8004abe <_vfiprintf_r+0x52>
 8004ca8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004caa:	e70a      	b.n	8004ac2 <_vfiprintf_r+0x56>
 8004cac:	ab07      	add	r3, sp, #28
 8004cae:	9300      	str	r3, [sp, #0]
 8004cb0:	0022      	movs	r2, r4
 8004cb2:	0029      	movs	r1, r5
 8004cb4:	0030      	movs	r0, r6
 8004cb6:	4b09      	ldr	r3, [pc, #36]	; (8004cdc <_vfiprintf_r+0x270>)
 8004cb8:	f000 f882 	bl	8004dc0 <_printf_i>
 8004cbc:	e7e3      	b.n	8004c86 <_vfiprintf_r+0x21a>
 8004cbe:	46c0      	nop			; (mov r8, r8)
 8004cc0:	0800581c 	.word	0x0800581c
 8004cc4:	0800583c 	.word	0x0800583c
 8004cc8:	080057fc 	.word	0x080057fc
 8004ccc:	0800585c 	.word	0x0800585c
 8004cd0:	08005862 	.word	0x08005862
 8004cd4:	08005866 	.word	0x08005866
 8004cd8:	00000000 	.word	0x00000000
 8004cdc:	08004a47 	.word	0x08004a47

08004ce0 <_printf_common>:
 8004ce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ce2:	0015      	movs	r5, r2
 8004ce4:	9301      	str	r3, [sp, #4]
 8004ce6:	688a      	ldr	r2, [r1, #8]
 8004ce8:	690b      	ldr	r3, [r1, #16]
 8004cea:	000c      	movs	r4, r1
 8004cec:	9000      	str	r0, [sp, #0]
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	da00      	bge.n	8004cf4 <_printf_common+0x14>
 8004cf2:	0013      	movs	r3, r2
 8004cf4:	0022      	movs	r2, r4
 8004cf6:	602b      	str	r3, [r5, #0]
 8004cf8:	3243      	adds	r2, #67	; 0x43
 8004cfa:	7812      	ldrb	r2, [r2, #0]
 8004cfc:	2a00      	cmp	r2, #0
 8004cfe:	d001      	beq.n	8004d04 <_printf_common+0x24>
 8004d00:	3301      	adds	r3, #1
 8004d02:	602b      	str	r3, [r5, #0]
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	069b      	lsls	r3, r3, #26
 8004d08:	d502      	bpl.n	8004d10 <_printf_common+0x30>
 8004d0a:	682b      	ldr	r3, [r5, #0]
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	602b      	str	r3, [r5, #0]
 8004d10:	6822      	ldr	r2, [r4, #0]
 8004d12:	2306      	movs	r3, #6
 8004d14:	0017      	movs	r7, r2
 8004d16:	401f      	ands	r7, r3
 8004d18:	421a      	tst	r2, r3
 8004d1a:	d027      	beq.n	8004d6c <_printf_common+0x8c>
 8004d1c:	0023      	movs	r3, r4
 8004d1e:	3343      	adds	r3, #67	; 0x43
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	1e5a      	subs	r2, r3, #1
 8004d24:	4193      	sbcs	r3, r2
 8004d26:	6822      	ldr	r2, [r4, #0]
 8004d28:	0692      	lsls	r2, r2, #26
 8004d2a:	d430      	bmi.n	8004d8e <_printf_common+0xae>
 8004d2c:	0022      	movs	r2, r4
 8004d2e:	9901      	ldr	r1, [sp, #4]
 8004d30:	9800      	ldr	r0, [sp, #0]
 8004d32:	9e08      	ldr	r6, [sp, #32]
 8004d34:	3243      	adds	r2, #67	; 0x43
 8004d36:	47b0      	blx	r6
 8004d38:	1c43      	adds	r3, r0, #1
 8004d3a:	d025      	beq.n	8004d88 <_printf_common+0xa8>
 8004d3c:	2306      	movs	r3, #6
 8004d3e:	6820      	ldr	r0, [r4, #0]
 8004d40:	682a      	ldr	r2, [r5, #0]
 8004d42:	68e1      	ldr	r1, [r4, #12]
 8004d44:	2500      	movs	r5, #0
 8004d46:	4003      	ands	r3, r0
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d103      	bne.n	8004d54 <_printf_common+0x74>
 8004d4c:	1a8d      	subs	r5, r1, r2
 8004d4e:	43eb      	mvns	r3, r5
 8004d50:	17db      	asrs	r3, r3, #31
 8004d52:	401d      	ands	r5, r3
 8004d54:	68a3      	ldr	r3, [r4, #8]
 8004d56:	6922      	ldr	r2, [r4, #16]
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	dd01      	ble.n	8004d60 <_printf_common+0x80>
 8004d5c:	1a9b      	subs	r3, r3, r2
 8004d5e:	18ed      	adds	r5, r5, r3
 8004d60:	2700      	movs	r7, #0
 8004d62:	42bd      	cmp	r5, r7
 8004d64:	d120      	bne.n	8004da8 <_printf_common+0xc8>
 8004d66:	2000      	movs	r0, #0
 8004d68:	e010      	b.n	8004d8c <_printf_common+0xac>
 8004d6a:	3701      	adds	r7, #1
 8004d6c:	68e3      	ldr	r3, [r4, #12]
 8004d6e:	682a      	ldr	r2, [r5, #0]
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	42bb      	cmp	r3, r7
 8004d74:	ddd2      	ble.n	8004d1c <_printf_common+0x3c>
 8004d76:	0022      	movs	r2, r4
 8004d78:	2301      	movs	r3, #1
 8004d7a:	9901      	ldr	r1, [sp, #4]
 8004d7c:	9800      	ldr	r0, [sp, #0]
 8004d7e:	9e08      	ldr	r6, [sp, #32]
 8004d80:	3219      	adds	r2, #25
 8004d82:	47b0      	blx	r6
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d1f0      	bne.n	8004d6a <_printf_common+0x8a>
 8004d88:	2001      	movs	r0, #1
 8004d8a:	4240      	negs	r0, r0
 8004d8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d8e:	2030      	movs	r0, #48	; 0x30
 8004d90:	18e1      	adds	r1, r4, r3
 8004d92:	3143      	adds	r1, #67	; 0x43
 8004d94:	7008      	strb	r0, [r1, #0]
 8004d96:	0021      	movs	r1, r4
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	3145      	adds	r1, #69	; 0x45
 8004d9c:	7809      	ldrb	r1, [r1, #0]
 8004d9e:	18a2      	adds	r2, r4, r2
 8004da0:	3243      	adds	r2, #67	; 0x43
 8004da2:	3302      	adds	r3, #2
 8004da4:	7011      	strb	r1, [r2, #0]
 8004da6:	e7c1      	b.n	8004d2c <_printf_common+0x4c>
 8004da8:	0022      	movs	r2, r4
 8004daa:	2301      	movs	r3, #1
 8004dac:	9901      	ldr	r1, [sp, #4]
 8004dae:	9800      	ldr	r0, [sp, #0]
 8004db0:	9e08      	ldr	r6, [sp, #32]
 8004db2:	321a      	adds	r2, #26
 8004db4:	47b0      	blx	r6
 8004db6:	1c43      	adds	r3, r0, #1
 8004db8:	d0e6      	beq.n	8004d88 <_printf_common+0xa8>
 8004dba:	3701      	adds	r7, #1
 8004dbc:	e7d1      	b.n	8004d62 <_printf_common+0x82>
	...

08004dc0 <_printf_i>:
 8004dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dc2:	b08b      	sub	sp, #44	; 0x2c
 8004dc4:	9206      	str	r2, [sp, #24]
 8004dc6:	000a      	movs	r2, r1
 8004dc8:	3243      	adds	r2, #67	; 0x43
 8004dca:	9307      	str	r3, [sp, #28]
 8004dcc:	9005      	str	r0, [sp, #20]
 8004dce:	9204      	str	r2, [sp, #16]
 8004dd0:	7e0a      	ldrb	r2, [r1, #24]
 8004dd2:	000c      	movs	r4, r1
 8004dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004dd6:	2a78      	cmp	r2, #120	; 0x78
 8004dd8:	d807      	bhi.n	8004dea <_printf_i+0x2a>
 8004dda:	2a62      	cmp	r2, #98	; 0x62
 8004ddc:	d809      	bhi.n	8004df2 <_printf_i+0x32>
 8004dde:	2a00      	cmp	r2, #0
 8004de0:	d100      	bne.n	8004de4 <_printf_i+0x24>
 8004de2:	e0c1      	b.n	8004f68 <_printf_i+0x1a8>
 8004de4:	2a58      	cmp	r2, #88	; 0x58
 8004de6:	d100      	bne.n	8004dea <_printf_i+0x2a>
 8004de8:	e08c      	b.n	8004f04 <_printf_i+0x144>
 8004dea:	0026      	movs	r6, r4
 8004dec:	3642      	adds	r6, #66	; 0x42
 8004dee:	7032      	strb	r2, [r6, #0]
 8004df0:	e022      	b.n	8004e38 <_printf_i+0x78>
 8004df2:	0010      	movs	r0, r2
 8004df4:	3863      	subs	r0, #99	; 0x63
 8004df6:	2815      	cmp	r0, #21
 8004df8:	d8f7      	bhi.n	8004dea <_printf_i+0x2a>
 8004dfa:	f7fb f98b 	bl	8000114 <__gnu_thumb1_case_shi>
 8004dfe:	0016      	.short	0x0016
 8004e00:	fff6001f 	.word	0xfff6001f
 8004e04:	fff6fff6 	.word	0xfff6fff6
 8004e08:	001ffff6 	.word	0x001ffff6
 8004e0c:	fff6fff6 	.word	0xfff6fff6
 8004e10:	fff6fff6 	.word	0xfff6fff6
 8004e14:	003600a8 	.word	0x003600a8
 8004e18:	fff6009a 	.word	0xfff6009a
 8004e1c:	00b9fff6 	.word	0x00b9fff6
 8004e20:	0036fff6 	.word	0x0036fff6
 8004e24:	fff6fff6 	.word	0xfff6fff6
 8004e28:	009e      	.short	0x009e
 8004e2a:	0026      	movs	r6, r4
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	3642      	adds	r6, #66	; 0x42
 8004e30:	1d11      	adds	r1, r2, #4
 8004e32:	6019      	str	r1, [r3, #0]
 8004e34:	6813      	ldr	r3, [r2, #0]
 8004e36:	7033      	strb	r3, [r6, #0]
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e0a7      	b.n	8004f8c <_printf_i+0x1cc>
 8004e3c:	6808      	ldr	r0, [r1, #0]
 8004e3e:	6819      	ldr	r1, [r3, #0]
 8004e40:	1d0a      	adds	r2, r1, #4
 8004e42:	0605      	lsls	r5, r0, #24
 8004e44:	d50b      	bpl.n	8004e5e <_printf_i+0x9e>
 8004e46:	680d      	ldr	r5, [r1, #0]
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	2d00      	cmp	r5, #0
 8004e4c:	da03      	bge.n	8004e56 <_printf_i+0x96>
 8004e4e:	232d      	movs	r3, #45	; 0x2d
 8004e50:	9a04      	ldr	r2, [sp, #16]
 8004e52:	426d      	negs	r5, r5
 8004e54:	7013      	strb	r3, [r2, #0]
 8004e56:	4b61      	ldr	r3, [pc, #388]	; (8004fdc <_printf_i+0x21c>)
 8004e58:	270a      	movs	r7, #10
 8004e5a:	9303      	str	r3, [sp, #12]
 8004e5c:	e01b      	b.n	8004e96 <_printf_i+0xd6>
 8004e5e:	680d      	ldr	r5, [r1, #0]
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	0641      	lsls	r1, r0, #25
 8004e64:	d5f1      	bpl.n	8004e4a <_printf_i+0x8a>
 8004e66:	b22d      	sxth	r5, r5
 8004e68:	e7ef      	b.n	8004e4a <_printf_i+0x8a>
 8004e6a:	680d      	ldr	r5, [r1, #0]
 8004e6c:	6819      	ldr	r1, [r3, #0]
 8004e6e:	1d08      	adds	r0, r1, #4
 8004e70:	6018      	str	r0, [r3, #0]
 8004e72:	062e      	lsls	r6, r5, #24
 8004e74:	d501      	bpl.n	8004e7a <_printf_i+0xba>
 8004e76:	680d      	ldr	r5, [r1, #0]
 8004e78:	e003      	b.n	8004e82 <_printf_i+0xc2>
 8004e7a:	066d      	lsls	r5, r5, #25
 8004e7c:	d5fb      	bpl.n	8004e76 <_printf_i+0xb6>
 8004e7e:	680d      	ldr	r5, [r1, #0]
 8004e80:	b2ad      	uxth	r5, r5
 8004e82:	4b56      	ldr	r3, [pc, #344]	; (8004fdc <_printf_i+0x21c>)
 8004e84:	2708      	movs	r7, #8
 8004e86:	9303      	str	r3, [sp, #12]
 8004e88:	2a6f      	cmp	r2, #111	; 0x6f
 8004e8a:	d000      	beq.n	8004e8e <_printf_i+0xce>
 8004e8c:	3702      	adds	r7, #2
 8004e8e:	0023      	movs	r3, r4
 8004e90:	2200      	movs	r2, #0
 8004e92:	3343      	adds	r3, #67	; 0x43
 8004e94:	701a      	strb	r2, [r3, #0]
 8004e96:	6863      	ldr	r3, [r4, #4]
 8004e98:	60a3      	str	r3, [r4, #8]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	db03      	blt.n	8004ea6 <_printf_i+0xe6>
 8004e9e:	2204      	movs	r2, #4
 8004ea0:	6821      	ldr	r1, [r4, #0]
 8004ea2:	4391      	bics	r1, r2
 8004ea4:	6021      	str	r1, [r4, #0]
 8004ea6:	2d00      	cmp	r5, #0
 8004ea8:	d102      	bne.n	8004eb0 <_printf_i+0xf0>
 8004eaa:	9e04      	ldr	r6, [sp, #16]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00c      	beq.n	8004eca <_printf_i+0x10a>
 8004eb0:	9e04      	ldr	r6, [sp, #16]
 8004eb2:	0028      	movs	r0, r5
 8004eb4:	0039      	movs	r1, r7
 8004eb6:	f7fb f9bd 	bl	8000234 <__aeabi_uidivmod>
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	3e01      	subs	r6, #1
 8004ebe:	5c5b      	ldrb	r3, [r3, r1]
 8004ec0:	7033      	strb	r3, [r6, #0]
 8004ec2:	002b      	movs	r3, r5
 8004ec4:	0005      	movs	r5, r0
 8004ec6:	429f      	cmp	r7, r3
 8004ec8:	d9f3      	bls.n	8004eb2 <_printf_i+0xf2>
 8004eca:	2f08      	cmp	r7, #8
 8004ecc:	d109      	bne.n	8004ee2 <_printf_i+0x122>
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	07db      	lsls	r3, r3, #31
 8004ed2:	d506      	bpl.n	8004ee2 <_printf_i+0x122>
 8004ed4:	6863      	ldr	r3, [r4, #4]
 8004ed6:	6922      	ldr	r2, [r4, #16]
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	dc02      	bgt.n	8004ee2 <_printf_i+0x122>
 8004edc:	2330      	movs	r3, #48	; 0x30
 8004ede:	3e01      	subs	r6, #1
 8004ee0:	7033      	strb	r3, [r6, #0]
 8004ee2:	9b04      	ldr	r3, [sp, #16]
 8004ee4:	1b9b      	subs	r3, r3, r6
 8004ee6:	6123      	str	r3, [r4, #16]
 8004ee8:	9b07      	ldr	r3, [sp, #28]
 8004eea:	0021      	movs	r1, r4
 8004eec:	9300      	str	r3, [sp, #0]
 8004eee:	9805      	ldr	r0, [sp, #20]
 8004ef0:	9b06      	ldr	r3, [sp, #24]
 8004ef2:	aa09      	add	r2, sp, #36	; 0x24
 8004ef4:	f7ff fef4 	bl	8004ce0 <_printf_common>
 8004ef8:	1c43      	adds	r3, r0, #1
 8004efa:	d14c      	bne.n	8004f96 <_printf_i+0x1d6>
 8004efc:	2001      	movs	r0, #1
 8004efe:	4240      	negs	r0, r0
 8004f00:	b00b      	add	sp, #44	; 0x2c
 8004f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f04:	3145      	adds	r1, #69	; 0x45
 8004f06:	700a      	strb	r2, [r1, #0]
 8004f08:	4a34      	ldr	r2, [pc, #208]	; (8004fdc <_printf_i+0x21c>)
 8004f0a:	9203      	str	r2, [sp, #12]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	6821      	ldr	r1, [r4, #0]
 8004f10:	ca20      	ldmia	r2!, {r5}
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	0608      	lsls	r0, r1, #24
 8004f16:	d516      	bpl.n	8004f46 <_printf_i+0x186>
 8004f18:	07cb      	lsls	r3, r1, #31
 8004f1a:	d502      	bpl.n	8004f22 <_printf_i+0x162>
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	4319      	orrs	r1, r3
 8004f20:	6021      	str	r1, [r4, #0]
 8004f22:	2710      	movs	r7, #16
 8004f24:	2d00      	cmp	r5, #0
 8004f26:	d1b2      	bne.n	8004e8e <_printf_i+0xce>
 8004f28:	2320      	movs	r3, #32
 8004f2a:	6822      	ldr	r2, [r4, #0]
 8004f2c:	439a      	bics	r2, r3
 8004f2e:	6022      	str	r2, [r4, #0]
 8004f30:	e7ad      	b.n	8004e8e <_printf_i+0xce>
 8004f32:	2220      	movs	r2, #32
 8004f34:	6809      	ldr	r1, [r1, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	6022      	str	r2, [r4, #0]
 8004f3a:	0022      	movs	r2, r4
 8004f3c:	2178      	movs	r1, #120	; 0x78
 8004f3e:	3245      	adds	r2, #69	; 0x45
 8004f40:	7011      	strb	r1, [r2, #0]
 8004f42:	4a27      	ldr	r2, [pc, #156]	; (8004fe0 <_printf_i+0x220>)
 8004f44:	e7e1      	b.n	8004f0a <_printf_i+0x14a>
 8004f46:	0648      	lsls	r0, r1, #25
 8004f48:	d5e6      	bpl.n	8004f18 <_printf_i+0x158>
 8004f4a:	b2ad      	uxth	r5, r5
 8004f4c:	e7e4      	b.n	8004f18 <_printf_i+0x158>
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	680d      	ldr	r5, [r1, #0]
 8004f52:	1d10      	adds	r0, r2, #4
 8004f54:	6949      	ldr	r1, [r1, #20]
 8004f56:	6018      	str	r0, [r3, #0]
 8004f58:	6813      	ldr	r3, [r2, #0]
 8004f5a:	062e      	lsls	r6, r5, #24
 8004f5c:	d501      	bpl.n	8004f62 <_printf_i+0x1a2>
 8004f5e:	6019      	str	r1, [r3, #0]
 8004f60:	e002      	b.n	8004f68 <_printf_i+0x1a8>
 8004f62:	066d      	lsls	r5, r5, #25
 8004f64:	d5fb      	bpl.n	8004f5e <_printf_i+0x19e>
 8004f66:	8019      	strh	r1, [r3, #0]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	9e04      	ldr	r6, [sp, #16]
 8004f6c:	6123      	str	r3, [r4, #16]
 8004f6e:	e7bb      	b.n	8004ee8 <_printf_i+0x128>
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	1d11      	adds	r1, r2, #4
 8004f74:	6019      	str	r1, [r3, #0]
 8004f76:	6816      	ldr	r6, [r2, #0]
 8004f78:	2100      	movs	r1, #0
 8004f7a:	0030      	movs	r0, r6
 8004f7c:	6862      	ldr	r2, [r4, #4]
 8004f7e:	f000 facf 	bl	8005520 <memchr>
 8004f82:	2800      	cmp	r0, #0
 8004f84:	d001      	beq.n	8004f8a <_printf_i+0x1ca>
 8004f86:	1b80      	subs	r0, r0, r6
 8004f88:	6060      	str	r0, [r4, #4]
 8004f8a:	6863      	ldr	r3, [r4, #4]
 8004f8c:	6123      	str	r3, [r4, #16]
 8004f8e:	2300      	movs	r3, #0
 8004f90:	9a04      	ldr	r2, [sp, #16]
 8004f92:	7013      	strb	r3, [r2, #0]
 8004f94:	e7a8      	b.n	8004ee8 <_printf_i+0x128>
 8004f96:	6923      	ldr	r3, [r4, #16]
 8004f98:	0032      	movs	r2, r6
 8004f9a:	9906      	ldr	r1, [sp, #24]
 8004f9c:	9805      	ldr	r0, [sp, #20]
 8004f9e:	9d07      	ldr	r5, [sp, #28]
 8004fa0:	47a8      	blx	r5
 8004fa2:	1c43      	adds	r3, r0, #1
 8004fa4:	d0aa      	beq.n	8004efc <_printf_i+0x13c>
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	079b      	lsls	r3, r3, #30
 8004faa:	d415      	bmi.n	8004fd8 <_printf_i+0x218>
 8004fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fae:	68e0      	ldr	r0, [r4, #12]
 8004fb0:	4298      	cmp	r0, r3
 8004fb2:	daa5      	bge.n	8004f00 <_printf_i+0x140>
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	e7a3      	b.n	8004f00 <_printf_i+0x140>
 8004fb8:	0022      	movs	r2, r4
 8004fba:	2301      	movs	r3, #1
 8004fbc:	9906      	ldr	r1, [sp, #24]
 8004fbe:	9805      	ldr	r0, [sp, #20]
 8004fc0:	9e07      	ldr	r6, [sp, #28]
 8004fc2:	3219      	adds	r2, #25
 8004fc4:	47b0      	blx	r6
 8004fc6:	1c43      	adds	r3, r0, #1
 8004fc8:	d098      	beq.n	8004efc <_printf_i+0x13c>
 8004fca:	3501      	adds	r5, #1
 8004fcc:	68e3      	ldr	r3, [r4, #12]
 8004fce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	42ab      	cmp	r3, r5
 8004fd4:	dcf0      	bgt.n	8004fb8 <_printf_i+0x1f8>
 8004fd6:	e7e9      	b.n	8004fac <_printf_i+0x1ec>
 8004fd8:	2500      	movs	r5, #0
 8004fda:	e7f7      	b.n	8004fcc <_printf_i+0x20c>
 8004fdc:	0800586d 	.word	0x0800586d
 8004fe0:	0800587e 	.word	0x0800587e

08004fe4 <_sbrk_r>:
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	b570      	push	{r4, r5, r6, lr}
 8004fe8:	4d06      	ldr	r5, [pc, #24]	; (8005004 <_sbrk_r+0x20>)
 8004fea:	0004      	movs	r4, r0
 8004fec:	0008      	movs	r0, r1
 8004fee:	602b      	str	r3, [r5, #0]
 8004ff0:	f7fc f9b8 	bl	8001364 <_sbrk>
 8004ff4:	1c43      	adds	r3, r0, #1
 8004ff6:	d103      	bne.n	8005000 <_sbrk_r+0x1c>
 8004ff8:	682b      	ldr	r3, [r5, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d000      	beq.n	8005000 <_sbrk_r+0x1c>
 8004ffe:	6023      	str	r3, [r4, #0]
 8005000:	bd70      	pop	{r4, r5, r6, pc}
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	20000448 	.word	0x20000448

08005008 <__sread>:
 8005008:	b570      	push	{r4, r5, r6, lr}
 800500a:	000c      	movs	r4, r1
 800500c:	250e      	movs	r5, #14
 800500e:	5f49      	ldrsh	r1, [r1, r5]
 8005010:	f000 faec 	bl	80055ec <_read_r>
 8005014:	2800      	cmp	r0, #0
 8005016:	db03      	blt.n	8005020 <__sread+0x18>
 8005018:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800501a:	181b      	adds	r3, r3, r0
 800501c:	6563      	str	r3, [r4, #84]	; 0x54
 800501e:	bd70      	pop	{r4, r5, r6, pc}
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	4a02      	ldr	r2, [pc, #8]	; (800502c <__sread+0x24>)
 8005024:	4013      	ands	r3, r2
 8005026:	81a3      	strh	r3, [r4, #12]
 8005028:	e7f9      	b.n	800501e <__sread+0x16>
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	ffffefff 	.word	0xffffefff

08005030 <__swrite>:
 8005030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005032:	001f      	movs	r7, r3
 8005034:	898b      	ldrh	r3, [r1, #12]
 8005036:	0005      	movs	r5, r0
 8005038:	000c      	movs	r4, r1
 800503a:	0016      	movs	r6, r2
 800503c:	05db      	lsls	r3, r3, #23
 800503e:	d505      	bpl.n	800504c <__swrite+0x1c>
 8005040:	230e      	movs	r3, #14
 8005042:	5ec9      	ldrsh	r1, [r1, r3]
 8005044:	2200      	movs	r2, #0
 8005046:	2302      	movs	r3, #2
 8005048:	f000 f9ea 	bl	8005420 <_lseek_r>
 800504c:	89a3      	ldrh	r3, [r4, #12]
 800504e:	4a05      	ldr	r2, [pc, #20]	; (8005064 <__swrite+0x34>)
 8005050:	0028      	movs	r0, r5
 8005052:	4013      	ands	r3, r2
 8005054:	81a3      	strh	r3, [r4, #12]
 8005056:	0032      	movs	r2, r6
 8005058:	230e      	movs	r3, #14
 800505a:	5ee1      	ldrsh	r1, [r4, r3]
 800505c:	003b      	movs	r3, r7
 800505e:	f000 f875 	bl	800514c <_write_r>
 8005062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005064:	ffffefff 	.word	0xffffefff

08005068 <__sseek>:
 8005068:	b570      	push	{r4, r5, r6, lr}
 800506a:	000c      	movs	r4, r1
 800506c:	250e      	movs	r5, #14
 800506e:	5f49      	ldrsh	r1, [r1, r5]
 8005070:	f000 f9d6 	bl	8005420 <_lseek_r>
 8005074:	89a3      	ldrh	r3, [r4, #12]
 8005076:	1c42      	adds	r2, r0, #1
 8005078:	d103      	bne.n	8005082 <__sseek+0x1a>
 800507a:	4a05      	ldr	r2, [pc, #20]	; (8005090 <__sseek+0x28>)
 800507c:	4013      	ands	r3, r2
 800507e:	81a3      	strh	r3, [r4, #12]
 8005080:	bd70      	pop	{r4, r5, r6, pc}
 8005082:	2280      	movs	r2, #128	; 0x80
 8005084:	0152      	lsls	r2, r2, #5
 8005086:	4313      	orrs	r3, r2
 8005088:	81a3      	strh	r3, [r4, #12]
 800508a:	6560      	str	r0, [r4, #84]	; 0x54
 800508c:	e7f8      	b.n	8005080 <__sseek+0x18>
 800508e:	46c0      	nop			; (mov r8, r8)
 8005090:	ffffefff 	.word	0xffffefff

08005094 <__sclose>:
 8005094:	b510      	push	{r4, lr}
 8005096:	230e      	movs	r3, #14
 8005098:	5ec9      	ldrsh	r1, [r1, r3]
 800509a:	f000 f8e3 	bl	8005264 <_close_r>
 800509e:	bd10      	pop	{r4, pc}

080050a0 <__swbuf_r>:
 80050a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050a2:	0005      	movs	r5, r0
 80050a4:	000e      	movs	r6, r1
 80050a6:	0014      	movs	r4, r2
 80050a8:	2800      	cmp	r0, #0
 80050aa:	d004      	beq.n	80050b6 <__swbuf_r+0x16>
 80050ac:	6983      	ldr	r3, [r0, #24]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <__swbuf_r+0x16>
 80050b2:	f7ff fb77 	bl	80047a4 <__sinit>
 80050b6:	4b22      	ldr	r3, [pc, #136]	; (8005140 <__swbuf_r+0xa0>)
 80050b8:	429c      	cmp	r4, r3
 80050ba:	d12e      	bne.n	800511a <__swbuf_r+0x7a>
 80050bc:	686c      	ldr	r4, [r5, #4]
 80050be:	69a3      	ldr	r3, [r4, #24]
 80050c0:	60a3      	str	r3, [r4, #8]
 80050c2:	89a3      	ldrh	r3, [r4, #12]
 80050c4:	071b      	lsls	r3, r3, #28
 80050c6:	d532      	bpl.n	800512e <__swbuf_r+0x8e>
 80050c8:	6923      	ldr	r3, [r4, #16]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d02f      	beq.n	800512e <__swbuf_r+0x8e>
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	6922      	ldr	r2, [r4, #16]
 80050d2:	b2f7      	uxtb	r7, r6
 80050d4:	1a98      	subs	r0, r3, r2
 80050d6:	6963      	ldr	r3, [r4, #20]
 80050d8:	b2f6      	uxtb	r6, r6
 80050da:	4283      	cmp	r3, r0
 80050dc:	dc05      	bgt.n	80050ea <__swbuf_r+0x4a>
 80050de:	0021      	movs	r1, r4
 80050e0:	0028      	movs	r0, r5
 80050e2:	f000 f95d 	bl	80053a0 <_fflush_r>
 80050e6:	2800      	cmp	r0, #0
 80050e8:	d127      	bne.n	800513a <__swbuf_r+0x9a>
 80050ea:	68a3      	ldr	r3, [r4, #8]
 80050ec:	3001      	adds	r0, #1
 80050ee:	3b01      	subs	r3, #1
 80050f0:	60a3      	str	r3, [r4, #8]
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	6022      	str	r2, [r4, #0]
 80050f8:	701f      	strb	r7, [r3, #0]
 80050fa:	6963      	ldr	r3, [r4, #20]
 80050fc:	4283      	cmp	r3, r0
 80050fe:	d004      	beq.n	800510a <__swbuf_r+0x6a>
 8005100:	89a3      	ldrh	r3, [r4, #12]
 8005102:	07db      	lsls	r3, r3, #31
 8005104:	d507      	bpl.n	8005116 <__swbuf_r+0x76>
 8005106:	2e0a      	cmp	r6, #10
 8005108:	d105      	bne.n	8005116 <__swbuf_r+0x76>
 800510a:	0021      	movs	r1, r4
 800510c:	0028      	movs	r0, r5
 800510e:	f000 f947 	bl	80053a0 <_fflush_r>
 8005112:	2800      	cmp	r0, #0
 8005114:	d111      	bne.n	800513a <__swbuf_r+0x9a>
 8005116:	0030      	movs	r0, r6
 8005118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800511a:	4b0a      	ldr	r3, [pc, #40]	; (8005144 <__swbuf_r+0xa4>)
 800511c:	429c      	cmp	r4, r3
 800511e:	d101      	bne.n	8005124 <__swbuf_r+0x84>
 8005120:	68ac      	ldr	r4, [r5, #8]
 8005122:	e7cc      	b.n	80050be <__swbuf_r+0x1e>
 8005124:	4b08      	ldr	r3, [pc, #32]	; (8005148 <__swbuf_r+0xa8>)
 8005126:	429c      	cmp	r4, r3
 8005128:	d1c9      	bne.n	80050be <__swbuf_r+0x1e>
 800512a:	68ec      	ldr	r4, [r5, #12]
 800512c:	e7c7      	b.n	80050be <__swbuf_r+0x1e>
 800512e:	0021      	movs	r1, r4
 8005130:	0028      	movs	r0, r5
 8005132:	f000 f81f 	bl	8005174 <__swsetup_r>
 8005136:	2800      	cmp	r0, #0
 8005138:	d0c9      	beq.n	80050ce <__swbuf_r+0x2e>
 800513a:	2601      	movs	r6, #1
 800513c:	4276      	negs	r6, r6
 800513e:	e7ea      	b.n	8005116 <__swbuf_r+0x76>
 8005140:	0800581c 	.word	0x0800581c
 8005144:	0800583c 	.word	0x0800583c
 8005148:	080057fc 	.word	0x080057fc

0800514c <_write_r>:
 800514c:	b570      	push	{r4, r5, r6, lr}
 800514e:	0004      	movs	r4, r0
 8005150:	0008      	movs	r0, r1
 8005152:	0011      	movs	r1, r2
 8005154:	001a      	movs	r2, r3
 8005156:	2300      	movs	r3, #0
 8005158:	4d05      	ldr	r5, [pc, #20]	; (8005170 <_write_r+0x24>)
 800515a:	602b      	str	r3, [r5, #0]
 800515c:	f7fc f8e9 	bl	8001332 <_write>
 8005160:	1c43      	adds	r3, r0, #1
 8005162:	d103      	bne.n	800516c <_write_r+0x20>
 8005164:	682b      	ldr	r3, [r5, #0]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d000      	beq.n	800516c <_write_r+0x20>
 800516a:	6023      	str	r3, [r4, #0]
 800516c:	bd70      	pop	{r4, r5, r6, pc}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	20000448 	.word	0x20000448

08005174 <__swsetup_r>:
 8005174:	4b37      	ldr	r3, [pc, #220]	; (8005254 <__swsetup_r+0xe0>)
 8005176:	b570      	push	{r4, r5, r6, lr}
 8005178:	681d      	ldr	r5, [r3, #0]
 800517a:	0006      	movs	r6, r0
 800517c:	000c      	movs	r4, r1
 800517e:	2d00      	cmp	r5, #0
 8005180:	d005      	beq.n	800518e <__swsetup_r+0x1a>
 8005182:	69ab      	ldr	r3, [r5, #24]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d102      	bne.n	800518e <__swsetup_r+0x1a>
 8005188:	0028      	movs	r0, r5
 800518a:	f7ff fb0b 	bl	80047a4 <__sinit>
 800518e:	4b32      	ldr	r3, [pc, #200]	; (8005258 <__swsetup_r+0xe4>)
 8005190:	429c      	cmp	r4, r3
 8005192:	d10f      	bne.n	80051b4 <__swsetup_r+0x40>
 8005194:	686c      	ldr	r4, [r5, #4]
 8005196:	230c      	movs	r3, #12
 8005198:	5ee2      	ldrsh	r2, [r4, r3]
 800519a:	b293      	uxth	r3, r2
 800519c:	0711      	lsls	r1, r2, #28
 800519e:	d42d      	bmi.n	80051fc <__swsetup_r+0x88>
 80051a0:	06d9      	lsls	r1, r3, #27
 80051a2:	d411      	bmi.n	80051c8 <__swsetup_r+0x54>
 80051a4:	2309      	movs	r3, #9
 80051a6:	2001      	movs	r0, #1
 80051a8:	6033      	str	r3, [r6, #0]
 80051aa:	3337      	adds	r3, #55	; 0x37
 80051ac:	4313      	orrs	r3, r2
 80051ae:	81a3      	strh	r3, [r4, #12]
 80051b0:	4240      	negs	r0, r0
 80051b2:	bd70      	pop	{r4, r5, r6, pc}
 80051b4:	4b29      	ldr	r3, [pc, #164]	; (800525c <__swsetup_r+0xe8>)
 80051b6:	429c      	cmp	r4, r3
 80051b8:	d101      	bne.n	80051be <__swsetup_r+0x4a>
 80051ba:	68ac      	ldr	r4, [r5, #8]
 80051bc:	e7eb      	b.n	8005196 <__swsetup_r+0x22>
 80051be:	4b28      	ldr	r3, [pc, #160]	; (8005260 <__swsetup_r+0xec>)
 80051c0:	429c      	cmp	r4, r3
 80051c2:	d1e8      	bne.n	8005196 <__swsetup_r+0x22>
 80051c4:	68ec      	ldr	r4, [r5, #12]
 80051c6:	e7e6      	b.n	8005196 <__swsetup_r+0x22>
 80051c8:	075b      	lsls	r3, r3, #29
 80051ca:	d513      	bpl.n	80051f4 <__swsetup_r+0x80>
 80051cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80051ce:	2900      	cmp	r1, #0
 80051d0:	d008      	beq.n	80051e4 <__swsetup_r+0x70>
 80051d2:	0023      	movs	r3, r4
 80051d4:	3344      	adds	r3, #68	; 0x44
 80051d6:	4299      	cmp	r1, r3
 80051d8:	d002      	beq.n	80051e0 <__swsetup_r+0x6c>
 80051da:	0030      	movs	r0, r6
 80051dc:	f000 f9bc 	bl	8005558 <_free_r>
 80051e0:	2300      	movs	r3, #0
 80051e2:	6363      	str	r3, [r4, #52]	; 0x34
 80051e4:	2224      	movs	r2, #36	; 0x24
 80051e6:	89a3      	ldrh	r3, [r4, #12]
 80051e8:	4393      	bics	r3, r2
 80051ea:	81a3      	strh	r3, [r4, #12]
 80051ec:	2300      	movs	r3, #0
 80051ee:	6063      	str	r3, [r4, #4]
 80051f0:	6923      	ldr	r3, [r4, #16]
 80051f2:	6023      	str	r3, [r4, #0]
 80051f4:	2308      	movs	r3, #8
 80051f6:	89a2      	ldrh	r2, [r4, #12]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	81a3      	strh	r3, [r4, #12]
 80051fc:	6923      	ldr	r3, [r4, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10b      	bne.n	800521a <__swsetup_r+0xa6>
 8005202:	21a0      	movs	r1, #160	; 0xa0
 8005204:	2280      	movs	r2, #128	; 0x80
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	0089      	lsls	r1, r1, #2
 800520a:	0092      	lsls	r2, r2, #2
 800520c:	400b      	ands	r3, r1
 800520e:	4293      	cmp	r3, r2
 8005210:	d003      	beq.n	800521a <__swsetup_r+0xa6>
 8005212:	0021      	movs	r1, r4
 8005214:	0030      	movs	r0, r6
 8005216:	f000 f93f 	bl	8005498 <__smakebuf_r>
 800521a:	220c      	movs	r2, #12
 800521c:	5ea3      	ldrsh	r3, [r4, r2]
 800521e:	2001      	movs	r0, #1
 8005220:	001a      	movs	r2, r3
 8005222:	b299      	uxth	r1, r3
 8005224:	4002      	ands	r2, r0
 8005226:	4203      	tst	r3, r0
 8005228:	d00f      	beq.n	800524a <__swsetup_r+0xd6>
 800522a:	2200      	movs	r2, #0
 800522c:	60a2      	str	r2, [r4, #8]
 800522e:	6962      	ldr	r2, [r4, #20]
 8005230:	4252      	negs	r2, r2
 8005232:	61a2      	str	r2, [r4, #24]
 8005234:	2000      	movs	r0, #0
 8005236:	6922      	ldr	r2, [r4, #16]
 8005238:	4282      	cmp	r2, r0
 800523a:	d1ba      	bne.n	80051b2 <__swsetup_r+0x3e>
 800523c:	060a      	lsls	r2, r1, #24
 800523e:	d5b8      	bpl.n	80051b2 <__swsetup_r+0x3e>
 8005240:	2240      	movs	r2, #64	; 0x40
 8005242:	4313      	orrs	r3, r2
 8005244:	81a3      	strh	r3, [r4, #12]
 8005246:	3801      	subs	r0, #1
 8005248:	e7b3      	b.n	80051b2 <__swsetup_r+0x3e>
 800524a:	0788      	lsls	r0, r1, #30
 800524c:	d400      	bmi.n	8005250 <__swsetup_r+0xdc>
 800524e:	6962      	ldr	r2, [r4, #20]
 8005250:	60a2      	str	r2, [r4, #8]
 8005252:	e7ef      	b.n	8005234 <__swsetup_r+0xc0>
 8005254:	2000000c 	.word	0x2000000c
 8005258:	0800581c 	.word	0x0800581c
 800525c:	0800583c 	.word	0x0800583c
 8005260:	080057fc 	.word	0x080057fc

08005264 <_close_r>:
 8005264:	2300      	movs	r3, #0
 8005266:	b570      	push	{r4, r5, r6, lr}
 8005268:	4d06      	ldr	r5, [pc, #24]	; (8005284 <_close_r+0x20>)
 800526a:	0004      	movs	r4, r0
 800526c:	0008      	movs	r0, r1
 800526e:	602b      	str	r3, [r5, #0]
 8005270:	f7fc f86c 	bl	800134c <_close>
 8005274:	1c43      	adds	r3, r0, #1
 8005276:	d103      	bne.n	8005280 <_close_r+0x1c>
 8005278:	682b      	ldr	r3, [r5, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d000      	beq.n	8005280 <_close_r+0x1c>
 800527e:	6023      	str	r3, [r4, #0]
 8005280:	bd70      	pop	{r4, r5, r6, pc}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	20000448 	.word	0x20000448

08005288 <__sflush_r>:
 8005288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800528a:	898b      	ldrh	r3, [r1, #12]
 800528c:	0005      	movs	r5, r0
 800528e:	000c      	movs	r4, r1
 8005290:	071a      	lsls	r2, r3, #28
 8005292:	d45f      	bmi.n	8005354 <__sflush_r+0xcc>
 8005294:	684a      	ldr	r2, [r1, #4]
 8005296:	2a00      	cmp	r2, #0
 8005298:	dc04      	bgt.n	80052a4 <__sflush_r+0x1c>
 800529a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800529c:	2a00      	cmp	r2, #0
 800529e:	dc01      	bgt.n	80052a4 <__sflush_r+0x1c>
 80052a0:	2000      	movs	r0, #0
 80052a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052a4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80052a6:	2f00      	cmp	r7, #0
 80052a8:	d0fa      	beq.n	80052a0 <__sflush_r+0x18>
 80052aa:	2200      	movs	r2, #0
 80052ac:	2180      	movs	r1, #128	; 0x80
 80052ae:	682e      	ldr	r6, [r5, #0]
 80052b0:	602a      	str	r2, [r5, #0]
 80052b2:	001a      	movs	r2, r3
 80052b4:	0149      	lsls	r1, r1, #5
 80052b6:	400a      	ands	r2, r1
 80052b8:	420b      	tst	r3, r1
 80052ba:	d034      	beq.n	8005326 <__sflush_r+0x9e>
 80052bc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80052be:	89a3      	ldrh	r3, [r4, #12]
 80052c0:	075b      	lsls	r3, r3, #29
 80052c2:	d506      	bpl.n	80052d2 <__sflush_r+0x4a>
 80052c4:	6863      	ldr	r3, [r4, #4]
 80052c6:	1ac0      	subs	r0, r0, r3
 80052c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <__sflush_r+0x4a>
 80052ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80052d0:	1ac0      	subs	r0, r0, r3
 80052d2:	0002      	movs	r2, r0
 80052d4:	6a21      	ldr	r1, [r4, #32]
 80052d6:	2300      	movs	r3, #0
 80052d8:	0028      	movs	r0, r5
 80052da:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80052dc:	47b8      	blx	r7
 80052de:	89a1      	ldrh	r1, [r4, #12]
 80052e0:	1c43      	adds	r3, r0, #1
 80052e2:	d106      	bne.n	80052f2 <__sflush_r+0x6a>
 80052e4:	682b      	ldr	r3, [r5, #0]
 80052e6:	2b1d      	cmp	r3, #29
 80052e8:	d831      	bhi.n	800534e <__sflush_r+0xc6>
 80052ea:	4a2c      	ldr	r2, [pc, #176]	; (800539c <__sflush_r+0x114>)
 80052ec:	40da      	lsrs	r2, r3
 80052ee:	07d3      	lsls	r3, r2, #31
 80052f0:	d52d      	bpl.n	800534e <__sflush_r+0xc6>
 80052f2:	2300      	movs	r3, #0
 80052f4:	6063      	str	r3, [r4, #4]
 80052f6:	6923      	ldr	r3, [r4, #16]
 80052f8:	6023      	str	r3, [r4, #0]
 80052fa:	04cb      	lsls	r3, r1, #19
 80052fc:	d505      	bpl.n	800530a <__sflush_r+0x82>
 80052fe:	1c43      	adds	r3, r0, #1
 8005300:	d102      	bne.n	8005308 <__sflush_r+0x80>
 8005302:	682b      	ldr	r3, [r5, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d100      	bne.n	800530a <__sflush_r+0x82>
 8005308:	6560      	str	r0, [r4, #84]	; 0x54
 800530a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800530c:	602e      	str	r6, [r5, #0]
 800530e:	2900      	cmp	r1, #0
 8005310:	d0c6      	beq.n	80052a0 <__sflush_r+0x18>
 8005312:	0023      	movs	r3, r4
 8005314:	3344      	adds	r3, #68	; 0x44
 8005316:	4299      	cmp	r1, r3
 8005318:	d002      	beq.n	8005320 <__sflush_r+0x98>
 800531a:	0028      	movs	r0, r5
 800531c:	f000 f91c 	bl	8005558 <_free_r>
 8005320:	2000      	movs	r0, #0
 8005322:	6360      	str	r0, [r4, #52]	; 0x34
 8005324:	e7bd      	b.n	80052a2 <__sflush_r+0x1a>
 8005326:	2301      	movs	r3, #1
 8005328:	0028      	movs	r0, r5
 800532a:	6a21      	ldr	r1, [r4, #32]
 800532c:	47b8      	blx	r7
 800532e:	1c43      	adds	r3, r0, #1
 8005330:	d1c5      	bne.n	80052be <__sflush_r+0x36>
 8005332:	682b      	ldr	r3, [r5, #0]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d0c2      	beq.n	80052be <__sflush_r+0x36>
 8005338:	2b1d      	cmp	r3, #29
 800533a:	d001      	beq.n	8005340 <__sflush_r+0xb8>
 800533c:	2b16      	cmp	r3, #22
 800533e:	d101      	bne.n	8005344 <__sflush_r+0xbc>
 8005340:	602e      	str	r6, [r5, #0]
 8005342:	e7ad      	b.n	80052a0 <__sflush_r+0x18>
 8005344:	2340      	movs	r3, #64	; 0x40
 8005346:	89a2      	ldrh	r2, [r4, #12]
 8005348:	4313      	orrs	r3, r2
 800534a:	81a3      	strh	r3, [r4, #12]
 800534c:	e7a9      	b.n	80052a2 <__sflush_r+0x1a>
 800534e:	2340      	movs	r3, #64	; 0x40
 8005350:	430b      	orrs	r3, r1
 8005352:	e7fa      	b.n	800534a <__sflush_r+0xc2>
 8005354:	690f      	ldr	r7, [r1, #16]
 8005356:	2f00      	cmp	r7, #0
 8005358:	d0a2      	beq.n	80052a0 <__sflush_r+0x18>
 800535a:	680a      	ldr	r2, [r1, #0]
 800535c:	600f      	str	r7, [r1, #0]
 800535e:	1bd2      	subs	r2, r2, r7
 8005360:	9201      	str	r2, [sp, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	079b      	lsls	r3, r3, #30
 8005366:	d100      	bne.n	800536a <__sflush_r+0xe2>
 8005368:	694a      	ldr	r2, [r1, #20]
 800536a:	60a2      	str	r2, [r4, #8]
 800536c:	9b01      	ldr	r3, [sp, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	dc00      	bgt.n	8005374 <__sflush_r+0xec>
 8005372:	e795      	b.n	80052a0 <__sflush_r+0x18>
 8005374:	003a      	movs	r2, r7
 8005376:	0028      	movs	r0, r5
 8005378:	9b01      	ldr	r3, [sp, #4]
 800537a:	6a21      	ldr	r1, [r4, #32]
 800537c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800537e:	47b0      	blx	r6
 8005380:	2800      	cmp	r0, #0
 8005382:	dc06      	bgt.n	8005392 <__sflush_r+0x10a>
 8005384:	2340      	movs	r3, #64	; 0x40
 8005386:	2001      	movs	r0, #1
 8005388:	89a2      	ldrh	r2, [r4, #12]
 800538a:	4240      	negs	r0, r0
 800538c:	4313      	orrs	r3, r2
 800538e:	81a3      	strh	r3, [r4, #12]
 8005390:	e787      	b.n	80052a2 <__sflush_r+0x1a>
 8005392:	9b01      	ldr	r3, [sp, #4]
 8005394:	183f      	adds	r7, r7, r0
 8005396:	1a1b      	subs	r3, r3, r0
 8005398:	9301      	str	r3, [sp, #4]
 800539a:	e7e7      	b.n	800536c <__sflush_r+0xe4>
 800539c:	20400001 	.word	0x20400001

080053a0 <_fflush_r>:
 80053a0:	690b      	ldr	r3, [r1, #16]
 80053a2:	b570      	push	{r4, r5, r6, lr}
 80053a4:	0005      	movs	r5, r0
 80053a6:	000c      	movs	r4, r1
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d102      	bne.n	80053b2 <_fflush_r+0x12>
 80053ac:	2500      	movs	r5, #0
 80053ae:	0028      	movs	r0, r5
 80053b0:	bd70      	pop	{r4, r5, r6, pc}
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d004      	beq.n	80053c0 <_fflush_r+0x20>
 80053b6:	6983      	ldr	r3, [r0, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <_fflush_r+0x20>
 80053bc:	f7ff f9f2 	bl	80047a4 <__sinit>
 80053c0:	4b14      	ldr	r3, [pc, #80]	; (8005414 <_fflush_r+0x74>)
 80053c2:	429c      	cmp	r4, r3
 80053c4:	d11b      	bne.n	80053fe <_fflush_r+0x5e>
 80053c6:	686c      	ldr	r4, [r5, #4]
 80053c8:	220c      	movs	r2, #12
 80053ca:	5ea3      	ldrsh	r3, [r4, r2]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d0ed      	beq.n	80053ac <_fflush_r+0xc>
 80053d0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80053d2:	07d2      	lsls	r2, r2, #31
 80053d4:	d404      	bmi.n	80053e0 <_fflush_r+0x40>
 80053d6:	059b      	lsls	r3, r3, #22
 80053d8:	d402      	bmi.n	80053e0 <_fflush_r+0x40>
 80053da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053dc:	f7ff fa83 	bl	80048e6 <__retarget_lock_acquire_recursive>
 80053e0:	0028      	movs	r0, r5
 80053e2:	0021      	movs	r1, r4
 80053e4:	f7ff ff50 	bl	8005288 <__sflush_r>
 80053e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80053ea:	0005      	movs	r5, r0
 80053ec:	07db      	lsls	r3, r3, #31
 80053ee:	d4de      	bmi.n	80053ae <_fflush_r+0xe>
 80053f0:	89a3      	ldrh	r3, [r4, #12]
 80053f2:	059b      	lsls	r3, r3, #22
 80053f4:	d4db      	bmi.n	80053ae <_fflush_r+0xe>
 80053f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053f8:	f7ff fa76 	bl	80048e8 <__retarget_lock_release_recursive>
 80053fc:	e7d7      	b.n	80053ae <_fflush_r+0xe>
 80053fe:	4b06      	ldr	r3, [pc, #24]	; (8005418 <_fflush_r+0x78>)
 8005400:	429c      	cmp	r4, r3
 8005402:	d101      	bne.n	8005408 <_fflush_r+0x68>
 8005404:	68ac      	ldr	r4, [r5, #8]
 8005406:	e7df      	b.n	80053c8 <_fflush_r+0x28>
 8005408:	4b04      	ldr	r3, [pc, #16]	; (800541c <_fflush_r+0x7c>)
 800540a:	429c      	cmp	r4, r3
 800540c:	d1dc      	bne.n	80053c8 <_fflush_r+0x28>
 800540e:	68ec      	ldr	r4, [r5, #12]
 8005410:	e7da      	b.n	80053c8 <_fflush_r+0x28>
 8005412:	46c0      	nop			; (mov r8, r8)
 8005414:	0800581c 	.word	0x0800581c
 8005418:	0800583c 	.word	0x0800583c
 800541c:	080057fc 	.word	0x080057fc

08005420 <_lseek_r>:
 8005420:	b570      	push	{r4, r5, r6, lr}
 8005422:	0004      	movs	r4, r0
 8005424:	0008      	movs	r0, r1
 8005426:	0011      	movs	r1, r2
 8005428:	001a      	movs	r2, r3
 800542a:	2300      	movs	r3, #0
 800542c:	4d05      	ldr	r5, [pc, #20]	; (8005444 <_lseek_r+0x24>)
 800542e:	602b      	str	r3, [r5, #0]
 8005430:	f7fb ff96 	bl	8001360 <_lseek>
 8005434:	1c43      	adds	r3, r0, #1
 8005436:	d103      	bne.n	8005440 <_lseek_r+0x20>
 8005438:	682b      	ldr	r3, [r5, #0]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d000      	beq.n	8005440 <_lseek_r+0x20>
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	bd70      	pop	{r4, r5, r6, pc}
 8005442:	46c0      	nop			; (mov r8, r8)
 8005444:	20000448 	.word	0x20000448

08005448 <__swhatbuf_r>:
 8005448:	b570      	push	{r4, r5, r6, lr}
 800544a:	000e      	movs	r6, r1
 800544c:	001d      	movs	r5, r3
 800544e:	230e      	movs	r3, #14
 8005450:	5ec9      	ldrsh	r1, [r1, r3]
 8005452:	0014      	movs	r4, r2
 8005454:	b096      	sub	sp, #88	; 0x58
 8005456:	2900      	cmp	r1, #0
 8005458:	da08      	bge.n	800546c <__swhatbuf_r+0x24>
 800545a:	220c      	movs	r2, #12
 800545c:	5eb3      	ldrsh	r3, [r6, r2]
 800545e:	2200      	movs	r2, #0
 8005460:	602a      	str	r2, [r5, #0]
 8005462:	061b      	lsls	r3, r3, #24
 8005464:	d411      	bmi.n	800548a <__swhatbuf_r+0x42>
 8005466:	2380      	movs	r3, #128	; 0x80
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	e00f      	b.n	800548c <__swhatbuf_r+0x44>
 800546c:	466a      	mov	r2, sp
 800546e:	f000 f8d1 	bl	8005614 <_fstat_r>
 8005472:	2800      	cmp	r0, #0
 8005474:	dbf1      	blt.n	800545a <__swhatbuf_r+0x12>
 8005476:	23f0      	movs	r3, #240	; 0xf0
 8005478:	9901      	ldr	r1, [sp, #4]
 800547a:	021b      	lsls	r3, r3, #8
 800547c:	4019      	ands	r1, r3
 800547e:	4b05      	ldr	r3, [pc, #20]	; (8005494 <__swhatbuf_r+0x4c>)
 8005480:	18c9      	adds	r1, r1, r3
 8005482:	424b      	negs	r3, r1
 8005484:	4159      	adcs	r1, r3
 8005486:	6029      	str	r1, [r5, #0]
 8005488:	e7ed      	b.n	8005466 <__swhatbuf_r+0x1e>
 800548a:	2340      	movs	r3, #64	; 0x40
 800548c:	2000      	movs	r0, #0
 800548e:	6023      	str	r3, [r4, #0]
 8005490:	b016      	add	sp, #88	; 0x58
 8005492:	bd70      	pop	{r4, r5, r6, pc}
 8005494:	ffffe000 	.word	0xffffe000

08005498 <__smakebuf_r>:
 8005498:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800549a:	2602      	movs	r6, #2
 800549c:	898b      	ldrh	r3, [r1, #12]
 800549e:	0005      	movs	r5, r0
 80054a0:	000c      	movs	r4, r1
 80054a2:	4233      	tst	r3, r6
 80054a4:	d006      	beq.n	80054b4 <__smakebuf_r+0x1c>
 80054a6:	0023      	movs	r3, r4
 80054a8:	3347      	adds	r3, #71	; 0x47
 80054aa:	6023      	str	r3, [r4, #0]
 80054ac:	6123      	str	r3, [r4, #16]
 80054ae:	2301      	movs	r3, #1
 80054b0:	6163      	str	r3, [r4, #20]
 80054b2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80054b4:	466a      	mov	r2, sp
 80054b6:	ab01      	add	r3, sp, #4
 80054b8:	f7ff ffc6 	bl	8005448 <__swhatbuf_r>
 80054bc:	9900      	ldr	r1, [sp, #0]
 80054be:	0007      	movs	r7, r0
 80054c0:	0028      	movs	r0, r5
 80054c2:	f7ff fa35 	bl	8004930 <_malloc_r>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	d108      	bne.n	80054dc <__smakebuf_r+0x44>
 80054ca:	220c      	movs	r2, #12
 80054cc:	5ea3      	ldrsh	r3, [r4, r2]
 80054ce:	059a      	lsls	r2, r3, #22
 80054d0:	d4ef      	bmi.n	80054b2 <__smakebuf_r+0x1a>
 80054d2:	2203      	movs	r2, #3
 80054d4:	4393      	bics	r3, r2
 80054d6:	431e      	orrs	r6, r3
 80054d8:	81a6      	strh	r6, [r4, #12]
 80054da:	e7e4      	b.n	80054a6 <__smakebuf_r+0xe>
 80054dc:	4b0f      	ldr	r3, [pc, #60]	; (800551c <__smakebuf_r+0x84>)
 80054de:	62ab      	str	r3, [r5, #40]	; 0x28
 80054e0:	2380      	movs	r3, #128	; 0x80
 80054e2:	89a2      	ldrh	r2, [r4, #12]
 80054e4:	6020      	str	r0, [r4, #0]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	81a3      	strh	r3, [r4, #12]
 80054ea:	9b00      	ldr	r3, [sp, #0]
 80054ec:	6120      	str	r0, [r4, #16]
 80054ee:	6163      	str	r3, [r4, #20]
 80054f0:	9b01      	ldr	r3, [sp, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00d      	beq.n	8005512 <__smakebuf_r+0x7a>
 80054f6:	0028      	movs	r0, r5
 80054f8:	230e      	movs	r3, #14
 80054fa:	5ee1      	ldrsh	r1, [r4, r3]
 80054fc:	f000 f89c 	bl	8005638 <_isatty_r>
 8005500:	2800      	cmp	r0, #0
 8005502:	d006      	beq.n	8005512 <__smakebuf_r+0x7a>
 8005504:	2203      	movs	r2, #3
 8005506:	89a3      	ldrh	r3, [r4, #12]
 8005508:	4393      	bics	r3, r2
 800550a:	001a      	movs	r2, r3
 800550c:	2301      	movs	r3, #1
 800550e:	4313      	orrs	r3, r2
 8005510:	81a3      	strh	r3, [r4, #12]
 8005512:	89a0      	ldrh	r0, [r4, #12]
 8005514:	4307      	orrs	r7, r0
 8005516:	81a7      	strh	r7, [r4, #12]
 8005518:	e7cb      	b.n	80054b2 <__smakebuf_r+0x1a>
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	08004729 	.word	0x08004729

08005520 <memchr>:
 8005520:	b2c9      	uxtb	r1, r1
 8005522:	1882      	adds	r2, r0, r2
 8005524:	4290      	cmp	r0, r2
 8005526:	d101      	bne.n	800552c <memchr+0xc>
 8005528:	2000      	movs	r0, #0
 800552a:	4770      	bx	lr
 800552c:	7803      	ldrb	r3, [r0, #0]
 800552e:	428b      	cmp	r3, r1
 8005530:	d0fb      	beq.n	800552a <memchr+0xa>
 8005532:	3001      	adds	r0, #1
 8005534:	e7f6      	b.n	8005524 <memchr+0x4>
	...

08005538 <__malloc_lock>:
 8005538:	b510      	push	{r4, lr}
 800553a:	4802      	ldr	r0, [pc, #8]	; (8005544 <__malloc_lock+0xc>)
 800553c:	f7ff f9d3 	bl	80048e6 <__retarget_lock_acquire_recursive>
 8005540:	bd10      	pop	{r4, pc}
 8005542:	46c0      	nop			; (mov r8, r8)
 8005544:	2000043c 	.word	0x2000043c

08005548 <__malloc_unlock>:
 8005548:	b510      	push	{r4, lr}
 800554a:	4802      	ldr	r0, [pc, #8]	; (8005554 <__malloc_unlock+0xc>)
 800554c:	f7ff f9cc 	bl	80048e8 <__retarget_lock_release_recursive>
 8005550:	bd10      	pop	{r4, pc}
 8005552:	46c0      	nop			; (mov r8, r8)
 8005554:	2000043c 	.word	0x2000043c

08005558 <_free_r>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	0005      	movs	r5, r0
 800555c:	2900      	cmp	r1, #0
 800555e:	d010      	beq.n	8005582 <_free_r+0x2a>
 8005560:	1f0c      	subs	r4, r1, #4
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	da00      	bge.n	800556a <_free_r+0x12>
 8005568:	18e4      	adds	r4, r4, r3
 800556a:	0028      	movs	r0, r5
 800556c:	f7ff ffe4 	bl	8005538 <__malloc_lock>
 8005570:	4a1d      	ldr	r2, [pc, #116]	; (80055e8 <_free_r+0x90>)
 8005572:	6813      	ldr	r3, [r2, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d105      	bne.n	8005584 <_free_r+0x2c>
 8005578:	6063      	str	r3, [r4, #4]
 800557a:	6014      	str	r4, [r2, #0]
 800557c:	0028      	movs	r0, r5
 800557e:	f7ff ffe3 	bl	8005548 <__malloc_unlock>
 8005582:	bd70      	pop	{r4, r5, r6, pc}
 8005584:	42a3      	cmp	r3, r4
 8005586:	d908      	bls.n	800559a <_free_r+0x42>
 8005588:	6821      	ldr	r1, [r4, #0]
 800558a:	1860      	adds	r0, r4, r1
 800558c:	4283      	cmp	r3, r0
 800558e:	d1f3      	bne.n	8005578 <_free_r+0x20>
 8005590:	6818      	ldr	r0, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	1841      	adds	r1, r0, r1
 8005596:	6021      	str	r1, [r4, #0]
 8005598:	e7ee      	b.n	8005578 <_free_r+0x20>
 800559a:	001a      	movs	r2, r3
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <_free_r+0x4e>
 80055a2:	42a3      	cmp	r3, r4
 80055a4:	d9f9      	bls.n	800559a <_free_r+0x42>
 80055a6:	6811      	ldr	r1, [r2, #0]
 80055a8:	1850      	adds	r0, r2, r1
 80055aa:	42a0      	cmp	r0, r4
 80055ac:	d10b      	bne.n	80055c6 <_free_r+0x6e>
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	1809      	adds	r1, r1, r0
 80055b2:	1850      	adds	r0, r2, r1
 80055b4:	6011      	str	r1, [r2, #0]
 80055b6:	4283      	cmp	r3, r0
 80055b8:	d1e0      	bne.n	800557c <_free_r+0x24>
 80055ba:	6818      	ldr	r0, [r3, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	1841      	adds	r1, r0, r1
 80055c0:	6011      	str	r1, [r2, #0]
 80055c2:	6053      	str	r3, [r2, #4]
 80055c4:	e7da      	b.n	800557c <_free_r+0x24>
 80055c6:	42a0      	cmp	r0, r4
 80055c8:	d902      	bls.n	80055d0 <_free_r+0x78>
 80055ca:	230c      	movs	r3, #12
 80055cc:	602b      	str	r3, [r5, #0]
 80055ce:	e7d5      	b.n	800557c <_free_r+0x24>
 80055d0:	6821      	ldr	r1, [r4, #0]
 80055d2:	1860      	adds	r0, r4, r1
 80055d4:	4283      	cmp	r3, r0
 80055d6:	d103      	bne.n	80055e0 <_free_r+0x88>
 80055d8:	6818      	ldr	r0, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	1841      	adds	r1, r0, r1
 80055de:	6021      	str	r1, [r4, #0]
 80055e0:	6063      	str	r3, [r4, #4]
 80055e2:	6054      	str	r4, [r2, #4]
 80055e4:	e7ca      	b.n	800557c <_free_r+0x24>
 80055e6:	46c0      	nop			; (mov r8, r8)
 80055e8:	20000440 	.word	0x20000440

080055ec <_read_r>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	0004      	movs	r4, r0
 80055f0:	0008      	movs	r0, r1
 80055f2:	0011      	movs	r1, r2
 80055f4:	001a      	movs	r2, r3
 80055f6:	2300      	movs	r3, #0
 80055f8:	4d05      	ldr	r5, [pc, #20]	; (8005610 <_read_r+0x24>)
 80055fa:	602b      	str	r3, [r5, #0]
 80055fc:	f7fb fe8c 	bl	8001318 <_read>
 8005600:	1c43      	adds	r3, r0, #1
 8005602:	d103      	bne.n	800560c <_read_r+0x20>
 8005604:	682b      	ldr	r3, [r5, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d000      	beq.n	800560c <_read_r+0x20>
 800560a:	6023      	str	r3, [r4, #0]
 800560c:	bd70      	pop	{r4, r5, r6, pc}
 800560e:	46c0      	nop			; (mov r8, r8)
 8005610:	20000448 	.word	0x20000448

08005614 <_fstat_r>:
 8005614:	2300      	movs	r3, #0
 8005616:	b570      	push	{r4, r5, r6, lr}
 8005618:	4d06      	ldr	r5, [pc, #24]	; (8005634 <_fstat_r+0x20>)
 800561a:	0004      	movs	r4, r0
 800561c:	0008      	movs	r0, r1
 800561e:	0011      	movs	r1, r2
 8005620:	602b      	str	r3, [r5, #0]
 8005622:	f7fb fe96 	bl	8001352 <_fstat>
 8005626:	1c43      	adds	r3, r0, #1
 8005628:	d103      	bne.n	8005632 <_fstat_r+0x1e>
 800562a:	682b      	ldr	r3, [r5, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d000      	beq.n	8005632 <_fstat_r+0x1e>
 8005630:	6023      	str	r3, [r4, #0]
 8005632:	bd70      	pop	{r4, r5, r6, pc}
 8005634:	20000448 	.word	0x20000448

08005638 <_isatty_r>:
 8005638:	2300      	movs	r3, #0
 800563a:	b570      	push	{r4, r5, r6, lr}
 800563c:	4d06      	ldr	r5, [pc, #24]	; (8005658 <_isatty_r+0x20>)
 800563e:	0004      	movs	r4, r0
 8005640:	0008      	movs	r0, r1
 8005642:	602b      	str	r3, [r5, #0]
 8005644:	f7fb fe8a 	bl	800135c <_isatty>
 8005648:	1c43      	adds	r3, r0, #1
 800564a:	d103      	bne.n	8005654 <_isatty_r+0x1c>
 800564c:	682b      	ldr	r3, [r5, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d000      	beq.n	8005654 <_isatty_r+0x1c>
 8005652:	6023      	str	r3, [r4, #0]
 8005654:	bd70      	pop	{r4, r5, r6, pc}
 8005656:	46c0      	nop			; (mov r8, r8)
 8005658:	20000448 	.word	0x20000448

0800565c <_init>:
 800565c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800565e:	46c0      	nop			; (mov r8, r8)
 8005660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005662:	bc08      	pop	{r3}
 8005664:	469e      	mov	lr, r3
 8005666:	4770      	bx	lr

08005668 <_fini>:
 8005668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800566a:	46c0      	nop			; (mov r8, r8)
 800566c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800566e:	bc08      	pop	{r3}
 8005670:	469e      	mov	lr, r3
 8005672:	4770      	bx	lr
