#ifndef __STATIC_OFFSETS__
#define __STATIC_OFFSETS__


/*
 *  +-- 0x00000000 - 0x00007FFF: Cryring BPM (AFCv2) (sdb@0x00000000)
 *  +-- 0x00000200 - 0x0000021F: XILINX DNA
 *  +-- 0x00000280 - 0x000002FF: XWB SCOPE2
 *  +-- 0x00000300 - 0x0000037F: XWB SCOPE1
 *  +-- 0x00000400 - 0x000004FF: WB-GPIO-Port
 *  +-- 0x00001000 - 0x00001FFF: XDMA PCIE CTL
 *  +-+ 0x00002000 - 0x00003FFF: fmc2
 *  | +-- 0x00002000 - 0x00003FFF: fmc-adc-250m-16b (sdb@0x00002000)
 *  | +-- 0x00002200 - 0x0000221F: SPI.AMC7823
 *  | +-- 0x00002220 - 0x0000223F: SPI.ISLA216P
 *  | +-- 0x00002240 - 0x0000225F: SPI.AD9510
 *  | +-- 0x00002300 - 0x000023FF: WB-GPIO-RAW
 *  | +-- 0x00002400 - 0x000024FF: I2C.Si57x
 *  | +-- 0x00003000 - 0x00003FFF: IODELAY CTL
 *  |
 *  +-+ 0x00004000 - 0x00005FFF: fmc1
 *  | +-- 0x00004000 - 0x00005FFF: fmc-adc-250m-16b (sdb@0x00004000)
 *  | +-- 0x00004200 - 0x0000421F: SPI.AMC7823
 *  | +-- 0x00004220 - 0x0000423F: SPI.ISLA216P
 *  | +-- 0x00004240 - 0x0000425F: SPI.AD9510
 *  | +-- 0x00004300 - 0x000043FF: WB-GPIO-RAW
 *  | +-- 0x00004400 - 0x000044FF: I2C.Si57x
 *  | +-- 0x00005000 - 0x00005FFF: IODELAY CTL
 */

#define OFFSET_AMC               0x00000000
#define OFFSET_FMC1              0x00004000
#define OFFSET_FMC2              0x00002000

#define OFFSET_AMC_DNA           0x00000200
#define OFFSET_AMC_XWB_SCOPE2    0x00000280
#define OFFSET_AMC_XWB_SCOPE1    0x00000300
#define OFFSET_AMC_GPIO          0x00000300
#define OFFSET_AMC_XDMA          0x00001000

#define OFFSET_DIO5_SDB          0x00000000
#define OFFSET_DIO5_GPIO         0x00000100
#define OFFSET_DIO5_ONEWIRE      0x00000200

#define OFFSET_ADC250_SPI_AMC7823 0x00000200
#define OFFSET_ADC250_SPI_ISLA    0x00000220
#define OFFSET_ADC250_SPI_AD9510  0x00000240
#define OFFSET_ADC250_GPIO        0x00000300
#define OFFSET_ADC250_I2C_SI57X   0x00000400

#endif
