Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 16:20:10 2019
| Host         : Asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_send_sm_control_sets_placed.rpt
| Design       : i2c_send_sm
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              70 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+------------------+------------------+----------------+
|  read_clk_reg_n_0 |                                 |                  |                1 |              2 |
| ~read_clk_reg_n_0 |                                 | reset_IBUF       |                1 |              2 |
|  read_clk_reg_n_0 |                                 | reset_IBUF       |                2 |              4 |
|  read_clk_reg_n_0 | FSM_sequential_state[3]_i_1_n_0 | reset_IBUF       |                1 |              8 |
|  read_clk_reg_n_0 | i[7]_i_1_n_0                    | reset_IBUF       |                3 |             16 |
|  clk_IBUF_BUFG    |                                 | reset_IBUF       |                8 |             64 |
+-------------------+---------------------------------+------------------+------------------+----------------+


