Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/build/fifo.ip --block-symbol-file --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/build/fifo --family="Arria 10" --part=10AX115N2F40E2LG
: fifo.ram_1port_0: Targeting device family: Arria 10.
: fifo.ram_1port_0: Performance Optimization: Timing/Power Optimization feature is not supported for Arria 10.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/build/fifo.ip --synthesis=VERILOG --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/build/fifo --family="Arria 10" --part=10AX115N2F40E2LG
: fifo.ram_1port_0: Targeting device family: Arria 10.
: fifo.ram_1port_0: Performance Optimization: Timing/Power Optimization feature is not supported for Arria 10.
Info: fifo: "Transforming system: fifo"
Info: fifo: "Naming system components in system: fifo"
Info: fifo: "Processing generation queue"
Info: fifo: "Generating: fifo"
Info: fifo: "Generating: fifo_ram_1port_191_6ezkfpa"
Info: fifo: Done "fifo" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fifo. No files generated.
Info: Finished: Generate IP Core Documentation
