Classic Timing Analyzer report for BCDto7_seg
Mon Nov 18 23:42:15 2013
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.189 ns   ; d    ; y0 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.189 ns       ; d    ; y0 ;
; N/A   ; None              ; 11.132 ns       ; a    ; y0 ;
; N/A   ; None              ; 10.748 ns       ; b    ; y0 ;
; N/A   ; None              ; 10.672 ns       ; d    ; y1 ;
; N/A   ; None              ; 10.645 ns       ; d    ; y4 ;
; N/A   ; None              ; 10.602 ns       ; a    ; y1 ;
; N/A   ; None              ; 10.575 ns       ; a    ; y4 ;
; N/A   ; None              ; 10.574 ns       ; c    ; y0 ;
; N/A   ; None              ; 10.559 ns       ; a    ; y6 ;
; N/A   ; None              ; 10.545 ns       ; d    ; y6 ;
; N/A   ; None              ; 10.322 ns       ; d    ; y2 ;
; N/A   ; None              ; 10.313 ns       ; d    ; y3 ;
; N/A   ; None              ; 10.310 ns       ; d    ; y5 ;
; N/A   ; None              ; 10.260 ns       ; a    ; y3 ;
; N/A   ; None              ; 10.256 ns       ; a    ; y2 ;
; N/A   ; None              ; 10.249 ns       ; a    ; y5 ;
; N/A   ; None              ; 10.220 ns       ; b    ; y1 ;
; N/A   ; None              ; 10.190 ns       ; b    ; y4 ;
; N/A   ; None              ; 10.175 ns       ; b    ; y6 ;
; N/A   ; None              ; 10.047 ns       ; c    ; y1 ;
; N/A   ; None              ; 10.018 ns       ; c    ; y4 ;
; N/A   ; None              ; 9.970 ns        ; c    ; y6 ;
; N/A   ; None              ; 9.876 ns        ; b    ; y3 ;
; N/A   ; None              ; 9.873 ns        ; b    ; y2 ;
; N/A   ; None              ; 9.862 ns        ; b    ; y5 ;
; N/A   ; None              ; 9.703 ns        ; c    ; y3 ;
; N/A   ; None              ; 9.697 ns        ; c    ; y2 ;
; N/A   ; None              ; 9.691 ns        ; c    ; y5 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Mon Nov 18 23:42:14 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCDto7_seg -c BCDto7_seg --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "d" to destination pin "y0" is 11.189 ns
    Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y7; Fanout = 7; PIN Node = 'd'
    Info: 2: + IC(5.574 ns) + CELL(0.521 ns) = 6.948 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 1; COMB Node = 'inst4~70'
    Info: 3: + IC(1.265 ns) + CELL(2.976 ns) = 11.189 ns; Loc. = PIN_U8; Fanout = 0; PIN Node = 'y0'
    Info: Total cell delay = 4.350 ns ( 38.88 % )
    Info: Total interconnect delay = 6.839 ns ( 61.12 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Mon Nov 18 23:42:15 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


