////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Mux4to1.vf
// /___/   /\     Timestamp : 01/02/2024 10:07:46
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath /home/ise/Final_test_portion/ipcore_dir -intstyle ise -family kintex7 -verilog /home/ise/Final_test_portion/Mux4to1.vf -w /home/ise/Final_test_portion/Mux4to1.sch
//Design Name: Mux4to1
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module Mux4to1(D0, 
               D1, 
               D2, 
               D3, 
               S, 
               O1);

    input D0;
    input D1;
    input D2;
    input D3;
    input [1:0] S;
   output O1;
   
   wire XLXN_7;
   wire XLXN_8;
   wire XLXN_13;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   
   AND2  XLXI_1 (.I0(XLXN_7), 
                .I1(XLXN_8), 
                .O(XLXN_13));
   AND2  XLXI_2 (.I0(XLXN_7), 
                .I1(S[0]), 
                .O(XLXN_14));
   AND2  XLXI_3 (.I0(S[1]), 
                .I1(XLXN_8), 
                .O(XLXN_15));
   AND2  XLXI_4 (.I0(S[1]), 
                .I1(S[0]), 
                .O(XLXN_16));
   AND2  XLXI_5 (.I0(D0), 
                .I1(XLXN_13), 
                .O(XLXN_21));
   AND2  XLXI_6 (.I0(D1), 
                .I1(XLXN_14), 
                .O(XLXN_22));
   AND2  XLXI_7 (.I0(D2), 
                .I1(XLXN_15), 
                .O(XLXN_23));
   AND2  XLXI_8 (.I0(D3), 
                .I1(XLXN_16), 
                .O(XLXN_24));
   INV  XLXI_9 (.I(S[0]), 
               .O(XLXN_8));
   INV  XLXI_10 (.I(S[1]), 
                .O(XLXN_7));
   OR4  XLXI_11 (.I0(XLXN_24), 
                .I1(XLXN_23), 
                .I2(XLXN_22), 
                .I3(XLXN_21), 
                .O(O1));
endmodule
