

================================================================
== Vitis HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Sun Sep  3 07:05:00 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37975454|  37975454|  0.380 sec|  0.380 sec|  37975454|  37975454|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_max_inp_i39     |    110676|    110676|      9223|          -|          -|    12|        no|
        |- l_max_W_i40       |   7083264|   7083264|      9223|          -|          -|   768|        no|
        |- l_gemm_i43_l_j42  |  28403712|  28403712|      3082|          -|          -|  9216|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i39 = alloca i32 1"   --->   Operation 18 'alloca' 'i39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%max_inp3 = alloca i64 1" [kernel.cpp:789]   --->   Operation 19 'alloca' 'max_inp3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_W3 = alloca i64 1" [kernel.cpp:793]   --->   Operation 20 'alloca' 'max_W3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q_inp3_V = alloca i64 1" [kernel.cpp:797]   --->   Operation 21 'alloca' 'q_inp3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_W3_V = alloca i64 1" [kernel.cpp:798]   --->   Operation 22 'alloca' 'q_W3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%q_outp5 = alloca i64 1" [kernel.cpp:799]   --->   Operation 23 'alloca' 'q_outp5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln805 = store i4 0, i4 %i39" [kernel.cpp:805]   --->   Operation 27 'store' 'store_ln805' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v564, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v563, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_790_1, i32 %max_inp3"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_794_2, i32 %max_W3"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_VITIS_LOOP_800_3_VITIS_LOOP_801_4, i32 %q_outp5"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln805 = br void %l_j38" [kernel.cpp:805]   --->   Operation 33 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i39_1 = load i4 %i39" [kernel.cpp:805]   --->   Operation 34 'load' 'i39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln805 = icmp_eq  i4 %i39_1, i4 12" [kernel.cpp:805]   --->   Operation 35 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln805 = add i4 %i39_1, i4 1" [kernel.cpp:805]   --->   Operation 37 'add' 'add_ln805' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln805 = br i1 %icmp_ln805, void %l_j38.split, void %l_j39.preheader" [kernel.cpp:805]   --->   Operation 38 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i4 %i39_1" [kernel.cpp:805]   --->   Operation 39 'zext' 'zext_ln805' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%max_inp3_addr = getelementptr i32 %max_inp3, i64 0, i64 %zext_ln805" [kernel.cpp:805]   --->   Operation 40 'getelementptr' 'max_inp3_addr' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%max_inp3_load = load i4 %max_inp3_addr" [kernel.cpp:825]   --->   Operation 41 'load' 'max_inp3_load' <Predicate = (!icmp_ln805)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln805 = store i4 %add_ln805, i4 %i39" [kernel.cpp:805]   --->   Operation 42 'store' 'store_ln805' <Predicate = (!icmp_ln805)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i40 = alloca i32 1"   --->   Operation 43 'alloca' 'i40' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln830 = store i10 0, i10 %i40" [kernel.cpp:830]   --->   Operation 44 'store' 'store_ln830' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln830 = br void %l_j39" [kernel.cpp:830]   --->   Operation 45 'br' 'br_ln830' <Predicate = (icmp_ln805)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %i39_1, i12 0" [kernel.cpp:807]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i39_1, i10 0" [kernel.cpp:807]   --->   Operation 47 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i14 %tmp_30" [kernel.cpp:807]   --->   Operation 48 'zext' 'zext_ln807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%sub_ln807 = sub i16 %tmp_s, i16 %zext_ln807" [kernel.cpp:807]   --->   Operation 49 'sub' 'sub_ln807' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%max_inp3_load = load i4 %max_inp3_addr" [kernel.cpp:825]   --->   Operation 50 'load' 'max_inp3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 5.33>
ST_5 : Operation 51 [2/2] (5.33ns)   --->   "%call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475" [kernel.cpp:825]   --->   Operation 51 'call' 'call_ln825' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln805 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:805]   --->   Operation 52 'specloopname' 'specloopname_ln805' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln825 = call void @Linear_layer_ds2_Pipeline_l_j38, i32 %max_inp3_load, i32 %max_inp3, i4 %i39_1, i16 %sub_ln807, i32 %v475" [kernel.cpp:825]   --->   Operation 53 'call' 'call_ln825' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln805 = br void %l_j38" [kernel.cpp:805]   --->   Operation 54 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.35>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i40_1 = load i10 %i40" [kernel.cpp:830]   --->   Operation 55 'load' 'i40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln830 = icmp_eq  i10 %i40_1, i10 768" [kernel.cpp:830]   --->   Operation 56 'icmp' 'icmp_ln830' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_417 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 57 'speclooptripcount' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln830 = add i10 %i40_1, i10 1" [kernel.cpp:830]   --->   Operation 58 'add' 'add_ln830' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln830 = br i1 %icmp_ln830, void %l_j39.split, void %for.inc182.preheader" [kernel.cpp:830]   --->   Operation 59 'br' 'br_ln830' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln830 = zext i10 %i40_1" [kernel.cpp:830]   --->   Operation 60 'zext' 'zext_ln830' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%max_W3_addr = getelementptr i32 %max_W3, i64 0, i64 %zext_ln830" [kernel.cpp:830]   --->   Operation 61 'getelementptr' 'max_W3_addr' <Predicate = (!icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%max_W3_load = load i10 %max_W3_addr" [kernel.cpp:850]   --->   Operation 62 'load' 'max_W3_load' <Predicate = (!icmp_ln830)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln830 = store i10 %add_ln830, i10 %i40" [kernel.cpp:830]   --->   Operation 63 'store' 'store_ln830' <Predicate = (!icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%j42 = alloca i32 1"   --->   Operation 64 'alloca' 'j42' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i43 = alloca i32 1"   --->   Operation 65 'alloca' 'i43' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln830)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln830)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln830)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln875 = store i14 0, i14 %indvar_flatten30" [kernel.cpp:875]   --->   Operation 69 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln875 = store i4 0, i4 %i43" [kernel.cpp:875]   --->   Operation 70 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln875 = store i10 0, i10 %j42" [kernel.cpp:875]   --->   Operation 71 'store' 'store_ln875' <Predicate = (icmp_ln830)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %i40_1, i12 0" [kernel.cpp:832]   --->   Operation 72 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %i40_1, i10 0" [kernel.cpp:832]   --->   Operation 73 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln832 = zext i20 %tmp_32" [kernel.cpp:832]   --->   Operation 74 'zext' 'zext_ln832' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.25ns)   --->   "%sub_ln832 = sub i22 %tmp_31, i22 %zext_ln832" [kernel.cpp:832]   --->   Operation 75 'sub' 'sub_ln832' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%max_W3_load = load i10 %max_W3_addr" [kernel.cpp:850]   --->   Operation 76 'load' 'max_W3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 5> <Delay = 5.50>
ST_9 : Operation 77 [2/2] (5.50ns)   --->   "%call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563" [kernel.cpp:850]   --->   Operation 77 'call' 'call_ln850' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln830 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:830]   --->   Operation 78 'specloopname' 'specloopname_ln830' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln850 = call void @Linear_layer_ds2_Pipeline_l_j39, i32 %max_W3_load, i32 %max_W3, i10 %i40_1, i22 %sub_ln832, i32 %v563" [kernel.cpp:850]   --->   Operation 79 'call' 'call_ln850' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln830 = br void %l_j39" [kernel.cpp:830]   --->   Operation 80 'br' 'br_ln830' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_inp_to_int_i41_l_j40, i32 %max_inp3, i32 %v475, i12 %q_inp3_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_W_to_int_i42_l_j41, i32 %max_W3, i32 %v563, i12 %q_W3_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln875 = br void %l_S_k_4_k5" [kernel.cpp:875]   --->   Operation 83 'br' 'br_ln875' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.77>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i14 %indvar_flatten30" [kernel.cpp:875]   --->   Operation 84 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (2.20ns)   --->   "%icmp_ln875 = icmp_eq  i14 %indvar_flatten30_load, i14 9216" [kernel.cpp:875]   --->   Operation 85 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (1.81ns)   --->   "%add_ln875_1 = add i14 %indvar_flatten30_load, i14 1" [kernel.cpp:875]   --->   Operation 86 'add' 'add_ln875_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln875 = br i1 %icmp_ln875, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:875]   --->   Operation 87 'br' 'br_ln875' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%j42_load = load i10 %j42" [kernel.cpp:876]   --->   Operation 88 'load' 'j42_load' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%i43_load = load i4 %i43" [kernel.cpp:875]   --->   Operation 89 'load' 'i43_load' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln875 = add i4 %i43_load, i4 1" [kernel.cpp:875]   --->   Operation 90 'add' 'add_ln875' <Predicate = (!icmp_ln875)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.77ns)   --->   "%icmp_ln876 = icmp_eq  i10 %j42_load, i10 768" [kernel.cpp:876]   --->   Operation 91 'icmp' 'icmp_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.68ns)   --->   "%select_ln875 = select i1 %icmp_ln876, i10 0, i10 %j42_load" [kernel.cpp:875]   --->   Operation 92 'select' 'select_ln875' <Predicate = (!icmp_ln875)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.02ns)   --->   "%select_ln875_1 = select i1 %icmp_ln876, i4 %add_ln875, i4 %i43_load" [kernel.cpp:875]   --->   Operation 93 'select' 'select_ln875_1' <Predicate = (!icmp_ln875)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln876 = add i10 %select_ln875, i10 1" [kernel.cpp:876]   --->   Operation 94 'add' 'add_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln876 = store i14 %add_ln875_1, i14 %indvar_flatten30" [kernel.cpp:876]   --->   Operation 95 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln876 = store i4 %select_ln875_1, i4 %i43" [kernel.cpp:876]   --->   Operation 96 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln876 = store i10 %add_ln876, i10 %j42" [kernel.cpp:876]   --->   Operation 97 'store' 'store_ln876' <Predicate = (!icmp_ln875)> <Delay = 1.58>
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564"   --->   Operation 98 'call' 'call_ln0' <Predicate = (icmp_ln875)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 7.09>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln875_1, i12 0" [kernel.cpp:878]   --->   Operation 99 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln875_1, i10 0" [kernel.cpp:878]   --->   Operation 100 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i14 %tmp_34" [kernel.cpp:878]   --->   Operation 101 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (2.07ns)   --->   "%sub_ln878 = sub i16 %tmp_33, i16 %zext_ln878" [kernel.cpp:878]   --->   Operation 102 'sub' 'sub_ln878' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln875_1, i8 0" [kernel.cpp:875]   --->   Operation 103 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i12 %tmp_35" [kernel.cpp:875]   --->   Operation 104 'zext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_419 = sub i14 %tmp_34, i14 %tmp_76_cast" [kernel.cpp:878]   --->   Operation 105 'sub' 'empty_419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i10 %select_ln875" [kernel.cpp:879]   --->   Operation 106 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%empty_420 = add i14 %empty_419, i14 %zext_ln879" [kernel.cpp:878]   --->   Operation 107 'add' 'empty_420' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_420" [kernel.cpp:878]   --->   Operation 108 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%q_outp5_addr = getelementptr i32 %q_outp5, i64 0, i64 %p_cast" [kernel.cpp:878]   --->   Operation 109 'getelementptr' 'q_outp5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (3.25ns)   --->   "%q_outp5_load = load i14 %q_outp5_addr" [kernel.cpp:883]   --->   Operation 110 'load' 'q_outp5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i12, i10 %select_ln875, i12 0" [kernel.cpp:879]   --->   Operation 111 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln875, i10 0" [kernel.cpp:879]   --->   Operation 112 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln879_1 = zext i20 %tmp_37" [kernel.cpp:879]   --->   Operation 113 'zext' 'zext_ln879_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (2.25ns)   --->   "%sub_ln879 = sub i22 %tmp_36, i22 %zext_ln879_1" [kernel.cpp:879]   --->   Operation 114 'sub' 'sub_ln879' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/2] (3.25ns)   --->   "%q_outp5_load = load i14 %q_outp5_addr" [kernel.cpp:883]   --->   Operation 115 'load' 'q_outp5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 8> <Delay = 5.50>
ST_15 : Operation 116 [2/2] (5.50ns)   --->   "%call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V" [kernel.cpp:883]   --->   Operation 116 'call' 'call_ln883' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i43_l_j42_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%empty_418 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 118 'speclooptripcount' 'empty_418' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln876 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [kernel.cpp:876]   --->   Operation 119 'specloopname' 'specloopname_ln876' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln883 = call void @Linear_layer_ds2_Pipeline_l_S_k_4_k5, i32 %q_outp5_load, i32 %q_outp5, i14 %empty_420, i16 %sub_ln878, i12 %q_inp3_V, i22 %sub_ln879, i12 %q_W3_V" [kernel.cpp:883]   --->   Operation 120 'call' 'call_ln883' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln876 = br void %l_S_k_4_k5" [kernel.cpp:876]   --->   Operation 121 'br' 'br_ln876' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds2_Pipeline_l_outp_to_float_bias_i44_l_j43, i32 %max_inp3, i32 %v478, i32 %q_outp5, i32 %max_W3, i32 %v564"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln904 = ret" [kernel.cpp:904]   --->   Operation 123 'ret' 'ret_ln904' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i39') [5]  (0 ns)
	'store' operation ('store_ln805', kernel.cpp:805) of constant 0 on local variable 'i39' [16]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.32ns
The critical path consists of the following:
	'load' operation ('i39', kernel.cpp:805) on local variable 'i39' [19]  (0 ns)
	'add' operation ('add_ln805', kernel.cpp:805) [22]  (1.74 ns)
	'store' operation ('store_ln805', kernel.cpp:805) of variable 'add_ln805', kernel.cpp:805 on local variable 'i39' [34]  (1.59 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_inp3_load', kernel.cpp:825) on array 'max_inp3', kernel.cpp:789 [32]  (2.32 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'call' operation ('call_ln825', kernel.cpp:825) to 'Linear_layer_ds2_Pipeline_l_j38' [33]  (5.33 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.36ns
The critical path consists of the following:
	'load' operation ('i40', kernel.cpp:830) on local variable 'i40' [41]  (0 ns)
	'add' operation ('add_ln830', kernel.cpp:830) [44]  (1.73 ns)
	'store' operation ('store_ln830', kernel.cpp:830) of variable 'add_ln830', kernel.cpp:830 on local variable 'i40' [56]  (1.59 ns)
	blocking operation 0.0395 ns on control path)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('max_W3_load', kernel.cpp:850) on array 'max_W3', kernel.cpp:793 [54]  (3.25 ns)

 <State 9>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln850', kernel.cpp:850) to 'Linear_layer_ds2_Pipeline_l_j39' [55]  (5.51 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 5.78ns
The critical path consists of the following:
	'load' operation ('j42_load', kernel.cpp:876) on local variable 'j42' [74]  (0 ns)
	'icmp' operation ('icmp_ln876', kernel.cpp:876) [79]  (1.77 ns)
	'select' operation ('select_ln875', kernel.cpp:875) [80]  (0.687 ns)
	'add' operation ('add_ln876', kernel.cpp:876) [100]  (1.73 ns)
	'store' operation ('store_ln876', kernel.cpp:876) of variable 'add_ln876', kernel.cpp:876 on local variable 'j42' [103]  (1.59 ns)

 <State 13>: 7.1ns
The critical path consists of the following:
	'sub' operation ('empty_419', kernel.cpp:878) [88]  (0 ns)
	'add' operation ('empty_420', kernel.cpp:878) [94]  (3.84 ns)
	'getelementptr' operation ('q_outp5_addr', kernel.cpp:878) [96]  (0 ns)
	'load' operation ('q_outp5_load', kernel.cpp:883) on array 'q_outp5', kernel.cpp:799 [98]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_outp5_load', kernel.cpp:883) on array 'q_outp5', kernel.cpp:799 [98]  (3.25 ns)

 <State 15>: 5.51ns
The critical path consists of the following:
	'call' operation ('call_ln883', kernel.cpp:883) to 'Linear_layer_ds2_Pipeline_l_S_k_4_k5' [99]  (5.51 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
