
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289826217                       # Number of ticks simulated
final_tick                               5083178723010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291652                       # Simulator instruction rate (inst/s)
host_op_rate                                   520083                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181286152                       # Simulator tick rate (ticks/s)
host_mem_usage                                4488728                       # Number of bytes of host memory used
host_seconds                                     1.60                       # Real time elapsed on the host
sim_insts                                      466261                       # Number of instructions simulated
sim_ops                                        831461                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1344                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          320                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        77440                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        40064                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              136448                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          192                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        77440                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          77632                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        15360                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            15360                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           21                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            5                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1210                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data          626                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 2132                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            240                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 240                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide     56530428                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      4637262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1104110                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    267194600                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    138234561                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              470792468                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         662466                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    267194600                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         267857066                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         52997276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide     56530428                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      4637262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1104110                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    267194600                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    138234561                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             523789744                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      243                       # number of replacements
testsys.iocache.tagsinuse                    8.845773                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      243                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5083018642000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.845773                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.552861                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.552861                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total               3                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          256                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            256                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          259                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              259                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          259                       # number of overall misses
testsys.iocache.overall_misses::total             259                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       122000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       122000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide     43784968                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total     43784968                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide     43906968                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total     43906968                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide     43906968                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total     43906968                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total             3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          259                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            259                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          259                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           259                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 40666.666667                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40666.666667                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 171035.031250                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 171035.031250                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 169524.972973                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 169524.972973                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 169524.972973                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 169524.972973                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs        27700                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                   2                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs        13850                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            240                       # number of writebacks
testsys.iocache.writebacks::total                 240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          256                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          259                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          259                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          259                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide        83900                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total        83900                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide     40706376                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total     40706376                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     40790276                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total     40790276                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     40790276                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total     40790276                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 27966.666667                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 27966.666667                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 159009.281250                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 159009.281250                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 157491.413127                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 157491.413127                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 157491.413127                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 157491.413127                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            4                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            4                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           408                       # number of replacements
testsys.l2.tagsinuse                      1124.397235                       # Cycle average of tags in use
testsys.l2.total_refs                             413                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           408                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          1.012255                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           41.365524                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        3.226956                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.176807                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.298051                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              1.602171                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    15.521984                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     1.871663                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    754.139716                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    303.194363                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.010099                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000788                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000531                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000317                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000391                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.003790                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.000457                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.184116                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.074022                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.274511                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         1168                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           84                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          281                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data           83                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   1616                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             151                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  151                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           17                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   17                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         1168                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           84                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          281                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          100                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    1633                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         1168                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           84                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          281                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          100                       # number of overall hits
testsys.l2.overall_hits::total                   1633                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           23                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            7                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1239                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          503                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 1785                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          128                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                129                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  4                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           23                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            7                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1239                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data          631                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  1914                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 3                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 4                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           23                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            7                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1239                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data          631                       # number of overall misses
testsys.l2.overall_misses::total                 1914                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2221663                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       546907                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    127433781                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     53438165                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      183640516                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     13249357                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     13249357                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2221663                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       546907                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    127433781                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data     66687522                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       196889873                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2221663                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       546907                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    127433781                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data     66687522                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      196889873                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         1191                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker           91                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1520                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data          586                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               3401                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          151                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              151                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          145                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              146                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         1191                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker           91                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1520                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data          731                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                3547                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         1191                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker           91                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1520                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data          731                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               3547                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.019312                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.076923                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.815132                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.858362                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.524846                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.882759                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.883562                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.019312                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.076923                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.815132                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.863201                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.539611                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.019312                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.076923                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.815132                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.863201                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.539611                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 96594.043478                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 78129.571429                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102852.123487                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 106238.896620                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102879.840896                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103510.601562                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102708.193798                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 96594.043478                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 78129.571429                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 102852.123487                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 105685.454834                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102868.272205                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 96594.043478                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 78129.571429                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 102852.123487                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 105685.454834                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102868.272205                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  17                       # number of writebacks
testsys.l2.writebacks::total                       17                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           23                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            7                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1239                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          503                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            1772                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          128                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           128                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           23                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            7                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1239                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data          631                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             1900                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           23                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            7                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1239                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data          631                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            1900                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2095263                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       508242                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120599778                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50698087                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    173901370                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     12539457                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     12539457                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2095263                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       508242                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    120599778                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data     63237544                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    186440827                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2095263                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       508242                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    120599778                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data     63237544                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    186440827                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data       636545                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total       636545                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2056424                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      2056424                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data      2692969                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total      2692969                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.019312                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.076923                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.815132                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.858362                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.521023                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.882759                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.876712                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.019312                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.076923                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.815132                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.863201                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.535664                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.019312                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.076923                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.815132                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.863201                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.535664                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 91098.391304                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker        72606                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97336.382567                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 100791.425447                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 98138.470655                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97964.507812                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97964.507812                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 91098.391304                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker        72606                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97336.382567                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 100217.977813                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 98126.751053                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 91098.391304                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker        72606                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97336.382567                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 100217.977813                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 98126.751053                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1335.388005                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            4.859238                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        3.999971                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              2.999948                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              2.999941                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    18.624081                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     4.801154                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    905.688250                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    388.415424                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000148                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000568                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000147                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.027639                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.011853                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.040753                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker            2                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            2                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           29                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data            5                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     38                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              17                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   17                       # number of Writeback hits
testsys.l3.demand_hits::switch_cpus.dtb.walker            2                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker            2                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           29                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data            5                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      38                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker            2                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker            2                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           29                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data            5                       # number of overall hits
testsys.l3.overall_hits::total                     38                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           21                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            5                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1210                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          498                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 1747                       # number of ReadReq misses
testsys.l3.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          128                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                129                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  4                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data          626                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  1876                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 3                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 4                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           21                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            5                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1210                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data          626                       # number of overall misses
testsys.l3.overall_misses::total                 1876                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      1992763                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       461742                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    116032528                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     48857460                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      167344493                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     12108969                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     12108969                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      1992763                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       461742                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    116032528                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data     60966429                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       179453462                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      1992763                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       461742                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    116032528                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data     60966429                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      179453462                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           23                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            7                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1239                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          503                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               1785                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           17                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               17                       # number of Writeback accesses(hits+misses)
testsys.l3.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          128                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              129                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           23                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            7                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1239                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data          631                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                1914                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           23                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            7                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1239                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data          631                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               1914                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.913043                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.714286                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.976594                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.990060                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.978711                       # miss rate for ReadReq accesses
testsys.l3.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.913043                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.714286                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.976594                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.992076                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.980146                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.913043                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.714286                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.976594                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.992076                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.980146                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 94893.476190                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92348.400000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95894.651240                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 98107.349398                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95789.635375                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94601.320312                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 93867.976744                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 94893.476190                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92348.400000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95894.651240                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 97390.461661                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95657.495736                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 94893.476190                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92348.400000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95894.651240                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 97390.461661                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95657.495736                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           21                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            5                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1210                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          498                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            1734                       # number of ReadReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          128                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           128                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           21                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            5                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1210                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data          626                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             1862                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           21                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            5                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1210                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data          626                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            1862                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      1700281                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     99047561                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     41937946                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    143077788                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     10287983                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     10287983                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      1700281                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     99047561                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     52225929                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    153365771                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      1700281                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       392000                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     99047561                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     52225929                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    153365771                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.913043                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.714286                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.976594                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.990060                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.992248                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.913043                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.714286                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.976594                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.992076                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.972832                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.913043                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.714286                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.976594                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.992076                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.972832                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 80965.761905                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81857.488430                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 84212.742972                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 82513.141869                       # average ReadReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80374.867188                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80374.867188                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 80965.761905                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81857.488430                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 83428.001597                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 82366.149839                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 80965.761905                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker        78400                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81857.488430                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 83428.001597                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 82366.149839                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         14                       # Number of instructions committed
testsys.cpu.committedOps                           28                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   28                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          28                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 74                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                28                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            8                       # number of memory refs
testsys.cpu.num_load_insts                          7                       # Number of load instructions
testsys.cpu.num_store_insts                         1                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1044                       # number of replacements
testsys.cpu.icache.tagsinuse               411.707321                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                    9672                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1044                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  9.264368                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.398077                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   411.309244                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000777                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.803338                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.804116                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           13                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        12837                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          12850                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           13                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        12837                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           12850                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           13                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        12837                       # number of overall hits
testsys.cpu.icache.overall_hits::total          12850                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            3                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1845                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1848                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            3                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1845                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1848                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            3                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1845                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1848                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    166877595                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    166877595                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    166877595                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    166877595                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    166877595                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    166877595                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           16                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        14682                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        14698                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           16                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        14682                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        14698                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           16                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        14682                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        14698                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.187500                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.125664                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.125731                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.187500                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.125664                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.125731                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.187500                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.125664                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.125731                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 90448.560976                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 90301.728896                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 90448.560976                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 90301.728896                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 90448.560976                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 90301.728896                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          325                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          325                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          325                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1520                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1520                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1520                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1520                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1520                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    132327816                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    132327816                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    132327816                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    132327816                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    132327816                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    132327816                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.103528                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.103415                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.103528                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.103415                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.103528                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.103415                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87057.773684                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87057.773684                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 87057.773684                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 87057.773684                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 87057.773684                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 87057.773684                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           84                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       8.968170                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs            61                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           84                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.726190                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.314358                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     8.653812                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.019647                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.540863                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.560511                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          133                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          133                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          133                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          133                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          133                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          133                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker           91                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total           94                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker           91                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total           94                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker           91                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total           94                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      1630651                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      1630651                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      1630651                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      1630651                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      1630651                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      1630651                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          224                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          227                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          224                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          227                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          224                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          227                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.406250                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.414097                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.406250                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.414097                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.406250                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.414097                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17919.241758                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17347.351064                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17919.241758                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17347.351064                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17919.241758                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17347.351064                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker           91                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker           91                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker           91                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total           91                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1345012                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1345012                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1345012                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1345012                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1345012                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1345012                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.406250                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.400881                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.406250                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.400881                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.406250                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.400881                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14780.351648                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14780.351648                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14780.351648                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14780.351648                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14780.351648                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14780.351648                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         1180                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.353734                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           131                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         1180                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.111017                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.059977                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.293757                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066249                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.830860                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.897108                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            2                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          156                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          158                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            2                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          156                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          158                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            2                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          156                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          158                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         1191                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         1195                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         1191                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         1195                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         1191                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         1195                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     14364388                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     14364388                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     14364388                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     14364388                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     14364388                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     14364388                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         1347                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         1353                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            6                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         1347                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         1353                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            6                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         1347                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         1353                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.884187                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.883222                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.884187                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.883222                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.884187                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.883222                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12060.779177                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12020.408368                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12060.779177                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12020.408368                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12060.779177                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12020.408368                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         1191                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         1191                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         1191                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         1191                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         1191                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         1191                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     10678860                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     10678860                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     10678860                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     10678860                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     10678860                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     10678860                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.884187                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.880266                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.884187                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.880266                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.884187                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.880266                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8966.297229                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8966.297229                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8966.297229                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8966.297229                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8966.297229                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8966.297229                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   365                       # number of replacements
testsys.cpu.dcache.tagsinuse               307.534626                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   12216                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   365                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 33.468493                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      2.214705                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   305.319922                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.004326                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.596328                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.600654                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            4                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        14605                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          14609                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data         7981                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total          7981                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            4                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        22586                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           22590                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            4                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        22586                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          22590                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            3                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         1042                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         1045                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          147                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            4                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         1189                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          1193                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            4                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         1189                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         1193                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     96807814                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total     96807814                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     14287521                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     14287521                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    111095335                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    111095335                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    111095335                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    111095335                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            7                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        15647                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        15654                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data         8128                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total         8129                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            8                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        23775                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        23783                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            8                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        23775                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        23783                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.428571                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.066594                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.066756                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.018086                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.018206                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.500000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050011                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.050162                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.500000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050011                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.050162                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 92905.771593                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 92639.056459                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 97194.020408                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 96537.304054                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 93435.941968                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 93122.661358                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 93435.941968                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 93122.661358                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          151                       # number of writebacks
testsys.cpu.dcache.writebacks::total              151                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          456                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data          457                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total          457                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data          457                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total          457                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          586                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total          586                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          146                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          146                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data          732                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total          732                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data          732                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total          732                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     55611144                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     55611144                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     13612675                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     13612675                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     69223819                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total     69223819                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     69223819                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total     69223819                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data       664145                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       664145                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2133890                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      2133890                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      2798035                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total      2798035                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.037451                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037435                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.017963                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017960                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030789                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.030778                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030789                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.030778                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 94899.563140                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94899.563140                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 93237.500000                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93237.500000                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 94568.058743                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 94568.058743                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 94568.058743                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 94568.058743                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  408881                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           21844                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        21844                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         3577                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        14496                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits            8116                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles        88725                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                 98401                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              21844                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches         8116                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                30009                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          13990                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1441                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles         58749                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          322                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            14682                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2049                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             14                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       189492                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     1.006829                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.507416                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          160272     84.58%     84.58% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            1139      0.60%     85.18% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            1233      0.65%     85.83% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            1648      0.87%     86.70% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            2206      1.16%     87.87% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            1566      0.83%     88.69% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            2159      1.14%     89.83% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            1523      0.80%     90.63% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           17746      9.37%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       189492                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.053424                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.240659                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles           86183                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles        65133                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            27184                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles          745                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         10245                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        182013                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         10245                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles           88658                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles          35381                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        24767                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            25398                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles         5041                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        171565                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         3246                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.RenamedOperands       185063                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       431202                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       431202                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       107658                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps           77388                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts          544                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts          546                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            15721                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        21177                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        12712                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads          571                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          253                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            156169                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded          845                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           138926                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued          843                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined        55337                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined        79395                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          406                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       189492                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.733150                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.519094                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       140032     73.90%     73.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        15253      8.05%     81.95% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        10382      5.48%     87.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3         8100      4.27%     91.70% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4         6431      3.39%     95.10% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5         4470      2.36%     97.45% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         3462      1.83%     99.28% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         1133      0.60%     99.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          229      0.12%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       189492                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            266     47.58%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           136     24.33%     71.91% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          157     28.09%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2185      1.57%      1.57% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       106991     77.01%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        18819     13.55%     92.13% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        10931      7.87%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        138926                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.339771                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt                559                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.004024                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads       469196                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       212427                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       131318                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        137300                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         2049                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads         8279                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         4570                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         10245                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          29531                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          282                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       157014                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3310                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        21177                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        12712                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts          711                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           112                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents           80                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect          756                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         3385                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         4141                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       134070                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        17756                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         4855                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               28107                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           13962                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             10351                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.327895                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                131752                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               131318                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers            84931                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           141137                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.321164                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.601763                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts        59344                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         3618                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       179319                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.544655                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.492031                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       146101     81.48%     81.48% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        12075      6.73%     88.21% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2         6372      3.55%     91.76% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3         4928      2.75%     94.51% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         3359      1.87%     96.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         1408      0.79%     97.17% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6          981      0.55%     97.72% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         1058      0.59%     98.31% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         3037      1.69%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       179319                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts        50614                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps         97667                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 21036                       # Number of memory references committed
testsys.switch_cpus.commit.loads                12895                       # Number of loads committed
testsys.switch_cpus.commit.membars                 34                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             10968                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts            96883                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         3037                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              333221                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             324384                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   1098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 219389                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts              50614                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps                97667                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total        50614                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      8.078417                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                8.078417                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.123787                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.123787                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          263402                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         139874                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads          58082                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes           389                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4416120                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          710408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5144296                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       645554                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          645554                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1386                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552015                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           106903                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661139                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85376                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85376                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38257409                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23048294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15237130877                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451151615                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17749588195                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38257409                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23048294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15237130877                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4678534654                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19976971234                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870358                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415633                       # Number of instructions committed
drivesys.cpu.committedOps                      733766                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              731954                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60628                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     731954                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1937068                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838728                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192340                       # number of memory refs
drivesys.cpu.num_load_insts                    106982                       # Number of load instructions
drivesys.cpu.num_store_insts                    85358                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870358                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003782                       # Number of seconds simulated
sim_ticks                                20003782257603                       # Number of ticks simulated
final_tick                               25087253967333                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100095                       # Simulator instruction rate (inst/s)
host_op_rate                                   188922                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4347781237                       # Simulator tick rate (ticks/s)
host_mem_usage                                4566188                       # Number of bytes of host memory used
host_seconds                                  4600.92                       # Real time elapsed on the host
sim_insts                                   460528689                       # Number of instructions simulated
sim_ops                                     869212863                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide       933888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          2563328                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        31744                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         8832                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       683584                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      8344128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            12565504                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       683584                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         683584                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      9245824                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          9245824                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        14592                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             40052                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          496                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          138                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        10681                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       130377                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               196336                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         144466                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              144466                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        46686                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet              128142                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1587                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          442                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        34173                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       417128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 628156                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        34173                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             34173                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           462204                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                462204                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           462204                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        46686                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet             128142                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1587                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          442                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        34173                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       417128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total               1090360                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    90613                       # number of replacements
testsys.iocache.tagsinuse                   14.811780                       # Cycle average of tags in use
testsys.iocache.total_refs                      40295                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    90627                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.444625                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.005158                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.806622                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000322                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.925414                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.925736                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          10817                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             10817                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          4391                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             4391                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           15208                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              15208                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          15208                       # number of overall hits
testsys.iocache.overall_hits::total             15208                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          228                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        68514                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           68742                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        14592                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        74576                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          89168                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        143090                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           157910                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        14820                       # number of overall misses
testsys.iocache.overall_misses::ethernet       143090                       # number of overall misses
testsys.iocache.overall_misses::total          157910                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      9673000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   2776686747                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   2786359747                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2567938176                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   5015861000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   7583799176                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2577611176                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   7792547747                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  10370158923                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2577611176                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   7792547747                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  10370158923                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          228                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        79331                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         79559                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        14592                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        78967                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        93559                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        14820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       158298                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         173118                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        14820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       158298                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        173118                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863647                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.864038                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.944394                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.953067                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.903928                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.912152                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.903928                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.912152                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42425.438596                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40527.289999                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40533.585683                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175982.605263                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67258.380712                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 85050.681590                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173927.879622                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54459.065951                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 65671.324951                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173927.879622                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54459.065951                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 65671.324951                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     18343700                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1623                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11302.341343                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          55200                       # number of writebacks
testsys.iocache.writebacks::total               55200                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          228                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        68514                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        68742                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        14592                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        74576                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        89168                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       143090                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       157910                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        14820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       143090                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       157910                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      6869100                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1922950357                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1929819457                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2392082984                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   4095259602                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   6487342586                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2398952084                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   6018209959                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8417162043                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2398952084                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   6018209959                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8417162043                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863647                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.864038                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.944394                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.953067                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.903928                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.912152                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.903928                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.912152                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30127.631579                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28066.531760                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28073.367912                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163931.125548                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54913.907986                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 72754.156043                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161872.610256                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42058.913684                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 53303.540263                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161872.610256                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42058.913684                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 53303.540263                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          228                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       933888                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          228                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       3330794                       # number of replacements
testsys.l2.tagsinuse                      2957.333464                       # Cycle average of tags in use
testsys.l2.total_refs                        16947376                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       3334235                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          5.082838                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          695.911784                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.000455                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.000278                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.000200                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000141                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    33.453674                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     8.745792                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1700.003631                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    519.217509                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.169900                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.008167                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.002135                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.415040                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.126762                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.722005                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      2643925                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       251552                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      9684902                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      2216986                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               14797365                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         2683865                       # number of Writeback hits
testsys.l2.Writeback_hits::total              2683865                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data       204219                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total              204219                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       521804                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               521804                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      2643925                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       251552                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      9684902                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      2738790                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                15319169                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      2643925                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       251552                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      9684902                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      2738790                       # number of overall hits
testsys.l2.overall_hits::total               15319169                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        38012                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker        10026                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst      1938603                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       817459                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              2804100                       # number of ReadReq misses
testsys.l2.Writeback_misses::writebacks             3                       # number of Writeback misses
testsys.l2.Writeback_misses::total                  3                       # number of Writeback misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        39281                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             39281                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       382417                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             382417                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        38012                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker        10026                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst      1938603                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      1199876                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               3186517                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        38012                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker        10026                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst      1938603                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      1199876                       # number of overall misses
testsys.l2.overall_misses::total              3186517                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    874188650                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    232831713                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  42694900593                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  22307328871                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    66109249827                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   1064747004                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   1064747004                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  19100080820                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  19100080820                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    874188650                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    232831713                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  42694900593                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  41407409691                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     85209330647                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    874188650                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    232831713                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  42694900593                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  41407409691                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    85209330647                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      2681937                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       261578                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     11623505                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      3034445                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           17601465                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      2683868                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          2683868                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       243500                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          243500                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       904221                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           904221                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      2681937                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       261578                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     11623505                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      3938666                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            18505686                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      2681937                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       261578                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     11623505                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      3938666                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           18505686                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.014173                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.038329                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.166783                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.269393                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.159311                       # miss rate for ReadReq accesses
testsys.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
testsys.l2.Writeback_miss_rate::total        0.000001                       # miss rate for Writeback accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.161318                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.161318                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.422924                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.422924                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.014173                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.038329                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.166783                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.304640                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.172191                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.014173                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.038329                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.166783                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.304640                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.172191                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22997.702041                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23222.792041                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22023.539937                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 27288.621045                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 23575.924477                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 27105.903719                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 27105.903719                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 49945.689705                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 49945.689705                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22997.702041                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23222.792041                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22023.539937                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 34509.740749                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 26740.585613                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22997.702041                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23222.792041                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22023.539937                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 34509.740749                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 26740.585613                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              792156                       # number of writebacks
testsys.l2.writebacks::total                   792156                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker           20                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker           15                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst           22                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           15                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                72                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker           20                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker           15                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           15                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 72                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker           20                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker           15                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst           22                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           15                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                72                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        37992                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker        10011                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst      1938581                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       817444                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         2804028                       # number of ReadReq MSHR misses
testsys.l2.Writeback_mshr_misses::writebacks            3                       # number of Writeback MSHR misses
testsys.l2.Writeback_mshr_misses::total             3                       # number of Writeback MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        39281                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        39281                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       382417                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        382417                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        37992                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker        10011                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst      1938581                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      1199861                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          3186445                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        37992                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker        10011                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst      1938581                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      1199861                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         3186445                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    669683144                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    177408274                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  31649480156                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  17766202720                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  50262774294                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1890039329                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1890039329                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  16953852515                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  16953852515                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    669683144                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    177408274                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst  31649480156                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  34720055235                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  67216626809                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    669683144                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    177408274                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst  31649480156                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  34720055235                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  67216626809                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4558899906                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   4558899906                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   8775764864                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   8775764864                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  13334664770                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  13334664770                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.014166                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.038272                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.166781                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.269388                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.159307                       # mshr miss rate for ReadReq accesses
testsys.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
testsys.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.161318                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.161318                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.422924                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.422924                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.014166                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.038272                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.166781                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.304636                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.172187                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.014166                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.038272                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.166781                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.304636                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.172187                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17626.951569                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 17721.333933                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16326.106650                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21733.846869                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17925.204133                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 48115.865915                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 48115.865915                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 44333.417487                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 44333.417487                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17626.951569                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 17721.333933                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16326.106650                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 28936.731201                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 21094.551078                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17626.951569                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 17721.333933                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16326.106650                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 28936.731201                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 21094.551078                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        113234                       # number of replacements
testsys.l3.tagsinuse                     32247.336424                       # Cycle average of tags in use
testsys.l3.total_refs                         3403629                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        145820                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         23.341304                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        21998.449186                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        3.211679                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.205076                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.324426                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.000668                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   124.170383                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    46.588059                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4517.129704                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   5554.257242                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.671339                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000098                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000067                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000040                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003789                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001422                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.137852                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.169502                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.984111                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        37496                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         9873                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst      1927899                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       727368                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                2702636                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          792159                       # number of Writeback hits
testsys.l3.Writeback_hits::total               792159                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data         8026                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                8026                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       239660                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               239660                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        37496                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         9873                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst      1927899                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       967028                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 2942296                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        37496                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         9873                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst      1927899                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       967028                       # number of overall hits
testsys.l3.overall_hits::total                2942296                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          496                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          138                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        10682                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        90076                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total               101392                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        51756                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             51756                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       122256                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             122256                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          496                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          138                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        10682                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       212332                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                223648                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          496                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          138                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        10682                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       212332                       # number of overall misses
testsys.l3.overall_misses::total               223648                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     46536310                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     13002255                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst   1001004656                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   4952916881                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     6013460102                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    836499966                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    836499966                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  10779194845                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  10779194845                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     46536310                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     13002255                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst   1001004656                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  15732111726                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     16792654947                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     46536310                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     13002255                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst   1001004656                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  15732111726                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    16792654947                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        37992                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker        10011                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst      1938581                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       817444                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            2804028                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       792159                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           792159                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        59782                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           59782                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       361916                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           361916                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        37992                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker        10011                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst      1938581                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      1179360                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             3165944                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        37992                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker        10011                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst      1938581                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      1179360                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            3165944                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.013055                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.013785                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.005510                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.110192                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.036159                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.865746                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.865746                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.337802                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.337802                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.013055                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.013785                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.005510                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.180040                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.070642                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.013055                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.013785                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.005510                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.180040                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.070642                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93823.205645                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 94219.239130                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93709.479124                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 54985.977186                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 59309.019469                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 16162.376652                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 16162.376652                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88169.045650                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88169.045650                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93823.205645                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 94219.239130                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93709.479124                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 74092.043244                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 75085.200614                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93823.205645                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 94219.239130                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93709.479124                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 74092.043244                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 75085.200614                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               89266                       # number of writebacks
testsys.l3.writebacks::total                    89266                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          496                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          138                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        10682                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        90076                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total          101392                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        51756                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        51756                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       122256                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        122256                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          496                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          138                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        10682                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       212332                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           223648                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          496                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          138                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        10682                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       212332                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          223648                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     39591060                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     11070557                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    850457587                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   3686943942                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   4588063146                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   2798216240                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   2798216240                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   9015704726                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   9015704726                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     39591060                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     11070557                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    850457587                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  12702648668                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  13603767872                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     39591060                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     11070557                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    850457587                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  12702648668                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  13603767872                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4063569310                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   4063569310                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7818154652                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   7818154652                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  11881723962                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  11881723962                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.013055                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.013785                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005510                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.110192                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.036159                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.865746                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.865746                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.337802                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.337802                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.013055                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.013785                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.005510                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.180040                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.070642                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.013055                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.013785                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.005510                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.180040                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.070642                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79820.685484                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 80221.427536                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79615.950852                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40931.479440                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 45250.741143                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 54065.542932                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 54065.542932                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73744.476557                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 73744.476557                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79820.685484                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 80221.427536                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79615.950852                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 59824.466722                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 60826.691372                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79820.685484                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 80221.427536                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79615.950852                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 59824.466722                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 60826.691372                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1270967                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1591331                       # Bytes Received
testsys.ethernet.txPackets                      18342                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      15472                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                 10589                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 15467                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                 1144703                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     33814                       # Total Packets
testsys.ethernet.totBytes                     2862298                       # Total Bytes
testsys.ethernet.totPPS                          1690                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   508291                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   636412                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            917                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            773                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               10105                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              11623538                       # number of replacements
testsys.cpu.icache.tagsinuse               511.995086                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                34298381                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              11624050                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  2.950639                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5086323131000                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.995086                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999990                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999990                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     34295203                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       34295203                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     34295203                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        34295203                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     34295203                       # number of overall hits
testsys.cpu.icache.overall_hits::total       34295203                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     12207379                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     12207379                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     12207379                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      12207379                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     12207379                       # number of overall misses
testsys.cpu.icache.overall_misses::total     12207379                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 183795570916                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 183795570916                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 183795570916                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 183795570916                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 183795570916                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 183795570916                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     46502582                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     46502582                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     46502582                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     46502582                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     46502582                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     46502582                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.262510                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.262510                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.262510                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.262510                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.262510                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.262510                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15056.104256                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 15056.104256                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15056.104256                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 15056.104256                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15056.104256                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 15056.104256                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       117364                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 39121.333333                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       583629                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       583629                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       583629                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       583629                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       583629                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       583629                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     11623750                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     11623750                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     11623750                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     11623750                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     11623750                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     11623750                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 134835930220                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 134835930220                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 134835930220                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 134835930220                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 134835930220                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 134835930220                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.249959                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.249959                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.249959                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.249959                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.249959                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.249959                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11600.037012                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11600.037012                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11600.037012                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 11600.037012                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11600.037012                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 11600.037012                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       261769                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.851110                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        297158                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       261783                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.135131                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5087126124300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.851110                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.990694                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.990694                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       297142                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       297142                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       297142                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       297142                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       297142                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       297142                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       261995                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       261995                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       261995                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       261995                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       261995                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       261995                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   4498600317                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   4498600317                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   4498600317                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   4498600317                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   4498600317                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   4498600317                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       559137                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       559137                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       559137                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       559137                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       559137                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       559137                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.468570                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.468570                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.468570                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.468570                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.468570                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.468570                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17170.557900                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17170.557900                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17170.557900                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17170.557900                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17170.557900                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17170.557900                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         3379                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         3379                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       261995                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       261995                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       261995                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       261995                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       261995                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       261995                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   3692812780                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   3692812780                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   3692812780                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   3692812780                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   3692812780                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   3692812780                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.468570                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.468570                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.468570                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.468570                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.468570                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.468570                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14094.974255                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14094.974255                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14094.974255                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14094.974255                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14094.974255                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14094.974255                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      2683835                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.972556                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        367212                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      2683851                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.136823                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5086432106300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.000155                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.972401                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.998275                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.998285                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       367185                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       367185                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       367185                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       367185                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       367185                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       367185                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      2685226                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      2685226                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      2685226                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      2685226                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      2685226                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      2685226                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  43517558354                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  43517558354                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  43517558354                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  43517558354                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  43517558354                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  43517558354                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      3052411                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      3052411                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      3052411                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      3052411                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      3052411                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      3052411                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.879707                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.879707                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.879707                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.879707                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.879707                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.879707                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 16206.292638                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 16206.292638                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 16206.292638                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 16206.292638                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 16206.292638                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 16206.292638                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         6834                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         6834                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      2685226                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      2685226                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      2685226                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      2685226                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      2685226                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      2685226                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  35323529597                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  35323529597                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  35323529597                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  35323529597                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  35323529597                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  35323529597                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.879707                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.879707                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.879707                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.879707                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.879707                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.879707                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 13154.769691                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13154.769691                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 13154.769691                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13154.769691                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 13154.769691                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13154.769691                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               3907436                       # number of replacements
testsys.cpu.dcache.tagsinuse               506.407198                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                96119764                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               3907946                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.595981                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5086596802114                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.000287                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   506.406912                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000001                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.989076                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.989077                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     59385834                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       59385834                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     36438440                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      36438440                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     95824274                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        95824274                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     95824274                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       95824274                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      4819886                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      4819886                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      1156025                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      1156025                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      5975911                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       5975911                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      5975911                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      5975911                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 111062315746                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 111062315746                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  35699549719                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  35699549719                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 146761865465                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 146761865465                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 146761865465                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 146761865465                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     64205720                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     64205720                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     37594465                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     37594465                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    101800185                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    101800185                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    101800185                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    101800185                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.075069                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.075069                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.030750                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.030750                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058702                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.058702                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058702                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.058702                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23042.519210                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 23042.519210                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 30881.295577                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 30881.295577                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24558.910845                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 24558.910845                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24558.910845                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 24558.910845                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      2673655                       # number of writebacks
testsys.cpu.dcache.writebacks::total          2673655                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1779111                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1779111                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        18075                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        18075                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      1797186                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      1797186                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      1797186                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      1797186                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3040775                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      3040775                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1137950                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      1137950                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      4178725                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      4178725                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      4178725                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      4178725                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  56530405583                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  56530405583                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  31314762406                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  31314762406                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  87845167989                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  87845167989                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  87845167989                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  87845167989                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4759144455                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   4759144455                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   9137178980                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   9137178980                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  13896323435                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  13896323435                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047360                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047360                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.030269                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030269                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041048                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.041048                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041048                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.041048                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18590.788724                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18590.788724                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27518.574987                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27518.574987                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21022.002642                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 21022.002642                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21022.002642                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 21022.002642                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               803023746                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        57917937                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     57917937                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      7536224                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     48716190                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        29823403                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    402689022                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             285994632                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           57917937                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     29823403                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             91667815                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       27152720                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           2848788                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     158896142                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       213419                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       353389                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         46502584                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      5368516                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes         111725                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    675742418                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.808039                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.254431                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       587032272     86.87%     86.87% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         6288250      0.93%     87.80% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         4476755      0.66%     88.47% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         6993733      1.03%     89.50% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         5440134      0.81%     90.31% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         6146145      0.91%     91.21% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         6287643      0.93%     92.15% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         5033638      0.74%     92.89% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        48043848      7.11%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    675742418                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.072125                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.356147                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       396812934                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    173139606                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         85091306                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1624766                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      19073806                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     534725265                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          466                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      19073806                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       402042691                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       51129272                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    109910469                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         81458844                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     12127336                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     518310867                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        58778                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        933881                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      7797611                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        29830                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    570145681                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1305112525                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1294790103                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups     10322422                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    431422066                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       138723621                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2925755                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2948769                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         38897734                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     77644852                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     47424805                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      7121625                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      4275803                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         495220325                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      4069597                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        466067429                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      1200486                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined    100935561                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    141724358                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      1192923                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    675742418                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.689712                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.435700                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    495826060     73.38%     73.38% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     63118091      9.34%     82.72% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     42647944      6.31%     89.03% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     26099156      3.86%     92.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     20368250      3.01%     95.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     14137528      2.09%     98.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      8497350      1.26%     99.25% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      4173070      0.62%     99.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       874969      0.13%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    675742418                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         758623     29.54%     29.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     29.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     29.54% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        94765      3.69%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.23% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       1007684     39.24%     72.48% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       706707     27.52%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      3148920      0.68%      0.68% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    343027854     73.60%     74.28% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.28% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.28% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2693281      0.58%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.85% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     73202581     15.71%     90.56% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     43994793      9.44%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     466067429                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.580391                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            2567779                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005509                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1605791932                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    594966373                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    449758233                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      6798401                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      5390376                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3089129                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     462075619                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        3410669                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      6827914                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     17046120                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        82567                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       135362                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      9758044                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads       106751                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      19073806                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       41085053                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       486794                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    499289922                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      4316937                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     77644852                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     47425043                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      3543502                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        195040                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        13877                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       135362                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      3165825                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      5174293                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      8340118                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    458257021                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     71172309                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      7810409                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           114173245                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        45930196                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          43000936                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.570664                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             453528362                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            452847362                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        292197047                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        455392955                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.563928                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.641637                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    110681817                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2876675                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      7567139                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    657031142                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.591159                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.564964                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    527470013     80.28%     80.28% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     46922857      7.14%     87.42% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     21840567      3.32%     90.75% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     23161287      3.53%     94.27% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     11832043      1.80%     96.07% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      4863409      0.74%     96.81% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      3831252      0.58%     97.40% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      3188356      0.49%     97.88% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     13921358      2.12%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    657031142                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    206234857                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     388409937                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              98265731                       # Number of memory references committed
testsys.switch_cpus.commit.loads             60598732                       # Number of loads committed
testsys.switch_cpus.commit.membars             422863                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          40631986                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           2548325                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        384656504                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     13921358                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          1141615925                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes         1017291407                       # The number of ROB writes
testsys.switch_cpus.timesIdled                6080298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              127281328                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59268520445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          206234857                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            388409937                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    206234857                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.893734                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.893734                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.256823                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.256823                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       908262754                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      490482540                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          5495499                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         2911190                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      211929132                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2644316                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5768                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2500995                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker      1204440                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        71984                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2712655448                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       449583182                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3166021817                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2712655448                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2712655448                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      2180631                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    302629653                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       307771692                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          721                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            81531                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       150555                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         8998                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        339081931                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         71260724                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           410584460                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           77287                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        45035440                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           45158999                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          288                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet             125026                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        60211                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3599                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst          135607127                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           22474909                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             158271160                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst     135607127                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total        135607127                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet            109011                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          15128622                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             15385675                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148331                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            234037                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        60211                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3599                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst         135607127                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          37603530                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            173656835                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1591331                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1270967                       # Bytes Received
drivesys.ethernet.txPackets                     15472                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     18342                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                11520                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                18338                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                1144703                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    33814                       # Total Packets
drivesys.ethernet.totBytes                    2862298                       # Total Bytes
drivesys.ethernet.totPPS                         1690                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  636412                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  508291                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           773                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           917                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               9230                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60073258918                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 253407200                       # Number of instructions committed
drivesys.cpu.committedOps                   479229537                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           474911703                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              2020083                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     32807727                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  474911703                       # number of integer instructions
drivesys.cpu.num_fp_insts                     2020083                       # number of float instructions
drivesys.cpu.num_int_register_reads        1213409978                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        533141372                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            3372307                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1650082                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   116368476                       # number of memory refs
drivesys.cpu.num_load_insts                  71278334                       # Number of load instructions
drivesys.cpu.num_store_insts                 45090142                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59510166595.115417                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             563092322.884580                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.009373                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.990627                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
