## ğŸ‘‹ Hi there, Iâ€™m Jyothikiran (@JKVLSI)

- ğŸ‘€ Passionate about **IP & SoC Design Verification**
- ğŸ’¡ Strong hands-on knowledge of protocols:
  - ğŸ§© **SPI**, **APB**, **AXI**, **I2C**, **PCIe**
- ğŸ” Experienced in **IP-level** and **SoC-level** functional verification
- ğŸŒ± Currently deep-diving into:
  - **UVM (Universal Verification Methodology)**
  - **Python-based automation for DV workflows**
- ğŸ§  Familiar with tools like **QuestaSim**, **VCS**, **Verdi**, and **Makefile/TCL Python scripting**
- ğŸš€ Actively contributing to personal and open-source projects (e.g., **OpenTitan**)
- ğŸ’¬ Open to collaboration on VLSI verification projects, especially with UVM testbenches and automation
- ğŸ“« Reach me at: **annamjyothikiran2022@gmail.com**  
  Or connect with me on [LinkedIn](www.linkedin.com/in/jk-vlsi-dv)

<!---
Jyothikiran2024/Jyothikiran2024 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
