================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Fri Apr 14 19:19:38 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-83-generic) on Mon Jul 10 10:57:46 BST 2017
INFO: [HLS 200-10] On os Ubuntu 14.04.5 LTS
INFO: [HLS 200-10] In directory '/home/bkhusain/Desktop/FGM_co_design_2/HW/HIL_testing/protoip_project'
INFO: [HLS 200-10] Opening and resetting project '/home/bkhusain/Desktop/FGM_co_design_2/HW/HIL_testing/protoip_project/ip_design/build/prj/my_project0'.
INFO: [HLS 200-10] Adding design file '../../src/foo_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../src/foo_user.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../src/foo.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/bkhusain/Desktop/FGM_co_design_2/HW/HIL_testing/protoip_project/ip_design/build/prj/my_project0/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to '{xc7z020clg484-1}'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../../src/foo.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/foo_user.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../src/user_fgm_mpc.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:33 ; elapsed = 00:03:39 . Memory (MB): peak = 352.082 ; gain = 12.590 ; free physical = 16928 ; free virtual = 59620
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:52 ; elapsed = 00:03:59 . Memory (MB): peak = 352.082 ; gain = 12.590 ; free physical = 16600 ; free virtual = 59626
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:36 ; elapsed = 00:04:43 . Memory (MB): peak = 1504.082 ; gain = 1164.590 ; free physical = 15357 ; free virtual = 58630
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:39 ; elapsed = 00:04:47 . Memory (MB): peak = 1632.082 ; gain = 1292.590 ; free physical = 15174 ; free virtual = 58485
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:45 ; elapsed = 00:04:53 . Memory (MB): peak = 2048.086 ; gain = 1708.594 ; free physical = 14481 ; free virtual = 58036
INFO: [XFORM 203-541] Flattening a loop nest 'grad' (../../src/user_fgm_mpc.cpp:30:3) in function 'fgm_mpc'.
INFO: [XFORM 203-541] Flattening a loop nest 'mv_mult' (../../src/user_fgm_mpc.cpp:55:4) in function 'fgm_mpc'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'iteration_loop' (../../src/user_fgm_mpc.cpp:47:3) in function 'fgm_mpc' : 
WARNING: [XFORM 203-542] more than one sub loop.
INFO: [XFORM 203-811] Inferring bus burst read of length 20 on port 'memory_inout' (../../src/foo.cpp:51:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 70 on port 'memory_inout' (../../src/foo.cpp:93:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:49 ; elapsed = 00:04:57 . Memory (MB): peak = 2304.086 ; gain = 1964.594 ; free physical = 14153 ; free virtual = 57790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'foo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fgm_mpc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'reset_grad'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'grad_grad_1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'guess_initialization'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'reset_output'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'mv_mult_vv_mult'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'subtract_gradient'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'projection_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'fgm_step'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'update_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'output_loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
WARNING: [SCHED 204-21] Estimated clock period (9.63ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_2', ../../src/user_fgm_mpc.cpp:35) (3.36 ns)
	'add' operation ('tmp_3', ../../src/user_fgm_mpc.cpp:35) (3.02 ns)
	'getelementptr' operation ('h_x_addr', ../../src/user_fgm_mpc.cpp:35) (0 ns)
	'load' operation ('h_x_load', ../../src/user_fgm_mpc.cpp:35) on array 'h_x' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 297.39 seconds; current allocated memory: 1.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'foo_user' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.x_hat_in.V.gep.memory_inout'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'input_cast_loop_x_hat'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'output_cast_loop_u_opt'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.memory_inout.u_opt_out.V.gep'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fgm_mpc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'fgm_mpc_H_diff_negative' to 'fgm_mpc_H_diff_nebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mac_muladd_5ns_8ns_7ns_12_1' to 'foo_mac_muladd_5ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mac_muladd_19s_15s_34ns_34_1' to 'foo_mac_muladd_19dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mac_muladd_7ns_8ns_7ns_14_1' to 'foo_mac_muladd_7neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mac_mulsub_16s_19s_34ns_34_1' to 'foo_mac_mulsub_16fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mul_mul_19s_17ns_34_1' to 'foo_mul_mul_19s_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'foo_mac_muladd_19s_16s_34s_34_1' to 'foo_mac_muladd_19hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'foo_mac_muladd_19dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mac_muladd_19hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mac_muladd_5ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mac_muladd_7neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mac_mulsub_16fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'foo_mul_mul_19s_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fgm_mpc'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo_user' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo_user'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'foo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_x_hat_in_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/byte_u_opt_out_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'byte_x_hat_in_offset' and 'byte_u_opt_out_offset' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'foo'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.674 GB.
INFO: [RTMG 210-279] Implementing memory 'fgm_mpc_h_x_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fgm_mpc_H_diff_nebkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fgm_mpc_b_upper_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'fgm_mpc_b_lower_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'fgm_mpc_Z_new_V_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fgm_mpc_Z_V_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'foo_x_hat_in_int_V_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'foo_x_hat_in_V_ram' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:51 ; elapsed = 00:05:00 . Memory (MB): peak = 2304.086 ; gain = 1964.594 ; free physical = 14137 ; free virtual = 57781
INFO: [SYSC 207-301] Generating SystemC RTL for foo.
INFO: [VHDL 208-304] Generating VHDL RTL for foo.
INFO: [VLOG 209-307] Generating Verilog RTL for foo.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2017.1/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jul 10 11:02:54 2017...
INFO: [HLS 200-112] Total elapsed time: 323.37 seconds; peak allocated memory: 1.674 GB.
