// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_Arbiter_Y_Arbiter_Y_2 #(
    parameter ap_ST_fsm_state1 = 8'd1,
    parameter ap_ST_fsm_state2 = 8'd2,
    parameter ap_ST_fsm_state3 = 8'd4,
    parameter ap_ST_fsm_state4 = 8'd8,
    parameter ap_ST_fsm_state5 = 8'd16,
    parameter ap_ST_fsm_state6 = 8'd32,
    parameter ap_ST_fsm_state7 = 8'd64,
    parameter ap_ST_fsm_state8 = 8'd128
) (
    input wire  [31:0] M,
    input wire  [31:0] P_N,
    input wire         ap_clk,
    output wire        ap_done,
    output wire        ap_idle,
    output wire        ap_ready,
    input wire         ap_rst_n,
    input wire         ap_start,
    input wire  [64:0] fifo_in_0_dout,
    input wire         fifo_in_0_empty_n,
    output wire        fifo_in_0_read,
    input wire  [64:0] fifo_in_1_dout,
    input wire         fifo_in_1_empty_n,
    output wire        fifo_in_1_read,
    input wire  [64:0] fifo_in_2_dout,
    input wire         fifo_in_2_empty_n,
    output wire        fifo_in_2_read,
    input wire  [64:0] fifo_in_3_dout,
    input wire         fifo_in_3_empty_n,
    output wire        fifo_in_3_read,
    input wire  [64:0] fifo_in_4_dout,
    input wire         fifo_in_4_empty_n,
    output wire        fifo_in_4_read,
    input wire  [64:0] fifo_in_peek_0_dout,
    input wire         fifo_in_peek_0_empty_n,
    output wire        fifo_in_peek_0_read,
    input wire  [64:0] fifo_in_peek_1_dout,
    input wire         fifo_in_peek_1_empty_n,
    output wire        fifo_in_peek_1_read,
    input wire  [64:0] fifo_in_peek_2_dout,
    input wire         fifo_in_peek_2_empty_n,
    output wire        fifo_in_peek_2_read,
    input wire  [64:0] fifo_in_peek_3_dout,
    input wire         fifo_in_peek_3_empty_n,
    output wire        fifo_in_peek_3_read,
    input wire  [64:0] fifo_in_peek_4_dout,
    input wire         fifo_in_peek_4_empty_n,
    output wire        fifo_in_peek_4_read,
    output wire [64:0] fifo_out_din,
    input wire         fifo_out_full_n,
    output wire        fifo_out_write
);

wire [31:0] __rs_pipelined_M;
wire [31:0] __rs_pipelined_P_N;
wire        __rs_pipelined_ap_done;
wire        __rs_pipelined_ap_idle;
wire        __rs_pipelined_ap_ready;
wire        __rs_pipelined_ap_rst_n;
wire        __rs_pipelined_ap_start;



Arbiter_Y _ /**   Arbiter_Y_2   **/ (
    .M                      (__rs_pipelined_M),
    .P_N                    (__rs_pipelined_P_N),
    .ap_clk                 (ap_clk),
    .ap_done                (__rs_pipelined_ap_done),
    .ap_idle                (__rs_pipelined_ap_idle),
    .ap_ready               (__rs_pipelined_ap_ready),
    .ap_rst_n               (__rs_pipelined_ap_rst_n),
    .ap_start               (__rs_pipelined_ap_start),
    .fifo_in_0_dout         (fifo_in_0_dout),
    .fifo_in_0_empty_n      (fifo_in_0_empty_n),
    .fifo_in_0_read         (fifo_in_0_read),
    .fifo_in_1_dout         (fifo_in_1_dout),
    .fifo_in_1_empty_n      (fifo_in_1_empty_n),
    .fifo_in_1_read         (fifo_in_1_read),
    .fifo_in_2_dout         (fifo_in_2_dout),
    .fifo_in_2_empty_n      (fifo_in_2_empty_n),
    .fifo_in_2_read         (fifo_in_2_read),
    .fifo_in_3_dout         (fifo_in_3_dout),
    .fifo_in_3_empty_n      (fifo_in_3_empty_n),
    .fifo_in_3_read         (fifo_in_3_read),
    .fifo_in_4_dout         (fifo_in_4_dout),
    .fifo_in_4_empty_n      (fifo_in_4_empty_n),
    .fifo_in_4_read         (fifo_in_4_read),
    .fifo_in_peek_0_dout    (fifo_in_peek_0_dout),
    .fifo_in_peek_0_empty_n (fifo_in_peek_0_empty_n),
    .fifo_in_peek_0_read    (fifo_in_peek_0_read),
    .fifo_in_peek_1_dout    (fifo_in_peek_1_dout),
    .fifo_in_peek_1_empty_n (fifo_in_peek_1_empty_n),
    .fifo_in_peek_1_read    (fifo_in_peek_1_read),
    .fifo_in_peek_2_dout    (fifo_in_peek_2_dout),
    .fifo_in_peek_2_empty_n (fifo_in_peek_2_empty_n),
    .fifo_in_peek_2_read    (fifo_in_peek_2_read),
    .fifo_in_peek_3_dout    (fifo_in_peek_3_dout),
    .fifo_in_peek_3_empty_n (fifo_in_peek_3_empty_n),
    .fifo_in_peek_3_read    (fifo_in_peek_3_read),
    .fifo_in_peek_4_dout    (fifo_in_peek_4_dout),
    .fifo_in_peek_4_empty_n (fifo_in_peek_4_empty_n),
    .fifo_in_peek_4_read    (fifo_in_peek_4_read),
    .fifo_out_din           (fifo_out_din),
    .fifo_out_full_n        (fifo_out_full_n),
    .fifo_out_write         (fifo_out_write)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ap_ctrl_start_ready_pipeline_4 #(
    .BODY_LEVEL      (4),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_2_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_3_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ap_1_ap_start /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (__rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (__rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X1Y0_TO_SLOT_X1Y0,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ff_pipeline_6 #(
    .BODY_LEVEL      (6),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_2_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_3_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_4_REGION ("SLOT_X1Y0_TO_SLOT_X1Y0"),
    .__BODY_5_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X0Y0_TO_SLOT_X0Y0" *)
__rs_ff_pipeline_4 #(
    .BODY_LEVEL      (4),
    .DATA_WIDTH      (64),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_2_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_3_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) ff_1_ff_in /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ M , P_N }),
    .if_dout ({ __rs_pipelined_M , __rs_pipelined_P_N })
);

(* RS_ROUTE="SLOT_X0Y0_TO_SLOT_X0Y0,SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_4 #(
    .BODY_LEVEL      (4),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_2_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_3_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_1_ff_out /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pipelined_ap_done , __rs_pipelined_ap_idle }),
    .if_dout ({ ap_done , ap_idle })
);

endmodule  // __rs_pipelined_Arbiter_Y_Arbiter_Y_2