// Seed: 1012012128
module module_0 (
    output logic   id_0,
    input  supply0 id_1
);
  logic id_3;
  assign id_0 = id_3;
  wire id_4;
  bit  id_5;
  wire id_6;
  tri0 id_7 = -1 == id_5, id_8;
  wire id_9, id_10;
  assign id_9 = -1'b0 - id_9;
  always id_0 <= id_5;
  wire id_11, id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input uwire id_11,
    id_23 id_24,
    input tri0 id_12,
    output tri id_13,
    output tri id_14,
    input supply0 id_15,
    output tri id_16,
    input wor id_17,
    output logic id_18,
    output tri0 id_19,
    output tri id_20,
    input tri1 id_21
);
  wire id_25, id_26;
  always id_18 <= "";
  module_0 modCall_1 (
      id_18,
      id_10
  );
  assign modCall_1.id_5 = 0;
  tri1 id_27, id_28;
  assign id_27 = id_2;
endmodule
