<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8tl5x/STM8TL5x.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_m8_t_l5x_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8TL5x.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STM8TL5x.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_t_l5x_8h__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_m8_t_l5x_8h__dep__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep" alt=""/></div>
<map name="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep" id="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stm8tl5x_2_s_t_m8_t_l5x_8hdep">
<area shape="rect" id="node2" href="_s_t_m8_t_l52_f4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL52F4.h" alt="" coords="5,109,255,165"/>
<area shape="rect" id="node3" href="_s_t_m8_t_l52_g4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL52G4.h" alt="" coords="279,109,530,165"/>
<area shape="rect" id="node4" href="_s_t_m8_t_l53_c4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53C4.h" alt="" coords="554,109,805,165"/>
<area shape="rect" id="node5" href="_s_t_m8_t_l53_f4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53F4.h" alt="" coords="829,109,1079,165"/>
<area shape="rect" id="node6" href="_s_t_m8_t_l53_g4_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stm8tl5x/STM8TL53G4.h" alt="" coords="1103,109,1354,165"/>
</map>
</div>
</div>
<p><a href="_s_t_m8_t_l5x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_o_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in port mode (_PORTx, x=0..1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (_FLASH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">_SYSCFG_t</a></td></tr>
<tr class="memdesc:struct___s_y_s_c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for System configuration control (_SYSCFG)  <a href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (_EXTI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></td></tr>
<tr class="memdesc:struct___r_s_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (_RST)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a></td></tr>
<tr class="memdesc:struct___c_l_k__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (_CLK)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t">WWDG_t</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (_WWDG)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (_IWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></td></tr>
<tr class="memdesc:struct___a_w_u__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (_AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (_BEEP)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a></td></tr>
<tr class="memdesc:struct___s_p_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (_SPI)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></td></tr>
<tr class="memdesc:struct___i2_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (_I2C)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (_USART)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a></td></tr>
<tr class="memdesc:struct___w_f_e__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to configure interrupt sources as external interrupts or wake events (_WFE)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">_TIM2_3_t</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (_TIM4)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t">PXS_t</a></td></tr>
<tr class="memdesc:struct_p_x_s__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Proximity Sense registers (_PXS)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></td></tr>
<tr class="memdesc:struct___c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t">ITC_t</a></td></tr>
<tr class="memdesc:struct_i_t_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (_ITC)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x output data register (_PORTx_ODR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x input data register (_PORTx_IDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x control register 1 (_PORTx_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x control register 1 (_PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (_FLASH_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (_FLASH_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (_FLASH_PUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (_FLASH_DUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (_FLASH_IAPSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t.CR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pin configuration register (_RST_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t.KR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key register (_IWDG_KR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t.PR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Prescaler register (_IWDG_PR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_r_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t.RLR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_r_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Reload register (_IWDG_RLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_r_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Control/status register (_AWU_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_a_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t.APR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_a_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Asynchronous prescaler register (_AWU_APR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_a_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_t_b_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t.TBR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_t_b_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Timebase selection register (_AWU_TBR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_t_b_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t.CR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (_I2C_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t.CR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (_I2C_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_f_r_e_q_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t.FREQR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_f_r_e_q_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (_I2C_FREQR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_f_r_e_q_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">_I2C_t.OAR1L</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte (_I2C_OAR1L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">_I2C_t.OAR1H</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte (_I2C_OAR1H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">_I2C_t.OAR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 (_I2C_OAR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t.DR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (_I2C_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t.SR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (_I2C_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t.SR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (_I2C_SR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t.SR3</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (_I2C_SR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_i_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t.ITR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_i_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (_I2C_ITR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_i_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t.CCRL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (_I2C_CCRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t.CCRH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (_I2C_CCRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t.TRISER</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_t_r_i_s_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (_I2C_TRISER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t_8_g_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t.GCR</a></td></tr>
<tr class="memdesc:struct___c_f_g__t_8_g_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (_CFG_GCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t_8_g_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">_EXTI_t.CR1</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (_EXTI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">_EXTI_t.CR2</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (_EXTI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">_EXTI_t.CR3</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (_EXTI_CR3)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">_EXTI_t.SR1</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (_EXTI_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">_EXTI_t.SR2</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (_EXTI_SR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___e_x_t_i__t_8_c_o_n_f"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">_EXTI_t.CONF</a></td></tr>
<tr class="memdesc:struct___e_x_t_i__t_8_c_o_n_f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (_EXTI_CONF)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t_8_c_o_n_f">More...</a><br /></td></tr>
<tr class="separator:struct___e_x_t_i__t_8_c_o_n_f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">_CLK_t.CKDIVR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (_CLK_ICKR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_k_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_k_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">_CLK_t.PCKENR1</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (_CLK_PCKENR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r1">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">_CLK_t.PCKENR2</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (_CLK_PCKENR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_p_c_k_e_n_r2">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_p_c_k_e_n_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">_CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct___c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (_CLK_CCOR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___b_e_e_p__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">_BEEP_t.CSR</a></td></tr>
<tr class="memdesc:struct___b_e_e_p__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (_BEEP_CSR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___b_e_e_p__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">_SPI_t.CR1</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1 (_SPI_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">_SPI_t.CR2</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2 (_SPI_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_i_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">_SPI_t.ICR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_i_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register (_SPI_ICR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_i_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_i_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">_SPI_t.SR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register (_SPI_SR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_p_i__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">_SPI_t.DR</a></td></tr>
<tr class="memdesc:struct___s_p_i__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register (_SPI_DR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_p_i__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">_TIM4_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 1 (_TIM4_CR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">_TIM4_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Control register 2 (_TIM4_CR2)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">_TIM4_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register (_TIM4_SMCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">_TIM4_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Interrupt enable (_TIM4_IER)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">_TIM4_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Status register (_TIM4_SR1)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">_TIM4_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Event Generation (_TIM4_EGR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_c_n_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">_TIM4_t.CNTR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_c_n_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit counter register (_TIM4_CNTR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_c_n_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_c_n_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">_TIM4_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler (_TIM4_PSCR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m4__t_8_a_r_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">_TIM4_t.ARR</a></td></tr>
<tr class="memdesc:struct___t_i_m4__t_8_a_r_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 8-bit auto-reload register (_TIM4_ARR)  <a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t_8_a_r_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m4__t_8_a_r_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">_USART_t.SR</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register (_USART_SR)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">_USART_t.DR</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register (_USART_DR)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">_USART_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 (_USART_BRR1)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">_USART_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 (_USART_BRR2)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">_USART_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 (_USART_CR1)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">_USART_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 (_USART_CR2)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">_USART_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 (_USART_CR3)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_s_a_r_t__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">_USART_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_s_a_r_t__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 (_USART_CR4)  <a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_s_a_r_t__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">_WFE_t.CR1</a></td></tr>
<tr class="memdesc:struct___w_f_e__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE control register 1 (_WFE_CR1)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_f_e__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">_WFE_t.CR2</a></td></tr>
<tr class="memdesc:struct___w_f_e__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE control register 2 (_WFE_CR2)  <a href="group___s_t_m8_l10_x.html#struct___w_f_e__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___w_f_e__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">_TIM2_3_t.CR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 1 (_TIM2/3_CR1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">_TIM2_3_t.CR2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Control register 2 (_TIM2/3_CR2)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_m_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">_TIM2_3_t.SMCR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_m_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Slave mode control register (_TIM2/3_SMCR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_m_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_m_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_e_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">_TIM2_3_t.ETR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_e_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 External trigger register (_TIM2/3_ETR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_e_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">_TIM2_3_t.IER</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Interrupt enable register (_TIM2/3_IER)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">_TIM2_3_t.SR1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 1 (_TIM2/3_SR1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">_TIM2_3_t.SR2</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Status register 2 (_TIM2/3_SR2)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">_TIM2_3_t.EGR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Event generation register (_TIM2/3_EGR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__3__t_8_c_c_m_r1"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">_TIM2_3_t.CCMR1</a></td></tr>
<tr class="memdesc:union___t_i_m2__3__t_8_c_c_m_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1)  <a href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r1">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__3__t_8_c_c_m_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">_TIM2_3_t.CCMR1.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r1_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">_TIM2_3_t.CCMR1.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r1_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___t_i_m2__3__t_8_c_c_m_r2"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">_TIM2_3_t.CCMR2</a></td></tr>
<tr class="memdesc:union___t_i_m2__3__t_8_c_c_m_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2)  <a href="group___s_t_m8_l10_x.html#union___t_i_m2__3__t_8_c_c_m_r2">More...</a><br /></td></tr>
<tr class="separator:union___t_i_m2__3__t_8_c_c_m_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">_TIM2_3_t.CCMR2.OUT</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r2_8_o_u_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">_TIM2_3_t.CCMR2.IN</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_m_r2_8_i_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">_TIM2_3_t.CCER1</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_e_r1">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_e_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">_TIM2_3_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">_TIM2_3_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">_TIM2_3_t.PSCR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit prescaler (_TIM2/3_PSCR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">_TIM2_3_t.ARRH</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">_TIM2_3_t.ARRL</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">_TIM2_3_t.CCR1H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">_TIM2_3_t.CCR1L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">_TIM2_3_t.CCR2H</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">_TIM2_3_t.CCR2L</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_c_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_c_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_b_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">_TIM2_3_t.BKR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_b_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Break register (_TIM2/3_BKR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_b_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_b_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___t_i_m2__3__t_8_o_i_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">_TIM2_3_t.OISR</a></td></tr>
<tr class="memdesc:struct___t_i_m2__3__t_8_o_i_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2/3 Output idle state register (_TIM2/3_OISR)  <a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t_8_o_i_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___t_i_m2__3__t_8_o_i_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">_SYSCFG_t.RMPCR</a></td></tr>
<tr class="memdesc:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSCFG remap control register (_SYSCFG_RMPCR)  <a href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t_8_r_m_p_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_c_f_g__t_8_r_m_p_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r">WWDG_t.CR</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDG Control register (_WWDG_CR)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_w_w_d_g__t_8___w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r">WWDG_t._WR</a></td></tr>
<tr class="memdesc:struct_w_w_d_g__t_8___w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDR Window register (_WWDG_WR)  <a href="group___s_t_m8_t_l5_x.html#struct_w_w_d_g__t_8___w_r">More...</a><br /></td></tr>
<tr class="separator:struct_w_w_d_g__t_8___w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1">PXS_t.CR1</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 (_PXS_CR1)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2">PXS_t.CR2</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 (_PXS_CR2)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3">PXS_t.CR3</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 (_PXS_CR3)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_i_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r">PXS_t.ISR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_i_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register (_PXS_ISR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_i_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_i_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_k_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1">PXS_t.CKCR1</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_k_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 (_PXS_CKCR1)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_k_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_c_k_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2">PXS_t.CKCR2</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_c_k_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 (_PXS_CKCR2)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_c_k_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_c_k_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h">PXS_t.RXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte (_PXS_RXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l">PXS_t.RXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte (_PXS_RXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h">PXS_t.RXCR1H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte (_PXS_RXCR1H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l">PXS_t.RXCR1L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte (_PXS_RXCR1L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r1_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h">PXS_t.RXCR2H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte (_PXS_RXCR2H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l">PXS_t.RXCR2L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte (_PXS_RXCR2L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r2_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h">PXS_t.RXCR3H</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte (_PXS_RXCR3H)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_c_r3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l">PXS_t.RXCR3L</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_c_r3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte (_PXS_RXCR3L)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_c_r3_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_c_r3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h">PXS_t.RXINSRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte (_PXS_RXINSRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_i_n_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l">PXS_t.RXINSRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte (_PXS_RXINSRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_i_n_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_i_n_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h">PXS_t.TXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte (_PXS_TXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_t_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l">PXS_t.TXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte (_PXS_TXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_t_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_t_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h">PXS_t.MAXRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte (_PXS_MAXRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l">PXS_t.MAXRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte (_PXS_MAXRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h">PXS_t.MAXENRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte (_PXS_MAXENRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_e_n_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l">PXS_t.MAXENRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte (_PXS_MAXENRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_m_a_x_e_n_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_m_a_x_e_n_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_s_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h">PXS_t.RXSRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_s_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte (_PXS_RXSRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_s_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x_s_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l">PXS_t.RXSRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x_s_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte (_PXS_RXSRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x_s_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x_s_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h">PXS_t.RX0CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 high byte (_PXS_RX0CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l">PXS_t.RX0CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 0 low byte (_PXS_RX0CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h">PXS_t.RX1CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 high byte (_PXS_RX1CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l">PXS_t.RX1CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 1 low byte (_PXS_RX1CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h">PXS_t.RX2CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 high byte (_PXS_RX2CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l">PXS_t.RX2CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 2 low byte (_PXS_RX2CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h">PXS_t.RX3CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 high byte (_PXS_RX3CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l">PXS_t.RX3CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 3 low byte (_PXS_RX3CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h">PXS_t.RX4CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 high byte (_PXS_RX4CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l">PXS_t.RX4CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 4 low byte (_PXS_RX4CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h">PXS_t.RX5CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 high byte (_PXS_RX5CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l">PXS_t.RX5CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 5 low byte (_PXS_RX5CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h">PXS_t.RX6CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 high byte (_PXS_RX6CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l">PXS_t.RX6CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 6 low byte (_PXS_RX6CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h">PXS_t.RX7CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 high byte (_PXS_RX7CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l">PXS_t.RX7CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 7 low byte (_PXS_RX7CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h">PXS_t.RX8CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 high byte (_PXS_RX8CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l">PXS_t.RX8CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 8 low byte (_PXS_RX8CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h">PXS_t.RX9CNTRH</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 high byte (_PXS_RX9CNTRH)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l">PXS_t.RX9CNTRL</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Counter Register of Receiver Channel 9 low byte (_PXS_RX9CNTRL)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">PXS_t.RX0CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0 (_PXS_RX0CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">PXS_t.RX1CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1 (_PXS_RX1CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">PXS_t.RX2CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2 (_PXS_RX2CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">PXS_t.RX3CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3 (_PXS_RX3CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">PXS_t.RX4CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4 (_PXS_RX4CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">PXS_t.RX5CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5 (_PXS_RX5CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">PXS_t.RX6CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6 (_PXS_RX6CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">PXS_t.RX7CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7 (_PXS_RX7CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">PXS_t.RX8CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8 (_PXS_RX8CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">PXS_t.RX9CSSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9 (_PXS_RX9CSSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_c_s_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_c_s_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">PXS_t.RX0EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0 (_PXS_RX0EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x0_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">PXS_t.RX1EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1 (_PXS_RX1EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x1_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">PXS_t.RX2EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2 (_PXS_RX2EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x2_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">PXS_t.RX3EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3 (_PXS_RX3EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x3_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">PXS_t.RX4EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4 (_PXS_RX4EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x4_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">PXS_t.RX5EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5 (_PXS_RX5EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x5_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">PXS_t.RX6EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6 (_PXS_RX6EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x6_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">PXS_t.RX7EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7 (_PXS_RX7EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x7_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">PXS_t.RX8EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8 (_PXS_RX8EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x8_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">PXS_t.RX9EPCCSELR</a></td></tr>
<tr class="memdesc:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9 (_PXS_RX9EPCCSELR)  <a href="group___s_t_m8_t_l5_x.html#struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_p_x_s__t_8_r_x9_e_p_c_c_s_e_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1">ITC_t.SPR1</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (_ITC_SPR1)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r1">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2">ITC_t.SPR2</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (_ITC_SPR2)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r2">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3">ITC_t.SPR3</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (_ITC_SPR3)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r3">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4">ITC_t.SPR4</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (_ITC_SPR4)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r4">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5">ITC_t.SPR5</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (_ITC_SPR5)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r5">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6">ITC_t.SPR6</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (_ITC_SPR6)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r6">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7">ITC_t.SPR7</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (_ITC_SPR7)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r7">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_i_t_c__t_8_s_p_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8">ITC_t.SPR8</a></td></tr>
<tr class="memdesc:struct_i_t_c__t_8_s_p_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (_ITC_SPR8)  <a href="group___s_t_m8_t_l5_x.html#struct_i_t_c__t_8_s_p_r8">More...</a><br /></td></tr>
<tr class="separator:struct_i_t_c__t_8_s_p_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1536</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;0xBFFF</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a> - <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> + 1)</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM (part of P-flash, configure via option byte)  <a href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWDG module  <a href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">_UID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">read unique identifier byte N  <a href="group___s_t_m8_t_l5_x.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">More...</a><br /></td></tr>
<tr class="separator:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472466b02bdb1482aba206e4d597180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6472466b02bdb1482aba206e4d597180">_DEVID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:ga6472466b02bdb1482aba206e4d597180"><td class="mdescLeft">&#160;</td><td class="mdescRight">read device identifier byte N  <a href="group___s_t_m8_t_l5_x.html#ga6472466b02bdb1482aba206e4d597180">More...</a><br /></td></tr>
<tr class="separator:ga6472466b02bdb1482aba206e4d597180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - flash interrupt  <a href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">__PXS_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga600250d7d930ed7df93f793b2f3f82a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - proximity sense interrupt  <a href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">More...</a><br /></td></tr>
<tr class="separator:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auto Wake Up from Halt interrupt (AWU)  <a href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt port B  <a href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt port D  <a href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">__EXTI0_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - External interrupt 0  <a href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">More...</a><br /></td></tr>
<tr class="separator:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48657a8267e692029bb17fcc87846d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">__EXTI1_VECTOR__</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gab48657a8267e692029bb17fcc87846d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq9 - External interrupt 1  <a href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">More...</a><br /></td></tr>
<tr class="separator:gab48657a8267e692029bb17fcc87846d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">__EXTI2_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - External interrupt 2  <a href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">More...</a><br /></td></tr>
<tr class="separator:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">__EXTI3_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - External interrupt 3  <a href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">More...</a><br /></td></tr>
<tr class="separator:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10f88f30365d08e14f88ffec0ee617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">__EXTI4_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gadd10f88f30365d08e14f88ffec0ee617"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - External interrupt 4  <a href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">More...</a><br /></td></tr>
<tr class="separator:gadd10f88f30365d08e14f88ffec0ee617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83220066afab4ff333e0776eae2e99f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">__EXTI5_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga83220066afab4ff333e0776eae2e99f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - External interrupt 5  <a href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">More...</a><br /></td></tr>
<tr class="separator:ga83220066afab4ff333e0776eae2e99f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb033ae980135e18fbe319ff6f09275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">__EXTI6_VECTOR__</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fb033ae980135e18fbe319ff6f09275"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq14 - External interrupt 6  <a href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">More...</a><br /></td></tr>
<tr class="separator:ga4fb033ae980135e18fbe319ff6f09275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">__EXTI7_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - External interrupt 7  <a href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">More...</a><br /></td></tr>
<tr class="separator:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">__TIM2_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - TIM2 Update/overflow/trigger/break interrupt  <a href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">More...</a><br /></td></tr>
<tr class="separator:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">__TIM2_CAPCOM_VECTOR__</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq20 - TIM2 Capture/Compare interrupt  <a href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">More...</a><br /></td></tr>
<tr class="separator:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb52b427591bce91ab11ad4d683b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">__TIM3_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga1bb52b427591bce91ab11ad4d683b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq21 - TIM3 Update/overflow/break interrupt  <a href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">More...</a><br /></td></tr>
<tr class="separator:ga1bb52b427591bce91ab11ad4d683b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554a332f0d8e5c044b2567869e6a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">__TIM3_CAPCOM_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2554a332f0d8e5c044b2567869e6a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - TIM3 Capture/Compare interrupt  <a href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">More...</a><br /></td></tr>
<tr class="separator:ga2554a332f0d8e5c044b2567869e6a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">__TIM4_UPD_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - TIM4 Update/trigger interrupt  <a href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">More...</a><br /></td></tr>
<tr class="separator:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SPI End of transfer interrupt  <a href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">__USART_TXE_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - USART send (TX empty) interrupt  <a href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">More...</a><br /></td></tr>
<tr class="separator:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">__USART_RXF_VECTOR__</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq28 - USART receive (RX full) interrupt  <a href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">More...</a><br /></td></tr>
<tr class="separator:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq29 - I2C interrupt  <a href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c135f66cd3457c165de8417c8ce30f3">_PORT_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c135f66cd3457c165de8417c8ce30f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="group___s_t_m8_t_l5_x.html#ga6c135f66cd3457c165de8417c8ce30f3">More...</a><br /></td></tr>
<tr class="separator:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaab54fa8da2b3f5774fda6c37d0f4326">_PORT_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="group___s_t_m8_t_l5_x.html#gaaab54fa8da2b3f5774fda6c37d0f4326">More...</a><br /></td></tr>
<tr class="separator:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e9923c7a6fdc9555d181bba675084a8">_PORT_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e9923c7a6fdc9555d181bba675084a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="group___s_t_m8_t_l5_x.html#ga7e9923c7a6fdc9555d181bba675084a8">More...</a><br /></td></tr>
<tr class="separator:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90f640195df00b22a5c2dc2aada9b0ce">_PORT_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="group___s_t_m8_t_l5_x.html#ga90f640195df00b22a5c2dc2aada9b0ce">More...</a><br /></td></tr>
<tr class="separator:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafdf0fd8e95a02859b5dddebc0c6888b5">_PORT_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#gafdf0fd8e95a02859b5dddebc0c6888b5">More...</a><br /></td></tr>
<tr class="separator:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1630e28e272ab2583f2818775b267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c1630e28e272ab2583f2818775b267c">_PORT_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c1630e28e272ab2583f2818775b267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga3c1630e28e272ab2583f2818775b267c">More...</a><br /></td></tr>
<tr class="separator:ga3c1630e28e272ab2583f2818775b267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1dc29d07f2f157b3379f6fb8793966c0">_PORT_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga1dc29d07f2f157b3379f6fb8793966c0">More...</a><br /></td></tr>
<tr class="separator:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297ba2a0f728978270068f807151d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac297ba2a0f728978270068f807151d33">_PORT_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac297ba2a0f728978270068f807151d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#gac297ba2a0f728978270068f807151d33">More...</a><br /></td></tr>
<tr class="separator:gac297ba2a0f728978270068f807151d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">_PORT_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">More...</a><br /></td></tr>
<tr class="separator:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06906795786eb83d272ba6ef5632aa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga06906795786eb83d272ba6ef5632aa3d">_PORT_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga06906795786eb83d272ba6ef5632aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#ga06906795786eb83d272ba6ef5632aa3d">More...</a><br /></td></tr>
<tr class="separator:ga06906795786eb83d272ba6ef5632aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed70079bee0ac10eb65de61a40e30384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed70079bee0ac10eb65de61a40e30384">_PORT_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed70079bee0ac10eb65de61a40e30384"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#gaed70079bee0ac10eb65de61a40e30384">More...</a><br /></td></tr>
<tr class="separator:gaed70079bee0ac10eb65de61a40e30384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f30db839768da616bc9d7674b6ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae95f30db839768da616bc9d7674b6ff3">_PORT_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae95f30db839768da616bc9d7674b6ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_m8_t_l5_x.html#gae95f30db839768da616bc9d7674b6ff3">More...</a><br /></td></tr>
<tr class="separator:gae95f30db839768da616bc9d7674b6ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register.  <a href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register.  <a href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register.  <a href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2306166e4c273545023d9641c70b7339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2306166e4c273545023d9641c70b7339">_FLASH_CR1_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2306166e4c273545023d9641c70b7339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0].  <a href="group___s_t_m8_t_l5_x.html#ga2306166e4c273545023d9641c70b7339">More...</a><br /></td></tr>
<tr class="separator:ga2306166e4c273545023d9641c70b7339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">_FLASH_CR1_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">More...</a><br /></td></tr>
<tr class="separator:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad58fcc102c73ee55f180f5987a47ae4a">_FLASH_CR2_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad58fcc102c73ee55f180f5987a47ae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#gad58fcc102c73ee55f180f5987a47ae4a">More...</a><br /></td></tr>
<tr class="separator:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bbc994af06896b2fe331b589821879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48bbc994af06896b2fe331b589821879">_FLASH_CR2_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga48bbc994af06896b2fe331b589821879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga48bbc994af06896b2fe331b589821879">More...</a><br /></td></tr>
<tr class="separator:ga48bbc994af06896b2fe331b589821879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a225aeb948a35602582787254e67d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a225aeb948a35602582787254e67d78">_FLASH_CR2_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6a225aeb948a35602582787254e67d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga6a225aeb948a35602582787254e67d78">More...</a><br /></td></tr>
<tr class="separator:ga6a225aeb948a35602582787254e67d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bfac4b26f23b23bfb4f563af4e393eb">_FLASH_CR2_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga5bfac4b26f23b23bfb4f563af4e393eb">More...</a><br /></td></tr>
<tr class="separator:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146141b80bb74607bda14db306953ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7146141b80bb74607bda14db306953ea">_FLASH_CR2_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7146141b80bb74607bda14db306953ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_m8_t_l5_x.html#ga7146141b80bb74607bda14db306953ea">More...</a><br /></td></tr>
<tr class="separator:ga7146141b80bb74607bda14db306953ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92afd00d0e8ad957255aa9387e779e0b">_FLASH_IAPSR_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92afd00d0e8ad957255aa9387e779e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga92afd00d0e8ad957255aa9387e779e0b">More...</a><br /></td></tr>
<tr class="separator:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85e2ce4e13c29128ef780e241eac06f8">_FLASH_IAPSR_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga85e2ce4e13c29128ef780e241eac06f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga85e2ce4e13c29128ef780e241eac06f8">More...</a><br /></td></tr>
<tr class="separator:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88ee1ee94759812ec3b3a279d9d741e3">_FLASH_IAPSR_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga88ee1ee94759812ec3b3a279d9d741e3">More...</a><br /></td></tr>
<tr class="separator:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga80704c60b5af853d5b1f16faa2d96b2d">_FLASH_IAPSR_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga80704c60b5af853d5b1f16faa2d96b2d">More...</a><br /></td></tr>
<tr class="separator:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">_SYSCFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_t_l5_x.html#struct___s_y_s_c_f_g__t">_SYSCFG_t</a>,RMPCR_AddressBase)</td></tr>
<tr class="memdesc:ga22670b243de9c7dd5d4352d9a88e1848"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">More...</a><br /></td></tr>
<tr class="separator:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">_SYSCFG_RMPCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td></tr>
<tr class="memdesc:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register.  <a href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">More...</a><br /></td></tr>
<tr class="separator:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac403030c2e943822680e601fa87bde46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">_SYSCFG_RMPCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:gac403030c2e943822680e601fa87bde46"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register reset value.  <a href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">More...</a><br /></td></tr>
<tr class="separator:gac403030c2e943822680e601fa87bde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace798e0f1445582cb4f5d0cf22846398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace798e0f1445582cb4f5d0cf22846398">_SYSCFG_RMPCR_TIM3_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gace798e0f1445582cb4f5d0cf22846398"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 1 mapping [0].  <a href="group___s_t_m8_t_l5_x.html#gace798e0f1445582cb4f5d0cf22846398">More...</a><br /></td></tr>
<tr class="separator:gace798e0f1445582cb4f5d0cf22846398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91923707c22f82da9de766275396c6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91923707c22f82da9de766275396c6cb">_SYSCFG_RMPCR_TIM3_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga91923707c22f82da9de766275396c6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 2 mapping [0].  <a href="group___s_t_m8_t_l5_x.html#ga91923707c22f82da9de766275396c6cb">More...</a><br /></td></tr>
<tr class="separator:ga91923707c22f82da9de766275396c6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1.  <a href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2.  <a href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">_EXTI_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3.  <a href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">More...</a><br /></td></tr>
<tr class="separator:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">_EXTI_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1.  <a href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">More...</a><br /></td></tr>
<tr class="separator:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c15e078b7be549a7590a9edb67e629d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">_EXTI_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8c15e078b7be549a7590a9edb67e629d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2.  <a href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">More...</a><br /></td></tr>
<tr class="separator:ga8c15e078b7be549a7590a9edb67e629d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">_EXTI_CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector.  <a href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">More...</a><br /></td></tr>
<tr class="separator:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">_EXTI_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6eeb82c3030cc99589bd0846ded324ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">More...</a><br /></td></tr>
<tr class="separator:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">_EXTI_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">More...</a><br /></td></tr>
<tr class="separator:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">_EXTI_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">More...</a><br /></td></tr>
<tr class="separator:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">_EXTI_CONF_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector reset value.  <a href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">More...</a><br /></td></tr>
<tr class="separator:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8927f30c07f065fd93d40acec932aa53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8927f30c07f065fd93d40acec932aa53">_EXTI_CR1_P0IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8927f30c07f065fd93d40acec932aa53"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga8927f30c07f065fd93d40acec932aa53">More...</a><br /></td></tr>
<tr class="separator:ga8927f30c07f065fd93d40acec932aa53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd4fbf0c3327948ac6e13f57b9e5be78">_EXTI_CR1_P0IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [0].  <a href="group___s_t_m8_t_l5_x.html#gacd4fbf0c3327948ac6e13f57b9e5be78">More...</a><br /></td></tr>
<tr class="separator:gacd4fbf0c3327948ac6e13f57b9e5be78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a55c3e7f80e8f89c8b146a28506704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66a55c3e7f80e8f89c8b146a28506704">_EXTI_CR1_P0IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga66a55c3e7f80e8f89c8b146a28506704"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 0 [1].  <a href="group___s_t_m8_t_l5_x.html#ga66a55c3e7f80e8f89c8b146a28506704">More...</a><br /></td></tr>
<tr class="separator:ga66a55c3e7f80e8f89c8b146a28506704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a52ee67fa2ea97490c24fe58361f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75a52ee67fa2ea97490c24fe58361f40">_EXTI_CR1_P1IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga75a52ee67fa2ea97490c24fe58361f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga75a52ee67fa2ea97490c24fe58361f40">More...</a><br /></td></tr>
<tr class="separator:ga75a52ee67fa2ea97490c24fe58361f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83840751101de4e1cf9d81296692322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf83840751101de4e1cf9d81296692322">_EXTI_CR1_P1IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf83840751101de4e1cf9d81296692322"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf83840751101de4e1cf9d81296692322">More...</a><br /></td></tr>
<tr class="separator:gaf83840751101de4e1cf9d81296692322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26259372bb7275a78e9f55133e3805a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26259372bb7275a78e9f55133e3805a6">_EXTI_CR1_P1IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga26259372bb7275a78e9f55133e3805a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 1 [1].  <a href="group___s_t_m8_t_l5_x.html#ga26259372bb7275a78e9f55133e3805a6">More...</a><br /></td></tr>
<tr class="separator:ga26259372bb7275a78e9f55133e3805a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">_EXTI_CR1_P2IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">More...</a><br /></td></tr>
<tr class="separator:ga4da5eb9f2f5cb39e2e577b9aa1255fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga528a0a4e694ef3da04ecb3b1fb48fa3c">_EXTI_CR1_P2IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [0].  <a href="group___s_t_m8_t_l5_x.html#ga528a0a4e694ef3da04ecb3b1fb48fa3c">More...</a><br /></td></tr>
<tr class="separator:ga528a0a4e694ef3da04ecb3b1fb48fa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga000bd6e1d6f61533e03064baa3b4e40d">_EXTI_CR1_P2IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 2 [1].  <a href="group___s_t_m8_t_l5_x.html#ga000bd6e1d6f61533e03064baa3b4e40d">More...</a><br /></td></tr>
<tr class="separator:ga000bd6e1d6f61533e03064baa3b4e40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8549aa2813d55b8ce24f9ca696981a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8549aa2813d55b8ce24f9ca696981a73">_EXTI_CR1_P3IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8549aa2813d55b8ce24f9ca696981a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga8549aa2813d55b8ce24f9ca696981a73">More...</a><br /></td></tr>
<tr class="separator:ga8549aa2813d55b8ce24f9ca696981a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742d6c104f65106415b8e83bc951f714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga742d6c104f65106415b8e83bc951f714">_EXTI_CR1_P3IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga742d6c104f65106415b8e83bc951f714"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [0].  <a href="group___s_t_m8_t_l5_x.html#ga742d6c104f65106415b8e83bc951f714">More...</a><br /></td></tr>
<tr class="separator:ga742d6c104f65106415b8e83bc951f714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga868a55d30fafa9c60e71bc0429a6d64c">_EXTI_CR1_P3IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 3 [1].  <a href="group___s_t_m8_t_l5_x.html#ga868a55d30fafa9c60e71bc0429a6d64c">More...</a><br /></td></tr>
<tr class="separator:ga868a55d30fafa9c60e71bc0429a6d64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa15246193a66aa0e9024a8ef48bbe5e6">_EXTI_CR2_P4IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gaa15246193a66aa0e9024a8ef48bbe5e6">More...</a><br /></td></tr>
<tr class="separator:gaa15246193a66aa0e9024a8ef48bbe5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab3d11f0ca2fe67d3b1958565ad80f35">_EXTI_CR2_P4IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [0].  <a href="group___s_t_m8_t_l5_x.html#gaab3d11f0ca2fe67d3b1958565ad80f35">More...</a><br /></td></tr>
<tr class="separator:gaab3d11f0ca2fe67d3b1958565ad80f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58c57e514320c767057f0692d2a176e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae58c57e514320c767057f0692d2a176e">_EXTI_CR2_P4IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae58c57e514320c767057f0692d2a176e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 4 [1].  <a href="group___s_t_m8_t_l5_x.html#gae58c57e514320c767057f0692d2a176e">More...</a><br /></td></tr>
<tr class="separator:gae58c57e514320c767057f0692d2a176e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gada325f31aa9470c3fbd1c7a6fbda8eca">_EXTI_CR2_P5IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gada325f31aa9470c3fbd1c7a6fbda8eca">More...</a><br /></td></tr>
<tr class="separator:gada325f31aa9470c3fbd1c7a6fbda8eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2644c86e1e48b815022db012d13e9bd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2644c86e1e48b815022db012d13e9bd3">_EXTI_CR2_P5IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2644c86e1e48b815022db012d13e9bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga2644c86e1e48b815022db012d13e9bd3">More...</a><br /></td></tr>
<tr class="separator:ga2644c86e1e48b815022db012d13e9bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4809d29adb627629234f9f179fce8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a4809d29adb627629234f9f179fce8f">_EXTI_CR2_P5IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1a4809d29adb627629234f9f179fce8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 5 [1].  <a href="group___s_t_m8_t_l5_x.html#ga1a4809d29adb627629234f9f179fce8f">More...</a><br /></td></tr>
<tr class="separator:ga1a4809d29adb627629234f9f179fce8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5eb78087b34e26e172d19aa630c113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafc5eb78087b34e26e172d19aa630c113">_EXTI_CR2_P6IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafc5eb78087b34e26e172d19aa630c113"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gafc5eb78087b34e26e172d19aa630c113">More...</a><br /></td></tr>
<tr class="separator:gafc5eb78087b34e26e172d19aa630c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf142a37d52e84b21657ee38a29bdb1bb">_EXTI_CR2_P6IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf142a37d52e84b21657ee38a29bdb1bb">More...</a><br /></td></tr>
<tr class="separator:gaf142a37d52e84b21657ee38a29bdb1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4125e222423dd2bdaff201536e26b3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4125e222423dd2bdaff201536e26b3ff">_EXTI_CR2_P6IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4125e222423dd2bdaff201536e26b3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 6 [1].  <a href="group___s_t_m8_t_l5_x.html#ga4125e222423dd2bdaff201536e26b3ff">More...</a><br /></td></tr>
<tr class="separator:ga4125e222423dd2bdaff201536e26b3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac996027f6fc0ee8e27d679dfcac14ed8">_EXTI_CR2_P7IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gac996027f6fc0ee8e27d679dfcac14ed8">More...</a><br /></td></tr>
<tr class="separator:gac996027f6fc0ee8e27d679dfcac14ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac96a87f6b161aa6a1e1b6c1f340bc114">_EXTI_CR2_P7IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gac96a87f6b161aa6a1e1b6c1f340bc114">More...</a><br /></td></tr>
<tr class="separator:gac96a87f6b161aa6a1e1b6c1f340bc114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1e08a11c47176d72c2a740baf0a368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c1e08a11c47176d72c2a740baf0a368">_EXTI_CR2_P7IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2c1e08a11c47176d72c2a740baf0a368"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for port 7 [1].  <a href="group___s_t_m8_t_l5_x.html#ga2c1e08a11c47176d72c2a740baf0a368">More...</a><br /></td></tr>
<tr class="separator:ga2c1e08a11c47176d72c2a740baf0a368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a403cab0f6fb9307d1bbc7ec2fb234">_EXTI_CR3_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga16a403cab0f6fb9307d1bbc7ec2fb234">More...</a><br /></td></tr>
<tr class="separator:ga16a403cab0f6fb9307d1bbc7ec2fb234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908b98b14524d88800241e59d7bafe56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga908b98b14524d88800241e59d7bafe56">_EXTI_CR3_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga908b98b14524d88800241e59d7bafe56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [0].  <a href="group___s_t_m8_t_l5_x.html#ga908b98b14524d88800241e59d7bafe56">More...</a><br /></td></tr>
<tr class="separator:ga908b98b14524d88800241e59d7bafe56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga719916b0b5c9beaddd1d015f0f0391a6">_EXTI_CR3_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity [1].  <a href="group___s_t_m8_t_l5_x.html#ga719916b0b5c9beaddd1d015f0f0391a6">More...</a><br /></td></tr>
<tr class="separator:ga719916b0b5c9beaddd1d015f0f0391a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401df609b6afd632567dbfb6a7cd37d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401df609b6afd632567dbfb6a7cd37d6">_EXTI_CR3_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga401df609b6afd632567dbfb6a7cd37d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga401df609b6afd632567dbfb6a7cd37d6">More...</a><br /></td></tr>
<tr class="separator:ga401df609b6afd632567dbfb6a7cd37d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8921068e5e823fb5886ecad04859a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8921068e5e823fb5886ecad04859a12">_EXTI_CR3_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8921068e5e823fb5886ecad04859a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [0].  <a href="group___s_t_m8_t_l5_x.html#gaa8921068e5e823fb5886ecad04859a12">More...</a><br /></td></tr>
<tr class="separator:gaa8921068e5e823fb5886ecad04859a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c0327af748d5c51a1589a24ea2ca03f">_EXTI_CR3_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity [1].  <a href="group___s_t_m8_t_l5_x.html#ga1c0327af748d5c51a1589a24ea2ca03f">More...</a><br /></td></tr>
<tr class="separator:ga1c0327af748d5c51a1589a24ea2ca03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga472fd0c60fbf538a35f8e7d2da85ddfd">_EXTI_SR1_P0F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga472fd0c60fbf538a35f8e7d2da85ddfd">More...</a><br /></td></tr>
<tr class="separator:ga472fd0c60fbf538a35f8e7d2da85ddfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92919a06107e7c087dc9d896a8dabf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92919a06107e7c087dc9d896a8dabf29">_EXTI_SR1_P1F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92919a06107e7c087dc9d896a8dabf29"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga92919a06107e7c087dc9d896a8dabf29">More...</a><br /></td></tr>
<tr class="separator:ga92919a06107e7c087dc9d896a8dabf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32761778ae81ad946781d2feb1f552dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga32761778ae81ad946781d2feb1f552dc">_EXTI_SR1_P2F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga32761778ae81ad946781d2feb1f552dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga32761778ae81ad946781d2feb1f552dc">More...</a><br /></td></tr>
<tr class="separator:ga32761778ae81ad946781d2feb1f552dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b48cd69a3577b045071fdff7130f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9b48cd69a3577b045071fdff7130f58">_EXTI_SR1_P3F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad9b48cd69a3577b045071fdff7130f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 3 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#gad9b48cd69a3577b045071fdff7130f58">More...</a><br /></td></tr>
<tr class="separator:gad9b48cd69a3577b045071fdff7130f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ecb54ebe99714f94838aad7c8dbd2c5">_EXTI_SR1_P4F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 4 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga8ecb54ebe99714f94838aad7c8dbd2c5">More...</a><br /></td></tr>
<tr class="separator:ga8ecb54ebe99714f94838aad7c8dbd2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ceae158bd938f67d07ed90a1f21490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3ceae158bd938f67d07ed90a1f21490">_EXTI_SR1_P5F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab3ceae158bd938f67d07ed90a1f21490"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 5 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#gab3ceae158bd938f67d07ed90a1f21490">More...</a><br /></td></tr>
<tr class="separator:gab3ceae158bd938f67d07ed90a1f21490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9915f563a2b252508b61e53f583bc928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9915f563a2b252508b61e53f583bc928">_EXTI_SR1_P6F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9915f563a2b252508b61e53f583bc928"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 6 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga9915f563a2b252508b61e53f583bc928">More...</a><br /></td></tr>
<tr class="separator:ga9915f563a2b252508b61e53f583bc928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga199a999bc49e9b5e91499b0acbbab3e9">_EXTI_SR1_P7F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 7 external interrupt flag  <a href="group___s_t_m8_t_l5_x.html#ga199a999bc49e9b5e91499b0acbbab3e9">More...</a><br /></td></tr>
<tr class="separator:ga199a999bc49e9b5e91499b0acbbab3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb3b4532d9c6736a4f30cfe2bf665935">_EXTI_SR2_PBF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag.  <a href="group___s_t_m8_t_l5_x.html#gafb3b4532d9c6736a4f30cfe2bf665935">More...</a><br /></td></tr>
<tr class="separator:gafb3b4532d9c6736a4f30cfe2bf665935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf247453cc8e7603240e8da28f0bb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2cf247453cc8e7603240e8da28f0bb38">_EXTI_SR2_PDF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2cf247453cc8e7603240e8da28f0bb38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag.  <a href="group___s_t_m8_t_l5_x.html#ga2cf247453cc8e7603240e8da28f0bb38">More...</a><br /></td></tr>
<tr class="separator:ga2cf247453cc8e7603240e8da28f0bb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4561a3c5e0fc181713ac7f87604fe5cb">_EXTI_CONF_PBLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select.  <a href="group___s_t_m8_t_l5_x.html#ga4561a3c5e0fc181713ac7f87604fe5cb">More...</a><br /></td></tr>
<tr class="separator:ga4561a3c5e0fc181713ac7f87604fe5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b791df87864ce05b52bc2803c6c5b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b791df87864ce05b52bc2803c6c5b10">_EXTI_CONF_PBHIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5b791df87864ce05b52bc2803c6c5b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select.  <a href="group___s_t_m8_t_l5_x.html#ga5b791df87864ce05b52bc2803c6c5b10">More...</a><br /></td></tr>
<tr class="separator:ga5b791df87864ce05b52bc2803c6c5b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6b2cded724e197b84189ff903db41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d6b2cded724e197b84189ff903db41b">_EXTI_CONF_PDLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9d6b2cded724e197b84189ff903db41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select.  <a href="group___s_t_m8_t_l5_x.html#ga9d6b2cded724e197b84189ff903db41b">More...</a><br /></td></tr>
<tr class="separator:ga9d6b2cded724e197b84189ff903db41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703fc68793715e07c81377e64e2e293b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga703fc68793715e07c81377e64e2e293b">_EXTI_CONF_PDHIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga703fc68793715e07c81377e64e2e293b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select.  <a href="group___s_t_m8_t_l5_x.html#ga703fc68793715e07c81377e64e2e293b">More...</a><br /></td></tr>
<tr class="separator:ga703fc68793715e07c81377e64e2e293b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">_RST_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga92f3fa42ef7e15cc935e1f0600203422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pin configuration register.  <a href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">More...</a><br /></td></tr>
<tr class="separator:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register.  <a href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb1a765385692cf3ff7f886d173d8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffb1a765385692cf3ff7f886d173d8e5">_RST_CR_PIN_KEY</a>&#160;&#160;&#160;((uint8_t) 0xD0)</td></tr>
<tr class="memdesc:gaffb1a765385692cf3ff7f886d173d8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PA1 as GPIO, else NRST.  <a href="group___s_t_m8_t_l5_x.html#gaffb1a765385692cf3ff7f886d173d8e5">More...</a><br /></td></tr>
<tr class="separator:gaffb1a765385692cf3ff7f886d173d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3416c53b6213feeca2aa41f8d03b9ad3">_RST_SR_PORF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-on reset (POR) flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga3416c53b6213feeca2aa41f8d03b9ad3">More...</a><br /></td></tr>
<tr class="separator:ga3416c53b6213feeca2aa41f8d03b9ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae558a0a7c561385ae7f81a761df74679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae558a0a7c561385ae7f81a761df74679">_RST_SR_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae558a0a7c561385ae7f81a761df74679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0].  <a href="group___s_t_m8_t_l5_x.html#gae558a0a7c561385ae7f81a761df74679">More...</a><br /></td></tr>
<tr class="separator:gae558a0a7c561385ae7f81a761df74679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88b0bf6035d9c4ae2dc6950627e7672e">_RST_SR_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga88b0bf6035d9c4ae2dc6950627e7672e">More...</a><br /></td></tr>
<tr class="separator:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d6c75d076581476b7cf54426e7b7eb">_RST_SR_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01d6c75d076581476b7cf54426e7b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga01d6c75d076581476b7cf54426e7b7eb">More...</a><br /></td></tr>
<tr class="separator:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">_RST_SR_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">More...</a><br /></td></tr>
<tr class="separator:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divider Register.  <a href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x10)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">_CLK_CKDIVR_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">More...</a><br /></td></tr>
<tr class="separator:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8fdb156345b1b53469a33d7a03792e6">_CLK_CKDIVR_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8fdb156345b1b53469a33d7a03792e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0].  <a href="group___s_t_m8_t_l5_x.html#gaa8fdb156345b1b53469a33d7a03792e6">More...</a><br /></td></tr>
<tr class="separator:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga790ba1bf4f9ff362d307b131e2163f3d">_CLK_CKDIVR_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1].  <a href="group___s_t_m8_t_l5_x.html#ga790ba1bf4f9ff362d307b131e2163f3d">More...</a><br /></td></tr>
<tr class="separator:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376d2d03c6030386b245141d751a667f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga376d2d03c6030386b245141d751a667f">_CLK_CKDIVR_HSIDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga376d2d03c6030386b245141d751a667f"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1  <a href="group___s_t_m8_t_l5_x.html#ga376d2d03c6030386b245141d751a667f">More...</a><br /></td></tr>
<tr class="separator:ga376d2d03c6030386b245141d751a667f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe03b061282492d851ea6bcd1b39ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeefe03b061282492d851ea6bcd1b39ae">_CLK_CKDIVR_HSIDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeefe03b061282492d851ea6bcd1b39ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/2  <a href="group___s_t_m8_t_l5_x.html#gaeefe03b061282492d851ea6bcd1b39ae">More...</a><br /></td></tr>
<tr class="separator:gaeefe03b061282492d851ea6bcd1b39ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f96fe89934a635282a5597f000636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga592f96fe89934a635282a5597f000636">_CLK_CKDIVR_HSIDIV_DIV4</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga592f96fe89934a635282a5597f000636"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/4  <a href="group___s_t_m8_t_l5_x.html#ga592f96fe89934a635282a5597f000636">More...</a><br /></td></tr>
<tr class="separator:ga592f96fe89934a635282a5597f000636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7137e98bd297710d4074c5ae9b80271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7137e98bd297710d4074c5ae9b80271">_CLK_CKDIVR_HSIDIV_DIV8</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae7137e98bd297710d4074c5ae9b80271"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/8  <a href="group___s_t_m8_t_l5_x.html#gae7137e98bd297710d4074c5ae9b80271">More...</a><br /></td></tr>
<tr class="separator:gae7137e98bd297710d4074c5ae9b80271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039b31afe5724e6e850941511de09ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga039b31afe5724e6e850941511de09ca8">_CLK_PCKENR1_TIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga039b31afe5724e6e850941511de09ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2 [0]  <a href="group___s_t_m8_t_l5_x.html#ga039b31afe5724e6e850941511de09ca8">More...</a><br /></td></tr>
<tr class="separator:ga039b31afe5724e6e850941511de09ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7b78002f3d91e0a141916dd9db20e8b">_CLK_PCKENR1_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0]  <a href="group___s_t_m8_t_l5_x.html#gaf7b78002f3d91e0a141916dd9db20e8b">More...</a><br /></td></tr>
<tr class="separator:gaf7b78002f3d91e0a141916dd9db20e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e04ced7115a2ff8bc98c7313c19418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83e04ced7115a2ff8bc98c7313c19418">_CLK_PCKENR1_TIM4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga83e04ced7115a2ff8bc98c7313c19418"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4 [0]  <a href="group___s_t_m8_t_l5_x.html#ga83e04ced7115a2ff8bc98c7313c19418">More...</a><br /></td></tr>
<tr class="separator:ga83e04ced7115a2ff8bc98c7313c19418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e2841604029c57eb242339e7cf2cb6b">_CLK_PCKENR1_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6e2841604029c57eb242339e7cf2cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0]  <a href="group___s_t_m8_t_l5_x.html#ga6e2841604029c57eb242339e7cf2cb6b">More...</a><br /></td></tr>
<tr class="separator:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301b2a4edf109c4438285a1010a51d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga301b2a4edf109c4438285a1010a51d61">_CLK_PCKENR1_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga301b2a4edf109c4438285a1010a51d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0]  <a href="group___s_t_m8_t_l5_x.html#ga301b2a4edf109c4438285a1010a51d61">More...</a><br /></td></tr>
<tr class="separator:ga301b2a4edf109c4438285a1010a51d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5384245abbab12d8fe271399f068175a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5384245abbab12d8fe271399f068175a">_CLK_PCKENR1_USART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5384245abbab12d8fe271399f068175a"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable USART [0]  <a href="group___s_t_m8_t_l5_x.html#ga5384245abbab12d8fe271399f068175a">More...</a><br /></td></tr>
<tr class="separator:ga5384245abbab12d8fe271399f068175a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e286de6e097f273bed855ab938de8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1e286de6e097f273bed855ab938de8b">_CLK_PCKENR1_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab1e286de6e097f273bed855ab938de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0]  <a href="group___s_t_m8_t_l5_x.html#gab1e286de6e097f273bed855ab938de8b">More...</a><br /></td></tr>
<tr class="separator:gab1e286de6e097f273bed855ab938de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a954693ea07e040a15d0d7750a12ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a954693ea07e040a15d0d7750a12ca6">_CLK_PCKENR1_PXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4a954693ea07e040a15d0d7750a12ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PXS [0]  <a href="group___s_t_m8_t_l5_x.html#ga4a954693ea07e040a15d0d7750a12ca6">More...</a><br /></td></tr>
<tr class="separator:ga4a954693ea07e040a15d0d7750a12ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11d2f6da4a5acae7ccc134f2f3c5ddc2">_CLK_PCKENR2_WWDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable WWDG [0]  <a href="group___s_t_m8_t_l5_x.html#ga11d2f6da4a5acae7ccc134f2f3c5ddc2">More...</a><br /></td></tr>
<tr class="separator:ga11d2f6da4a5acae7ccc134f2f3c5ddc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fa2cf91fe8a8dd214873e1e75936fb">_CLK_CCOR_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0].  <a href="group___s_t_m8_t_l5_x.html#gac8fa2cf91fe8a8dd214873e1e75936fb">More...</a><br /></td></tr>
<tr class="separator:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f110d1f104e00bf7b911ddb3ff54b32">_CLK_CCOR_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga6f110d1f104e00bf7b911ddb3ff54b32">More...</a><br /></td></tr>
<tr class="separator:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f53500beab6dda4185cfb94a8a82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab37f53500beab6dda4185cfb94a8a82c">_CLK_CCOR_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab37f53500beab6dda4185cfb94a8a82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0].  <a href="group___s_t_m8_t_l5_x.html#gab37f53500beab6dda4185cfb94a8a82c">More...</a><br /></td></tr>
<tr class="separator:gab37f53500beab6dda4185cfb94a8a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">_CLK_CCOR_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">More...</a><br /></td></tr>
<tr class="separator:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c265ce26f6bd652495abf0c7ad7af5a">_CLK_CCOR_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2].  <a href="group___s_t_m8_t_l5_x.html#ga6c265ce26f6bd652495abf0c7ad7af5a">More...</a><br /></td></tr>
<tr class="separator:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0ce5be8966f712bc3fc992edf3e9675c">_CLK_CCOR_CCOSLP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga0ce5be8966f712bc3fc992edf3e9675c">More...</a><br /></td></tr>
<tr class="separator:ga0ce5be8966f712bc3fc992edf3e9675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12510bbbfcecb6906dbb4e426050f837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12510bbbfcecb6906dbb4e426050f837">_CLK_CCOR_CCOSLP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12510bbbfcecb6906dbb4e426050f837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [0].  <a href="group___s_t_m8_t_l5_x.html#ga12510bbbfcecb6906dbb4e426050f837">More...</a><br /></td></tr>
<tr class="separator:ga12510bbbfcecb6906dbb4e426050f837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf21b98512ec899b9c3e4d0453656a1d4">_CLK_CCOR_CCOSLP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1].  <a href="group___s_t_m8_t_l5_x.html#gaf21b98512ec899b9c3e4d0453656a1d4">More...</a><br /></td></tr>
<tr class="separator:gaf21b98512ec899b9c3e4d0453656a1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register.  <a href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register.  <a href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a89008a9601c8712cb6e0e97f68227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1a89008a9601c8712cb6e0e97f68227">_WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae1a89008a9601c8712cb6e0e97f68227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0].  <a href="group___s_t_m8_t_l5_x.html#gae1a89008a9601c8712cb6e0e97f68227">More...</a><br /></td></tr>
<tr class="separator:gae1a89008a9601c8712cb6e0e97f68227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">_WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0].  <a href="group___s_t_m8_t_l5_x.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44ab241783523ad708ef74db47abc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4c44ab241783523ad708ef74db47abc4">_WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4c44ab241783523ad708ef74db47abc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1].  <a href="group___s_t_m8_t_l5_x.html#ga4c44ab241783523ad708ef74db47abc4">More...</a><br /></td></tr>
<tr class="separator:ga4c44ab241783523ad708ef74db47abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c67b558adccb49ec77219b080fd25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5c67b558adccb49ec77219b080fd25d">_WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5c67b558adccb49ec77219b080fd25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2].  <a href="group___s_t_m8_t_l5_x.html#gaf5c67b558adccb49ec77219b080fd25d">More...</a><br /></td></tr>
<tr class="separator:gaf5c67b558adccb49ec77219b080fd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">_WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3].  <a href="group___s_t_m8_t_l5_x.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">More...</a><br /></td></tr>
<tr class="separator:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4a9a4e65fda2a56fad4828820c2bc6a">_WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4].  <a href="group___s_t_m8_t_l5_x.html#gad4a9a4e65fda2a56fad4828820c2bc6a">More...</a><br /></td></tr>
<tr class="separator:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e312dfd0e3a5411bf1434d0589d865f">_WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5].  <a href="group___s_t_m8_t_l5_x.html#ga2e312dfd0e3a5411bf1434d0589d865f">More...</a><br /></td></tr>
<tr class="separator:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf22f95fb2caba9f7992b64e018ad247e">_WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf22f95fb2caba9f7992b64e018ad247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6].  <a href="group___s_t_m8_t_l5_x.html#gaf22f95fb2caba9f7992b64e018ad247e">More...</a><br /></td></tr>
<tr class="separator:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation (n/a if WWDG enabled by option byte) [0].  <a href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">More...</a><br /></td></tr>
<tr class="separator:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2070d65d667434ce7bc9fcb08730746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac2070d65d667434ce7bc9fcb08730746">_WWDG_WR_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2070d65d667434ce7bc9fcb08730746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0].  <a href="group___s_t_m8_t_l5_x.html#gac2070d65d667434ce7bc9fcb08730746">More...</a><br /></td></tr>
<tr class="separator:gac2070d65d667434ce7bc9fcb08730746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga797aa2eeae09906f1a5348c54e5a03ea">_WWDG_WR_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0].  <a href="group___s_t_m8_t_l5_x.html#ga797aa2eeae09906f1a5348c54e5a03ea">More...</a><br /></td></tr>
<tr class="separator:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8b36ea81e6195ce86820fc6f9605c89">_WWDG_WR_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8b36ea81e6195ce86820fc6f9605c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1].  <a href="group___s_t_m8_t_l5_x.html#gae8b36ea81e6195ce86820fc6f9605c89">More...</a><br /></td></tr>
<tr class="separator:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab96faefe5894b72b6b38a573881c902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab96faefe5894b72b6b38a573881c902">_WWDG_WR_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab96faefe5894b72b6b38a573881c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2].  <a href="group___s_t_m8_t_l5_x.html#gaab96faefe5894b72b6b38a573881c902">More...</a><br /></td></tr>
<tr class="separator:gaab96faefe5894b72b6b38a573881c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c21752e3816f7aa6e390abed80fc4c9">_WWDG_WR_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3].  <a href="group___s_t_m8_t_l5_x.html#ga9c21752e3816f7aa6e390abed80fc4c9">More...</a><br /></td></tr>
<tr class="separator:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600e693341add0dde237eb19775f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4600e693341add0dde237eb19775f725">_WWDG_WR_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4600e693341add0dde237eb19775f725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4].  <a href="group___s_t_m8_t_l5_x.html#ga4600e693341add0dde237eb19775f725">More...</a><br /></td></tr>
<tr class="separator:ga4600e693341add0dde237eb19775f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf7d80024f200c2896c9bfb5320aafa4">_WWDG_WR_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf7d80024f200c2896c9bfb5320aafa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5].  <a href="group___s_t_m8_t_l5_x.html#gacf7d80024f200c2896c9bfb5320aafa4">More...</a><br /></td></tr>
<tr class="separator:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2ea6bd408380593cd73abba7b03fc5">_WWDG_WR_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6].  <a href="group___s_t_m8_t_l5_x.html#ga9a2ea6bd408380593cd73abba7b03fc5">More...</a><br /></td></tr>
<tr class="separator:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register.  <a href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register.  <a href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadcbdb8461dab29c7c57082b27d4410f">_IWDG_KR_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gaadcbdb8461dab29c7c57082b27d4410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable.  <a href="group___s_t_m8_t_l5_x.html#gaadcbdb8461dab29c7c57082b27d4410f">More...</a><br /></td></tr>
<tr class="separator:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528dd431d16c44bc5617b969e62f200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga528dd431d16c44bc5617b969e62f200d">_IWDG_KR_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga528dd431d16c44bc5617b969e62f200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh.  <a href="group___s_t_m8_t_l5_x.html#ga528dd431d16c44bc5617b969e62f200d">More...</a><br /></td></tr>
<tr class="separator:ga528dd431d16c44bc5617b969e62f200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897c65f7befd920ae94773a9e23f13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac897c65f7befd920ae94773a9e23f13d">_IWDG_KR_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gac897c65f7befd920ae94773a9e23f13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR.  <a href="group___s_t_m8_t_l5_x.html#gac897c65f7befd920ae94773a9e23f13d">More...</a><br /></td></tr>
<tr class="separator:gac897c65f7befd920ae94773a9e23f13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab3a38adcbc39ff111eeabe25941b35d">_IWDG_PR_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3a38adcbc39ff111eeabe25941b35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0].  <a href="group___s_t_m8_t_l5_x.html#gaab3a38adcbc39ff111eeabe25941b35d">More...</a><br /></td></tr>
<tr class="separator:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc6debdf40469bcf2a2242253fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafabc6debdf40469bcf2a2242253fdb42">_IWDG_PR_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafabc6debdf40469bcf2a2242253fdb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0].  <a href="group___s_t_m8_t_l5_x.html#gafabc6debdf40469bcf2a2242253fdb42">More...</a><br /></td></tr>
<tr class="separator:gafabc6debdf40469bcf2a2242253fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3135f28c42b81733a637fc16be9675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3135f28c42b81733a637fc16be9675f">_IWDG_PR_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa3135f28c42b81733a637fc16be9675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1].  <a href="group___s_t_m8_t_l5_x.html#gaa3135f28c42b81733a637fc16be9675f">More...</a><br /></td></tr>
<tr class="separator:gaa3135f28c42b81733a637fc16be9675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2a82614b5287a2c84a9ff56dca001b41">_IWDG_PR_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2a82614b5287a2c84a9ff56dca001b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2].  <a href="group___s_t_m8_t_l5_x.html#ga2a82614b5287a2c84a9ff56dca001b41">More...</a><br /></td></tr>
<tr class="separator:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register.  <a href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register.  <a href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4553dab46277fcab418470bc34aaf2a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4553dab46277fcab418470bc34aaf2a1">_AWU_CSR_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4553dab46277fcab418470bc34aaf2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga4553dab46277fcab418470bc34aaf2a1">More...</a><br /></td></tr>
<tr class="separator:ga4553dab46277fcab418470bc34aaf2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c42056ed265e946adba2b478a243cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07c42056ed265e946adba2b478a243cf">_AWU_CSR_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07c42056ed265e946adba2b478a243cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga07c42056ed265e946adba2b478a243cf">More...</a><br /></td></tr>
<tr class="separator:ga07c42056ed265e946adba2b478a243cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e1b412dd116893aeea9c0c3d1040e22">_AWU_CSR_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga5e1b412dd116893aeea9c0c3d1040e22">More...</a><br /></td></tr>
<tr class="separator:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994a90fb10793c60f352009a16abb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7994a90fb10793c60f352009a16abb87">_AWU_APR_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7994a90fb10793c60f352009a16abb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0].  <a href="group___s_t_m8_t_l5_x.html#ga7994a90fb10793c60f352009a16abb87">More...</a><br /></td></tr>
<tr class="separator:ga7994a90fb10793c60f352009a16abb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">_AWU_APR_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0].  <a href="group___s_t_m8_t_l5_x.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">More...</a><br /></td></tr>
<tr class="separator:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">_AWU_APR_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1].  <a href="group___s_t_m8_t_l5_x.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">More...</a><br /></td></tr>
<tr class="separator:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">_AWU_APR_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2].  <a href="group___s_t_m8_t_l5_x.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">More...</a><br /></td></tr>
<tr class="separator:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e86ad9022b619b28732c5aee34772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac84e86ad9022b619b28732c5aee34772">_AWU_APR_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac84e86ad9022b619b28732c5aee34772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3].  <a href="group___s_t_m8_t_l5_x.html#gac84e86ad9022b619b28732c5aee34772">More...</a><br /></td></tr>
<tr class="separator:gac84e86ad9022b619b28732c5aee34772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab05b097a7448bca341a702c59b503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafab05b097a7448bca341a702c59b503f">_AWU_APR_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafab05b097a7448bca341a702c59b503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4].  <a href="group___s_t_m8_t_l5_x.html#gafab05b097a7448bca341a702c59b503f">More...</a><br /></td></tr>
<tr class="separator:gafab05b097a7448bca341a702c59b503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3cc3b91117baf4b6161893094254f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c3cc3b91117baf4b6161893094254f6">_AWU_APR_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c3cc3b91117baf4b6161893094254f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5].  <a href="group___s_t_m8_t_l5_x.html#ga2c3cc3b91117baf4b6161893094254f6">More...</a><br /></td></tr>
<tr class="separator:ga2c3cc3b91117baf4b6161893094254f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b682460b56131e96dbfd501343cc955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b682460b56131e96dbfd501343cc955">_AWU_APR_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b682460b56131e96dbfd501343cc955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0].  <a href="group___s_t_m8_t_l5_x.html#ga0b682460b56131e96dbfd501343cc955">More...</a><br /></td></tr>
<tr class="separator:ga0b682460b56131e96dbfd501343cc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69f3c63b5a9d7408b1eda043fc85357b">_AWU_APR_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga69f3c63b5a9d7408b1eda043fc85357b">More...</a><br /></td></tr>
<tr class="separator:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga485dbc46b98db4dd3030ac7c96e92820">_AWU_APR_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga485dbc46b98db4dd3030ac7c96e92820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga485dbc46b98db4dd3030ac7c96e92820">More...</a><br /></td></tr>
<tr class="separator:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ed0bfea98a726e4bac6a62cade4c930">_AWU_APR_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2].  <a href="group___s_t_m8_t_l5_x.html#ga7ed0bfea98a726e4bac6a62cade4c930">More...</a><br /></td></tr>
<tr class="separator:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fd54206553519805c72f72d42b0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4fd54206553519805c72f72d42b0dd6">_AWU_APR_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4fd54206553519805c72f72d42b0dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3].  <a href="group___s_t_m8_t_l5_x.html#gaf4fd54206553519805c72f72d42b0dd6">More...</a><br /></td></tr>
<tr class="separator:gaf4fd54206553519805c72f72d42b0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register.  <a href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf46ce0526c747ed991ffe09d33e51a6a">_BEEP_CSR_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0].  <a href="group___s_t_m8_t_l5_x.html#gaf46ce0526c747ed991ffe09d33e51a6a">More...</a><br /></td></tr>
<tr class="separator:gaf46ce0526c747ed991ffe09d33e51a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff6c56e81be94a9e9ddda95e8024f91d">_BEEP_CSR_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0].  <a href="group___s_t_m8_t_l5_x.html#gaff6c56e81be94a9e9ddda95e8024f91d">More...</a><br /></td></tr>
<tr class="separator:gaff6c56e81be94a9e9ddda95e8024f91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">_BEEP_CSR_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1].  <a href="group___s_t_m8_t_l5_x.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">More...</a><br /></td></tr>
<tr class="separator:gaf7d70dbd7f30c6dcd2826af98cbceb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25df36ff10a652bc826445ebe95595e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf25df36ff10a652bc826445ebe95595e">_BEEP_CSR_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf25df36ff10a652bc826445ebe95595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2].  <a href="group___s_t_m8_t_l5_x.html#gaf25df36ff10a652bc826445ebe95595e">More...</a><br /></td></tr>
<tr class="separator:gaf25df36ff10a652bc826445ebe95595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0ce849d6370e000c55897196a9b63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e0ce849d6370e000c55897196a9b63f">_BEEP_CSR_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0e0ce849d6370e000c55897196a9b63f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3].  <a href="group___s_t_m8_t_l5_x.html#ga0e0ce849d6370e000c55897196a9b63f">More...</a><br /></td></tr>
<tr class="separator:ga0e0ce849d6370e000c55897196a9b63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27f8989bced22f797e8a843034cbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed27f8989bced22f797e8a843034cbc8">_BEEP_CSR_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaed27f8989bced22f797e8a843034cbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4].  <a href="group___s_t_m8_t_l5_x.html#gaed27f8989bced22f797e8a843034cbc8">More...</a><br /></td></tr>
<tr class="separator:gaed27f8989bced22f797e8a843034cbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga305dc261df136d12b1d0a44f0c5dda83">_BEEP_CSR_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga305dc261df136d12b1d0a44f0c5dda83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga305dc261df136d12b1d0a44f0c5dda83">More...</a><br /></td></tr>
<tr class="separator:ga305dc261df136d12b1d0a44f0c5dda83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">_BEEP_CSR_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">More...</a><br /></td></tr>
<tr class="separator:ga5b5b9b1d5ce61bdfa2dee6b348fc76e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0245420a1c9f45affdece8477638d125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0245420a1c9f45affdece8477638d125">_BEEP_CSR_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0245420a1c9f45affdece8477638d125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga0245420a1c9f45affdece8477638d125">More...</a><br /></td></tr>
<tr class="separator:ga0245420a1c9f45affdece8477638d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a1fc840cac7f4e01758ca93a37f2329">_BEEP_CSR_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga6a1fc840cac7f4e01758ca93a37f2329">More...</a><br /></td></tr>
<tr class="separator:ga6a1fc840cac7f4e01758ca93a37f2329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad">_SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0].  <a href="group___s_t_m8_t_l5_x.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad">More...</a><br /></td></tr>
<tr class="separator:ga7ef9aad7cb7e94d8a2d98de927dd46ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga588fe61442f36d0f3c8ea64bfa585095">_SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga588fe61442f36d0f3c8ea64bfa585095"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0].  <a href="group___s_t_m8_t_l5_x.html#ga588fe61442f36d0f3c8ea64bfa585095">More...</a><br /></td></tr>
<tr class="separator:ga588fe61442f36d0f3c8ea64bfa585095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34da153795a9f8647ae7ca236d13b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae34da153795a9f8647ae7ca236d13b20">_SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae34da153795a9f8647ae7ca236d13b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0].  <a href="group___s_t_m8_t_l5_x.html#gae34da153795a9f8647ae7ca236d13b20">More...</a><br /></td></tr>
<tr class="separator:gae34da153795a9f8647ae7ca236d13b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc180124171f24eb1045d351f9f41da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadc180124171f24eb1045d351f9f41da">_SPI_CR1_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaadc180124171f24eb1045d351f9f41da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0].  <a href="group___s_t_m8_t_l5_x.html#gaadc180124171f24eb1045d351f9f41da">More...</a><br /></td></tr>
<tr class="separator:gaadc180124171f24eb1045d351f9f41da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ad2e94bf86f2d55f47344157cc6f4ca">_SPI_CR1_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0].  <a href="group___s_t_m8_t_l5_x.html#ga9ad2e94bf86f2d55f47344157cc6f4ca">More...</a><br /></td></tr>
<tr class="separator:ga9ad2e94bf86f2d55f47344157cc6f4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9a1e42da70789b7012fdb7c5c958439">_SPI_CR1_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa9a1e42da70789b7012fdb7c5c958439"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1].  <a href="group___s_t_m8_t_l5_x.html#gaa9a1e42da70789b7012fdb7c5c958439">More...</a><br /></td></tr>
<tr class="separator:gaa9a1e42da70789b7012fdb7c5c958439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40eafa5a049e972b468233f91cb0bcc8">_SPI_CR1_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40eafa5a049e972b468233f91cb0bcc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2].  <a href="group___s_t_m8_t_l5_x.html#ga40eafa5a049e972b468233f91cb0bcc8">More...</a><br /></td></tr>
<tr class="separator:ga40eafa5a049e972b468233f91cb0bcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d2aebe2c60c5721d262a2a992c2caea">_SPI_CR1_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga4d2aebe2c60c5721d262a2a992c2caea">More...</a><br /></td></tr>
<tr class="separator:ga4d2aebe2c60c5721d262a2a992c2caea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cb30b5826ea1f46500014e99566fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc3cb30b5826ea1f46500014e99566fc">_SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabc3cb30b5826ea1f46500014e99566fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0].  <a href="group___s_t_m8_t_l5_x.html#gabc3cb30b5826ea1f46500014e99566fc">More...</a><br /></td></tr>
<tr class="separator:gabc3cb30b5826ea1f46500014e99566fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e34b787bc40f7f21200388f5e40386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78e34b787bc40f7f21200388f5e40386">_SPI_CR2_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78e34b787bc40f7f21200388f5e40386"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0].  <a href="group___s_t_m8_t_l5_x.html#ga78e34b787bc40f7f21200388f5e40386">More...</a><br /></td></tr>
<tr class="separator:ga78e34b787bc40f7f21200388f5e40386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56da2d7306e8cc8360e5b839795076f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56da2d7306e8cc8360e5b839795076f3">_SPI_CR2_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56da2d7306e8cc8360e5b839795076f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0].  <a href="group___s_t_m8_t_l5_x.html#ga56da2d7306e8cc8360e5b839795076f3">More...</a><br /></td></tr>
<tr class="separator:ga56da2d7306e8cc8360e5b839795076f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7903fa54bc4354adec4f3353e9f7227">_SPI_CR2_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf7903fa54bc4354adec4f3353e9f7227"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0].  <a href="group___s_t_m8_t_l5_x.html#gaf7903fa54bc4354adec4f3353e9f7227">More...</a><br /></td></tr>
<tr class="separator:gaf7903fa54bc4354adec4f3353e9f7227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3">_SPI_CR2_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0].  <a href="group___s_t_m8_t_l5_x.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3">More...</a><br /></td></tr>
<tr class="separator:ga2de8ed2cf15b8c1e1272e89cc1a135b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7d70e78c35779166254d225ce7192e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba7d70e78c35779166254d225ce7192e">_SPI_CR2_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaba7d70e78c35779166254d225ce7192e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaba7d70e78c35779166254d225ce7192e">More...</a><br /></td></tr>
<tr class="separator:gaba7d70e78c35779166254d225ce7192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga011f03816944bfc8f06ea9c2eb5f2b16">_SPI_ICR_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga011f03816944bfc8f06ea9c2eb5f2b16">More...</a><br /></td></tr>
<tr class="separator:ga011f03816944bfc8f06ea9c2eb5f2b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b780a05eaca1f4235457ad7df4449c8">_SPI_ICR_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9b780a05eaca1f4235457ad7df4449c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga9b780a05eaca1f4235457ad7df4449c8">More...</a><br /></td></tr>
<tr class="separator:ga9b780a05eaca1f4235457ad7df4449c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668c53b67ae78282331adae0d7819c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga668c53b67ae78282331adae0d7819c4c">_SPI_ICR_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga668c53b67ae78282331adae0d7819c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga668c53b67ae78282331adae0d7819c4c">More...</a><br /></td></tr>
<tr class="separator:ga668c53b67ae78282331adae0d7819c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308a3dddaf384bf9c154737a504a25c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga308a3dddaf384bf9c154737a504a25c1">_SPI_ICR_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga308a3dddaf384bf9c154737a504a25c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga308a3dddaf384bf9c154737a504a25c1">More...</a><br /></td></tr>
<tr class="separator:ga308a3dddaf384bf9c154737a504a25c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e0134daac285f3c3da958cd32c7ad9a">_SPI_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0].  <a href="group___s_t_m8_t_l5_x.html#ga7e0134daac285f3c3da958cd32c7ad9a">More...</a><br /></td></tr>
<tr class="separator:ga7e0134daac285f3c3da958cd32c7ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094f171c674370855aa2348ce0c51591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga094f171c674370855aa2348ce0c51591">_SPI_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga094f171c674370855aa2348ce0c51591"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0].  <a href="group___s_t_m8_t_l5_x.html#ga094f171c674370855aa2348ce0c51591">More...</a><br /></td></tr>
<tr class="separator:ga094f171c674370855aa2348ce0c51591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdd1382d15b51656e12dffc514af3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bdd1382d15b51656e12dffc514af3df">_SPI_SR_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5bdd1382d15b51656e12dffc514af3df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga5bdd1382d15b51656e12dffc514af3df">More...</a><br /></td></tr>
<tr class="separator:ga5bdd1382d15b51656e12dffc514af3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed3acd83dab34fba14777e96be22e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafed3acd83dab34fba14777e96be22e3a">_SPI_SR_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafed3acd83dab34fba14777e96be22e3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0].  <a href="group___s_t_m8_t_l5_x.html#gafed3acd83dab34fba14777e96be22e3a">More...</a><br /></td></tr>
<tr class="separator:gafed3acd83dab34fba14777e96be22e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df">_SPI_SR_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df">More...</a><br /></td></tr>
<tr class="separator:ga34dcd0a1f8b3b3d3031ccc0b61d078df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac522ac74babd33253b4de7f73e39749e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac522ac74babd33253b4de7f73e39749e">_SPI_SR_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac522ac74babd33253b4de7f73e39749e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0].  <a href="group___s_t_m8_t_l5_x.html#gac522ac74babd33253b4de7f73e39749e">More...</a><br /></td></tr>
<tr class="separator:gac522ac74babd33253b4de7f73e39749e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">_I2C_OAR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">More...</a><br /></td></tr>
<tr class="separator:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d64888be43da117a63d2b33ded17214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">_I2C_OAR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7d64888be43da117a63d2b33ded17214"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">More...</a><br /></td></tr>
<tr class="separator:ga7d64888be43da117a63d2b33ded17214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dcbcb2121e463c3988d921ba365200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">_I2C_OAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga45dcbcb2121e463c3988d921ba365200"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2.  <a href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">More...</a><br /></td></tr>
<tr class="separator:ga45dcbcb2121e463c3988d921ba365200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271efecc19ade61af8495b9b9567bcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">_I2C_OAR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga271efecc19ade61af8495b9b9567bcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">More...</a><br /></td></tr>
<tr class="separator:ga271efecc19ade61af8495b9b9567bcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264a7ecc47b81208274d51326022b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">_I2C_OAR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf264a7ecc47b81208274d51326022b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">More...</a><br /></td></tr>
<tr class="separator:gaf264a7ecc47b81208274d51326022b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">_I2C_OAR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2aa29ed4a665d60b19d11202fa88552b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">More...</a><br /></td></tr>
<tr class="separator:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57fc2e5ea5c5692229ced4a19949d963">_I2C_CR1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga57fc2e5ea5c5692229ced4a19949d963"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga57fc2e5ea5c5692229ced4a19949d963">More...</a><br /></td></tr>
<tr class="separator:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05da5ea41075c0658b5f7260bee2f8df">_I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga05da5ea41075c0658b5f7260bee2f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga05da5ea41075c0658b5f7260bee2f8df">More...</a><br /></td></tr>
<tr class="separator:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a4b817794bd6659af808acb3d029a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53a4b817794bd6659af808acb3d029a7">_I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga53a4b817794bd6659af808acb3d029a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga53a4b817794bd6659af808acb3d029a7">More...</a><br /></td></tr>
<tr class="separator:ga53a4b817794bd6659af808acb3d029a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c58c6c090c567a316aa95d2013a7fb6">_I2C_CR2_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0].  <a href="group___s_t_m8_t_l5_x.html#ga9c58c6c090c567a316aa95d2013a7fb6">More...</a><br /></td></tr>
<tr class="separator:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">_I2C_CR2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0].  <a href="group___s_t_m8_t_l5_x.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">More...</a><br /></td></tr>
<tr class="separator:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6465d48fb5d146b171f8d75182c4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab6465d48fb5d146b171f8d75182c4199">_I2C_CR2_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab6465d48fb5d146b171f8d75182c4199"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0].  <a href="group___s_t_m8_t_l5_x.html#gab6465d48fb5d146b171f8d75182c4199">More...</a><br /></td></tr>
<tr class="separator:gab6465d48fb5d146b171f8d75182c4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">_I2C_CR2_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0].  <a href="group___s_t_m8_t_l5_x.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">More...</a><br /></td></tr>
<tr class="separator:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bd73cb458867d9c5a388ea1787d0743">_I2C_CR2_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9bd73cb458867d9c5a388ea1787d0743"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0].  <a href="group___s_t_m8_t_l5_x.html#ga9bd73cb458867d9c5a388ea1787d0743">More...</a><br /></td></tr>
<tr class="separator:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e0309b921d45e1e64edb125bdc9c16">_I2C_FREQR_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55e0309b921d45e1e64edb125bdc9c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0].  <a href="group___s_t_m8_t_l5_x.html#ga55e0309b921d45e1e64edb125bdc9c16">More...</a><br /></td></tr>
<tr class="separator:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6715171647d87e10b58085e765c7ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6715171647d87e10b58085e765c7ab39">_I2C_FREQR_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6715171647d87e10b58085e765c7ab39"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0].  <a href="group___s_t_m8_t_l5_x.html#ga6715171647d87e10b58085e765c7ab39">More...</a><br /></td></tr>
<tr class="separator:ga6715171647d87e10b58085e765c7ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c148caf699520646d8e266adb31777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4c148caf699520646d8e266adb31777">_I2C_FREQR_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c148caf699520646d8e266adb31777"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1].  <a href="group___s_t_m8_t_l5_x.html#gae4c148caf699520646d8e266adb31777">More...</a><br /></td></tr>
<tr class="separator:gae4c148caf699520646d8e266adb31777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854ac07ddb027af4932fb91794e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac1854ac07ddb027af4932fb91794e6a9">_I2C_FREQR_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1854ac07ddb027af4932fb91794e6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2].  <a href="group___s_t_m8_t_l5_x.html#gac1854ac07ddb027af4932fb91794e6a9">More...</a><br /></td></tr>
<tr class="separator:gac1854ac07ddb027af4932fb91794e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff75f68d3481a4bb8b951ac13716f9ba">_I2C_FREQR_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3].  <a href="group___s_t_m8_t_l5_x.html#gaff75f68d3481a4bb8b951ac13716f9ba">More...</a><br /></td></tr>
<tr class="separator:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96299b1afc8d432666ed4f8689efd5c8">_I2C_FREQR_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96299b1afc8d432666ed4f8689efd5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4].  <a href="group___s_t_m8_t_l5_x.html#ga96299b1afc8d432666ed4f8689efd5c8">More...</a><br /></td></tr>
<tr class="separator:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabf5a10c7c14ba26471d421bc2b7fd268">_I2C_FREQR_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5].  <a href="group___s_t_m8_t_l5_x.html#gabf5a10c7c14ba26471d421bc2b7fd268">More...</a><br /></td></tr>
<tr class="separator:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3fac2afa343d4ca3c9067f4a38a35f0">_I2C_OAR1L_ADD1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [0] (in 10-bit address mode)  <a href="group___s_t_m8_t_l5_x.html#gad3fac2afa343d4ca3c9067f4a38a35f0">More...</a><br /></td></tr>
<tr class="separator:gad3fac2afa343d4ca3c9067f4a38a35f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8783448d39b656d48f6f9c3cb53eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad8783448d39b656d48f6f9c3cb53eda">_I2C_OAR1L_ADD1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad8783448d39b656d48f6f9c3cb53eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [1].  <a href="group___s_t_m8_t_l5_x.html#gaad8783448d39b656d48f6f9c3cb53eda">More...</a><br /></td></tr>
<tr class="separator:gaad8783448d39b656d48f6f9c3cb53eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09326a9839bcc0d6d1a2c5eeda4cc882">_I2C_OAR1L_ADD1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [2].  <a href="group___s_t_m8_t_l5_x.html#ga09326a9839bcc0d6d1a2c5eeda4cc882">More...</a><br /></td></tr>
<tr class="separator:ga09326a9839bcc0d6d1a2c5eeda4cc882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f92a503a4c0199ab1c6cc21a862512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28f92a503a4c0199ab1c6cc21a862512">_I2C_OAR1L_ADD1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga28f92a503a4c0199ab1c6cc21a862512"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [3].  <a href="group___s_t_m8_t_l5_x.html#ga28f92a503a4c0199ab1c6cc21a862512">More...</a><br /></td></tr>
<tr class="separator:ga28f92a503a4c0199ab1c6cc21a862512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7021955af97811c3483f658688c88e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7021955af97811c3483f658688c88e80">_I2C_OAR1L_ADD1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7021955af97811c3483f658688c88e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [4].  <a href="group___s_t_m8_t_l5_x.html#ga7021955af97811c3483f658688c88e80">More...</a><br /></td></tr>
<tr class="separator:ga7021955af97811c3483f658688c88e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63072edf0b530c6920b86beb9fc6498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf63072edf0b530c6920b86beb9fc6498">_I2C_OAR1L_ADD1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf63072edf0b530c6920b86beb9fc6498"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [5].  <a href="group___s_t_m8_t_l5_x.html#gaf63072edf0b530c6920b86beb9fc6498">More...</a><br /></td></tr>
<tr class="separator:gaf63072edf0b530c6920b86beb9fc6498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab07a426c7cbca4efe29b3f97efb7dc99">_I2C_OAR1L_ADD1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [6].  <a href="group___s_t_m8_t_l5_x.html#gab07a426c7cbca4efe29b3f97efb7dc99">More...</a><br /></td></tr>
<tr class="separator:gab07a426c7cbca4efe29b3f97efb7dc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa986701d5af2ea99c9424fa9ffddb445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa986701d5af2ea99c9424fa9ffddb445">_I2C_OAR1L_ADD1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa986701d5af2ea99c9424fa9ffddb445"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [7].  <a href="group___s_t_m8_t_l5_x.html#gaa986701d5af2ea99c9424fa9ffddb445">More...</a><br /></td></tr>
<tr class="separator:gaa986701d5af2ea99c9424fa9ffddb445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c3c0bfe67dc17e198fa73e551dc461e">_I2C_OAR1H_ADD1_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9:8] (in 10-bit address mode)  <a href="group___s_t_m8_t_l5_x.html#ga2c3c0bfe67dc17e198fa73e551dc461e">More...</a><br /></td></tr>
<tr class="separator:ga2c3c0bfe67dc17e198fa73e551dc461e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfe5c1601dce1f103ec5d0d260810a3f">_I2C_OAR1H_ADD1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [8].  <a href="group___s_t_m8_t_l5_x.html#gadfe5c1601dce1f103ec5d0d260810a3f">More...</a><br /></td></tr>
<tr class="separator:gadfe5c1601dce1f103ec5d0d260810a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95c72dc9f311b39e60200149e27835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c95c72dc9f311b39e60200149e27835">_I2C_OAR1H_ADD1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c95c72dc9f311b39e60200149e27835"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9].  <a href="group___s_t_m8_t_l5_x.html#ga2c95c72dc9f311b39e60200149e27835">More...</a><br /></td></tr>
<tr class="separator:ga2c95c72dc9f311b39e60200149e27835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a384031d086de8e4d916ed864f7433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8a384031d086de8e4d916ed864f7433">_I2C_OAR1H_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae8a384031d086de8e4d916ed864f7433"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0].  <a href="group___s_t_m8_t_l5_x.html#gae8a384031d086de8e4d916ed864f7433">More...</a><br /></td></tr>
<tr class="separator:gae8a384031d086de8e4d916ed864f7433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga403ef69ccbf2c7d84a195e9df131a0be">_I2C_OAR1H_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga403ef69ccbf2c7d84a195e9df131a0be">More...</a><br /></td></tr>
<tr class="separator:ga403ef69ccbf2c7d84a195e9df131a0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee85662fc752a5bd811b274a0593405a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee85662fc752a5bd811b274a0593405a">_I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee85662fc752a5bd811b274a0593405a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Dual addressing mode enable.  <a href="group___s_t_m8_t_l5_x.html#gaee85662fc752a5bd811b274a0593405a">More...</a><br /></td></tr>
<tr class="separator:gaee85662fc752a5bd811b274a0593405a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaddfa7437cff47c7bfca69e96e9f479c6">_I2C_OAR2_ADD2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [1].  <a href="group___s_t_m8_t_l5_x.html#gaddfa7437cff47c7bfca69e96e9f479c6">More...</a><br /></td></tr>
<tr class="separator:gaddfa7437cff47c7bfca69e96e9f479c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fa7e7bb900897561bb08c10793fe9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga65fa7e7bb900897561bb08c10793fe9e">_I2C_OAR2_ADD2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga65fa7e7bb900897561bb08c10793fe9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [2].  <a href="group___s_t_m8_t_l5_x.html#ga65fa7e7bb900897561bb08c10793fe9e">More...</a><br /></td></tr>
<tr class="separator:ga65fa7e7bb900897561bb08c10793fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cb876ee27cce66ee877dd49713330c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0cb876ee27cce66ee877dd49713330c">_I2C_OAR2_ADD2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0cb876ee27cce66ee877dd49713330c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [3].  <a href="group___s_t_m8_t_l5_x.html#gae0cb876ee27cce66ee877dd49713330c">More...</a><br /></td></tr>
<tr class="separator:gae0cb876ee27cce66ee877dd49713330c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecdcae1a0790401db8610f7c438da066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecdcae1a0790401db8610f7c438da066">_I2C_OAR2_ADD2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaecdcae1a0790401db8610f7c438da066"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [4].  <a href="group___s_t_m8_t_l5_x.html#gaecdcae1a0790401db8610f7c438da066">More...</a><br /></td></tr>
<tr class="separator:gaecdcae1a0790401db8610f7c438da066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabfbeeaae07f6cb2932d0a4144e4001c1">_I2C_OAR2_ADD2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [5].  <a href="group___s_t_m8_t_l5_x.html#gabfbeeaae07f6cb2932d0a4144e4001c1">More...</a><br /></td></tr>
<tr class="separator:gabfbeeaae07f6cb2932d0a4144e4001c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf4e21d9fb9dcb152f1cc3756db27962">_I2C_OAR2_ADD2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [6].  <a href="group___s_t_m8_t_l5_x.html#gaaf4e21d9fb9dcb152f1cc3756db27962">More...</a><br /></td></tr>
<tr class="separator:gaaf4e21d9fb9dcb152f1cc3756db27962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83b4ebc0cbefa0cc4187ec6df09fb8eb">_I2C_OAR2_ADD2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [7].  <a href="group___s_t_m8_t_l5_x.html#ga83b4ebc0cbefa0cc4187ec6df09fb8eb">More...</a><br /></td></tr>
<tr class="separator:ga83b4ebc0cbefa0cc4187ec6df09fb8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">_I2C_SR1_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f4fcca0d3569670102866047b93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga151f4fcca0d3569670102866047b93ca">_I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151f4fcca0d3569670102866047b93ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga151f4fcca0d3569670102866047b93ca">More...</a><br /></td></tr>
<tr class="separator:ga151f4fcca0d3569670102866047b93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">_I2C_SR1_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0].  <a href="group___s_t_m8_t_l5_x.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">More...</a><br /></td></tr>
<tr class="separator:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea03d1541e84f0972d634857f78599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bea03d1541e84f0972d634857f78599">_I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2bea03d1541e84f0972d634857f78599"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga2bea03d1541e84f0972d634857f78599">More...</a><br /></td></tr>
<tr class="separator:ga2bea03d1541e84f0972d634857f78599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c77e9be83e7587aad4c61e055672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119c77e9be83e7587aad4c61e055672d">_I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga119c77e9be83e7587aad4c61e055672d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga119c77e9be83e7587aad4c61e055672d">More...</a><br /></td></tr>
<tr class="separator:ga119c77e9be83e7587aad4c61e055672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7e95ef4e19a51972ea94537a46293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1f7e95ef4e19a51972ea94537a46293">_I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad1f7e95ef4e19a51972ea94537a46293"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0].  <a href="group___s_t_m8_t_l5_x.html#gad1f7e95ef4e19a51972ea94537a46293">More...</a><br /></td></tr>
<tr class="separator:gad1f7e95ef4e19a51972ea94537a46293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">_I2C_SR1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0].  <a href="group___s_t_m8_t_l5_x.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">More...</a><br /></td></tr>
<tr class="separator:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3981da9c4f9f92781f9cbf04b946a97b">_I2C_SR2_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0].  <a href="group___s_t_m8_t_l5_x.html#ga3981da9c4f9f92781f9cbf04b946a97b">More...</a><br /></td></tr>
<tr class="separator:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d56385a8363fbddd16affd82129ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga879d56385a8363fbddd16affd82129ca">_I2C_SR2_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga879d56385a8363fbddd16affd82129ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga879d56385a8363fbddd16affd82129ca">More...</a><br /></td></tr>
<tr class="separator:ga879d56385a8363fbddd16affd82129ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fdbf23fc678f8647e52915c75efa69d">_I2C_SR2_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fdbf23fc678f8647e52915c75efa69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0].  <a href="group___s_t_m8_t_l5_x.html#ga8fdbf23fc678f8647e52915c75efa69d">More...</a><br /></td></tr>
<tr class="separator:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga121aba1dba1dfd0f13d8d26512c60266">_I2C_SR2_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga121aba1dba1dfd0f13d8d26512c60266"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0].  <a href="group___s_t_m8_t_l5_x.html#ga121aba1dba1dfd0f13d8d26512c60266">More...</a><br /></td></tr>
<tr class="separator:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb32aaa99872c646020f778ec5f3face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb32aaa99872c646020f778ec5f3face">_I2C_SR2_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb32aaa99872c646020f778ec5f3face"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0].  <a href="group___s_t_m8_t_l5_x.html#gafb32aaa99872c646020f778ec5f3face">More...</a><br /></td></tr>
<tr class="separator:gafb32aaa99872c646020f778ec5f3face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71c9c886881a13c39224836392bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e71c9c886881a13c39224836392bbc0">_I2C_SR3_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e71c9c886881a13c39224836392bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0].  <a href="group___s_t_m8_t_l5_x.html#ga5e71c9c886881a13c39224836392bbc0">More...</a><br /></td></tr>
<tr class="separator:ga5e71c9c886881a13c39224836392bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec0da1f47bea2dca015372635a9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02ec0da1f47bea2dca015372635a9699">_I2C_SR3_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga02ec0da1f47bea2dca015372635a9699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0].  <a href="group___s_t_m8_t_l5_x.html#ga02ec0da1f47bea2dca015372635a9699">More...</a><br /></td></tr>
<tr class="separator:ga02ec0da1f47bea2dca015372635a9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2815e70b85db023afd663e0b000f19c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2815e70b85db023afd663e0b000f19c8">_I2C_SR3_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2815e70b85db023afd663e0b000f19c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0].  <a href="group___s_t_m8_t_l5_x.html#ga2815e70b85db023afd663e0b000f19c8">More...</a><br /></td></tr>
<tr class="separator:ga2815e70b85db023afd663e0b000f19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaafbf7fd5045de678e44dd37cbebfc9a4">_I2C_SR3_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#gaafbf7fd5045de678e44dd37cbebfc9a4">More...</a><br /></td></tr>
<tr class="separator:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4746414bd3d3f891d96706aa167513e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4746414bd3d3f891d96706aa167513e6">_I2C_SR3_DUALF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4746414bd3d3f891d96706aa167513e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual flag (Slave mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga4746414bd3d3f891d96706aa167513e6">More...</a><br /></td></tr>
<tr class="separator:ga4746414bd3d3f891d96706aa167513e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga960d89d9b78c102d7a64bddc67c68dff">_I2C_ITR_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga960d89d9b78c102d7a64bddc67c68dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga960d89d9b78c102d7a64bddc67c68dff">More...</a><br /></td></tr>
<tr class="separator:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga787cd254e3eec54ae18dabb3cd3cd225">_I2C_ITR_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga787cd254e3eec54ae18dabb3cd3cd225">More...</a><br /></td></tr>
<tr class="separator:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaefcbdf00caf2a1c2197bb051737ac787">_I2C_ITR_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaefcbdf00caf2a1c2197bb051737ac787"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaefcbdf00caf2a1c2197bb051737ac787">More...</a><br /></td></tr>
<tr class="separator:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa222c8fa7baaccab63e53d8923de1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa222c8fa7baaccab63e53d8923de1962">_I2C_CCRH_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa222c8fa7baaccab63e53d8923de1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0].  <a href="group___s_t_m8_t_l5_x.html#gaa222c8fa7baaccab63e53d8923de1962">More...</a><br /></td></tr>
<tr class="separator:gaa222c8fa7baaccab63e53d8923de1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">_I2C_CCRH_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0].  <a href="group___s_t_m8_t_l5_x.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">More...</a><br /></td></tr>
<tr class="separator:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f55b305c4da1f1514840a2b33a21fa1">_I2C_CCRH_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1].  <a href="group___s_t_m8_t_l5_x.html#ga7f55b305c4da1f1514840a2b33a21fa1">More...</a><br /></td></tr>
<tr class="separator:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa1043a16eb2d56e74495ce7f524c28a5">_I2C_CCRH_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2].  <a href="group___s_t_m8_t_l5_x.html#gaa1043a16eb2d56e74495ce7f524c28a5">More...</a><br /></td></tr>
<tr class="separator:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840dba751431a29cd4c45ac61a138a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga840dba751431a29cd4c45ac61a138a22">_I2C_CCRH_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga840dba751431a29cd4c45ac61a138a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3].  <a href="group___s_t_m8_t_l5_x.html#ga840dba751431a29cd4c45ac61a138a22">More...</a><br /></td></tr>
<tr class="separator:ga840dba751431a29cd4c45ac61a138a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fd6de89963a3814050fd69b19fe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07fd6de89963a3814050fd69b19fe64b">_I2C_CCRH_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07fd6de89963a3814050fd69b19fe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0].  <a href="group___s_t_m8_t_l5_x.html#ga07fd6de89963a3814050fd69b19fe64b">More...</a><br /></td></tr>
<tr class="separator:ga07fd6de89963a3814050fd69b19fe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e58fa58597e36f566cde770a4ce70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e58fa58597e36f566cde770a4ce70df">_I2C_CCRH_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0e58fa58597e36f566cde770a4ce70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga0e58fa58597e36f566cde770a4ce70df">More...</a><br /></td></tr>
<tr class="separator:ga0e58fa58597e36f566cde770a4ce70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2c03c6a8d86c08878bd9139e83e87ae">_I2C_TRISER_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0].  <a href="group___s_t_m8_t_l5_x.html#gaa2c03c6a8d86c08878bd9139e83e87ae">More...</a><br /></td></tr>
<tr class="separator:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0add208d1d531725fd7d5e6e76121c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0add208d1d531725fd7d5e6e76121c6">_I2C_TRISER_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae0add208d1d531725fd7d5e6e76121c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0].  <a href="group___s_t_m8_t_l5_x.html#gae0add208d1d531725fd7d5e6e76121c6">More...</a><br /></td></tr>
<tr class="separator:gae0add208d1d531725fd7d5e6e76121c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7abd21e01e15964504fc86fa235bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae3a7abd21e01e15964504fc86fa235bb">_I2C_TRISER_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3a7abd21e01e15964504fc86fa235bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1].  <a href="group___s_t_m8_t_l5_x.html#gae3a7abd21e01e15964504fc86fa235bb">More...</a><br /></td></tr>
<tr class="separator:gae3a7abd21e01e15964504fc86fa235bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ed96705f9efe1355f0355d454fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga51c1ed96705f9efe1355f0355d454fed">_I2C_TRISER_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51c1ed96705f9efe1355f0355d454fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2].  <a href="group___s_t_m8_t_l5_x.html#ga51c1ed96705f9efe1355f0355d454fed">More...</a><br /></td></tr>
<tr class="separator:ga51c1ed96705f9efe1355f0355d454fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1e90e7b9426527ff254f6a8be3be1a89">_I2C_TRISER_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3].  <a href="group___s_t_m8_t_l5_x.html#ga1e90e7b9426527ff254f6a8be3be1a89">More...</a><br /></td></tr>
<tr class="separator:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20711891c3aa173021391eaca6e78c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa20711891c3aa173021391eaca6e78c2">_I2C_TRISER_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa20711891c3aa173021391eaca6e78c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4].  <a href="group___s_t_m8_t_l5_x.html#gaa20711891c3aa173021391eaca6e78c2">More...</a><br /></td></tr>
<tr class="separator:gaa20711891c3aa173021391eaca6e78c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac07bc8c9fe49f1fa6d7c012cdee94163">_I2C_TRISER_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5].  <a href="group___s_t_m8_t_l5_x.html#gac07bc8c9fe49f1fa6d7c012cdee94163">More...</a><br /></td></tr>
<tr class="separator:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f8180518da65e41da9183b51e3e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">_USART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td></tr>
<tr class="memdesc:ga721f8180518da65e41da9183b51e3e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">More...</a><br /></td></tr>
<tr class="separator:ga721f8180518da65e41da9183b51e3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad878b2edc99ef758f3852cc055bd5da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">_USART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad878b2edc99ef758f3852cc055bd5da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register.  <a href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">More...</a><br /></td></tr>
<tr class="separator:gad878b2edc99ef758f3852cc055bd5da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aed88d7d255006f2295f74b572615d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">_USART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4aed88d7d255006f2295f74b572615d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register.  <a href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">More...</a><br /></td></tr>
<tr class="separator:ga4aed88d7d255006f2295f74b572615d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6622905a98b61a1f366cdfd335097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">_USART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5b6622905a98b61a1f366cdfd335097b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1.  <a href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">More...</a><br /></td></tr>
<tr class="separator:ga5b6622905a98b61a1f366cdfd335097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">_USART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2.  <a href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">More...</a><br /></td></tr>
<tr class="separator:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab345d7bb557c418fb0754f8d79742b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">_USART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaeab345d7bb557c418fb0754f8d79742b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1.  <a href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">More...</a><br /></td></tr>
<tr class="separator:gaeab345d7bb557c418fb0754f8d79742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">_USART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2.  <a href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">More...</a><br /></td></tr>
<tr class="separator:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f42c7a552816b8ad44fb9192462739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">_USART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga76f42c7a552816b8ad44fb9192462739"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3.  <a href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">More...</a><br /></td></tr>
<tr class="separator:ga76f42c7a552816b8ad44fb9192462739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c82378abaef6ef16b0acbf72ce519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">_USART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga020c82378abaef6ef16b0acbf72ce519"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4.  <a href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">More...</a><br /></td></tr>
<tr class="separator:ga020c82378abaef6ef16b0acbf72ce519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2999a5c4c5271977acf3513051e226e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">_USART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga2999a5c4c5271977acf3513051e226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">More...</a><br /></td></tr>
<tr class="separator:ga2999a5c4c5271977acf3513051e226e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">_USART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">More...</a><br /></td></tr>
<tr class="separator:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3364b75a2048aa7df77610cb2341fab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">_USART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3364b75a2048aa7df77610cb2341fab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">More...</a><br /></td></tr>
<tr class="separator:ga3364b75a2048aa7df77610cb2341fab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37375101a852a352f643218d34c7f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">_USART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37375101a852a352f643218d34c7f6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">More...</a><br /></td></tr>
<tr class="separator:ga37375101a852a352f643218d34c7f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">_USART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c55306ea816a5dcb44b50adea6a5652"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">More...</a><br /></td></tr>
<tr class="separator:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89294a1f60a490c66c7744f21065d602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">_USART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga89294a1f60a490c66c7744f21065d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">More...</a><br /></td></tr>
<tr class="separator:ga89294a1f60a490c66c7744f21065d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd0b3437334818d6ec76335bac8c790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">_USART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacbd0b3437334818d6ec76335bac8c790"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 reset value.  <a href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">More...</a><br /></td></tr>
<tr class="separator:gacbd0b3437334818d6ec76335bac8c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99684192916d335f45ba09fa8b806515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga99684192916d335f45ba09fa8b806515">_USART_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga99684192916d335f45ba09fa8b806515"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity error [0].  <a href="group___s_t_m8_t_l5_x.html#ga99684192916d335f45ba09fa8b806515">More...</a><br /></td></tr>
<tr class="separator:ga99684192916d335f45ba09fa8b806515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2be79b8d7ee624cbe5a65b0c21cc54ca">_USART_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Framing error [0].  <a href="group___s_t_m8_t_l5_x.html#ga2be79b8d7ee624cbe5a65b0c21cc54ca">More...</a><br /></td></tr>
<tr class="separator:ga2be79b8d7ee624cbe5a65b0c21cc54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b43942bdb1d4afff567b1691bb5e50e">_USART_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Noise flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga2b43942bdb1d4afff567b1691bb5e50e">More...</a><br /></td></tr>
<tr class="separator:ga2b43942bdb1d4afff567b1691bb5e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c91cbe718faabb3e863d732f817d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1c91cbe718faabb3e863d732f817d43">_USART_SR_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1c91cbe718faabb3e863d732f817d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART LIN Header Error (LIN Slave mode) / Overrun error [0].  <a href="group___s_t_m8_t_l5_x.html#gab1c91cbe718faabb3e863d732f817d43">More...</a><br /></td></tr>
<tr class="separator:gab1c91cbe718faabb3e863d732f817d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacfe78f3c5b79b7447fd92d6cd13520ce">_USART_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE line detected [0].  <a href="group___s_t_m8_t_l5_x.html#gacfe78f3c5b79b7447fd92d6cd13520ce">More...</a><br /></td></tr>
<tr class="separator:gacfe78f3c5b79b7447fd92d6cd13520ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a24883f82ced55c379cf961dc22f6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7a24883f82ced55c379cf961dc22f6b0">_USART_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7a24883f82ced55c379cf961dc22f6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Read data register not empty [0].  <a href="group___s_t_m8_t_l5_x.html#ga7a24883f82ced55c379cf961dc22f6b0">More...</a><br /></td></tr>
<tr class="separator:ga7a24883f82ced55c379cf961dc22f6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b7c3f7a55700701bd1f9fcede0bf928">_USART_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete [0].  <a href="group___s_t_m8_t_l5_x.html#ga9b7c3f7a55700701bd1f9fcede0bf928">More...</a><br /></td></tr>
<tr class="separator:ga9b7c3f7a55700701bd1f9fcede0bf928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d6667db6f64ed28745e5794dd9f0d6b">_USART_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit data register empty [0].  <a href="group___s_t_m8_t_l5_x.html#ga2d6667db6f64ed28745e5794dd9f0d6b">More...</a><br /></td></tr>
<tr class="separator:ga2d6667db6f64ed28745e5794dd9f0d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55432757c85fc2cc1e66f54371a87962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55432757c85fc2cc1e66f54371a87962">_USART_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55432757c85fc2cc1e66f54371a87962"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga55432757c85fc2cc1e66f54371a87962">More...</a><br /></td></tr>
<tr class="separator:ga55432757c85fc2cc1e66f54371a87962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dc341cac8385704e4ca2c1ed677cb4e">_USART_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga6dc341cac8385704e4ca2c1ed677cb4e">More...</a><br /></td></tr>
<tr class="separator:ga6dc341cac8385704e4ca2c1ed677cb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad616f0f30dddfa2fbd8316cec260fec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad616f0f30dddfa2fbd8316cec260fec0">_USART_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad616f0f30dddfa2fbd8316cec260fec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity control enable [0].  <a href="group___s_t_m8_t_l5_x.html#gad616f0f30dddfa2fbd8316cec260fec0">More...</a><br /></td></tr>
<tr class="separator:gad616f0f30dddfa2fbd8316cec260fec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf3c5cb21e5bbd60d3ee524c6fb3e13e">_USART_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Wakeup method [0].  <a href="group___s_t_m8_t_l5_x.html#gacf3c5cb21e5bbd60d3ee524c6fb3e13e">More...</a><br /></td></tr>
<tr class="separator:gacf3c5cb21e5bbd60d3ee524c6fb3e13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46d5ca20b585a578b92aedf7de97ddf2">_USART_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART word length [0].  <a href="group___s_t_m8_t_l5_x.html#ga46d5ca20b585a578b92aedf7de97ddf2">More...</a><br /></td></tr>
<tr class="separator:ga46d5ca20b585a578b92aedf7de97ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32de6333a297172a0a6bc029f35a17cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga32de6333a297172a0a6bc029f35a17cc">_USART_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga32de6333a297172a0a6bc029f35a17cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (for low power consumption) [0].  <a href="group___s_t_m8_t_l5_x.html#ga32de6333a297172a0a6bc029f35a17cc">More...</a><br /></td></tr>
<tr class="separator:ga32de6333a297172a0a6bc029f35a17cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2afee656df3c3f54ea4a23272c0e8ce1">_USART_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_t_l5_x.html#ga2afee656df3c3f54ea4a23272c0e8ce1">More...</a><br /></td></tr>
<tr class="separator:ga2afee656df3c3f54ea4a23272c0e8ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa3291ae7f21ad028bcc65c5ab07712b">_USART_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_m8_t_l5_x.html#gafa3291ae7f21ad028bcc65c5ab07712b">More...</a><br /></td></tr>
<tr class="separator:gafa3291ae7f21ad028bcc65c5ab07712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8066a4d9fe905151bc1f37049f703f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8066a4d9fe905151bc1f37049f703f6">_USART_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8066a4d9fe905151bc1f37049f703f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Send break [0].  <a href="group___s_t_m8_t_l5_x.html#gac8066a4d9fe905151bc1f37049f703f6">More...</a><br /></td></tr>
<tr class="separator:gac8066a4d9fe905151bc1f37049f703f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc330903c135a3b3a30e9093601c226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fc330903c135a3b3a30e9093601c226">_USART_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3fc330903c135a3b3a30e9093601c226"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver wakeup [0].  <a href="group___s_t_m8_t_l5_x.html#ga3fc330903c135a3b3a30e9093601c226">More...</a><br /></td></tr>
<tr class="separator:ga3fc330903c135a3b3a30e9093601c226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3079b9c62ce1c2873375061e9763c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8f3079b9c62ce1c2873375061e9763c1">_USART_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8f3079b9c62ce1c2873375061e9763c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga8f3079b9c62ce1c2873375061e9763c1">More...</a><br /></td></tr>
<tr class="separator:ga8f3079b9c62ce1c2873375061e9763c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ee82226874c70a461ddf3095e649c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29ee82226874c70a461ddf3095e649c8">_USART_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga29ee82226874c70a461ddf3095e649c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga29ee82226874c70a461ddf3095e649c8">More...</a><br /></td></tr>
<tr class="separator:ga29ee82226874c70a461ddf3095e649c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6078d80d473c7ee000050352b1687b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b6078d80d473c7ee000050352b1687b">_USART_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2b6078d80d473c7ee000050352b1687b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE Line interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga2b6078d80d473c7ee000050352b1687b">More...</a><br /></td></tr>
<tr class="separator:ga2b6078d80d473c7ee000050352b1687b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d838a066c00ed014bf58189277f20c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d838a066c00ed014bf58189277f20c3">_USART_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8d838a066c00ed014bf58189277f20c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga8d838a066c00ed014bf58189277f20c3">More...</a><br /></td></tr>
<tr class="separator:ga8d838a066c00ed014bf58189277f20c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5149b78be04a0f6513c6efa6b8a41784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5149b78be04a0f6513c6efa6b8a41784">_USART_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5149b78be04a0f6513c6efa6b8a41784"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga5149b78be04a0f6513c6efa6b8a41784">More...</a><br /></td></tr>
<tr class="separator:ga5149b78be04a0f6513c6efa6b8a41784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae3a06b0b008ba2ea99e955bd21c4eabf">_USART_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gae3a06b0b008ba2ea99e955bd21c4eabf">More...</a><br /></td></tr>
<tr class="separator:gae3a06b0b008ba2ea99e955bd21c4eabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5911860082f52b9d94e1c70d7e7a5c3">_USART_CR3_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Last bit clock pulse [0].  <a href="group___s_t_m8_t_l5_x.html#gae5911860082f52b9d94e1c70d7e7a5c3">More...</a><br /></td></tr>
<tr class="separator:gae5911860082f52b9d94e1c70d7e7a5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5f7f420412886a6d850ca573623b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d5f7f420412886a6d850ca573623b9b">_USART_CR3_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d5f7f420412886a6d850ca573623b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock phase [0].  <a href="group___s_t_m8_t_l5_x.html#ga1d5f7f420412886a6d850ca573623b9b">More...</a><br /></td></tr>
<tr class="separator:ga1d5f7f420412886a6d850ca573623b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938853f9707670853cb5d6f08a9c73ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga938853f9707670853cb5d6f08a9c73ad">_USART_CR3_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga938853f9707670853cb5d6f08a9c73ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock polarity [0].  <a href="group___s_t_m8_t_l5_x.html#ga938853f9707670853cb5d6f08a9c73ad">More...</a><br /></td></tr>
<tr class="separator:ga938853f9707670853cb5d6f08a9c73ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40e10c4ea5ec8e1b6e1db1821ce184fc">_USART_CR3_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga40e10c4ea5ec8e1b6e1db1821ce184fc">More...</a><br /></td></tr>
<tr class="separator:ga40e10c4ea5ec8e1b6e1db1821ce184fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d40b47a4ffcd739a619a884a34cc987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d40b47a4ffcd739a619a884a34cc987">_USART_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6d40b47a4ffcd739a619a884a34cc987"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga6d40b47a4ffcd739a619a884a34cc987">More...</a><br /></td></tr>
<tr class="separator:ga6d40b47a4ffcd739a619a884a34cc987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26be23cdca189760d04fc4dd2b9df93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab26be23cdca189760d04fc4dd2b9df93">_USART_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab26be23cdca189760d04fc4dd2b9df93"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [0].  <a href="group___s_t_m8_t_l5_x.html#gab26be23cdca189760d04fc4dd2b9df93">More...</a><br /></td></tr>
<tr class="separator:gab26be23cdca189760d04fc4dd2b9df93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fbf2b0f742ccee9bb1886a2f6bb4e1">_USART_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1].  <a href="group___s_t_m8_t_l5_x.html#gad2fbf2b0f742ccee9bb1886a2f6bb4e1">More...</a><br /></td></tr>
<tr class="separator:gad2fbf2b0f742ccee9bb1886a2f6bb4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2662fecac1945b9ab7542c5906049d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a2662fecac1945b9ab7542c5906049d">_USART_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3a2662fecac1945b9ab7542c5906049d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3:0].  <a href="group___s_t_m8_t_l5_x.html#ga3a2662fecac1945b9ab7542c5906049d">More...</a><br /></td></tr>
<tr class="separator:ga3a2662fecac1945b9ab7542c5906049d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b36e1e24814aba165000bbe14592c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf0b36e1e24814aba165000bbe14592c4">_USART_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0b36e1e24814aba165000bbe14592c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [0].  <a href="group___s_t_m8_t_l5_x.html#gaf0b36e1e24814aba165000bbe14592c4">More...</a><br /></td></tr>
<tr class="separator:gaf0b36e1e24814aba165000bbe14592c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19d9613ab8268ae1e5ebc52e78863cf8">_USART_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [1].  <a href="group___s_t_m8_t_l5_x.html#ga19d9613ab8268ae1e5ebc52e78863cf8">More...</a><br /></td></tr>
<tr class="separator:ga19d9613ab8268ae1e5ebc52e78863cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd9f0aeebbeb200abdc139158a02c3bd">_USART_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [2].  <a href="group___s_t_m8_t_l5_x.html#gacd9f0aeebbeb200abdc139158a02c3bd">More...</a><br /></td></tr>
<tr class="separator:gacd9f0aeebbeb200abdc139158a02c3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68e1308ddecc3e794fd654b505a5a48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad68e1308ddecc3e794fd654b505a5a48">_USART_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad68e1308ddecc3e794fd654b505a5a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3].  <a href="group___s_t_m8_t_l5_x.html#gad68e1308ddecc3e794fd654b505a5a48">More...</a><br /></td></tr>
<tr class="separator:gad68e1308ddecc3e794fd654b505a5a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc029d96eb787df8749eeadd0736e093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">_WFE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td></tr>
<tr class="memdesc:gacc029d96eb787df8749eeadd0736e093"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">More...</a><br /></td></tr>
<tr class="separator:gacc029d96eb787df8749eeadd0736e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8529494e7a96b32d511b5211f7116ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">_WFE_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8529494e7a96b32d511b5211f7116ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">More...</a><br /></td></tr>
<tr class="separator:ga8529494e7a96b32d511b5211f7116ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa362445098419126f12b0c3b3007b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">_WFE_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa362445098419126f12b0c3b3007b04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2.  <a href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">More...</a><br /></td></tr>
<tr class="separator:gaa362445098419126f12b0c3b3007b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">_WFE_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:gab44f0afab633ebf65ca2ac9360c61d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">More...</a><br /></td></tr>
<tr class="separator:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">_WFE_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">More...</a><br /></td></tr>
<tr class="separator:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab806b2fe1c56d594841c13bd35fa2e2f">_WFE_CR1_TIM2_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 update, trigger or break event [0].  <a href="group___s_t_m8_t_l5_x.html#gab806b2fe1c56d594841c13bd35fa2e2f">More...</a><br /></td></tr>
<tr class="separator:gab806b2fe1c56d594841c13bd35fa2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9032b7ec26b87bb044789ef88544ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9032b7ec26b87bb044789ef88544ece">_WFE_CR1_TIM2_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad9032b7ec26b87bb044789ef88544ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 capture or compare event [0].  <a href="group___s_t_m8_t_l5_x.html#gad9032b7ec26b87bb044789ef88544ece">More...</a><br /></td></tr>
<tr class="separator:gad9032b7ec26b87bb044789ef88544ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0daefd31122d4b9e540a19763ed1bcc2">_WFE_CR1_PXS_EV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on proximity sense event [0].  <a href="group___s_t_m8_t_l5_x.html#ga0daefd31122d4b9e540a19763ed1bcc2">More...</a><br /></td></tr>
<tr class="separator:ga0daefd31122d4b9e540a19763ed1bcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga583c69c85c1ccd8766dd32f83b591c9b">_WFE_CR1_EXTI_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 0 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga583c69c85c1ccd8766dd32f83b591c9b">More...</a><br /></td></tr>
<tr class="separator:ga583c69c85c1ccd8766dd32f83b591c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d0a8c7496975791440a20aebad67d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22d0a8c7496975791440a20aebad67d4">_WFE_CR1_EXTI_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga22d0a8c7496975791440a20aebad67d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 1 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga22d0a8c7496975791440a20aebad67d4">More...</a><br /></td></tr>
<tr class="separator:ga22d0a8c7496975791440a20aebad67d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga034cb4df02e4ad2089d85ae4e16e609b">_WFE_CR1_EXTI_EV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 2 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga034cb4df02e4ad2089d85ae4e16e609b">More...</a><br /></td></tr>
<tr class="separator:ga034cb4df02e4ad2089d85ae4e16e609b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a703efe46be6044c9c9f31e39b8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga811a703efe46be6044c9c9f31e39b8eb">_WFE_CR1_EXTI_EV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga811a703efe46be6044c9c9f31e39b8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 3 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga811a703efe46be6044c9c9f31e39b8eb">More...</a><br /></td></tr>
<tr class="separator:ga811a703efe46be6044c9c9f31e39b8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae3556ded7734a30bca96fae61273a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5ae3556ded7734a30bca96fae61273a5">_WFE_CR2_EXTI_EV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ae3556ded7734a30bca96fae61273a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 4 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga5ae3556ded7734a30bca96fae61273a5">More...</a><br /></td></tr>
<tr class="separator:ga5ae3556ded7734a30bca96fae61273a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339059e6de5a395186f9d6d151fe7f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga339059e6de5a395186f9d6d151fe7f7d">_WFE_CR2_EXTI_EV5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga339059e6de5a395186f9d6d151fe7f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 5 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga339059e6de5a395186f9d6d151fe7f7d">More...</a><br /></td></tr>
<tr class="separator:ga339059e6de5a395186f9d6d151fe7f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fd48cc515d457831aa5b03f6f8ef2f0">_WFE_CR2_EXTI_EV6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 6 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga8fd48cc515d457831aa5b03f6f8ef2f0">More...</a><br /></td></tr>
<tr class="separator:ga8fd48cc515d457831aa5b03f6f8ef2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b21fe4734c475109b1bbfbe6adb9a14">_WFE_CR2_EXTI_EV7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 7 of all ports event [0].  <a href="group___s_t_m8_t_l5_x.html#ga8b21fe4734c475109b1bbfbe6adb9a14">More...</a><br /></td></tr>
<tr class="separator:ga8b21fe4734c475109b1bbfbe6adb9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae411fe9829c223ecdb87155e6194d2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae411fe9829c223ecdb87155e6194d2e1">_WFE_CR2_EXTI_EVB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae411fe9829c223ecdb87155e6194d2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port B event [0].  <a href="group___s_t_m8_t_l5_x.html#gae411fe9829c223ecdb87155e6194d2e1">More...</a><br /></td></tr>
<tr class="separator:gae411fe9829c223ecdb87155e6194d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b631b4348d6bdac49a94144e6d8780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15b631b4348d6bdac49a94144e6d8780">_WFE_CR2_EXTI_EVD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga15b631b4348d6bdac49a94144e6d8780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port D event [0].  <a href="group___s_t_m8_t_l5_x.html#ga15b631b4348d6bdac49a94144e6d8780">More...</a><br /></td></tr>
<tr class="separator:ga15b631b4348d6bdac49a94144e6d8780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9bd5423297cae3314e289b5f3a870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">_TIM4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0af9bd5423297cae3314e289b5f3a870"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1.  <a href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">More...</a><br /></td></tr>
<tr class="separator:ga0af9bd5423297cae3314e289b5f3a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">_TIM4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2.  <a href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">More...</a><br /></td></tr>
<tr class="separator:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">_TIM4_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register.  <a href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">More...</a><br /></td></tr>
<tr class="separator:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">_TIM4_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">More...</a><br /></td></tr>
<tr class="separator:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">_TIM4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">More...</a><br /></td></tr>
<tr class="separator:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42b8fa9180c8400b77e599a89279427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">_TIM4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad42b8fa9180c8400b77e599a89279427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">More...</a><br /></td></tr>
<tr class="separator:gad42b8fa9180c8400b77e599a89279427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">_TIM4_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">More...</a><br /></td></tr>
<tr class="separator:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">_TIM4_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">More...</a><br /></td></tr>
<tr class="separator:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ed6d5673ec8a136ccad11a59bb6f398">_TIM4_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga2ed6d5673ec8a136ccad11a59bb6f398">More...</a><br /></td></tr>
<tr class="separator:ga2ed6d5673ec8a136ccad11a59bb6f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5681dbd1f909d8e18f814adbd7b7da5b">_TIM4_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0].  <a href="group___s_t_m8_t_l5_x.html#ga5681dbd1f909d8e18f814adbd7b7da5b">More...</a><br /></td></tr>
<tr class="separator:ga5681dbd1f909d8e18f814adbd7b7da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9554171014a67c7c4c70dfdf5be142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9554171014a67c7c4c70dfdf5be142">_TIM4_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3b9554171014a67c7c4c70dfdf5be142"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0].  <a href="group___s_t_m8_t_l5_x.html#ga3b9554171014a67c7c4c70dfdf5be142">More...</a><br /></td></tr>
<tr class="separator:ga3b9554171014a67c7c4c70dfdf5be142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dcbc866272ba5081286c5cac96db7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4dcbc866272ba5081286c5cac96db7d">_TIM4_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae4dcbc866272ba5081286c5cac96db7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0].  <a href="group___s_t_m8_t_l5_x.html#gae4dcbc866272ba5081286c5cac96db7d">More...</a><br /></td></tr>
<tr class="separator:gae4dcbc866272ba5081286c5cac96db7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga441a045dbb6719c93c52d3e34e4e6f83">_TIM4_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga441a045dbb6719c93c52d3e34e4e6f83">More...</a><br /></td></tr>
<tr class="separator:ga441a045dbb6719c93c52d3e34e4e6f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c5784e668a02e750e808f52306ac2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c5784e668a02e750e808f52306ac2a">_TIM4_CR2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga71c5784e668a02e750e808f52306ac2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga71c5784e668a02e750e808f52306ac2a">More...</a><br /></td></tr>
<tr class="separator:ga71c5784e668a02e750e808f52306ac2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga705b74e750b9325e6fe04176196bd1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga705b74e750b9325e6fe04176196bd1bb">_TIM4_CR2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga705b74e750b9325e6fe04176196bd1bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga705b74e750b9325e6fe04176196bd1bb">More...</a><br /></td></tr>
<tr class="separator:ga705b74e750b9325e6fe04176196bd1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75555d260f6bbd7fdae33150f56f828e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75555d260f6bbd7fdae33150f56f828e">_TIM4_CR2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga75555d260f6bbd7fdae33150f56f828e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga75555d260f6bbd7fdae33150f56f828e">More...</a><br /></td></tr>
<tr class="separator:ga75555d260f6bbd7fdae33150f56f828e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82b42012bc70a56d3aa6c3435b953696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82b42012bc70a56d3aa6c3435b953696">_TIM4_CR2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga82b42012bc70a56d3aa6c3435b953696"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2].  <a href="group___s_t_m8_t_l5_x.html#ga82b42012bc70a56d3aa6c3435b953696">More...</a><br /></td></tr>
<tr class="separator:ga82b42012bc70a56d3aa6c3435b953696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47af0027eb4bdc65fd372ad52baed428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47af0027eb4bdc65fd372ad52baed428">_TIM4_SMCR_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga47af0027eb4bdc65fd372ad52baed428"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga47af0027eb4bdc65fd372ad52baed428">More...</a><br /></td></tr>
<tr class="separator:ga47af0027eb4bdc65fd372ad52baed428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e064247328b99e401e61d298cd785f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e064247328b99e401e61d298cd785f7">_TIM4_SMCR_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0e064247328b99e401e61d298cd785f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga0e064247328b99e401e61d298cd785f7">More...</a><br /></td></tr>
<tr class="separator:ga0e064247328b99e401e61d298cd785f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea2578a62ce48fd7511960a9f030562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ea2578a62ce48fd7511960a9f030562">_TIM4_SMCR_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7ea2578a62ce48fd7511960a9f030562"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga7ea2578a62ce48fd7511960a9f030562">More...</a><br /></td></tr>
<tr class="separator:ga7ea2578a62ce48fd7511960a9f030562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa187df7f2efd7be8d5cd40a551256b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa187df7f2efd7be8d5cd40a551256b02">_TIM4_SMCR_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa187df7f2efd7be8d5cd40a551256b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2].  <a href="group___s_t_m8_t_l5_x.html#gaa187df7f2efd7be8d5cd40a551256b02">More...</a><br /></td></tr>
<tr class="separator:gaa187df7f2efd7be8d5cd40a551256b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7d8144f4b41d462dc03cd695fc166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad7d8144f4b41d462dc03cd695fc166c">_TIM4_SMCR_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad7d8144f4b41d462dc03cd695fc166c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2:0].  <a href="group___s_t_m8_t_l5_x.html#gaad7d8144f4b41d462dc03cd695fc166c">More...</a><br /></td></tr>
<tr class="separator:gaad7d8144f4b41d462dc03cd695fc166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6437dd8c3fdfe489d309e619966ca5f2">_TIM4_SMCR_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga6437dd8c3fdfe489d309e619966ca5f2">More...</a><br /></td></tr>
<tr class="separator:ga6437dd8c3fdfe489d309e619966ca5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4819c44706006c131a518369c7ecce6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4819c44706006c131a518369c7ecce6d">_TIM4_SMCR_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4819c44706006c131a518369c7ecce6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga4819c44706006c131a518369c7ecce6d">More...</a><br /></td></tr>
<tr class="separator:ga4819c44706006c131a518369c7ecce6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661f198776b79b1eb780c6e1947dbc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga661f198776b79b1eb780c6e1947dbc6d">_TIM4_SMCR_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga661f198776b79b1eb780c6e1947dbc6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2].  <a href="group___s_t_m8_t_l5_x.html#ga661f198776b79b1eb780c6e1947dbc6d">More...</a><br /></td></tr>
<tr class="separator:ga661f198776b79b1eb780c6e1947dbc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db655bd6ea6ad0806625b02daa53835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db655bd6ea6ad0806625b02daa53835">_TIM4_SMCR_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9db655bd6ea6ad0806625b02daa53835"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master/slave mode [0].  <a href="group___s_t_m8_t_l5_x.html#ga9db655bd6ea6ad0806625b02daa53835">More...</a><br /></td></tr>
<tr class="separator:ga9db655bd6ea6ad0806625b02daa53835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f">_TIM4_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f">More...</a><br /></td></tr>
<tr class="separator:gaa18f9c5fc7745611a1ffc7672d0f9d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfb846918130dddb422ea90922f2e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecfb846918130dddb422ea90922f2e58">_TIM4_IER_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaecfb846918130dddb422ea90922f2e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaecfb846918130dddb422ea90922f2e58">More...</a><br /></td></tr>
<tr class="separator:gaecfb846918130dddb422ea90922f2e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd91128eb68aeb2a57a6dcd77070efaf">_TIM4_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0].  <a href="group___s_t_m8_t_l5_x.html#gafd91128eb68aeb2a57a6dcd77070efaf">More...</a><br /></td></tr>
<tr class="separator:gafd91128eb68aeb2a57a6dcd77070efaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b471e740ae1bb3cbb232705b2a2740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4b471e740ae1bb3cbb232705b2a2740">_TIM4_SR1_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae4b471e740ae1bb3cbb232705b2a2740"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt flag [0].  <a href="group___s_t_m8_t_l5_x.html#gae4b471e740ae1bb3cbb232705b2a2740">More...</a><br /></td></tr>
<tr class="separator:gae4b471e740ae1bb3cbb232705b2a2740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25993e1e6acb06bb309626e6af0c7a65">_TIM4_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25993e1e6acb06bb309626e6af0c7a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0].  <a href="group___s_t_m8_t_l5_x.html#ga25993e1e6acb06bb309626e6af0c7a65">More...</a><br /></td></tr>
<tr class="separator:ga25993e1e6acb06bb309626e6af0c7a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab56b5a3eb6fb96b341f8acdf90350bfe">_TIM4_EGR_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger generation [0].  <a href="group___s_t_m8_t_l5_x.html#gab56b5a3eb6fb96b341f8acdf90350bfe">More...</a><br /></td></tr>
<tr class="separator:gab56b5a3eb6fb96b341f8acdf90350bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2565077c1d908fe7f47603c8627476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b2565077c1d908fe7f47603c8627476">_TIM4_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b2565077c1d908fe7f47603c8627476"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3:0].  <a href="group___s_t_m8_t_l5_x.html#ga3b2565077c1d908fe7f47603c8627476">More...</a><br /></td></tr>
<tr class="separator:ga3b2565077c1d908fe7f47603c8627476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga120f14afa2d82cd79c767cc5185798c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga120f14afa2d82cd79c767cc5185798c5">_TIM4_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga120f14afa2d82cd79c767cc5185798c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0].  <a href="group___s_t_m8_t_l5_x.html#ga120f14afa2d82cd79c767cc5185798c5">More...</a><br /></td></tr>
<tr class="separator:ga120f14afa2d82cd79c767cc5185798c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcc2b152cc176c694def974725e4a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1dcc2b152cc176c694def974725e4a0a">_TIM4_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1dcc2b152cc176c694def974725e4a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1].  <a href="group___s_t_m8_t_l5_x.html#ga1dcc2b152cc176c694def974725e4a0a">More...</a><br /></td></tr>
<tr class="separator:ga1dcc2b152cc176c694def974725e4a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f2682f0877b740ff929e8f62d4b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6f2682f0877b740ff929e8f62d4b223">_TIM4_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac6f2682f0877b740ff929e8f62d4b223"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2].  <a href="group___s_t_m8_t_l5_x.html#gac6f2682f0877b740ff929e8f62d4b223">More...</a><br /></td></tr>
<tr class="separator:gac6f2682f0877b740ff929e8f62d4b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456f4694cd2a5a0ad10e486f469ef9a9">_TIM4_PSCR_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3].  <a href="group___s_t_m8_t_l5_x.html#ga456f4694cd2a5a0ad10e486f469ef9a9">More...</a><br /></td></tr>
<tr class="separator:ga456f4694cd2a5a0ad10e486f469ef9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef30a65b7daa456f9368396c29f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">_PXS</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(_PXS_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td></tr>
<tr class="memdesc:gab1eef30a65b7daa456f9368396c29f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">More...</a><br /></td></tr>
<tr class="separator:gab1eef30a65b7daa456f9368396c29f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc41beb2795879628a3cfdf7d29735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">_PXS_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga53bc41beb2795879628a3cfdf7d29735"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1.  <a href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">More...</a><br /></td></tr>
<tr class="separator:ga53bc41beb2795879628a3cfdf7d29735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce5722d39ae5a6560912785c33272cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">_PXS_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga8ce5722d39ae5a6560912785c33272cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2.  <a href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">More...</a><br /></td></tr>
<tr class="separator:ga8ce5722d39ae5a6560912785c33272cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">_PXS_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3.  <a href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">More...</a><br /></td></tr>
<tr class="separator:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">_PXS_ISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register.  <a href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">More...</a><br /></td></tr>
<tr class="separator:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">_PXS_CKCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1.  <a href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">More...</a><br /></td></tr>
<tr class="separator:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfacb4630f12ed77380030af40d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">_PXS_CKCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad7bfacb4630f12ed77380030af40d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2.  <a href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">More...</a><br /></td></tr>
<tr class="separator:gad7bfacb4630f12ed77380030af40d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">_PXS_RXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7aad9ee0c55681fbf488e21bef11c077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">More...</a><br /></td></tr>
<tr class="separator:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">_PXS_RXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">More...</a><br /></td></tr>
<tr class="separator:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">_PXS_RXCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">More...</a><br /></td></tr>
<tr class="separator:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">_PXS_RXCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf50de75145c6df3b7fbe957eeca905e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">More...</a><br /></td></tr>
<tr class="separator:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">_PXS_RXCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">More...</a><br /></td></tr>
<tr class="separator:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98164b73466ff2a1552c425c30dfb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">_PXS_RXCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga98164b73466ff2a1552c425c30dfb7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">More...</a><br /></td></tr>
<tr class="separator:ga98164b73466ff2a1552c425c30dfb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">_PXS_RXCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga76f7b955201652e9daee1f80abf9f7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">More...</a><br /></td></tr>
<tr class="separator:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">_PXS_RXCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">More...</a><br /></td></tr>
<tr class="separator:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">_PXS_RXINSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">More...</a><br /></td></tr>
<tr class="separator:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb80b2bf39bbcd278012a228418d720b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">_PXS_RXINSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gafb80b2bf39bbcd278012a228418d720b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte.  <a href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">More...</a><br /></td></tr>
<tr class="separator:gafb80b2bf39bbcd278012a228418d720b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab279620671464cc04d4caa8d8e8d69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">_PXS_TXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gab279620671464cc04d4caa8d8e8d69a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">More...</a><br /></td></tr>
<tr class="separator:gab279620671464cc04d4caa8d8e8d69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">_PXS_TXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">More...</a><br /></td></tr>
<tr class="separator:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c56eb611f77bc50c24785a4a817bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">_PXS_MAXRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga76c56eb611f77bc50c24785a4a817bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">More...</a><br /></td></tr>
<tr class="separator:ga76c56eb611f77bc50c24785a4a817bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">_PXS_MAXRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">More...</a><br /></td></tr>
<tr class="separator:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7a10646f248585618c7c2605bf9a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">_PXS_MAXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga3f7a10646f248585618c7c2605bf9a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte.  <a href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">More...</a><br /></td></tr>
<tr class="separator:ga3f7a10646f248585618c7c2605bf9a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">_PXS_MAXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga0a986453cce2c1cdd12b5896f77c633f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">More...</a><br /></td></tr>
<tr class="separator:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91a00d2d056caf66696d0478d468b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">_PXS_RXSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:gab91a00d2d056caf66696d0478d468b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte.  <a href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">More...</a><br /></td></tr>
<tr class="separator:gab91a00d2d056caf66696d0478d468b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">_PXS_RXSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte.  <a href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">More...</a><br /></td></tr>
<tr class="separator:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">_PXS_RX0CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga425f13baa5ddc49b3820403dbb0b6729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">More...</a><br /></td></tr>
<tr class="separator:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">_PXS_RX0CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gadcfdfdcd1e7ca241965e99e816453e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 low byte.  <a href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">More...</a><br /></td></tr>
<tr class="separator:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">_PXS_RX1CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 high byte.  <a href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">More...</a><br /></td></tr>
<tr class="separator:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">_PXS_RX1CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 low byte.  <a href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">More...</a><br /></td></tr>
<tr class="separator:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fecb75bcb2c489f3348537c24780cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">_PXS_RX2CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:gac8fecb75bcb2c489f3348537c24780cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 high byte.  <a href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">More...</a><br /></td></tr>
<tr class="separator:gac8fecb75bcb2c489f3348537c24780cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4118ef8e8b04f7833871789e6fa66728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">_PXS_RX2CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga4118ef8e8b04f7833871789e6fa66728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">More...</a><br /></td></tr>
<tr class="separator:ga4118ef8e8b04f7833871789e6fa66728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">_PXS_RX3CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gae654b0b12b5d1cfe3daa4912aada343c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">More...</a><br /></td></tr>
<tr class="separator:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44998b0e38c87a0e9931e3a759d34548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">_PXS_RX3CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga44998b0e38c87a0e9931e3a759d34548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">More...</a><br /></td></tr>
<tr class="separator:ga44998b0e38c87a0e9931e3a759d34548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e1997c8b44f8152177a43211f2ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">_PXS_RX4CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:ga020e1997c8b44f8152177a43211f2ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">More...</a><br /></td></tr>
<tr class="separator:ga020e1997c8b44f8152177a43211f2ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401905484ce0deb77805d862174f1d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">_PXS_RX4CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:ga401905484ce0deb77805d862174f1d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">More...</a><br /></td></tr>
<tr class="separator:ga401905484ce0deb77805d862174f1d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">_PXS_RX5CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 high byte.  <a href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">More...</a><br /></td></tr>
<tr class="separator:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079e2ff31d930852728d30c6ee9140cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">_PXS_RX5CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga079e2ff31d930852728d30c6ee9140cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">More...</a><br /></td></tr>
<tr class="separator:ga079e2ff31d930852728d30c6ee9140cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">_PXS_RX6CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga28a872594d0fc4a52bd121534db7b7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">More...</a><br /></td></tr>
<tr class="separator:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621eacb1732459236c48ed9fe2070f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">_PXS_RX6CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga621eacb1732459236c48ed9fe2070f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">More...</a><br /></td></tr>
<tr class="separator:ga621eacb1732459236c48ed9fe2070f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6090570e3cc9b0969e971785b403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">_PXS_RX7CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:gae5d6090570e3cc9b0969e971785b403d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">More...</a><br /></td></tr>
<tr class="separator:gae5d6090570e3cc9b0969e971785b403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a057f8f1626a909d0553daa87671db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">_PXS_RX7CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga1a057f8f1626a909d0553daa87671db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">More...</a><br /></td></tr>
<tr class="separator:ga1a057f8f1626a909d0553daa87671db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">_PXS_RX8CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td></tr>
<tr class="memdesc:ga462ae392a7ce8af435f0fee6a43286cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 high byte.  <a href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">More...</a><br /></td></tr>
<tr class="separator:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340b17ed898731976d84f613ddbb71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">_PXS_RX8CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td></tr>
<tr class="memdesc:ga7340b17ed898731976d84f613ddbb71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">More...</a><br /></td></tr>
<tr class="separator:ga7340b17ed898731976d84f613ddbb71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">_PXS_RX9CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td></tr>
<tr class="memdesc:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 high byte.  <a href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">More...</a><br /></td></tr>
<tr class="separator:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58988349f0fe4d06c6d014881ea751ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">_PXS_RX9CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td></tr>
<tr class="memdesc:ga58988349f0fe4d06c6d014881ea751ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 low byte.  <a href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">More...</a><br /></td></tr>
<tr class="separator:ga58988349f0fe4d06c6d014881ea751ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">_PXS_RX0CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td></tr>
<tr class="memdesc:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0.  <a href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">More...</a><br /></td></tr>
<tr class="separator:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">_PXS_RX1CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td></tr>
<tr class="memdesc:ga47b5883dd59d2ca14f10820b246d6e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1.  <a href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">More...</a><br /></td></tr>
<tr class="separator:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">_PXS_RX2CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td></tr>
<tr class="memdesc:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2.  <a href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">More...</a><br /></td></tr>
<tr class="separator:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83096c8b5ecb2651c090a49971959fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">_PXS_RX3CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td></tr>
<tr class="memdesc:ga83096c8b5ecb2651c090a49971959fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3.  <a href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">More...</a><br /></td></tr>
<tr class="separator:ga83096c8b5ecb2651c090a49971959fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">_PXS_RX4CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td></tr>
<tr class="memdesc:gaadd69a003fe2b694d5ae151a133e64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4.  <a href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">More...</a><br /></td></tr>
<tr class="separator:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db5f2f01adfd24294418a3191bb22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">_PXS_RX5CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td></tr>
<tr class="memdesc:ga16db5f2f01adfd24294418a3191bb22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5.  <a href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">More...</a><br /></td></tr>
<tr class="separator:ga16db5f2f01adfd24294418a3191bb22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">_PXS_RX6CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td></tr>
<tr class="memdesc:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6.  <a href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">More...</a><br /></td></tr>
<tr class="separator:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4949dae2083a8fe84ecde934841e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">_PXS_RX7CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td></tr>
<tr class="memdesc:ga2d4949dae2083a8fe84ecde934841e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7.  <a href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">More...</a><br /></td></tr>
<tr class="separator:ga2d4949dae2083a8fe84ecde934841e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">_PXS_RX8CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td></tr>
<tr class="memdesc:ga9a95e0dadb3958d018bbafcab39adc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8.  <a href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">More...</a><br /></td></tr>
<tr class="separator:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">_PXS_RX9CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td></tr>
<tr class="memdesc:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9.  <a href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">More...</a><br /></td></tr>
<tr class="separator:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844021259b5f304e9434f020f992d148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">_PXS_RX0EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td></tr>
<tr class="memdesc:ga844021259b5f304e9434f020f992d148"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0.  <a href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">More...</a><br /></td></tr>
<tr class="separator:ga844021259b5f304e9434f020f992d148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">_PXS_RX1EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td></tr>
<tr class="memdesc:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1.  <a href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">More...</a><br /></td></tr>
<tr class="separator:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a3a5016db0b21b551796e971d2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">_PXS_RX2EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td></tr>
<tr class="memdesc:gad781a3a5016db0b21b551796e971d2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2.  <a href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">More...</a><br /></td></tr>
<tr class="separator:gad781a3a5016db0b21b551796e971d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">_PXS_RX3EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td></tr>
<tr class="memdesc:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3.  <a href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">More...</a><br /></td></tr>
<tr class="separator:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a554deff6e1573abd131812239c410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">_PXS_RX4EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td></tr>
<tr class="memdesc:ga25a554deff6e1573abd131812239c410"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4.  <a href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">More...</a><br /></td></tr>
<tr class="separator:ga25a554deff6e1573abd131812239c410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e995eaf2c6cafb327707968d9431939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">_PXS_RX5EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td></tr>
<tr class="memdesc:ga6e995eaf2c6cafb327707968d9431939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5.  <a href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">More...</a><br /></td></tr>
<tr class="separator:ga6e995eaf2c6cafb327707968d9431939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e04dff592faf450e119d890c94d6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">_PXS_RX6EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td></tr>
<tr class="memdesc:ga79e04dff592faf450e119d890c94d6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6.  <a href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">More...</a><br /></td></tr>
<tr class="separator:ga79e04dff592faf450e119d890c94d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">_PXS_RX7EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td></tr>
<tr class="memdesc:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7.  <a href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">More...</a><br /></td></tr>
<tr class="separator:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">_PXS_RX8EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td></tr>
<tr class="memdesc:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8.  <a href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">More...</a><br /></td></tr>
<tr class="separator:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">_PXS_RX9EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td></tr>
<tr class="memdesc:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9.  <a href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">More...</a><br /></td></tr>
<tr class="separator:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e3858884cecfad04860600333affb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">_PXS_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga98e3858884cecfad04860600333affb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">More...</a><br /></td></tr>
<tr class="separator:ga98e3858884cecfad04860600333affb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">_PXS_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">More...</a><br /></td></tr>
<tr class="separator:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">_PXS_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">More...</a><br /></td></tr>
<tr class="separator:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">_PXS_ISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">More...</a><br /></td></tr>
<tr class="separator:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5febf067988d309e93bc3d3b1f927790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">_PXS_CKCR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="memdesc:ga5febf067988d309e93bc3d3b1f927790"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">More...</a><br /></td></tr>
<tr class="separator:ga5febf067988d309e93bc3d3b1f927790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c05dab340d641e2b1ab25f4833150db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">_PXS_CKCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr class="memdesc:ga6c05dab340d641e2b1ab25f4833150db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">More...</a><br /></td></tr>
<tr class="separator:ga6c05dab340d641e2b1ab25f4833150db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">_PXS_RXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga920e54ccf13e7291d8693ca68ad7e473"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">More...</a><br /></td></tr>
<tr class="separator:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebac82d0736166b16e727893c6e9796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">_PXS_RXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga2ebac82d0736166b16e727893c6e9796"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">More...</a><br /></td></tr>
<tr class="separator:ga2ebac82d0736166b16e727893c6e9796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">_PXS_RXCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">More...</a><br /></td></tr>
<tr class="separator:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae945a7af8dd5c1756605363b228c09b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">_PXS_RXCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae945a7af8dd5c1756605363b228c09b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">More...</a><br /></td></tr>
<tr class="separator:gae945a7af8dd5c1756605363b228c09b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58956a3626eceee77c424ab6c9138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">_PXS_RXCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadf58956a3626eceee77c424ab6c9138d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">More...</a><br /></td></tr>
<tr class="separator:gadf58956a3626eceee77c424ab6c9138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">_PXS_RXCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">More...</a><br /></td></tr>
<tr class="separator:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">_PXS_RXCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">More...</a><br /></td></tr>
<tr class="separator:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">_PXS_RXCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga30822a4f4b69bbcb507daf877a793c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">More...</a><br /></td></tr>
<tr class="separator:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b23f41c034cabf915e39757238cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">_PXS_RXINSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad27b23f41c034cabf915e39757238cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">More...</a><br /></td></tr>
<tr class="separator:gad27b23f41c034cabf915e39757238cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">_PXS_RXINSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">More...</a><br /></td></tr>
<tr class="separator:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68af9c8332074a4842ab262669c56c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">_PXS_TXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga68af9c8332074a4842ab262669c56c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">More...</a><br /></td></tr>
<tr class="separator:ga68af9c8332074a4842ab262669c56c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea79920f2314c3a7d50d170c6771708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">_PXS_TXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaea79920f2314c3a7d50d170c6771708d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">More...</a><br /></td></tr>
<tr class="separator:gaea79920f2314c3a7d50d170c6771708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">_PXS_MAXRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">More...</a><br /></td></tr>
<tr class="separator:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">_PXS_MAXRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">More...</a><br /></td></tr>
<tr class="separator:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c272278264b519d007b0b565f700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">_PXS_MAXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa86c272278264b519d007b0b565f700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">More...</a><br /></td></tr>
<tr class="separator:gaa86c272278264b519d007b0b565f700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">_PXS_MAXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">More...</a><br /></td></tr>
<tr class="separator:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">_PXS_RXSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">More...</a><br /></td></tr>
<tr class="separator:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4334ced9e7500292bd9b8b0824322ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">_PXS_RXSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab4334ced9e7500292bd9b8b0824322ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">More...</a><br /></td></tr>
<tr class="separator:gab4334ced9e7500292bd9b8b0824322ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">_PXS_RXNCNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) high byte reset value.  <a href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">More...</a><br /></td></tr>
<tr class="separator:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">_PXS_RXNCNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) low byte reset value.  <a href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">More...</a><br /></td></tr>
<tr class="separator:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc667712792f46b5df96573dec320ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">_PXS_RXNCSSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fc667712792f46b5df96573dec320ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">More...</a><br /></td></tr>
<tr class="separator:ga8fc667712792f46b5df96573dec320ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">_PXS_RXNEPCCSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value.  <a href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">More...</a><br /></td></tr>
<tr class="separator:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77333ec32af3c78773693387fe0d79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad77333ec32af3c78773693387fe0d79a">_PXS_CR1_LOW_POWER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad77333ec32af3c78773693387fe0d79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Low power mode [0].  <a href="group___s_t_m8_t_l5_x.html#gad77333ec32af3c78773693387fe0d79a">More...</a><br /></td></tr>
<tr class="separator:gad77333ec32af3c78773693387fe0d79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a8cc6651739df13c01e589058befc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9a8cc6651739df13c01e589058befc0">_PXS_CR1_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad9a8cc6651739df13c01e589058befc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Start conversion [0].  <a href="group___s_t_m8_t_l5_x.html#gad9a8cc6651739df13c01e589058befc0">More...</a><br /></td></tr>
<tr class="separator:gad9a8cc6651739df13c01e589058befc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb120936b950a174bcaaff36ea5349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaabb120936b950a174bcaaff36ea5349">_PXS_CR1_PXSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaabb120936b950a174bcaaff36ea5349"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaaabb120936b950a174bcaaff36ea5349">More...</a><br /></td></tr>
<tr class="separator:gaaabb120936b950a174bcaaff36ea5349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5019129b4c7073f620372264d77babd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5019129b4c7073f620372264d77babd">_PXS_CR2_SYNCEDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae5019129b4c7073f620372264d77babd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization edge selection [0].  <a href="group___s_t_m8_t_l5_x.html#gae5019129b4c7073f620372264d77babd">More...</a><br /></td></tr>
<tr class="separator:gae5019129b4c7073f620372264d77babd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22b764a8a8fe402b0bfa9adc37da824f">_PXS_CR2_SYNCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable synchronization (SYNC) feature [0].  <a href="group___s_t_m8_t_l5_x.html#ga22b764a8a8fe402b0bfa9adc37da824f">More...</a><br /></td></tr>
<tr class="separator:ga22b764a8a8fe402b0bfa9adc37da824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa707424628c20810683fe5b0d6c8a4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa707424628c20810683fe5b0d6c8a4af">_PXS_CR2_RXCOUPLING</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa707424628c20810683fe5b0d6c8a4af"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Reduce coupling between receiver lines [0].  <a href="group___s_t_m8_t_l5_x.html#gaa707424628c20810683fe5b0d6c8a4af">More...</a><br /></td></tr>
<tr class="separator:gaa707424628c20810683fe5b0d6c8a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc669d3cb93ba2f8269b1028d2699bb">_PXS_CR2_RXGROUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Rx group selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga8fc669d3cb93ba2f8269b1028d2699bb">More...</a><br /></td></tr>
<tr class="separator:ga8fc669d3cb93ba2f8269b1028d2699bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga36728e3c8bb85ea8e2142ab8ed40af38">_PXS_CR2_NOISEDETEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga36728e3c8bb85ea8e2142ab8ed40af38">More...</a><br /></td></tr>
<tr class="separator:ga36728e3c8bb85ea8e2142ab8ed40af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01f6baf42183571c20f89815a442da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b01f6baf42183571c20f89815a442da">_PXS_CR2_FCCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2b01f6baf42183571c20f89815a442da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga2b01f6baf42183571c20f89815a442da">More...</a><br /></td></tr>
<tr class="separator:ga2b01f6baf42183571c20f89815a442da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd40920636a334a66814f52becdf549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffd40920636a334a66814f52becdf549">_PXS_CR2_EOCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaffd40920636a334a66814f52becdf549"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion interrupt enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaffd40920636a334a66814f52becdf549">More...</a><br /></td></tr>
<tr class="separator:gaffd40920636a334a66814f52becdf549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf860ee6440ac977398791ed999dad63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf860ee6440ac977398791ed999dad63">_PXS_CR3_VTHR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf860ee6440ac977398791ed999dad63"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3:0].  <a href="group___s_t_m8_t_l5_x.html#gacf860ee6440ac977398791ed999dad63">More...</a><br /></td></tr>
<tr class="separator:gacf860ee6440ac977398791ed999dad63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga766df8408e6c6cefac2a46bcb1ac1a25">_PXS_CR3_VTHR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga766df8408e6c6cefac2a46bcb1ac1a25">More...</a><br /></td></tr>
<tr class="separator:ga766df8408e6c6cefac2a46bcb1ac1a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62a678c12f8dd3d484ea1ccee155dd68">_PXS_CR3_VTHR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [1].  <a href="group___s_t_m8_t_l5_x.html#ga62a678c12f8dd3d484ea1ccee155dd68">More...</a><br /></td></tr>
<tr class="separator:ga62a678c12f8dd3d484ea1ccee155dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4edd8274e6106b1e4dcfd16c0609d5ac">_PXS_CR3_VTHR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [2].  <a href="group___s_t_m8_t_l5_x.html#ga4edd8274e6106b1e4dcfd16c0609d5ac">More...</a><br /></td></tr>
<tr class="separator:ga4edd8274e6106b1e4dcfd16c0609d5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2552eaf4024996baed3c07d5848a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca2552eaf4024996baed3c07d5848a2a">_PXS_CR3_VTHR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaca2552eaf4024996baed3c07d5848a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3].  <a href="group___s_t_m8_t_l5_x.html#gaca2552eaf4024996baed3c07d5848a2a">More...</a><br /></td></tr>
<tr class="separator:gaca2552eaf4024996baed3c07d5848a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafad5ee2f20b8578de17cadff4bdbe6a2">_PXS_CR3_BIAS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1:0].  <a href="group___s_t_m8_t_l5_x.html#gafad5ee2f20b8578de17cadff4bdbe6a2">More...</a><br /></td></tr>
<tr class="separator:gafad5ee2f20b8578de17cadff4bdbe6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc26171d012fab3b7f297d18917d6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1cc26171d012fab3b7f297d18917d6e4">_PXS_CR3_BIAS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1cc26171d012fab3b7f297d18917d6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga1cc26171d012fab3b7f297d18917d6e4">More...</a><br /></td></tr>
<tr class="separator:ga1cc26171d012fab3b7f297d18917d6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5fb0a7d5c160b55c44e368c741bf6eb">_PXS_CR3_BIAS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1].  <a href="group___s_t_m8_t_l5_x.html#gae5fb0a7d5c160b55c44e368c741bf6eb">More...</a><br /></td></tr>
<tr class="separator:gae5fb0a7d5c160b55c44e368c741bf6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5607b836ad6ef673fb725dec386067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a5607b836ad6ef673fb725dec386067">_PXS_CR3_STAB</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4a5607b836ad6ef673fb725dec386067"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga4a5607b836ad6ef673fb725dec386067">More...</a><br /></td></tr>
<tr class="separator:ga4a5607b836ad6ef673fb725dec386067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5a4c4188737c6aad01e1f17e8a3f27dc">_PXS_CR3_STAB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [0].  <a href="group___s_t_m8_t_l5_x.html#ga5a4c4188737c6aad01e1f17e8a3f27dc">More...</a><br /></td></tr>
<tr class="separator:ga5a4c4188737c6aad01e1f17e8a3f27dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bcce6b8786888d55cb2741fd5d0f5d4">_PXS_CR3_STAB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1].  <a href="group___s_t_m8_t_l5_x.html#ga6bcce6b8786888d55cb2741fd5d0f5d4">More...</a><br /></td></tr>
<tr class="separator:ga6bcce6b8786888d55cb2741fd5d0f5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebaf832e19973d1bba687b3c8d4d9966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebaf832e19973d1bba687b3c8d4d9966">_PXS_ISR_SYNC_OVRF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaebaf832e19973d1bba687b3c8d4d9966"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) overflow flag [0].  <a href="group___s_t_m8_t_l5_x.html#gaebaf832e19973d1bba687b3c8d4d9966">More...</a><br /></td></tr>
<tr class="separator:gaebaf832e19973d1bba687b3c8d4d9966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c37d2fa52caae5353e372158dea0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6c37d2fa52caae5353e372158dea0be">_PXS_ISR_SYNCPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad6c37d2fa52caae5353e372158dea0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) pending flag [0].  <a href="group___s_t_m8_t_l5_x.html#gad6c37d2fa52caae5353e372158dea0be">More...</a><br /></td></tr>
<tr class="separator:gad6c37d2fa52caae5353e372158dea0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6a3c7fd41963878e746094be93bf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d6a3c7fd41963878e746094be93bf74">_PXS_ISR_CIPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9d6a3c7fd41963878e746094be93bf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga9d6a3c7fd41963878e746094be93bf74">More...</a><br /></td></tr>
<tr class="separator:ga9d6a3c7fd41963878e746094be93bf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5496ee5c9d062ccc176e8ac8e4388701">_PXS_ISR_NOISEDETF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga5496ee5c9d062ccc176e8ac8e4388701">More...</a><br /></td></tr>
<tr class="separator:ga5496ee5c9d062ccc176e8ac8e4388701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1569850996e774581d8fc331d60c607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1569850996e774581d8fc331d60c607">_PXS_ISR_FCCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf1569850996e774581d8fc331d60c607"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion flag [0].  <a href="group___s_t_m8_t_l5_x.html#gaf1569850996e774581d8fc331d60c607">More...</a><br /></td></tr>
<tr class="separator:gaf1569850996e774581d8fc331d60c607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6249f10ad6655f13432a5ab332173679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6249f10ad6655f13432a5ab332173679">_PXS_ISR_EOCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6249f10ad6655f13432a5ab332173679"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion flag [0].  <a href="group___s_t_m8_t_l5_x.html#ga6249f10ad6655f13432a5ab332173679">More...</a><br /></td></tr>
<tr class="separator:ga6249f10ad6655f13432a5ab332173679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e7b0271dfd7ad09650640434191598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38e7b0271dfd7ad09650640434191598">_PXS_CKCR1_INCPHASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga38e7b0271dfd7ad09650640434191598"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Increase length of UP and PASS by 1/2 clock cycle [0].  <a href="group___s_t_m8_t_l5_x.html#ga38e7b0271dfd7ad09650640434191598">More...</a><br /></td></tr>
<tr class="separator:ga38e7b0271dfd7ad09650640434191598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaecf92eb51bf4f0903863f1eefffd24aa">_PXS_CKCR1_ANADEAD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense ensure UP-PASS deadtime using analog delay [0].  <a href="group___s_t_m8_t_l5_x.html#gaecf92eb51bf4f0903863f1eefffd24aa">More...</a><br /></td></tr>
<tr class="separator:gaecf92eb51bf4f0903863f1eefffd24aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086329160b154471111f15ff76ca99f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga086329160b154471111f15ff76ca99f5">_PXS_CKCR1_PRESC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga086329160b154471111f15ff76ca99f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga086329160b154471111f15ff76ca99f5">More...</a><br /></td></tr>
<tr class="separator:ga086329160b154471111f15ff76ca99f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad0be8328d6dbea16bb7713e6d86e5cc">_PXS_CKCR1_PRESC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0].  <a href="group___s_t_m8_t_l5_x.html#gaad0be8328d6dbea16bb7713e6d86e5cc">More...</a><br /></td></tr>
<tr class="separator:gaad0be8328d6dbea16bb7713e6d86e5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b1f35379b7988df520430719999fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3b1f35379b7988df520430719999fa4">_PXS_CKCR1_PRESC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf3b1f35379b7988df520430719999fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [1].  <a href="group___s_t_m8_t_l5_x.html#gaf3b1f35379b7988df520430719999fa4">More...</a><br /></td></tr>
<tr class="separator:gaf3b1f35379b7988df520430719999fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458b5bc1ef205b187d73bb6b277631ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga458b5bc1ef205b187d73bb6b277631ce">_PXS_CKCR1_PRESC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga458b5bc1ef205b187d73bb6b277631ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2].  <a href="group___s_t_m8_t_l5_x.html#ga458b5bc1ef205b187d73bb6b277631ce">More...</a><br /></td></tr>
<tr class="separator:ga458b5bc1ef205b187d73bb6b277631ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3128d0855a63c14d2046afe81ce8cd3b">_PXS_CKCR2_PASSLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga3128d0855a63c14d2046afe81ce8cd3b">More...</a><br /></td></tr>
<tr class="separator:ga3128d0855a63c14d2046afe81ce8cd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ff7f7ece0773c522b6066d68927836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga73ff7f7ece0773c522b6066d68927836">_PXS_CKCR2_PASSLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga73ff7f7ece0773c522b6066d68927836"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [0].  <a href="group___s_t_m8_t_l5_x.html#ga73ff7f7ece0773c522b6066d68927836">More...</a><br /></td></tr>
<tr class="separator:ga73ff7f7ece0773c522b6066d68927836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15a68713b9e80413422863a0ba986f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa15a68713b9e80413422863a0ba986f9">_PXS_CKCR2_PASSLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa15a68713b9e80413422863a0ba986f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [1].  <a href="group___s_t_m8_t_l5_x.html#gaa15a68713b9e80413422863a0ba986f9">More...</a><br /></td></tr>
<tr class="separator:gaa15a68713b9e80413422863a0ba986f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94eec2af15e0178d3e0c0de6a40fe0d5">_PXS_CKCR2_PASSLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2].  <a href="group___s_t_m8_t_l5_x.html#ga94eec2af15e0178d3e0c0de6a40fe0d5">More...</a><br /></td></tr>
<tr class="separator:ga94eec2af15e0178d3e0c0de6a40fe0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b3796e5b709d8bd52617707d761a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75b3796e5b709d8bd52617707d761a60">_PXS_CKCR2_UPLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga75b3796e5b709d8bd52617707d761a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2:0].  <a href="group___s_t_m8_t_l5_x.html#ga75b3796e5b709d8bd52617707d761a60">More...</a><br /></td></tr>
<tr class="separator:ga75b3796e5b709d8bd52617707d761a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88664f3496216515306c49117d34d92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga88664f3496216515306c49117d34d92b">_PXS_CKCR2_UPLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga88664f3496216515306c49117d34d92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [0].  <a href="group___s_t_m8_t_l5_x.html#ga88664f3496216515306c49117d34d92b">More...</a><br /></td></tr>
<tr class="separator:ga88664f3496216515306c49117d34d92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5be906532c315732558a11917ee6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb5be906532c315732558a11917ee6ff">_PXS_CKCR2_UPLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gadb5be906532c315732558a11917ee6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [1].  <a href="group___s_t_m8_t_l5_x.html#gadb5be906532c315732558a11917ee6ff">More...</a><br /></td></tr>
<tr class="separator:gadb5be906532c315732558a11917ee6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3283c59bd2aa596ee47b2fc5f02ed301">_PXS_CKCR2_UPLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2].  <a href="group___s_t_m8_t_l5_x.html#ga3283c59bd2aa596ee47b2fc5f02ed301">More...</a><br /></td></tr>
<tr class="separator:ga3283c59bd2aa596ee47b2fc5f02ed301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4b48b1d91a8a09b54bcb962310a2ab1c">_PXS_RXENRH_RXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 8 [0].  <a href="group___s_t_m8_t_l5_x.html#ga4b48b1d91a8a09b54bcb962310a2ab1c">More...</a><br /></td></tr>
<tr class="separator:ga4b48b1d91a8a09b54bcb962310a2ab1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e436fe5c2be880c4f59d11e94cd669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96e436fe5c2be880c4f59d11e94cd669">_PXS_RXENRH_RXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga96e436fe5c2be880c4f59d11e94cd669"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 9 [0].  <a href="group___s_t_m8_t_l5_x.html#ga96e436fe5c2be880c4f59d11e94cd669">More...</a><br /></td></tr>
<tr class="separator:ga96e436fe5c2be880c4f59d11e94cd669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e5988f6bede715b10b0f7340af398d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86e5988f6bede715b10b0f7340af398d">_PXS_RXENRL_RXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga86e5988f6bede715b10b0f7340af398d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga86e5988f6bede715b10b0f7340af398d">More...</a><br /></td></tr>
<tr class="separator:ga86e5988f6bede715b10b0f7340af398d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05a5a3c279b353c1d68e83e0258fe9fc">_PXS_RXENRL_RXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 1 [0].  <a href="group___s_t_m8_t_l5_x.html#ga05a5a3c279b353c1d68e83e0258fe9fc">More...</a><br /></td></tr>
<tr class="separator:ga05a5a3c279b353c1d68e83e0258fe9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc21baddfe13a43920fc35ceb3910091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc21baddfe13a43920fc35ceb3910091">_PXS_RXENRL_RXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc21baddfe13a43920fc35ceb3910091"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 2 [0].  <a href="group___s_t_m8_t_l5_x.html#gabc21baddfe13a43920fc35ceb3910091">More...</a><br /></td></tr>
<tr class="separator:gabc21baddfe13a43920fc35ceb3910091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ff15884d526209a6e3622064bade47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2ff15884d526209a6e3622064bade47">_PXS_RXENRL_RXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae2ff15884d526209a6e3622064bade47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 3 [0].  <a href="group___s_t_m8_t_l5_x.html#gae2ff15884d526209a6e3622064bade47">More...</a><br /></td></tr>
<tr class="separator:gae2ff15884d526209a6e3622064bade47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbadc1cbb155cb314e0cd8c85b33e4dc">_PXS_RXENRL_RXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 4 [0].  <a href="group___s_t_m8_t_l5_x.html#gacbadc1cbb155cb314e0cd8c85b33e4dc">More...</a><br /></td></tr>
<tr class="separator:gacbadc1cbb155cb314e0cd8c85b33e4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7777cc1477d88b67b7870105d654549a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7777cc1477d88b67b7870105d654549a">_PXS_RXENRL_RXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7777cc1477d88b67b7870105d654549a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga7777cc1477d88b67b7870105d654549a">More...</a><br /></td></tr>
<tr class="separator:ga7777cc1477d88b67b7870105d654549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e3621b10a569fd9286ace287485127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50e3621b10a569fd9286ace287485127">_PXS_RXENRL_RXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga50e3621b10a569fd9286ace287485127"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 6 [0].  <a href="group___s_t_m8_t_l5_x.html#ga50e3621b10a569fd9286ace287485127">More...</a><br /></td></tr>
<tr class="separator:ga50e3621b10a569fd9286ace287485127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa5f91fc91a35c8ca23af7841c59b16e">_PXS_RXENRL_RXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gafa5f91fc91a35c8ca23af7841c59b16e">More...</a><br /></td></tr>
<tr class="separator:gafa5f91fc91a35c8ca23af7841c59b16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea23bade389e0662b91b7709e7f5a0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea23bade389e0662b91b7709e7f5a0f3">_PXS_RXCR1H_RXCR1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaea23bade389e0662b91b7709e7f5a0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 8 [0].  <a href="group___s_t_m8_t_l5_x.html#gaea23bade389e0662b91b7709e7f5a0f3">More...</a><br /></td></tr>
<tr class="separator:gaea23bade389e0662b91b7709e7f5a0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382caa55166aaa1a85d63acf0a8041c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga382caa55166aaa1a85d63acf0a8041c3">_PXS_RXCR1H_RXCR1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga382caa55166aaa1a85d63acf0a8041c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 9 [0].  <a href="group___s_t_m8_t_l5_x.html#ga382caa55166aaa1a85d63acf0a8041c3">More...</a><br /></td></tr>
<tr class="separator:ga382caa55166aaa1a85d63acf0a8041c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9577a2d1a1bdc6e7adf561250861084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9577a2d1a1bdc6e7adf561250861084d">_PXS_RXCR1L_RXCR1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9577a2d1a1bdc6e7adf561250861084d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga9577a2d1a1bdc6e7adf561250861084d">More...</a><br /></td></tr>
<tr class="separator:ga9577a2d1a1bdc6e7adf561250861084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363eec2d90d33853c4385b9b403df02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga363eec2d90d33853c4385b9b403df02e">_PXS_RXCR1L_RXCR1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga363eec2d90d33853c4385b9b403df02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 1 [0].  <a href="group___s_t_m8_t_l5_x.html#ga363eec2d90d33853c4385b9b403df02e">More...</a><br /></td></tr>
<tr class="separator:ga363eec2d90d33853c4385b9b403df02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf403aec96da9114a8b5fa53cbe18fc1a">_PXS_RXCR1L_RXCR1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 2 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf403aec96da9114a8b5fa53cbe18fc1a">More...</a><br /></td></tr>
<tr class="separator:gaf403aec96da9114a8b5fa53cbe18fc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747474851729e59e5d1a90845f90c4e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga747474851729e59e5d1a90845f90c4e1">_PXS_RXCR1L_RXCR1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga747474851729e59e5d1a90845f90c4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 3 [0].  <a href="group___s_t_m8_t_l5_x.html#ga747474851729e59e5d1a90845f90c4e1">More...</a><br /></td></tr>
<tr class="separator:ga747474851729e59e5d1a90845f90c4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29afd0b7a2c38d5a7137005b6cd443d2">_PXS_RXCR1L_RXCR1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 4 [0].  <a href="group___s_t_m8_t_l5_x.html#ga29afd0b7a2c38d5a7137005b6cd443d2">More...</a><br /></td></tr>
<tr class="separator:ga29afd0b7a2c38d5a7137005b6cd443d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d7d6d76c23fecffb76040ba6f2c33eb">_PXS_RXCR1L_RXCR1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga9d7d6d76c23fecffb76040ba6f2c33eb">More...</a><br /></td></tr>
<tr class="separator:ga9d7d6d76c23fecffb76040ba6f2c33eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7c21fc12e83363e377dc5e6e837774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e7c21fc12e83363e377dc5e6e837774">_PXS_RXCR1L_RXCR1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4e7c21fc12e83363e377dc5e6e837774"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 6 [0].  <a href="group___s_t_m8_t_l5_x.html#ga4e7c21fc12e83363e377dc5e6e837774">More...</a><br /></td></tr>
<tr class="separator:ga4e7c21fc12e83363e377dc5e6e837774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e2a2cb8002d629c5e069463deb72bfc">_PXS_RXCR1L_RXCR1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 7 [0].  <a href="group___s_t_m8_t_l5_x.html#ga5e2a2cb8002d629c5e069463deb72bfc">More...</a><br /></td></tr>
<tr class="separator:ga5e2a2cb8002d629c5e069463deb72bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98cadcc75d384e6154fa4819c96451b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac98cadcc75d384e6154fa4819c96451b">_PXS_RXCR2H_RXCR2_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac98cadcc75d384e6154fa4819c96451b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 8 [0].  <a href="group___s_t_m8_t_l5_x.html#gac98cadcc75d384e6154fa4819c96451b">More...</a><br /></td></tr>
<tr class="separator:gac98cadcc75d384e6154fa4819c96451b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6e38adbeffcb15f5b82ac049382d9f7">_PXS_RXCR2H_RXCR2_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 9 [0].  <a href="group___s_t_m8_t_l5_x.html#gad6e38adbeffcb15f5b82ac049382d9f7">More...</a><br /></td></tr>
<tr class="separator:gad6e38adbeffcb15f5b82ac049382d9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1b317fcb307b35825550bd994a34ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f1b317fcb307b35825550bd994a34ad">_PXS_RXCR2L_RXCR2_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6f1b317fcb307b35825550bd994a34ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga6f1b317fcb307b35825550bd994a34ad">More...</a><br /></td></tr>
<tr class="separator:ga6f1b317fcb307b35825550bd994a34ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b6d4c055fffda469e3de321fef5112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28b6d4c055fffda469e3de321fef5112">_PXS_RXCR2L_RXCR2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28b6d4c055fffda469e3de321fef5112"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 1 [0].  <a href="group___s_t_m8_t_l5_x.html#ga28b6d4c055fffda469e3de321fef5112">More...</a><br /></td></tr>
<tr class="separator:ga28b6d4c055fffda469e3de321fef5112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3e41fb42e5a1894695ee0d774a76e68">_PXS_RXCR2L_RXCR2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 2 [0].  <a href="group___s_t_m8_t_l5_x.html#gaa3e41fb42e5a1894695ee0d774a76e68">More...</a><br /></td></tr>
<tr class="separator:gaa3e41fb42e5a1894695ee0d774a76e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73e5414a2c21931f0af9b453780fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa73e5414a2c21931f0af9b453780fcdc">_PXS_RXCR2L_RXCR2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa73e5414a2c21931f0af9b453780fcdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 3 [0].  <a href="group___s_t_m8_t_l5_x.html#gaa73e5414a2c21931f0af9b453780fcdc">More...</a><br /></td></tr>
<tr class="separator:gaa73e5414a2c21931f0af9b453780fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5422602d2e2e3d5a6a774b393a6d3fd3">_PXS_RXCR2L_RXCR2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 4 [0].  <a href="group___s_t_m8_t_l5_x.html#ga5422602d2e2e3d5a6a774b393a6d3fd3">More...</a><br /></td></tr>
<tr class="separator:ga5422602d2e2e3d5a6a774b393a6d3fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326749213841029e5046d4e10c55606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2326749213841029e5046d4e10c55606">_PXS_RXCR2L_RXCR2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2326749213841029e5046d4e10c55606"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga2326749213841029e5046d4e10c55606">More...</a><br /></td></tr>
<tr class="separator:ga2326749213841029e5046d4e10c55606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264c932be980de01b0d8ad0817d6823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264c932be980de01b0d8ad0817d6823">_PXS_RXCR2L_RXCR2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf264c932be980de01b0d8ad0817d6823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 6 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf264c932be980de01b0d8ad0817d6823">More...</a><br /></td></tr>
<tr class="separator:gaf264c932be980de01b0d8ad0817d6823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96d5d3b2bc09e775a444e89980027d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae96d5d3b2bc09e775a444e89980027d7">_PXS_RXCR2L_RXCR2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae96d5d3b2bc09e775a444e89980027d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gae96d5d3b2bc09e775a444e89980027d7">More...</a><br /></td></tr>
<tr class="separator:gae96d5d3b2bc09e775a444e89980027d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee871e81c3f48e3978101b11318862f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ee871e81c3f48e3978101b11318862f">_PXS_RXCR3H_RXCR3_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1ee871e81c3f48e3978101b11318862f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 8 [0].  <a href="group___s_t_m8_t_l5_x.html#ga1ee871e81c3f48e3978101b11318862f">More...</a><br /></td></tr>
<tr class="separator:ga1ee871e81c3f48e3978101b11318862f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e10b6b88cbb3749ecac88cde88b0098">_PXS_RXCR3H_RXCR3_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 9 [0].  <a href="group___s_t_m8_t_l5_x.html#ga7e10b6b88cbb3749ecac88cde88b0098">More...</a><br /></td></tr>
<tr class="separator:ga7e10b6b88cbb3749ecac88cde88b0098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b055bc9aa978e57d8dd9a23f42bbc87">_PXS_RXCR3L_RXCR3_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga2b055bc9aa978e57d8dd9a23f42bbc87">More...</a><br /></td></tr>
<tr class="separator:ga2b055bc9aa978e57d8dd9a23f42bbc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7befb6d06dd0b0df81de8ecb0566c88">_PXS_RXCR3L_RXCR3_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 1 [0].  <a href="group___s_t_m8_t_l5_x.html#gae7befb6d06dd0b0df81de8ecb0566c88">More...</a><br /></td></tr>
<tr class="separator:gae7befb6d06dd0b0df81de8ecb0566c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468f80a6a420a718ac050ff28b2dda22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga468f80a6a420a718ac050ff28b2dda22">_PXS_RXCR3L_RXCR3_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga468f80a6a420a718ac050ff28b2dda22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 2 [0].  <a href="group___s_t_m8_t_l5_x.html#ga468f80a6a420a718ac050ff28b2dda22">More...</a><br /></td></tr>
<tr class="separator:ga468f80a6a420a718ac050ff28b2dda22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cec23e41f3e5ea724e82f3fc2d3f33c">_PXS_RXCR3L_RXCR3_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 3 [0].  <a href="group___s_t_m8_t_l5_x.html#ga8cec23e41f3e5ea724e82f3fc2d3f33c">More...</a><br /></td></tr>
<tr class="separator:ga8cec23e41f3e5ea724e82f3fc2d3f33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7689b6ee3a2c1a5c874c94e721b1ae8a">_PXS_RXCR3L_RXCR3_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 4 [0].  <a href="group___s_t_m8_t_l5_x.html#ga7689b6ee3a2c1a5c874c94e721b1ae8a">More...</a><br /></td></tr>
<tr class="separator:ga7689b6ee3a2c1a5c874c94e721b1ae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d80cc12baa30ac512f776b5878bfa7f">_PXS_RXCR3L_RXCR3_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga5d80cc12baa30ac512f776b5878bfa7f">More...</a><br /></td></tr>
<tr class="separator:ga5d80cc12baa30ac512f776b5878bfa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fe48442a98349c40ccdd161953df80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9fe48442a98349c40ccdd161953df80">_PXS_RXCR3L_RXCR3_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa9fe48442a98349c40ccdd161953df80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 6 [0].  <a href="group___s_t_m8_t_l5_x.html#gaa9fe48442a98349c40ccdd161953df80">More...</a><br /></td></tr>
<tr class="separator:gaa9fe48442a98349c40ccdd161953df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb87b2a0b770051cea90c1846b135b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb87b2a0b770051cea90c1846b135b7e">_PXS_RXCR3L_RXCR3_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacb87b2a0b770051cea90c1846b135b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gacb87b2a0b770051cea90c1846b135b7e">More...</a><br /></td></tr>
<tr class="separator:gacb87b2a0b770051cea90c1846b135b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7ebc225bda549a0eeddf99226de239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a7ebc225bda549a0eeddf99226de239">_PXS_RXINSRH_RXINS_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6a7ebc225bda549a0eeddf99226de239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 8 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga6a7ebc225bda549a0eeddf99226de239">More...</a><br /></td></tr>
<tr class="separator:ga6a7ebc225bda549a0eeddf99226de239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa9003a98c51b8352d6cf4a1b3acf40b">_PXS_RXINSRH_RXINS_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 9 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#gafa9003a98c51b8352d6cf4a1b3acf40b">More...</a><br /></td></tr>
<tr class="separator:gafa9003a98c51b8352d6cf4a1b3acf40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb49be749d52d9b15503dae8cea24fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cb49be749d52d9b15503dae8cea24fd">_PXS_RXINSRL_RXINS_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0cb49be749d52d9b15503dae8cea24fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 0 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga0cb49be749d52d9b15503dae8cea24fd">More...</a><br /></td></tr>
<tr class="separator:ga0cb49be749d52d9b15503dae8cea24fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63cef0c8b1c9e4236f200d28b4ca40c8">_PXS_RXINSRL_RXINS_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga63cef0c8b1c9e4236f200d28b4ca40c8">More...</a><br /></td></tr>
<tr class="separator:ga63cef0c8b1c9e4236f200d28b4ca40c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90cc139b3104f5f02ce8a1b5aa6ef506">_PXS_RXINSRL_RXINS_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga90cc139b3104f5f02ce8a1b5aa6ef506">More...</a><br /></td></tr>
<tr class="separator:ga90cc139b3104f5f02ce8a1b5aa6ef506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141dc9c6bcf08e43a154d734770c7849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga141dc9c6bcf08e43a154d734770c7849">_PXS_RXINSRL_RXINS_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga141dc9c6bcf08e43a154d734770c7849"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga141dc9c6bcf08e43a154d734770c7849">More...</a><br /></td></tr>
<tr class="separator:ga141dc9c6bcf08e43a154d734770c7849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31c367062ebd99b5851466bd81ec467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae31c367062ebd99b5851466bd81ec467">_PXS_RXINSRL_RXINS_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae31c367062ebd99b5851466bd81ec467"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 4 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#gae31c367062ebd99b5851466bd81ec467">More...</a><br /></td></tr>
<tr class="separator:gae31c367062ebd99b5851466bd81ec467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881b4c84b6e2664291e655ccbf3b8327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga881b4c84b6e2664291e655ccbf3b8327">_PXS_RXINSRL_RXINS_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga881b4c84b6e2664291e655ccbf3b8327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 5 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga881b4c84b6e2664291e655ccbf3b8327">More...</a><br /></td></tr>
<tr class="separator:ga881b4c84b6e2664291e655ccbf3b8327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8657cd889b60e37e806f3ad8401cf125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8657cd889b60e37e806f3ad8401cf125">_PXS_RXINSRL_RXINS_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8657cd889b60e37e806f3ad8401cf125"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 6 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#ga8657cd889b60e37e806f3ad8401cf125">More...</a><br /></td></tr>
<tr class="separator:ga8657cd889b60e37e806f3ad8401cf125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9de7d57d192263de2d0870391bbdbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9de7d57d192263de2d0870391bbdbf3">_PXS_RXINSRL_RXINS_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad9de7d57d192263de2d0870391bbdbf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 7 inactive state selection [0].  <a href="group___s_t_m8_t_l5_x.html#gad9de7d57d192263de2d0870391bbdbf3">More...</a><br /></td></tr>
<tr class="separator:gad9de7d57d192263de2d0870391bbdbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed47110302f70d7b4317f75f1d09e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaed47110302f70d7b4317f75f1d09e68">_PXS_TXENRH_TXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaed47110302f70d7b4317f75f1d09e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 8 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaaed47110302f70d7b4317f75f1d09e68">More...</a><br /></td></tr>
<tr class="separator:gaaed47110302f70d7b4317f75f1d09e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0a0abf28c2b439805fb3f7a0b767fb3">_PXS_TXENRH_TXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 9 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#gac0a0abf28c2b439805fb3f7a0b767fb3">More...</a><br /></td></tr>
<tr class="separator:gac0a0abf28c2b439805fb3f7a0b767fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e912f66f92e988f3813026fae4b3144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e912f66f92e988f3813026fae4b3144">_PXS_TXENRH_TXEN10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6e912f66f92e988f3813026fae4b3144"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 10 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga6e912f66f92e988f3813026fae4b3144">More...</a><br /></td></tr>
<tr class="separator:ga6e912f66f92e988f3813026fae4b3144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb914f1f347631983ca27219eef10c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0eb914f1f347631983ca27219eef10c9">_PXS_TXENRH_TXEN11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0eb914f1f347631983ca27219eef10c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 11 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga0eb914f1f347631983ca27219eef10c9">More...</a><br /></td></tr>
<tr class="separator:ga0eb914f1f347631983ca27219eef10c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ed7108a07d88643049a7163fa83709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00ed7108a07d88643049a7163fa83709">_PXS_TXENRH_TXEN12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga00ed7108a07d88643049a7163fa83709"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 12 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga00ed7108a07d88643049a7163fa83709">More...</a><br /></td></tr>
<tr class="separator:ga00ed7108a07d88643049a7163fa83709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12ebf56182b91110e1ff3b9d66fc4f2d">_PXS_TXENRH_TXEN13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 13 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga12ebf56182b91110e1ff3b9d66fc4f2d">More...</a><br /></td></tr>
<tr class="separator:ga12ebf56182b91110e1ff3b9d66fc4f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31428c0975c88e6f2a0f449c086032cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31428c0975c88e6f2a0f449c086032cf">_PXS_TXENRH_TXEN14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31428c0975c88e6f2a0f449c086032cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 14 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga31428c0975c88e6f2a0f449c086032cf">More...</a><br /></td></tr>
<tr class="separator:ga31428c0975c88e6f2a0f449c086032cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c849a5bb2fcaf93cad5871ecd5d3091">_PXS_TXENRH_TXEN15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 15 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga9c849a5bb2fcaf93cad5871ecd5d3091">More...</a><br /></td></tr>
<tr class="separator:ga9c849a5bb2fcaf93cad5871ecd5d3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6cc74648239a08895517482e05ce3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e6cc74648239a08895517482e05ce3c">_PXS_TXENRL_TXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3e6cc74648239a08895517482e05ce3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 0 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga3e6cc74648239a08895517482e05ce3c">More...</a><br /></td></tr>
<tr class="separator:ga3e6cc74648239a08895517482e05ce3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacf32dd435f3c3c96268591389faad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaacf32dd435f3c3c96268591389faad7">_PXS_TXENRL_TXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaacf32dd435f3c3c96268591389faad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 1 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaaacf32dd435f3c3c96268591389faad7">More...</a><br /></td></tr>
<tr class="separator:gaaacf32dd435f3c3c96268591389faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bb8ec313c70ff007a58b0ec7edb8dfd">_PXS_TXENRL_TXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 2 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga5bb8ec313c70ff007a58b0ec7edb8dfd">More...</a><br /></td></tr>
<tr class="separator:ga5bb8ec313c70ff007a58b0ec7edb8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffaebf3ee36895e311ffd6c9e4596e32">_PXS_TXENRL_TXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 3 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaffaebf3ee36895e311ffd6c9e4596e32">More...</a><br /></td></tr>
<tr class="separator:gaffaebf3ee36895e311ffd6c9e4596e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2633bb12cf8ee8458c96cc88771d579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2633bb12cf8ee8458c96cc88771d579">_PXS_TXENRL_TXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa2633bb12cf8ee8458c96cc88771d579"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 4 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#gaa2633bb12cf8ee8458c96cc88771d579">More...</a><br /></td></tr>
<tr class="separator:gaa2633bb12cf8ee8458c96cc88771d579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0bbc9eb958f15e71f3ec3576e2e05e0e">_PXS_TXENRL_TXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 5 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga0bbc9eb958f15e71f3ec3576e2e05e0e">More...</a><br /></td></tr>
<tr class="separator:ga0bbc9eb958f15e71f3ec3576e2e05e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4eeaeff9ef99ba7108fa4f2414e9d40a">_PXS_TXENRL_TXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 6 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga4eeaeff9ef99ba7108fa4f2414e9d40a">More...</a><br /></td></tr>
<tr class="separator:ga4eeaeff9ef99ba7108fa4f2414e9d40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aa3b9a2f187d38940d93ae6e7d60950">_PXS_TXENRL_TXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 7 function enable [0].  <a href="group___s_t_m8_t_l5_x.html#ga7aa3b9a2f187d38940d93ae6e7d60950">More...</a><br /></td></tr>
<tr class="separator:ga7aa3b9a2f187d38940d93ae6e7d60950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0af356cbb158b56bf2b384e650ce81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0af356cbb158b56bf2b384e650ce81a">_PXS_MAXENRH_MAXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad0af356cbb158b56bf2b384e650ce81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 8 [0].  <a href="group___s_t_m8_t_l5_x.html#gad0af356cbb158b56bf2b384e650ce81a">More...</a><br /></td></tr>
<tr class="separator:gad0af356cbb158b56bf2b384e650ce81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc2d0eae10f187da2913a53067edc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91dc2d0eae10f187da2913a53067edc1">_PXS_MAXENRH_MAXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga91dc2d0eae10f187da2913a53067edc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 9 [0].  <a href="group___s_t_m8_t_l5_x.html#ga91dc2d0eae10f187da2913a53067edc1">More...</a><br /></td></tr>
<tr class="separator:ga91dc2d0eae10f187da2913a53067edc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ebf1aee9a042587fa7a0e0e2f92fb79">_PXS_MAXENRL_MAXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga3ebf1aee9a042587fa7a0e0e2f92fb79">More...</a><br /></td></tr>
<tr class="separator:ga3ebf1aee9a042587fa7a0e0e2f92fb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0100c2e312a24b66b1d640857d23a886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0100c2e312a24b66b1d640857d23a886">_PXS_MAXENRL_MAXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0100c2e312a24b66b1d640857d23a886"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 1 [0].  <a href="group___s_t_m8_t_l5_x.html#ga0100c2e312a24b66b1d640857d23a886">More...</a><br /></td></tr>
<tr class="separator:ga0100c2e312a24b66b1d640857d23a886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19eba954890c168c3d32f37a57a4ddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac19eba954890c168c3d32f37a57a4ddb">_PXS_MAXENRL_MAXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac19eba954890c168c3d32f37a57a4ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 2 [0].  <a href="group___s_t_m8_t_l5_x.html#gac19eba954890c168c3d32f37a57a4ddb">More...</a><br /></td></tr>
<tr class="separator:gac19eba954890c168c3d32f37a57a4ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5272857498565332bd1fea46f5b47b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5272857498565332bd1fea46f5b47b8b">_PXS_MAXENRL_MAXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5272857498565332bd1fea46f5b47b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 3 [0].  <a href="group___s_t_m8_t_l5_x.html#ga5272857498565332bd1fea46f5b47b8b">More...</a><br /></td></tr>
<tr class="separator:ga5272857498565332bd1fea46f5b47b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84575c2efcb3e0212f3f4531781bd8d4">_PXS_MAXENRL_MAXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 4 [0].  <a href="group___s_t_m8_t_l5_x.html#ga84575c2efcb3e0212f3f4531781bd8d4">More...</a><br /></td></tr>
<tr class="separator:ga84575c2efcb3e0212f3f4531781bd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e76528d328a02a05daf75f6af8a4697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e76528d328a02a05daf75f6af8a4697">_PXS_MAXENRL_MAXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3e76528d328a02a05daf75f6af8a4697"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 5 [0].  <a href="group___s_t_m8_t_l5_x.html#ga3e76528d328a02a05daf75f6af8a4697">More...</a><br /></td></tr>
<tr class="separator:ga3e76528d328a02a05daf75f6af8a4697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e4c22246d8a13fa66add2e129255b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31e4c22246d8a13fa66add2e129255b5">_PXS_MAXENRL_MAXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31e4c22246d8a13fa66add2e129255b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 6 [0].  <a href="group___s_t_m8_t_l5_x.html#ga31e4c22246d8a13fa66add2e129255b5">More...</a><br /></td></tr>
<tr class="separator:ga31e4c22246d8a13fa66add2e129255b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac19f2a83fc93fbb715dbcc841102687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac19f2a83fc93fbb715dbcc841102687">_PXS_MAXENRL_MAXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaac19f2a83fc93fbb715dbcc841102687"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gaac19f2a83fc93fbb715dbcc841102687">More...</a><br /></td></tr>
<tr class="separator:gaac19f2a83fc93fbb715dbcc841102687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09671fbe5922888986cc31a2ccb04019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09671fbe5922888986cc31a2ccb04019">_PXS_RXSRH_VALID8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga09671fbe5922888986cc31a2ccb04019"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 8 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga09671fbe5922888986cc31a2ccb04019">More...</a><br /></td></tr>
<tr class="separator:ga09671fbe5922888986cc31a2ccb04019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64adcdf05db008368905907eeb485f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga64adcdf05db008368905907eeb485f93">_PXS_RXSRH_VALID9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga64adcdf05db008368905907eeb485f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 9 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga64adcdf05db008368905907eeb485f93">More...</a><br /></td></tr>
<tr class="separator:ga64adcdf05db008368905907eeb485f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c2225c6c3b54d200557bbb2a24a101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c2225c6c3b54d200557bbb2a24a101">_PXS_RXSRL_VALID0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga87c2225c6c3b54d200557bbb2a24a101"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 0 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga87c2225c6c3b54d200557bbb2a24a101">More...</a><br /></td></tr>
<tr class="separator:ga87c2225c6c3b54d200557bbb2a24a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4112ddac9e564a711f54220bb6a73c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4112ddac9e564a711f54220bb6a73c0">_PXS_RXSRL_VALID1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab4112ddac9e564a711f54220bb6a73c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 1 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#gab4112ddac9e564a711f54220bb6a73c0">More...</a><br /></td></tr>
<tr class="separator:gab4112ddac9e564a711f54220bb6a73c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921547cb561840d70a353fe5c33a71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1921547cb561840d70a353fe5c33a71c">_PXS_RXSRL_VALID2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1921547cb561840d70a353fe5c33a71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 2 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga1921547cb561840d70a353fe5c33a71c">More...</a><br /></td></tr>
<tr class="separator:ga1921547cb561840d70a353fe5c33a71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfddc677adec175693842a09abf74f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cfddc677adec175693842a09abf74f6">_PXS_RXSRL_VALID3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0cfddc677adec175693842a09abf74f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 3 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga0cfddc677adec175693842a09abf74f6">More...</a><br /></td></tr>
<tr class="separator:ga0cfddc677adec175693842a09abf74f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa71df4988f4b9d0b581ef4b41e1174ea">_PXS_RXSRL_VALID4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 4 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#gaa71df4988f4b9d0b581ef4b41e1174ea">More...</a><br /></td></tr>
<tr class="separator:gaa71df4988f4b9d0b581ef4b41e1174ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257e911956a0cf559f8950f56f51fe4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga257e911956a0cf559f8950f56f51fe4a">_PXS_RXSRL_VALID5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga257e911956a0cf559f8950f56f51fe4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 5 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga257e911956a0cf559f8950f56f51fe4a">More...</a><br /></td></tr>
<tr class="separator:ga257e911956a0cf559f8950f56f51fe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10c528482f42e20f2c68ee71e15746b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad10c528482f42e20f2c68ee71e15746b">_PXS_RXSRL_VALID6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad10c528482f42e20f2c68ee71e15746b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 6 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#gad10c528482f42e20f2c68ee71e15746b">More...</a><br /></td></tr>
<tr class="separator:gad10c528482f42e20f2c68ee71e15746b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d79ee98259937f0555e4dbc1cf84088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d79ee98259937f0555e4dbc1cf84088">_PXS_RXSRL_VALID7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6d79ee98259937f0555e4dbc1cf84088"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 7 is valid [0].  <a href="group___s_t_m8_t_l5_x.html#ga6d79ee98259937f0555e4dbc1cf84088">More...</a><br /></td></tr>
<tr class="separator:ga6d79ee98259937f0555e4dbc1cf84088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab12dcc2a74b857c0bfb65010c18aa33e">_PXS_RXnCSSELR_RXnCSSEL</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4:0].  <a href="group___s_t_m8_t_l5_x.html#gab12dcc2a74b857c0bfb65010c18aa33e">More...</a><br /></td></tr>
<tr class="separator:gab12dcc2a74b857c0bfb65010c18aa33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00a615f6691b8ec5fafa9ef953f7bc40">_PXS_RXnCSSELR_RXnCSSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [0].  <a href="group___s_t_m8_t_l5_x.html#ga00a615f6691b8ec5fafa9ef953f7bc40">More...</a><br /></td></tr>
<tr class="separator:ga00a615f6691b8ec5fafa9ef953f7bc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c0eb6293be8987cfd620a04ab7f990d">_PXS_RXnCSSELR_RXnCSSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [1].  <a href="group___s_t_m8_t_l5_x.html#ga3c0eb6293be8987cfd620a04ab7f990d">More...</a><br /></td></tr>
<tr class="separator:ga3c0eb6293be8987cfd620a04ab7f990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e69d21865d3ad64a51eb055a280bc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e69d21865d3ad64a51eb055a280bc76">_PXS_RXnCSSELR_RXnCSSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9e69d21865d3ad64a51eb055a280bc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [2].  <a href="group___s_t_m8_t_l5_x.html#ga9e69d21865d3ad64a51eb055a280bc76">More...</a><br /></td></tr>
<tr class="separator:ga9e69d21865d3ad64a51eb055a280bc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0182b278461d8ad2799a44cdd3db339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0182b278461d8ad2799a44cdd3db339">_PXS_RXnCSSELR_RXnCSSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0182b278461d8ad2799a44cdd3db339"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [3].  <a href="group___s_t_m8_t_l5_x.html#gae0182b278461d8ad2799a44cdd3db339">More...</a><br /></td></tr>
<tr class="separator:gae0182b278461d8ad2799a44cdd3db339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c752cc2cfc04e8770b56e3677734da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c752cc2cfc04e8770b56e3677734da1">_PXS_RXnCSSELR_RXnCSSEL4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8c752cc2cfc04e8770b56e3677734da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4].  <a href="group___s_t_m8_t_l5_x.html#ga8c752cc2cfc04e8770b56e3677734da1">More...</a><br /></td></tr>
<tr class="separator:ga8c752cc2cfc04e8770b56e3677734da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register.  <a href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1ac998e464bee8246900227f404dd76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register reset value.  <a href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a">More...</a><br /></td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0700f3c22f626ab13f7111d2d27e397e">_CFG_GCR_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0700f3c22f626ab13f7111d2d27e397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="group___s_t_m8_t_l5_x.html#ga0700f3c22f626ab13f7111d2d27e397e">More...</a><br /></td></tr>
<tr class="separator:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ce51b7addc9df6bac66f471e26616d9">_CFG_GCR_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3ce51b7addc9df6bac66f471e26616d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="group___s_t_m8_t_l5_x.html#ga3ce51b7addc9df6bac66f471e26616d9">More...</a><br /></td></tr>
<tr class="separator:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20b3f2fc312c3c2a4a587933d3a2456e">_ITC_SPR1_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga20b3f2fc312c3c2a4a587933d3a2456e">More...</a><br /></td></tr>
<tr class="separator:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga684c8ef814e8d92ebde894ed8e2f26ee">_ITC_SPR1_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0].  <a href="group___s_t_m8_t_l5_x.html#ga684c8ef814e8d92ebde894ed8e2f26ee">More...</a><br /></td></tr>
<tr class="separator:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c42a8de663194ab4fe73e672b55963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c42a8de663194ab4fe73e672b55963f">_ITC_SPR1_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3c42a8de663194ab4fe73e672b55963f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1].  <a href="group___s_t_m8_t_l5_x.html#ga3c42a8de663194ab4fe73e672b55963f">More...</a><br /></td></tr>
<tr class="separator:ga3c42a8de663194ab4fe73e672b55963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e01c187e0733153b06d27add42122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad80e01c187e0733153b06d27add42122">_ITC_SPR1_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad80e01c187e0733153b06d27add42122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gad80e01c187e0733153b06d27add42122">More...</a><br /></td></tr>
<tr class="separator:gad80e01c187e0733153b06d27add42122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9cc670aeb2e09d3a92234f613e03bace">_ITC_SPR1_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc670aeb2e09d3a92234f613e03bace"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0].  <a href="group___s_t_m8_t_l5_x.html#ga9cc670aeb2e09d3a92234f613e03bace">More...</a><br /></td></tr>
<tr class="separator:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477957244846dfd69e3eeb845797755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4477957244846dfd69e3eeb845797755">_ITC_SPR1_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4477957244846dfd69e3eeb845797755"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1].  <a href="group___s_t_m8_t_l5_x.html#ga4477957244846dfd69e3eeb845797755">More...</a><br /></td></tr>
<tr class="separator:ga4477957244846dfd69e3eeb845797755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a740f514634089ee3cb04fa985c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb5a740f514634089ee3cb04fa985c5d">_ITC_SPR2_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb5a740f514634089ee3cb04fa985c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gabb5a740f514634089ee3cb04fa985c5d">More...</a><br /></td></tr>
<tr class="separator:gabb5a740f514634089ee3cb04fa985c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1539c97921a10240573de8595527338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1539c97921a10240573de8595527338">_ITC_SPR2_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf1539c97921a10240573de8595527338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf1539c97921a10240573de8595527338">More...</a><br /></td></tr>
<tr class="separator:gaf1539c97921a10240573de8595527338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c61b6c73086e891b241ad47cd2737a7">_ITC_SPR2_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8c61b6c73086e891b241ad47cd2737a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1].  <a href="group___s_t_m8_t_l5_x.html#ga8c61b6c73086e891b241ad47cd2737a7">More...</a><br /></td></tr>
<tr class="separator:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c91deffcd4776dd71dee8ca38aecb99">_ITC_SPR2_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga9c91deffcd4776dd71dee8ca38aecb99">More...</a><br /></td></tr>
<tr class="separator:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7741807231037b413a5af4dbc5f3a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7741807231037b413a5af4dbc5f3a513">_ITC_SPR2_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7741807231037b413a5af4dbc5f3a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0].  <a href="group___s_t_m8_t_l5_x.html#ga7741807231037b413a5af4dbc5f3a513">More...</a><br /></td></tr>
<tr class="separator:ga7741807231037b413a5af4dbc5f3a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5ab75c9fbb51272edbe71faddb1335e">_ITC_SPR2_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac5ab75c9fbb51272edbe71faddb1335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1].  <a href="group___s_t_m8_t_l5_x.html#gac5ab75c9fbb51272edbe71faddb1335e">More...</a><br /></td></tr>
<tr class="separator:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5703611bae568ed4e46d770aa6e9bb64">_ITC_SPR2_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5703611bae568ed4e46d770aa6e9bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga5703611bae568ed4e46d770aa6e9bb64">More...</a><br /></td></tr>
<tr class="separator:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5728d5bb45962853e42e6ed007ffd6c">_ITC_SPR2_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0].  <a href="group___s_t_m8_t_l5_x.html#gaa5728d5bb45962853e42e6ed007ffd6c">More...</a><br /></td></tr>
<tr class="separator:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">_ITC_SPR2_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1].  <a href="group___s_t_m8_t_l5_x.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">More...</a><br /></td></tr>
<tr class="separator:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10fdbc731fa381539d260d263267d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e10fdbc731fa381539d260d263267d5">_ITC_SPR3_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e10fdbc731fa381539d260d263267d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga4e10fdbc731fa381539d260d263267d5">More...</a><br /></td></tr>
<tr class="separator:ga4e10fdbc731fa381539d260d263267d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8dfafa9ce773617f414c2f4f8627bede">_ITC_SPR3_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfafa9ce773617f414c2f4f8627bede"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0].  <a href="group___s_t_m8_t_l5_x.html#ga8dfafa9ce773617f414c2f4f8627bede">More...</a><br /></td></tr>
<tr class="separator:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef977e61be38ee567e548b8dd85af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ef977e61be38ee567e548b8dd85af37">_ITC_SPR3_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ef977e61be38ee567e548b8dd85af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1].  <a href="group___s_t_m8_t_l5_x.html#ga2ef977e61be38ee567e548b8dd85af37">More...</a><br /></td></tr>
<tr class="separator:ga2ef977e61be38ee567e548b8dd85af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81103aca38189a00e03fc69eed40fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81103aca38189a00e03fc69eed40fb9a">_ITC_SPR3_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81103aca38189a00e03fc69eed40fb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga81103aca38189a00e03fc69eed40fb9a">More...</a><br /></td></tr>
<tr class="separator:ga81103aca38189a00e03fc69eed40fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">_ITC_SPR3_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">More...</a><br /></td></tr>
<tr class="separator:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657bd48c1982a779ff09413893883649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga657bd48c1982a779ff09413893883649">_ITC_SPR3_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga657bd48c1982a779ff09413893883649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1].  <a href="group___s_t_m8_t_l5_x.html#ga657bd48c1982a779ff09413893883649">More...</a><br /></td></tr>
<tr class="separator:ga657bd48c1982a779ff09413893883649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d46eb9d96707d2013613a2a39d64783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d46eb9d96707d2013613a2a39d64783">_ITC_SPR3_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2d46eb9d96707d2013613a2a39d64783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga2d46eb9d96707d2013613a2a39d64783">More...</a><br /></td></tr>
<tr class="separator:ga2d46eb9d96707d2013613a2a39d64783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eeafc047c880119c1d5ef669d98e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga39eeafc047c880119c1d5ef669d98e50">_ITC_SPR3_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39eeafc047c880119c1d5ef669d98e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0].  <a href="group___s_t_m8_t_l5_x.html#ga39eeafc047c880119c1d5ef669d98e50">More...</a><br /></td></tr>
<tr class="separator:ga39eeafc047c880119c1d5ef669d98e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8048512d5900e6dad02e1a59f4f23a96">_ITC_SPR3_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8048512d5900e6dad02e1a59f4f23a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1].  <a href="group___s_t_m8_t_l5_x.html#ga8048512d5900e6dad02e1a59f4f23a96">More...</a><br /></td></tr>
<tr class="separator:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686adf2602c3496df317ae70d56ac869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga686adf2602c3496df317ae70d56ac869">_ITC_SPR3_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga686adf2602c3496df317ae70d56ac869"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga686adf2602c3496df317ae70d56ac869">More...</a><br /></td></tr>
<tr class="separator:ga686adf2602c3496df317ae70d56ac869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf91c8e599db8fb13d834e92bb246e1f0">_ITC_SPR3_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf91c8e599db8fb13d834e92bb246e1f0">More...</a><br /></td></tr>
<tr class="separator:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b7fec6ca31586d8de402ecf0cc08e89">_ITC_SPR3_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1].  <a href="group___s_t_m8_t_l5_x.html#ga6b7fec6ca31586d8de402ecf0cc08e89">More...</a><br /></td></tr>
<tr class="separator:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c12947e79fc99755f78be561cc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga788c12947e79fc99755f78be561cc6da">_ITC_SPR4_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga788c12947e79fc99755f78be561cc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga788c12947e79fc99755f78be561cc6da">More...</a><br /></td></tr>
<tr class="separator:ga788c12947e79fc99755f78be561cc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507faf88fd2e5528f88851ac9fb58640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga507faf88fd2e5528f88851ac9fb58640">_ITC_SPR4_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga507faf88fd2e5528f88851ac9fb58640"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0].  <a href="group___s_t_m8_t_l5_x.html#ga507faf88fd2e5528f88851ac9fb58640">More...</a><br /></td></tr>
<tr class="separator:ga507faf88fd2e5528f88851ac9fb58640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde8839face988174f38c5c129ccdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8bde8839face988174f38c5c129ccdf3">_ITC_SPR4_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8bde8839face988174f38c5c129ccdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1].  <a href="group___s_t_m8_t_l5_x.html#ga8bde8839face988174f38c5c129ccdf3">More...</a><br /></td></tr>
<tr class="separator:ga8bde8839face988174f38c5c129ccdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e876f3eb0392f94bd278a2569d922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga255e876f3eb0392f94bd278a2569d922">_ITC_SPR4_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga255e876f3eb0392f94bd278a2569d922"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga255e876f3eb0392f94bd278a2569d922">More...</a><br /></td></tr>
<tr class="separator:ga255e876f3eb0392f94bd278a2569d922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d4c84b06c8ce434e28ab2f418090aa3">_ITC_SPR4_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0].  <a href="group___s_t_m8_t_l5_x.html#ga6d4c84b06c8ce434e28ab2f418090aa3">More...</a><br /></td></tr>
<tr class="separator:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9590854ab8fffbaaa0eaead3565d529c">_ITC_SPR4_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9590854ab8fffbaaa0eaead3565d529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1].  <a href="group___s_t_m8_t_l5_x.html#ga9590854ab8fffbaaa0eaead3565d529c">More...</a><br /></td></tr>
<tr class="separator:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">_ITC_SPR4_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc018c6829fd741532d8ed28c354547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaacc018c6829fd741532d8ed28c354547">_ITC_SPR4_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaacc018c6829fd741532d8ed28c354547"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0].  <a href="group___s_t_m8_t_l5_x.html#gaacc018c6829fd741532d8ed28c354547">More...</a><br /></td></tr>
<tr class="separator:gaacc018c6829fd741532d8ed28c354547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1643f99876955751bab330299befc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6cf1643f99876955751bab330299befc">_ITC_SPR4_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6cf1643f99876955751bab330299befc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1].  <a href="group___s_t_m8_t_l5_x.html#ga6cf1643f99876955751bab330299befc">More...</a><br /></td></tr>
<tr class="separator:ga6cf1643f99876955751bab330299befc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a9034b7a1a6a326df6134c73436941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69a9034b7a1a6a326df6134c73436941">_ITC_SPR4_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga69a9034b7a1a6a326df6134c73436941"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga69a9034b7a1a6a326df6134c73436941">More...</a><br /></td></tr>
<tr class="separator:ga69a9034b7a1a6a326df6134c73436941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf885ca8b9d889f0294871dd2cec5dbe5">_ITC_SPR4_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf885ca8b9d889f0294871dd2cec5dbe5">More...</a><br /></td></tr>
<tr class="separator:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7eb8122c0b04795b530cd3005fd861c8">_ITC_SPR4_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7eb8122c0b04795b530cd3005fd861c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1].  <a href="group___s_t_m8_t_l5_x.html#ga7eb8122c0b04795b530cd3005fd861c8">More...</a><br /></td></tr>
<tr class="separator:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91553df8bba8e364881ba05b3e5dfd74">_ITC_SPR5_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga91553df8bba8e364881ba05b3e5dfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga91553df8bba8e364881ba05b3e5dfd74">More...</a><br /></td></tr>
<tr class="separator:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a0a367a7ec947969ace1b22aa341e98">_ITC_SPR5_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0a0a367a7ec947969ace1b22aa341e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0].  <a href="group___s_t_m8_t_l5_x.html#ga0a0a367a7ec947969ace1b22aa341e98">More...</a><br /></td></tr>
<tr class="separator:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c79ab702fa418cc5345acf5666a05c">_ITC_SPR5_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3c79ab702fa418cc5345acf5666a05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1].  <a href="group___s_t_m8_t_l5_x.html#gaa3c79ab702fa418cc5345acf5666a05c">More...</a><br /></td></tr>
<tr class="separator:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45220e487702efe5e4e62b2c22a3e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45220e487702efe5e4e62b2c22a3e286">_ITC_SPR6_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga45220e487702efe5e4e62b2c22a3e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga45220e487702efe5e4e62b2c22a3e286">More...</a><br /></td></tr>
<tr class="separator:ga45220e487702efe5e4e62b2c22a3e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">_ITC_SPR6_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0].  <a href="group___s_t_m8_t_l5_x.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">More...</a><br /></td></tr>
<tr class="separator:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752e4a664caa59118f628dcef7d81f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga752e4a664caa59118f628dcef7d81f92">_ITC_SPR6_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga752e4a664caa59118f628dcef7d81f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1].  <a href="group___s_t_m8_t_l5_x.html#ga752e4a664caa59118f628dcef7d81f92">More...</a><br /></td></tr>
<tr class="separator:ga752e4a664caa59118f628dcef7d81f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1bf9b062d181ea7ec6ce464de84042">_ITC_SPR6_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga7e1bf9b062d181ea7ec6ce464de84042">More...</a><br /></td></tr>
<tr class="separator:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31c818420132f1c1252ab6a16964d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa31c818420132f1c1252ab6a16964d31">_ITC_SPR6_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa31c818420132f1c1252ab6a16964d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0].  <a href="group___s_t_m8_t_l5_x.html#gaa31c818420132f1c1252ab6a16964d31">More...</a><br /></td></tr>
<tr class="separator:gaa31c818420132f1c1252ab6a16964d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga891e8bbd278220ec0c119f6f1c72a515">_ITC_SPR6_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga891e8bbd278220ec0c119f6f1c72a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1].  <a href="group___s_t_m8_t_l5_x.html#ga891e8bbd278220ec0c119f6f1c72a515">More...</a><br /></td></tr>
<tr class="separator:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6f192bd1ae0d9dc343c6f9593be09">_ITC_SPR6_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gae5d6f192bd1ae0d9dc343c6f9593be09">More...</a><br /></td></tr>
<tr class="separator:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07922029668d1e5cd7b54327c6d8bd5c">_ITC_SPR6_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0].  <a href="group___s_t_m8_t_l5_x.html#ga07922029668d1e5cd7b54327c6d8bd5c">More...</a><br /></td></tr>
<tr class="separator:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ead1d02078362b22810b9877b3494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8ead1d02078362b22810b9877b3494a">_ITC_SPR6_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8ead1d02078362b22810b9877b3494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1].  <a href="group___s_t_m8_t_l5_x.html#gaa8ead1d02078362b22810b9877b3494a">More...</a><br /></td></tr>
<tr class="separator:gaa8ead1d02078362b22810b9877b3494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94ac28cf8e66e23e0d775ebdcf18d434">_ITC_SPR7_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga94ac28cf8e66e23e0d775ebdcf18d434">More...</a><br /></td></tr>
<tr class="separator:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf80fc7db3c7e8118820177475b3f0b9e">_ITC_SPR7_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0].  <a href="group___s_t_m8_t_l5_x.html#gaf80fc7db3c7e8118820177475b3f0b9e">More...</a><br /></td></tr>
<tr class="separator:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">_ITC_SPR7_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1].  <a href="group___s_t_m8_t_l5_x.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">More...</a><br /></td></tr>
<tr class="separator:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d9205ba54d2cc25816c100d6c4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga558d9205ba54d2cc25816c100d6c4823">_ITC_SPR7_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga558d9205ba54d2cc25816c100d6c4823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga558d9205ba54d2cc25816c100d6c4823">More...</a><br /></td></tr>
<tr class="separator:ga558d9205ba54d2cc25816c100d6c4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61d41a1cd2c283edebbe43c9ad85fb00">_ITC_SPR7_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0].  <a href="group___s_t_m8_t_l5_x.html#ga61d41a1cd2c283edebbe43c9ad85fb00">More...</a><br /></td></tr>
<tr class="separator:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bc96be209517a3af3c348fc3482fdcf">_ITC_SPR7_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9bc96be209517a3af3c348fc3482fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1].  <a href="group___s_t_m8_t_l5_x.html#ga9bc96be209517a3af3c348fc3482fdcf">More...</a><br /></td></tr>
<tr class="separator:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga42e55c11a1eae803624c4a7e38cd79c6">_ITC_SPR7_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga42e55c11a1eae803624c4a7e38cd79c6">More...</a><br /></td></tr>
<tr class="separator:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7e8395146065c304f285ee6fb7b3a8a">_ITC_SPR7_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad7e8395146065c304f285ee6fb7b3a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0].  <a href="group___s_t_m8_t_l5_x.html#gad7e8395146065c304f285ee6fb7b3a8a">More...</a><br /></td></tr>
<tr class="separator:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b12f2779e9bd3a72087a505c5f0460">_ITC_SPR7_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga95b12f2779e9bd3a72087a505c5f0460"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1].  <a href="group___s_t_m8_t_l5_x.html#ga95b12f2779e9bd3a72087a505c5f0460">More...</a><br /></td></tr>
<tr class="separator:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64405073e520d2492ad07763a778632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac64405073e520d2492ad07763a778632">_ITC_SPR8_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac64405073e520d2492ad07763a778632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0].  <a href="group___s_t_m8_t_l5_x.html#gac64405073e520d2492ad07763a778632">More...</a><br /></td></tr>
<tr class="separator:gac64405073e520d2492ad07763a778632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94072efe17587735b616c44e4995cf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94072efe17587735b616c44e4995cf9f">_ITC_SPR8_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94072efe17587735b616c44e4995cf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0].  <a href="group___s_t_m8_t_l5_x.html#ga94072efe17587735b616c44e4995cf9f">More...</a><br /></td></tr>
<tr class="separator:ga94072efe17587735b616c44e4995cf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d74a148e3d49fd15d34daec2647ecdc">_ITC_SPR8_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1].  <a href="group___s_t_m8_t_l5_x.html#ga1d74a148e3d49fd15d34daec2647ecdc">More...</a><br /></td></tr>
<tr class="separator:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b05aaf18f65b0246dea0362ac8beffe">_ITC_SPR8_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0].  <a href="group___s_t_m8_t_l5_x.html#ga7b05aaf18f65b0246dea0362ac8beffe">More...</a><br /></td></tr>
<tr class="separator:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac167fd77d4dfc0efbb2de61b482e2a2d">_ITC_SPR8_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0].  <a href="group___s_t_m8_t_l5_x.html#gac167fd77d4dfc0efbb2de61b482e2a2d">More...</a><br /></td></tr>
<tr class="separator:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8380bb80a46ecbec30708acab512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5fd8380bb80a46ecbec30708acab512f">_ITC_SPR8_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fd8380bb80a46ecbec30708acab512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1].  <a href="group___s_t_m8_t_l5_x.html#ga5fd8380bb80a46ecbec30708acab512f">More...</a><br /></td></tr>
<tr class="separator:ga5fd8380bb80a46ecbec30708acab512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_8a2b680b0cbcef91ba0fe67d87b3d9dc.html">stm8tl5x</a></li><li class="navelem"><a class="el" href="_s_t_m8_t_l5x_8h.html">STM8TL5x.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
