;redcode
;assert 1
	SPL 0, -402
	CMP -207, <-120
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -207, <-120
	MOV -6, <-40
	SLT 101, <-9
	SUB -207, <-120
	CMP -207, <-120
	JMZ <-127, 140
	ADD -801, <-20
	SPL 121, -201
	SUB -207, <-120
	SPL 121, -201
	SPL 121, -201
	SPL 121, -201
	SPL 0, <-22
	SUB 12, @10
	SUB 12, @10
	ADD 10, <22
	SUB @121, 103
	CMP @121, 106
	JMN @-12, #202
	SUB @121, 103
	MOV -1, <-20
	JMN @-12, #202
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	ADD 10, <22
	SUB #72, @240
	SUB #72, @240
	SUB #72, @240
	ADD 210, 60
	ADD @-0, @-92
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	JMN @12, #21
	MOV -1, <-20
	CMP @121, 103
	SPL 0, -402
	MOV -1, <-20
	CMP -207, <-120
	MOV 57, <-20
	JMZ <-127, 100
	JMZ <-127, 100
	SPL 0, -402
	CMP -207, <-120
