#-----------------------------------------------------------
# Webtalk v2020.1.1_AR75516 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sat Jul 24 10:57:21 2021
# Process ID: 24648
# Current directory: /home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim
# Command line: wbtcv -mode batch -source /home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/xsim.dir/first_system2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/webtalk.log
# Journal file: /home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/xsim.dir/first_system2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bruno/devel/Digital-System-Design-FPGA-book/first_project/first_project.sim/sim_1/behav/xsim/xsim.dir/first_system2_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jul 24 10:57:25 2021. For additional details about this file, please refer to the WebTalk help file at /home/bruno/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jul 24 10:57:25 2021...
