// Seed: 1181339042
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    output wor id_9
    , id_13,
    input supply0 id_10,
    output supply1 id_11
);
  assign id_11 = id_1;
  assign id_11 = -1;
  assign module_1.id_6 = 0;
  wire  id_14;
  wire  id_15;
  logic id_16;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output tri0  id_2,
    input  wire  id_3,
    output logic id_4,
    output uwire id_5,
    output tri0  id_6
);
  always @(posedge id_3) id_4 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_3,
      id_2
  );
endmodule
