{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521655671761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521655671762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 15:07:51 2018 " "Processing started: Wed Mar 21 15:07:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521655671762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521655671762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analyze_file=\"/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analyze_file=\"/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521655671763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521655672043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521655672043 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement alu.vhd(36) " "VHDL syntax error at alu.vhd(36) near text \"IF\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1521655682011 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement alu.vhd(40) " "VHDL syntax error at alu.vhd(40) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1521655682011 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement alu.vhd(45) " "VHDL syntax error at alu.vhd(45) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1521655682011 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement alu.vhd(52) " "VHDL syntax error at alu.vhd(52) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a concurrent statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1521655682011 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" alu.vhd(59) " "VHDL syntax error at alu.vhd(59) near text \"IF\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1521655682011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 5 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1445 " "Peak virtual memory: 1445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521655682056 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 21 15:08:02 2018 " "Processing ended: Wed Mar 21 15:08:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521655682056 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521655682056 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521655682056 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521655682056 ""}
