****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:54:04 2024
****************************************


  Startpoint: operand_a[10]
               (input port clocked by clk)
  Endpoint: product[43]
               (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[10] (in)                       0.00       0.00 f
  U980/ZN (OR2_X1)                         0.06       0.06 f
  U981/ZN (NOR2_X1)                        0.05       0.11 r
  U1021/ZN (AND4_X1)                       0.08       0.19 r
  U1039/ZN (NAND4_X1)                      0.05       0.24 f
  U1073/ZN (NAND2_X1)                      0.04       0.28 r
  U700/ZN (OR3_X2)                         0.07       0.34 r
  U635/ZN (OR2_X2)                         0.06       0.40 r
  U740/ZN (INV_X2)                         0.06       0.46 f
  U1143/ZN (NAND2_X1)                      0.04       0.50 r
  U1145/ZN (AND2_X1)                       0.05       0.55 r
  U1296/ZN (NAND4_X1)                      0.05       0.60 f
  U1298/ZN (NAND3_X1)                      0.04       0.64 r
  U1299/ZN (OAI21_X1)                      0.04       0.68 f
  U1311/ZN (NOR2_X1)                       0.05       0.73 r
  U1312/ZN (NOR2_X1)                       0.04       0.76 f
  U828/ZN (AOI21_X1)                       0.07       0.83 r
  U1365/ZN (OAI21_X1)                      0.05       0.88 f
  U791/ZN (AOI21_X1)                       0.07       0.96 r
  U1467/ZN (OAI21_X1)                      0.04       1.00 f
  U1496/ZN (XNOR2_X1)                      0.07       1.07 r
  U1589/ZN (INV_X1)                        0.04       1.10 f
  U877/ZN (AOI22_X1)                       0.06       1.16 r
  U804/ZN (AND2_X1)                        0.05       1.22 r
  U803/ZN (OR2_X1)                         0.04       1.25 r
  U1746/ZN (NAND4_X1)                      0.04       1.29 f
  U1747/ZN (OAI21_X1)                      0.03       1.32 r
  product[43] (out)                        0.00       1.33 r
  data arrival time                                   1.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock reconvergence pessimism            0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  ---------------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.33
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -1.33


1
