// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_l_data_load_k_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v0_0_address0,
        v0_0_ce0,
        v0_0_q0,
        A_fifo_0_0_V_din,
        A_fifo_0_0_V_full_n,
        A_fifo_0_0_V_write,
        v0_1_address0,
        v0_1_ce0,
        v0_1_q0,
        A_fifo_1_0_V_din,
        A_fifo_1_0_V_full_n,
        A_fifo_1_0_V_write,
        v1_0_address0,
        v1_0_ce0,
        v1_0_q0,
        B_fifo_0_0_V_din,
        B_fifo_0_0_V_full_n,
        B_fifo_0_0_V_write,
        v1_1_address0,
        v1_1_ce0,
        v1_1_q0,
        B_fifo_1_0_V_din,
        B_fifo_1_0_V_full_n,
        B_fifo_1_0_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] v0_0_address0;
output   v0_0_ce0;
input  [31:0] v0_0_q0;
output  [31:0] A_fifo_0_0_V_din;
input   A_fifo_0_0_V_full_n;
output   A_fifo_0_0_V_write;
output  [3:0] v0_1_address0;
output   v0_1_ce0;
input  [31:0] v0_1_q0;
output  [31:0] A_fifo_1_0_V_din;
input   A_fifo_1_0_V_full_n;
output   A_fifo_1_0_V_write;
output  [3:0] v1_0_address0;
output   v1_0_ce0;
input  [31:0] v1_0_q0;
output  [31:0] B_fifo_0_0_V_din;
input   B_fifo_0_0_V_full_n;
output   B_fifo_0_0_V_write;
output  [3:0] v1_1_address0;
output   v1_1_ce0;
input  [31:0] v1_1_q0;
output  [31:0] B_fifo_1_0_V_din;
input   B_fifo_1_0_V_full_n;
output   B_fifo_1_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v0_0_ce0;
reg A_fifo_0_0_V_write;
reg v0_1_ce0;
reg A_fifo_1_0_V_write;
reg v1_0_ce0;
reg B_fifo_0_0_V_write;
reg v1_1_ce0;
reg B_fifo_1_0_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    A_fifo_0_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln53_reg_169;
reg    A_fifo_1_0_V_blk_n;
reg    B_fifo_0_0_V_blk_n;
reg    B_fifo_1_0_V_blk_n;
reg   [4:0] k_0_i_i_reg_138;
wire   [0:0] icmp_ln53_fu_149_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] k_fu_155_p2;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [63:0] zext_ln55_fu_161_p1;
reg    ap_block_pp0_stage0_01001;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_0_i_i_reg_138 <= k_fu_155_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        k_0_i_i_reg_138 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln53_reg_169 <= icmp_ln53_fu_149_p2;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_0_0_V_blk_n = A_fifo_0_0_V_full_n;
    end else begin
        A_fifo_0_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_fifo_0_0_V_write = 1'b1;
    end else begin
        A_fifo_0_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_fifo_1_0_V_blk_n = A_fifo_1_0_V_full_n;
    end else begin
        A_fifo_1_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        A_fifo_1_0_V_write = 1'b1;
    end else begin
        A_fifo_1_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_0_0_V_blk_n = B_fifo_0_0_V_full_n;
    end else begin
        B_fifo_0_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_fifo_0_0_V_write = 1'b1;
    end else begin
        B_fifo_0_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_fifo_1_0_V_blk_n = B_fifo_1_0_V_full_n;
    end else begin
        B_fifo_1_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_169 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        B_fifo_1_0_V_write = 1'b1;
    end else begin
        B_fifo_1_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln53_fu_149_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v0_0_ce0 = 1'b1;
    end else begin
        v0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v0_1_ce0 = 1'b1;
    end else begin
        v0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v1_0_ce0 = 1'b1;
    end else begin
        v1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v1_1_ce0 = 1'b1;
    end else begin
        v1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln53_fu_149_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln53_fu_149_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_fifo_0_0_V_din = v0_0_q0;

assign A_fifo_1_0_V_din = v0_1_q0;

assign B_fifo_0_0_V_din = v1_0_q0;

assign B_fifo_1_0_V_din = v1_1_q0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_0_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_0_0_V_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_0_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_0_0_V_full_n))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_0_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_0_0_V_full_n))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == B_fifo_0_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_1_0_V_full_n)) | ((icmp_ln53_reg_169 == 1'd0) & (1'b0 == A_fifo_0_0_V_full_n)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign icmp_ln53_fu_149_p2 = ((k_0_i_i_reg_138 == 5'd16) ? 1'b1 : 1'b0);

assign k_fu_155_p2 = (k_0_i_i_reg_138 + 5'd1);

assign v0_0_address0 = zext_ln55_fu_161_p1;

assign v0_1_address0 = zext_ln55_fu_161_p1;

assign v1_0_address0 = zext_ln55_fu_161_p1;

assign v1_1_address0 = zext_ln55_fu_161_p1;

assign zext_ln55_fu_161_p1 = k_0_i_i_reg_138;

endmodule //Loop_l_data_load_k_p
