

================================================================
== Vivado HLS Report for 'servo'
================================================================
* Date:           Wed Feb  5 09:07:47 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        servo
* Solution:       servoSolution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.367 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    226|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     21|    -|
|Register         |        -|      -|      45|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      45|    247|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln13_fu_152_p2       |     +    |      0|  0|  15|           1|           8|
    |add_ln21_fu_222_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln9_fu_110_p2        |     +    |      0|  0|  15|           2|           8|
    |sub_ln17_fu_210_p2       |     -    |      0|  0|  15|           8|           8|
    |and_ln12_fu_146_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln8_fu_104_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_1_fu_140_p2    |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln12_fu_124_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln16_fu_176_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln20_1_fu_200_p2    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln20_fu_188_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln25_fu_236_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln26_fu_264_p2      |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln8_1_fu_98_p2      |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln8_fu_88_p2        |   icmp   |      0|  0|  11|           8|           1|
    |or_ln12_fu_158_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln20_fu_194_p2        |    or    |      0|  0|   8|           8|           8|
    |select_ln12_fu_164_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln16_fu_215_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln20_fu_226_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln25_fu_242_p3    |  select  |      0|  0|   7|           1|           6|
    |select_ln26_1_fu_290_p3  |  select  |      0|  0|   7|           1|           7|
    |select_ln26_fu_283_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln8_fu_116_p3     |  select  |      0|  0|   8|           1|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 226|         103|         104|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  3|   0|    3|          0|
    |current_duty_cycle   |  8|   0|    8|          0|
    |current_speed        |  8|   0|    8|          0|
    |icmp_ln16_reg_319    |  1|   0|    1|          0|
    |icmp_ln20_1_reg_329  |  1|   0|    1|          0|
    |icmp_ln20_reg_324    |  1|   0|    1|          0|
    |select_ln12_reg_306  |  8|   0|    8|          0|
    |select_ln16_reg_333  |  8|   0|    8|          0|
    |trunc_ln16_reg_314   |  7|   0|    7|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 45|   0|   45|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |     servo    | return value |
|ap_done           | out |    1| ap_ctrl_hs |     servo    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |     servo    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |     servo    | return value |
|up                |  in |    8|   ap_none  |      up      |    scalar    |
|down              |  in |    8|   ap_none  |     down     |    scalar    |
|left_r            |  in |    8|   ap_none  |    left_r    |    scalar    |
|right_r           |  in |    8|   ap_none  |    right_r   |    scalar    |
|dutyCycle         | out |    8|   ap_vld   |   dutyCycle  |    pointer   |
|dutyCycle_ap_vld  | out |    1|   ap_vld   |   dutyCycle  |    pointer   |
|speed             | out |    8|   ap_vld   |     speed    |    pointer   |
|speed_ap_vld      | out |    1|   ap_vld   |     speed    |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %up) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %down) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %left_r) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %right_r) nounwind, !map !21"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %dutyCycle) nounwind, !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %speed) nounwind, !map !31"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @servo_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %right_r) nounwind" [servo/servo.c:6]   --->   Operation 11 'read' 'right_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%left_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %left_r) nounwind" [servo/servo.c:6]   --->   Operation 12 'read' 'left_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%down_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %down) nounwind" [servo/servo.c:6]   --->   Operation 13 'read' 'down_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%up_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %up) nounwind" [servo/servo.c:6]   --->   Operation 14 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%icmp_ln8 = icmp ne i8 %down_read, 0" [servo/servo.c:8]   --->   Operation 15 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_speed_load = load i8* @current_speed, align 1" [servo/servo.c:8]   --->   Operation 16 'load' 'current_speed_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln8_1 = icmp sgt i8 %current_speed_load, 0" [servo/servo.c:8]   --->   Operation 17 'icmp' 'icmp_ln8_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.97ns)   --->   "%and_ln8 = and i1 %icmp_ln8, %icmp_ln8_1" [servo/servo.c:8]   --->   Operation 18 'and' 'and_ln8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln9 = add i8 -1, %current_speed_load" [servo/servo.c:9]   --->   Operation 19 'add' 'add_ln9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.24ns)   --->   "%select_ln8 = select i1 %and_ln8, i8 %add_ln9, i8 %current_speed_load" [servo/servo.c:8]   --->   Operation 20 'select' 'select_ln8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.55ns)   --->   "%icmp_ln12 = icmp ne i8 %up_read, 0" [servo/servo.c:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln8, i32 3, i32 7)" [servo/servo.c:12]   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln12_1 = icmp slt i5 %tmp, 1" [servo/servo.c:12]   --->   Operation 23 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%and_ln12 = and i1 %icmp_ln12, %icmp_ln12_1" [servo/servo.c:12]   --->   Operation 24 'and' 'and_ln12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 1, %select_ln8" [servo/servo.c:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%or_ln12 = or i1 %and_ln12, %and_ln8" [servo/servo.c:12]   --->   Operation 26 'or' 'or_ln12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns)   --->   "%select_ln12 = select i1 %and_ln12, i8 %add_ln13, i8 %select_ln8" [servo/servo.c:12]   --->   Operation 27 'select' 'select_ln12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i8 %select_ln12 to i7" [servo/servo.c:16]   --->   Operation 28 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln16 = icmp eq i8 %left_read, 0" [servo/servo.c:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %or_ln12, label %mergeST, label %._crit_edge5.new" [servo/servo.c:12]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "store i8 %select_ln12, i8* @current_speed, align 1" [servo/servo.c:9]   --->   Operation 31 'store' <Predicate = (or_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge5.new"   --->   Operation 32 'br' <Predicate = (or_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp eq i8 %right_read, 0" [servo/servo.c:20]   --->   Operation 33 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln20_1)   --->   "%or_ln20 = or i8 %right_read, %left_read" [servo/servo.c:20]   --->   Operation 34 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln20_1 = icmp eq i8 %or_ln20, 0" [servo/servo.c:20]   --->   Operation 35 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%current_duty_cycle_l = load i8* @current_duty_cycle, align 1" [servo/servo.c:17]   --->   Operation 36 'load' 'current_duty_cycle_l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln17 = sub i8 %current_duty_cycle_l, %select_ln12" [servo/servo.c:17]   --->   Operation 37 'sub' 'sub_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.24ns)   --->   "%select_ln16 = select i1 %icmp_ln16, i8 %current_duty_cycle_l, i8 %sub_ln17" [servo/servo.c:16]   --->   Operation 38 'select' 'select_ln16' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 %select_ln16, %select_ln12" [servo/servo.c:21]   --->   Operation 39 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i8 %select_ln16, i8 %add_ln21" [servo/servo.c:20]   --->   Operation 40 'select' 'select_ln20' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i8 %select_ln20 to i7" [servo/servo.c:25]   --->   Operation 41 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp slt i8 %select_ln20, 100" [servo/servo.c:25]   --->   Operation 42 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln25 = select i1 %icmp_ln25, i7 -28, i7 %trunc_ln25" [servo/servo.c:25]   --->   Operation 43 'select' 'select_ln25' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25 to i8" [servo/servo.c:25]   --->   Operation 44 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %dutyCycle, i8 %zext_ln25) nounwind" [servo/servo.c:25]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln12, i32 3, i32 7)" [servo/servo.c:26]   --->   Operation 46 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp slt i5 %tmp_1, 1" [servo/servo.c:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %._crit_edge7.new_ifconv, label %mergeST1" [servo/servo.c:20]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i8 %select_ln20, i8* @current_duty_cycle, align 1" [servo/servo.c:17]   --->   Operation 49 'store' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge7.new_ifconv"   --->   Operation 50 'br' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln12, i32 7)" [servo/servo.c:26]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_1)   --->   "%select_ln26 = select i1 %tmp_2, i7 0, i7 %trunc_ln16" [servo/servo.c:26]   --->   Operation 52 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26_1 = select i1 %icmp_ln26, i7 %select_ln26, i7 8" [servo/servo.c:26]   --->   Operation 53 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %select_ln26_1 to i8" [servo/servo.c:26]   --->   Operation 54 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %speed, i8 %zext_ln26) nounwind" [servo/servo.c:26]   --->   Operation 55 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [servo/servo.c:27]   --->   Operation 56 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ down]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ left_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dutyCycle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ speed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ current_speed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ current_duty_cycle]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 0000]
specbitsmap_ln0      (specbitsmap  ) [ 0000]
specbitsmap_ln0      (specbitsmap  ) [ 0000]
specbitsmap_ln0      (specbitsmap  ) [ 0000]
specbitsmap_ln0      (specbitsmap  ) [ 0000]
specbitsmap_ln0      (specbitsmap  ) [ 0000]
spectopmodule_ln0    (spectopmodule) [ 0000]
right_read           (read         ) [ 0000]
left_read            (read         ) [ 0000]
down_read            (read         ) [ 0000]
up_read              (read         ) [ 0000]
icmp_ln8             (icmp         ) [ 0000]
current_speed_load   (load         ) [ 0000]
icmp_ln8_1           (icmp         ) [ 0000]
and_ln8              (and          ) [ 0000]
add_ln9              (add          ) [ 0000]
select_ln8           (select       ) [ 0000]
icmp_ln12            (icmp         ) [ 0000]
tmp                  (partselect   ) [ 0000]
icmp_ln12_1          (icmp         ) [ 0000]
and_ln12             (and          ) [ 0000]
add_ln13             (add          ) [ 0000]
or_ln12              (or           ) [ 0100]
select_ln12          (select       ) [ 0011]
trunc_ln16           (trunc        ) [ 0011]
icmp_ln16            (icmp         ) [ 0010]
br_ln12              (br           ) [ 0000]
store_ln9            (store        ) [ 0000]
br_ln0               (br           ) [ 0000]
icmp_ln20            (icmp         ) [ 0011]
or_ln20              (or           ) [ 0000]
icmp_ln20_1          (icmp         ) [ 0011]
current_duty_cycle_l (load         ) [ 0000]
sub_ln17             (sub          ) [ 0000]
select_ln16          (select       ) [ 0001]
add_ln21             (add          ) [ 0000]
select_ln20          (select       ) [ 0000]
trunc_ln25           (trunc        ) [ 0000]
icmp_ln25            (icmp         ) [ 0000]
select_ln25          (select       ) [ 0000]
zext_ln25            (zext         ) [ 0000]
write_ln25           (write        ) [ 0000]
tmp_1                (partselect   ) [ 0000]
icmp_ln26            (icmp         ) [ 0000]
br_ln20              (br           ) [ 0000]
store_ln17           (store        ) [ 0000]
br_ln0               (br           ) [ 0000]
tmp_2                (bitselect    ) [ 0000]
select_ln26          (select       ) [ 0000]
select_ln26_1        (select       ) [ 0000]
zext_ln26            (zext         ) [ 0000]
write_ln26           (write        ) [ 0000]
ret_ln27             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="up">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="down">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="down"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="left_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="right_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dutyCycle">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dutyCycle"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="speed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="speed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_speed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_speed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_duty_cycle">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_duty_cycle"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="servo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="right_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="left_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="left_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="down_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="down_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="up_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="up_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln25_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln26_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln8_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="current_speed_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_speed_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln8_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="and_ln8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln9_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln8_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln12_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="4" slack="0"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln12_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln12_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="select_ln12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln16_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln16_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln9_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln20_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="or_ln20_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln20_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="current_duty_cycle_l_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_duty_cycle_l/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sub_ln17_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="1"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln16_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln21_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="0" index="1" bw="8" slack="2"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln20_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="8" slack="1"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln25_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln25_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln25_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln25_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="0" index="3" bw="4" slack="0"/>
<pin id="260" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln26_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln17_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln26_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="2"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln26_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln26_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="select_ln12_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln16_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="2"/>
<pin id="316" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="319" class="1005" name="icmp_ln16_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_ln20_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln20_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="2"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="select_ln16_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="42" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="62" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="88" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="94" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="104" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="94" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="68" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="116" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="144"><net_src comp="130" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="124" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="116" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="146" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="104" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="146" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="152" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="116" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="56" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="164" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="50" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="50" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="56" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="232" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="255" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="226" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="264" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="283" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="309"><net_src comp="164" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="317"><net_src comp="172" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="322"><net_src comp="176" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="327"><net_src comp="188" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="332"><net_src comp="200" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="215" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dutyCycle | {3 }
	Port: speed | {3 }
	Port: current_speed | {1 }
	Port: current_duty_cycle | {3 }
 - Input state : 
	Port: servo : up | {1 }
	Port: servo : down | {1 }
	Port: servo : left_r | {1 }
	Port: servo : right_r | {1 }
	Port: servo : current_speed | {1 }
	Port: servo : current_duty_cycle | {2 }
  - Chain level:
	State 1
		icmp_ln8_1 : 1
		and_ln8 : 2
		add_ln9 : 1
		select_ln8 : 2
		tmp : 3
		icmp_ln12_1 : 4
		and_ln12 : 5
		add_ln13 : 3
		or_ln12 : 5
		select_ln12 : 5
		trunc_ln16 : 6
		br_ln12 : 5
		store_ln9 : 6
	State 2
		sub_ln17 : 1
		select_ln16 : 2
	State 3
		select_ln20 : 1
		trunc_ln25 : 2
		icmp_ln25 : 2
		select_ln25 : 3
		zext_ln25 : 4
		write_ln25 : 5
		icmp_ln26 : 1
		store_ln17 : 2
		select_ln26 : 1
		select_ln26_1 : 2
		zext_ln26 : 3
		write_ln26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     icmp_ln8_fu_88     |    0    |    11   |
|          |    icmp_ln8_1_fu_98    |    0    |    11   |
|          |    icmp_ln12_fu_124    |    0    |    11   |
|          |   icmp_ln12_1_fu_140   |    0    |    11   |
|   icmp   |    icmp_ln16_fu_176    |    0    |    11   |
|          |    icmp_ln20_fu_188    |    0    |    11   |
|          |   icmp_ln20_1_fu_200   |    0    |    11   |
|          |    icmp_ln25_fu_236    |    0    |    11   |
|          |    icmp_ln26_fu_264    |    0    |    11   |
|----------|------------------------|---------|---------|
|          |    select_ln8_fu_116   |    0    |    8    |
|          |   select_ln12_fu_164   |    0    |    8    |
|          |   select_ln16_fu_215   |    0    |    8    |
|  select  |   select_ln20_fu_226   |    0    |    8    |
|          |   select_ln25_fu_242   |    0    |    7    |
|          |   select_ln26_fu_283   |    0    |    7    |
|          |  select_ln26_1_fu_290  |    0    |    7    |
|----------|------------------------|---------|---------|
|          |     add_ln9_fu_110     |    0    |    15   |
|    add   |     add_ln13_fu_152    |    0    |    15   |
|          |     add_ln21_fu_222    |    0    |    15   |
|----------|------------------------|---------|---------|
|    sub   |     sub_ln17_fu_210    |    0    |    15   |
|----------|------------------------|---------|---------|
|    or    |     or_ln12_fu_158     |    0    |    2    |
|          |     or_ln20_fu_194     |    0    |    8    |
|----------|------------------------|---------|---------|
|    and   |     and_ln8_fu_104     |    0    |    2    |
|          |     and_ln12_fu_146    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  right_read_read_fu_50 |    0    |    0    |
|   read   |  left_read_read_fu_56  |    0    |    0    |
|          |  down_read_read_fu_62  |    0    |    0    |
|          |   up_read_read_fu_68   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln25_write_fu_74 |    0    |    0    |
|          | write_ln26_write_fu_81 |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|       tmp_fu_130       |    0    |    0    |
|          |      tmp_1_fu_255      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln16_fu_172   |    0    |    0    |
|          |    trunc_ln25_fu_232   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln25_fu_250    |    0    |    0    |
|          |    zext_ln26_fu_298    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_2_fu_276      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   226   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln16_reg_319 |    1   |
|icmp_ln20_1_reg_329|    1   |
| icmp_ln20_reg_324 |    1   |
|select_ln12_reg_306|    8   |
|select_ln16_reg_333|    8   |
| trunc_ln16_reg_314|    7   |
+-------------------+--------+
|       Total       |   26   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   226  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   26   |    -   |
+-----------+--------+--------+
|   Total   |   26   |   226  |
+-----------+--------+--------+
