<stg><name>conv1</name>


<trans_list>

<trans id="566" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="14" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %oc = alloca i32 1

]]></Node>
<StgValue><ssdm name="oc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln17 = store i7 0, i7 %oc

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln17 = br void %VITIS_LOOP_18_2

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_18_2:0 %oc_2 = load i7 %oc

]]></Node>
<StgValue><ssdm name="oc_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_18_2:1 %zext_ln17 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_18_2:2 %zext_ln54_4 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="7">
<![CDATA[
VITIS_LOOP_18_2:3 %zext_ln54_6 = zext i7 %oc_2

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="7" op_2_bw="8">
<![CDATA[
VITIS_LOOP_18_2:4 %tmp_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_18_2:5 %zext_ln54_7 = zext i15 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_18_2:6 %sub_ln54_4 = sub i16 %zext_ln54_7, i16 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_18_2:7 %sext_ln47_5 = sext i16 %sub_ln54_4

]]></Node>
<StgValue><ssdm name="sext_ln47_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_18_2:8 %tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_18_2:9 %zext_ln47_1 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_18_2:10 %add_ln47_7 = add i11 %zext_ln47_1, i11 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="add_ln47_7"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_18_2:11 %icmp_ln17 = icmp_eq  i7 %oc_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_18_2:12 %add_ln17 = add i7 %oc_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_18_2:13 %br_ln17 = br i1 %icmp_ln17, void %VITIS_LOOP_18_2.split, void %for.end75

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_18_2.split:2 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_18_2.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0">
<![CDATA[
for.end75:0 %ret_ln58 = ret

]]></Node>
<StgValue><ssdm name="ret_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_18_2.split:3 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:4 %empty = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:5 %pf = fpext i32 %empty

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:5 %pf = fpext i32 %empty

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_18_2.split:6 %empty_38 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_18_2.split:7 %empty_39 = trunc i64 %empty_38

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %empty_38, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:9 %tmp5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %empty_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_18_2.split:12 %trunc_ln21 = trunc i64 %empty_38

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_18_2.split:17 %cmp_i = icmp_eq  i63 %empty_39, i63 0

]]></Node>
<StgValue><ssdm name="cmp_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_18_2.split:0 %speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln17"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_18_2.split:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_18_2.split:10 %conv3_i_i_i = zext i11 %tmp5

]]></Node>
<StgValue><ssdm name="conv3_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:11 %sub_i50_i = add i12 %conv3_i_i_i, i12 3073

]]></Node>
<StgValue><ssdm name="sub_i50_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_18_2.split:13 %zext_ln21_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21_cast"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_18_2.split:14 %zext_ln21 = zext i53 %zext_ln21_cast

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:15 %sub_i_i_i = sub i54 0, i54 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:16 %man_0_i = select i1 %tmp, i54 %sub_i_i_i, i54 %zext_ln21

]]></Node>
<StgValue><ssdm name="man_0_i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:18 %sub_i = sub i12 1075, i12 %conv3_i_i_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:19 %cmp28_i = icmp_sgt  i12 %sub_i, i12 18

]]></Node>
<StgValue><ssdm name="cmp28_i"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:20 %sub30_i = add i12 %sub_i, i12 4078

]]></Node>
<StgValue><ssdm name="sub30_i"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:21 %sub31_i = sub i12 18, i12 %sub_i

]]></Node>
<StgValue><ssdm name="sub31_i"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:22 %cond_i = select i1 %cmp28_i, i12 %sub30_i, i12 %sub31_i

]]></Node>
<StgValue><ssdm name="cond_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:23 %cond_i_cast = sext i12 %cond_i

]]></Node>
<StgValue><ssdm name="cond_i_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:24 %cmp32_i = icmp_eq  i12 %sub_i, i12 18

]]></Node>
<StgValue><ssdm name="cmp32_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="26" op_0_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:25 %empty_40 = trunc i54 %man_0_i

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:26 %tmp68_cast_cast = select i1 %cmp28_i, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="tmp68_cast_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:27 %add106_i = add i12 %tmp68_cast_cast, i12 %sub_i50_i

]]></Node>
<StgValue><ssdm name="add106_i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:28 %add114_i = add i12 %sub_i, i12 8

]]></Node>
<StgValue><ssdm name="add114_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:29 %add114_i_cast = sext i12 %add114_i

]]></Node>
<StgValue><ssdm name="add114_i_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:30 %add117_i = add i12 %sub_i, i12 9

]]></Node>
<StgValue><ssdm name="add117_i"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:31 %cmp123_i = icmp_slt  i12 %add114_i, i12 54

]]></Node>
<StgValue><ssdm name="cmp123_i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:32 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add114_i, i32 11

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:33 %rev = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:34 %empty_41 = icmp_ult  i12 %add114_i, i12 54

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:35 %cmp40_i = icmp_ult  i12 %cond_i, i12 54

]]></Node>
<StgValue><ssdm name="cmp40_i"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:36 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv1_biases_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:37 %p_cast85_cast = select i1 %tmp_9, i26 67108863, i26 0

]]></Node>
<StgValue><ssdm name="p_cast85_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:38 %sh_prom_i_cast_cast_cast_cast = zext i32 %cond_i_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:39 %shr_i = ashr i54 %man_0_i, i54 %sh_prom_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:40 %empty_42 = trunc i54 %shr_i

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:41 %empty_43 = select i1 %cmp40_i, i26 %empty_42, i26 %p_cast85_cast

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:42 %cmp51_i = icmp_sgt  i12 %sub30_i, i12 54

]]></Node>
<StgValue><ssdm name="cmp51_i"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:43 %cmp90_i = icmp_ult  i12 %cond_i, i12 26

]]></Node>
<StgValue><ssdm name="cmp90_i"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:44 %tobool_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_0_i, i32 %add114_i_cast

]]></Node>
<StgValue><ssdm name="tobool_i"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:45 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %empty_43, i32 25

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:46 %sub58_i = add i12 %sub_i, i12 4077

]]></Node>
<StgValue><ssdm name="sub58_i"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:47 %sub58_i_cast = sext i12 %sub58_i

]]></Node>
<StgValue><ssdm name="sub58_i_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:48 %bit_select59_i = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_0_i, i32 %sub58_i_cast

]]></Node>
<StgValue><ssdm name="bit_select59_i"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:49 %cond_i_castcast = trunc i32 %cond_i_cast

]]></Node>
<StgValue><ssdm name="cond_i_castcast"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:50 %shl_i = shl i26 %empty_40, i26 %cond_i_castcast

]]></Node>
<StgValue><ssdm name="shl_i"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:51 %cmp135_i = icmp_slt  i12 %add117_i, i12 54

]]></Node>
<StgValue><ssdm name="cmp135_i"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:52 %empty_45 = icmp_ult  i12 %add117_i, i12 54

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:53 %lnot199_i = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="lnot199_i"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:54 %sh_prom140_i_cast_cast_cast = sext i12 %add117_i

]]></Node>
<StgValue><ssdm name="sh_prom140_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:55 %sh_prom140_i_cast_cast_cast_cast = zext i32 %sh_prom140_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom140_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:56 %shr141_i = lshr i54 %man_0_i, i54 %sh_prom140_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr141_i"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:57 %shr_i_i179 = lshr i54 18014398509481983, i54 %sh_prom140_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shr_i_i179"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:58 %cmp_i_i180 = icmp_eq  i54 %shr141_i, i54 %shr_i_i179

]]></Node>
<StgValue><ssdm name="cmp_i_i180"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:59 %or_cond4_i = and i1 %cmp135_i, i1 %rev

]]></Node>
<StgValue><ssdm name="or_cond4_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:60 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add117_i, i32 11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:61 %rev56 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="rev56"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_18_2.split:62 %cmp161_i = icmp_eq  i12 %add117_i, i12 54

]]></Node>
<StgValue><ssdm name="cmp161_i"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:63 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add114_i, i32 11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:64 %not_cmp181_i = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="not_cmp181_i"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:65 %spec_select478 = and i1 %empty_41, i1 %tobool_i

]]></Node>
<StgValue><ssdm name="spec_select478"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:66 %spec_select477 = select i1 %cmp51_i, i1 %tmp, i1 %bit_select59_i

]]></Node>
<StgValue><ssdm name="spec_select477"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:67 %conv_i36_i = zext i1 %spec_select477

]]></Node>
<StgValue><ssdm name="conv_i36_i"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:68 %add_i_i177 = add i26 %empty_43, i26 %conv_i36_i

]]></Node>
<StgValue><ssdm name="add_i_i177"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:69 %spec_select475 = select i1 %cmp90_i, i26 %shl_i, i26 0

]]></Node>
<StgValue><ssdm name="spec_select475"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:70 %Range2_all_ones_1_i = select i1 %empty_45, i1 %cmp_i_i180, i1 %rev56

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1_i"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:71 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_i_i177, i32 25

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:72 %rev61 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="rev61"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:73 %spec_select5_i = and i1 %Range2_all_ones_1_i, i1 %spec_select478

]]></Node>
<StgValue><ssdm name="spec_select5_i"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:74 %lnot158_i = xor i1 %spec_select478, i1 1

]]></Node>
<StgValue><ssdm name="lnot158_i"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_18_2.split:75 %not_tobool156_i = icmp_eq  i54 %shr141_i, i54 0

]]></Node>
<StgValue><ssdm name="not_tobool156_i"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:76 %spec_select10_i = and i1 %not_tobool156_i, i1 %lnot158_i

]]></Node>
<StgValue><ssdm name="spec_select10_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:77 %spec_select6_i = or i1 %tmp_13, i1 %lnot158_i

]]></Node>
<StgValue><ssdm name="spec_select6_i"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:78 %empty_46 = and i1 %Range2_all_ones_1_i, i1 %spec_select6_i

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:79 %spec_select479 = select i1 %cmp161_i, i1 %spec_select478, i1 %not_cmp181_i

]]></Node>
<StgValue><ssdm name="spec_select479"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:80 %spec_select480 = select i1 %cmp161_i, i1 %lnot158_i, i1 %not_cmp181_i

]]></Node>
<StgValue><ssdm name="spec_select480"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:81 %cmp28_i_not = xor i1 %cmp28_i, i1 1

]]></Node>
<StgValue><ssdm name="cmp28_i_not"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:82 %brmerge482 = or i1 %cmp32_i, i1 %cmp28_i_not

]]></Node>
<StgValue><ssdm name="brmerge482"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:83 %conv35_i_mux = select i1 %cmp32_i, i26 %empty_40, i26 %spec_select475

]]></Node>
<StgValue><ssdm name="conv35_i_mux"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:84 %ref_tmp_i_i_0 = select i1 %brmerge482, i26 %conv35_i_mux, i26 %add_i_i177

]]></Node>
<StgValue><ssdm name="ref_tmp_i_i_0"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:85 %cmp32_i_not = xor i1 %cmp32_i, i1 1

]]></Node>
<StgValue><ssdm name="cmp32_i_not"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:86 %tmp69 = and i1 %tmp_10, i1 %rev61

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:87 %tmp70 = and i1 %cmp28_i, i1 %cmp32_i_not

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:88 %carry_1_i = and i1 %tmp70, i1 %tmp69

]]></Node>
<StgValue><ssdm name="carry_1_i"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:89 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %ref_tmp_i_i_0, i32 25

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:90 %spec_select483 = select i1 %or_cond4_i, i1 %spec_select5_i, i1 %spec_select479

]]></Node>
<StgValue><ssdm name="spec_select483"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:91 %spec_select484 = select i1 %or_cond4_i, i1 %spec_select10_i, i1 %spec_select480

]]></Node>
<StgValue><ssdm name="spec_select484"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:92 %cond177_i = select i1 %carry_1_i, i1 %spec_select483, i1 %spec_select484

]]></Node>
<StgValue><ssdm name="cond177_i"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:93 %cond188_i = select i1 %carry_1_i, i1 %empty_46, i1 %spec_select483

]]></Node>
<StgValue><ssdm name="cond188_i"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:94 %spec_select7_i = and i1 %carry_1_i, i1 %spec_select483

]]></Node>
<StgValue><ssdm name="spec_select7_i"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:95 %lnot192_i = xor i1 %spec_select7_i, i1 1

]]></Node>
<StgValue><ssdm name="lnot192_i"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_18_2.split:96 %tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %add106_i, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_18_2.split:97 %icmp = icmp_slt  i9 %tmp_16, i9 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:98 %brmerge4 = or i1 %cmp_i, i1 %icmp

]]></Node>
<StgValue><ssdm name="brmerge4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:99 %p_mux = select i1 %cmp_i, i26 0, i26 %ref_tmp_i_i_0

]]></Node>
<StgValue><ssdm name="p_mux"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:100 %not_cmp123_i6 = xor i1 %cmp123_i, i1 1

]]></Node>
<StgValue><ssdm name="not_cmp123_i6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:101 %deleted_ones_0_i = or i1 %cond188_i, i1 %not_cmp123_i6

]]></Node>
<StgValue><ssdm name="deleted_ones_0_i"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:102 %neg_src_0_i_v = select i1 %cmp123_i, i1 %lnot192_i, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="neg_src_0_i_v"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:103 %cond177_i_not = xor i1 %cond177_i, i1 1

]]></Node>
<StgValue><ssdm name="cond177_i_not"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:104 %deleted_zeros_0_not_i = and i1 %cmp123_i, i1 %cond177_i_not

]]></Node>
<StgValue><ssdm name="deleted_zeros_0_not_i"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:105 %brmerge_i = or i1 %tmp_15, i1 %deleted_zeros_0_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:106 %spec_select11_i = and i1 %brmerge_i, i1 %lnot199_i

]]></Node>
<StgValue><ssdm name="spec_select11_i"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:107 %brmerge8_i_demorgan = and i1 %tmp_15, i1 %deleted_ones_0_i

]]></Node>
<StgValue><ssdm name="brmerge8_i_demorgan"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:108 %brmerge8_i = xor i1 %brmerge8_i_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="brmerge8_i"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:109 %tmp71 = and i1 %neg_src_0_i_v, i1 %brmerge8_i

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:110 %spec_select12_i = and i1 %tmp71, i1 %tmp

]]></Node>
<StgValue><ssdm name="spec_select12_i"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:111 %spec_select468 = select i1 %spec_select11_i, i26 33554431, i26 33554432

]]></Node>
<StgValue><ssdm name="spec_select468"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_18_2.split:112 %empty_47 = or i1 %spec_select11_i, i1 %spec_select12_i

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:113 %spec_select472 = select i1 %empty_47, i26 %spec_select468, i26 %ref_tmp_i_i_0

]]></Node>
<StgValue><ssdm name="spec_select472"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
VITIS_LOOP_18_2.split:114 %acc = select i1 %brmerge4, i26 %p_mux, i26 %spec_select472

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_18_2.split:115 %br_ln18 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_19_3:0 %y = phi i8 %add_ln18, void %for.inc70, i8 0, void %VITIS_LOOP_18_2.split

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3:1 %zext_ln54_8 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_19_3:2 %add_ln54_1 = add i17 %sext_ln47_5, i17 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="22" op_0_bw="17">
<![CDATA[
VITIS_LOOP_19_3:3 %sext_ln54_1 = sext i17 %add_ln54_1

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="17">
<![CDATA[
VITIS_LOOP_19_3:4 %trunc_ln54 = trunc i17 %add_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_19_3:5 %p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln54, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_19_3:6 %sub_ln54_5 = sub i22 %p_shl2, i22 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_19_3:7 %zext_ln18 = zext i8 %y

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3:8 %icmp_ln18 = icmp_eq  i8 %y, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_19_3:9 %add_ln18 = add i8 %y, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_19_3:10 %br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_3.split, void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_19_3.split:0 %speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln18"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:1 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_19_3.split:2 %br_ln19 = br void %VITIS_LOOP_23_4

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc73:0 %store_ln17 = store i7 %add_ln17, i7 %oc

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
for.inc73:1 %br_ln17 = br void %VITIS_LOOP_18_2

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_23_4:0 %x = phi i8 %add_ln19, void %for.end58_ifconv, i8 0, void %VITIS_LOOP_19_3.split

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="22" op_0_bw="8">
<![CDATA[
VITIS_LOOP_23_4:1 %zext_ln54_9 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_23_4:2 %add_ln54_6 = add i22 %sub_ln54_5, i22 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="22">
<![CDATA[
VITIS_LOOP_23_4:3 %zext_ln54_10 = zext i22 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_23_4:4 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_23_4:5 %zext_ln19 = zext i8 %x

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_23_4:6 %icmp_ln19 = icmp_eq  i8 %x, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_23_4:7 %add_ln19 = add i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_23_4:8 %br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_23_4.split, void %for.inc70

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_23_4.split:0 %speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln19"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_23_4.split:1 %specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln19"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_23_4.split:2 %br_ln24 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
for.inc70:0 %br_ln18 = br void %VITIS_LOOP_19_3

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body16:0 %ky = phi i4 0, void %VITIS_LOOP_23_4.split, i4 %add_ln24, void %for.inc53

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.body16:1 %acc_6 = phi i26 %acc, void %VITIS_LOOP_23_4.split, i26 %acc_7, void %for.inc53

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="4">
<![CDATA[
for.body16:2 %zext_ln47_2 = zext i4 %ky

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body16:3 %add_ln47_8 = add i11 %add_ln47_7, i11 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_8"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="11">
<![CDATA[
for.body16:4 %zext_ln47_4 = zext i11 %add_ln47_8

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="11">
<![CDATA[
for.body16:5 %trunc_ln47 = trunc i11 %add_ln47_8

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body16:6 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln47, i3 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body16:7 %add_ln47_9 = add i13 %p_shl3, i13 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="add_ln47_9"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:8 %icmp_ln24 = icmp_eq  i4 %ky, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16:9 %add_ln24 = add i4 %ky, i4 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16:10 %br_ln24 = br i1 %icmp_ln24, void %for.body16.split, void %for.end58_ifconv

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16.split:0 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split:1 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body16.split:2 %add_ln25 = add i4 %ky, i4 12

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="4">
<![CDATA[
for.body16.split:3 %sext_ln25 = sext i4 %add_ln25

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split:4 %add_ln25_1 = add i10 %sext_ln25, i10 %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body16.split:5 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln25_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body16.split:6 %icmp_ln29 = icmp_sgt  i10 %add_ln25_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="4">
<![CDATA[
for.body16.split:7 %sext_ln29 = sext i4 %add_ln25

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split:8 %add_ln29 = add i8 %sext_ln29, i8 %y

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:9 %select_ln27 = select i1 %tmp_27, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body16.split:10 %or_ln27 = or i1 %tmp_27, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:11 %iy = select i1 %or_ln27, i8 %select_ln27, i8 %add_ln29

]]></Node>
<StgValue><ssdm name="iy"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
for.body16.split:12 %zext_ln46_4 = zext i8 %iy

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split:13 %tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body16.split:14 %sub_ln46_3 = sub i16 %tmp_20, i16 %zext_ln46_4

]]></Node>
<StgValue><ssdm name="sub_ln46_3"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split:15 %br_ln35 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.end58_ifconv:0 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="12" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:1 %trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i26.i32.i32, i26 %acc_6, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.end58_ifconv:2 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 19

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.end58_ifconv:3 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="1">
<![CDATA[
for.end58_ifconv:4 %zext_ln53 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:5 %add_ln53 = add i12 %zext_ln53, i12 %trunc_ln3

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end58_ifconv:6 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln53, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:7 %xor_ln53 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:8 %and_ln53 = and i1 %tmp_18, i1 %xor_ln53

]]></Node>
<StgValue><ssdm name="and_ln53"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:9 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i26.i32.i32, i26 %acc_6, i32 21, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end58_ifconv:10 %icmp_ln53 = icmp_eq  i5 %tmp_3, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:11 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %acc_6, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end58_ifconv:12 %icmp_ln53_1 = icmp_eq  i6 %tmp_4, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln53_1"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.end58_ifconv:13 %icmp_ln53_2 = icmp_eq  i6 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln53_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end58_ifconv:14 %select_ln53 = select i1 %and_ln53, i1 %icmp_ln53_1, i1 %icmp_ln53_2

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.end58_ifconv:15 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_6, i32 20

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:16 %xor_ln53_4 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln53_4"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:17 %and_ln53_1 = and i1 %icmp_ln53, i1 %xor_ln53_4

]]></Node>
<StgValue><ssdm name="and_ln53_1"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end58_ifconv:18 %select_ln53_1 = select i1 %and_ln53, i1 %and_ln53_1, i1 %icmp_ln53_1

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:19 %and_ln53_2 = and i1 %and_ln53, i1 %icmp_ln53_1

]]></Node>
<StgValue><ssdm name="and_ln53_2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:20 %xor_ln53_1 = xor i1 %select_ln53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln53_1"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:21 %or_ln53 = or i1 %tmp_21, i1 %xor_ln53_1

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:22 %xor_ln53_2 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln53_2"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:23 %and_ln53_3 = and i1 %or_ln53, i1 %xor_ln53_2

]]></Node>
<StgValue><ssdm name="and_ln53_3"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:24 %and_ln53_4 = and i1 %tmp_21, i1 %select_ln53_1

]]></Node>
<StgValue><ssdm name="and_ln53_4"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:25 %or_ln53_2 = or i1 %and_ln53_2, i1 %and_ln53_4

]]></Node>
<StgValue><ssdm name="or_ln53_2"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:26 %xor_ln53_3 = xor i1 %or_ln53_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln53_3"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:27 %and_ln53_5 = and i1 %tmp_17, i1 %xor_ln53_3

]]></Node>
<StgValue><ssdm name="and_ln53_5"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end58_ifconv:28 %select_ln53_2 = select i1 %and_ln53_3, i12 2047, i12 2048

]]></Node>
<StgValue><ssdm name="select_ln53_2"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:29 %or_ln53_1 = or i1 %and_ln53_3, i1 %and_ln53_5

]]></Node>
<StgValue><ssdm name="or_ln53_1"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end58_ifconv:30 %out = select i1 %or_ln53_1, i12 %select_ln53_2, i12 %add_ln53

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:31 %icmp_ln54 = icmp_eq  i12 %out, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.end58_ifconv:32 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %out, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:33 %sub_ln54 = sub i12 0, i12 %out

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end58_ifconv:34 %select_ln54 = select i1 %tmp_23, i12 %sub_ln54, i12 %out

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:35 %tmp_5 = partselect i12 @llvm.part.select.i12, i12 %select_ln54, i32 11, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
for.end58_ifconv:36 %tmp_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 1, i12 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="13">
<![CDATA[
for.end58_ifconv:37 %sext_ln54 = sext i13 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.end58_ifconv:38 %tmp_7 = cttz i32 @llvm.cttz.i32, i32 %sext_ln54, i1 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end58_ifconv:39 %sub_ln54_1 = sub i32 12, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="32">
<![CDATA[
for.end58_ifconv:40 %trunc_ln54_1 = trunc i32 %sub_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln54_1"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="32">
<![CDATA[
for.end58_ifconv:44 %trunc_ln54_2 = trunc i32 %sub_ln54_1

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.end58_ifconv:45 %sub_ln54_6 = sub i4 5, i4 %trunc_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="4">
<![CDATA[
for.end58_ifconv:46 %zext_ln54_11 = zext i4 %sub_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:47 %lshr_ln54_2 = lshr i12 4095, i12 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="lshr_ln54_2"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:48 %and_ln54_2 = and i12 %select_ln54, i12 %lshr_ln54_2

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:49 %icmp_ln54_2 = icmp_ne  i12 %and_ln54_2, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end58_ifconv:53 %add_ln54_4 = add i12 %trunc_ln54_1, i12 4072

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.end58_ifconv:54 %bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i12, i12 %select_ln54, i12 %add_ln54_4

]]></Node>
<StgValue><ssdm name="bit_select30_i_i"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="32">
<![CDATA[
for.end58_ifconv:73 %trunc_ln54_3 = trunc i32 %tmp_7

]]></Node>
<StgValue><ssdm name="trunc_ln54_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body25:0 %kx = phi i4 0, void %for.body16.split, i4 %add_ln35, void %for.body25.split_ifconv

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="26" op_1_bw="0" op_2_bw="26" op_3_bw="0">
<![CDATA[
for.body25:1 %acc_7 = phi i26 %acc_6, void %for.body16.split, i26 %acc_10, void %for.body25.split_ifconv

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="4">
<![CDATA[
for.body25:2 %zext_ln47_5 = zext i4 %kx

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body25:3 %add_ln47_10 = add i13 %add_ln47_9, i13 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_10"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="13">
<![CDATA[
for.body25:4 %zext_ln47_6 = zext i13 %add_ln47_10

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body25:5 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25:6 %icmp_ln35 = icmp_eq  i4 %kx, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25:7 %add_ln35 = add i4 %kx, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body25:8 %br_ln35 = br i1 %icmp_ln35, void %for.body25.split_ifconv, void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body25.split_ifconv:2 %add_ln36 = add i4 %kx, i4 12

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="4">
<![CDATA[
for.body25.split_ifconv:3 %sext_ln36 = sext i4 %add_ln36

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body25.split_ifconv:4 %add_ln36_1 = add i10 %sext_ln36, i10 %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:5 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln36_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body25.split_ifconv:6 %icmp_ln40 = icmp_sgt  i10 %add_ln36_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:7 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln36_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body25.split_ifconv:8 %select_ln38 = select i1 %tmp_29, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:9 %or_ln38 = or i1 %tmp_28, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln38"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body25.split_ifconv:10 %ix = select i1 %or_ln38, i10 %select_ln38, i10 %add_ln36_1

]]></Node>
<StgValue><ssdm name="ix"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="10">
<![CDATA[
for.body25.split_ifconv:11 %sext_ln46 = sext i10 %ix

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body25.split_ifconv:12 %add_ln46_7 = add i16 %sub_ln46_3, i16 %sext_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="16">
<![CDATA[
for.body25.split_ifconv:13 %zext_ln46_5 = zext i16 %add_ln46_7

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body25.split_ifconv:14 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="16">
<![CDATA[
for.body25.split_ifconv:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="13">
<![CDATA[
for.body25.split_ifconv:128 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
for.inc53:0 %br_ln24 = br void %for.body16

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="16">
<![CDATA[
for.body25.split_ifconv:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:16 %bitcast_ln46 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:17 %pf_1 = fpext i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="13">
<![CDATA[
for.body25.split_ifconv:128 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:129 %bitcast_ln47 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:130 %pf_2 = fpext i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="291" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:17 %pf_1 = fpext i32 %bitcast_ln46

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:18 %bitcast_ln724 = bitcast i64 %pf_1

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="63" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:19 %trunc_ln46 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:20 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split_ifconv:21 %tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="52" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:24 %trunc_ln46_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body25.split_ifconv:29 %icmp_ln46 = icmp_eq  i63 %trunc_ln46, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:130 %pf_2 = fpext i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:131 %bitcast_ln724_1 = bitcast i64 %pf_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="63" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:132 %trunc_ln47_1 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:133 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split_ifconv:134 %tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="52" op_0_bw="64">
<![CDATA[
for.body25.split_ifconv:137 %trunc_ln47_2 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body25.split_ifconv:142 %icmp_ln47 = icmp_eq  i63 %trunc_ln47_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="11">
<![CDATA[
for.body25.split_ifconv:22 %zext_ln46 = zext i11 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:23 %add_ln46 = add i12 %zext_ln46, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body25.split_ifconv:25 %zext_ln46_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_1_cast"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="54" op_0_bw="53">
<![CDATA[
for.body25.split_ifconv:26 %zext_ln46_6 = zext i53 %zext_ln46_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:27 %sub_ln46 = sub i54 0, i54 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="sub_ln46"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body25.split_ifconv:28 %select_ln46 = select i1 %tmp_30, i54 %sub_ln46, i54 %zext_ln46_6

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:30 %sub_ln46_1 = sub i12 1075, i12 %zext_ln46

]]></Node>
<StgValue><ssdm name="sub_ln46_1"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:31 %icmp_ln46_1 = icmp_sgt  i12 %sub_ln46_1, i12 11

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:32 %add_ln46_1 = add i12 %sub_ln46_1, i12 4085

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:33 %sub_ln46_2 = sub i12 11, i12 %sub_ln46_1

]]></Node>
<StgValue><ssdm name="sub_ln46_2"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:34 %select_ln46_1 = select i1 %icmp_ln46_1, i12 %add_ln46_1, i12 %sub_ln46_2

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:35 %sext_ln46_1 = sext i12 %select_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:36 %icmp_ln46_2 = icmp_eq  i12 %sub_ln46_1, i12 11

]]></Node>
<StgValue><ssdm name="icmp_ln46_2"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="54">
<![CDATA[
for.body25.split_ifconv:37 %trunc_ln46_2 = trunc i54 %select_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:38 %icmp_ln46_3 = icmp_ult  i12 %select_ln46_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_3"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:39 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_ftmap_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:40 %select_ln46_11 = select i1 %tmp_32, i12 4095, i12 0

]]></Node>
<StgValue><ssdm name="select_ln46_11"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="54" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:41 %zext_ln46_7 = zext i32 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:42 %ashr_ln46 = ashr i54 %select_ln46, i54 %zext_ln46_7

]]></Node>
<StgValue><ssdm name="ashr_ln46"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="54">
<![CDATA[
for.body25.split_ifconv:43 %trunc_ln46_3 = trunc i54 %ashr_ln46

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:44 %select_ln46_2 = select i1 %icmp_ln46_3, i12 %trunc_ln46_3, i12 %select_ln46_11

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:45 %icmp_ln46_4 = icmp_sgt  i12 %add_ln46_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_4"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:46 %icmp_ln46_5 = icmp_ult  i12 %select_ln46_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln46_5"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:47 %add_ln46_2 = add i12 %sub_ln46_1, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:48 %sext_ln46_3 = sext i12 %add_ln46_2

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:49 %bit_select59_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln46, i32 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="bit_select59_i1"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:50 %sext_ln46_1cast = trunc i32 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="sext_ln46_1cast"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:51 %shl_ln46 = shl i12 %trunc_ln46_2, i12 %sext_ln46_1cast

]]></Node>
<StgValue><ssdm name="shl_ln46"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:52 %select_ln46_7 = select i1 %icmp_ln46_4, i1 %tmp_30, i1 %bit_select59_i1

]]></Node>
<StgValue><ssdm name="select_ln46_7"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:53 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln46_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="1">
<![CDATA[
for.body25.split_ifconv:54 %zext_ln46_3 = zext i1 %select_ln46_7

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:55 %add_ln46_3 = add i12 %select_ln46_2, i12 %zext_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:56 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:57 %xor_ln46_8 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_8"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:58 %select_ln46_8 = select i1 %icmp_ln46_2, i12 %trunc_ln46_2, i12 0

]]></Node>
<StgValue><ssdm name="select_ln46_8"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:59 %xor_ln46_1 = xor i1 %icmp_ln46_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_1"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:60 %and_ln46 = and i1 %icmp_ln46_1, i1 %xor_ln46_1

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:61 %select_ln46_9 = select i1 %and_ln46, i12 %add_ln46_3, i12 %select_ln46_8

]]></Node>
<StgValue><ssdm name="select_ln46_9"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:62 %icmp_ln46_6 = icmp_slt  i12 %sub_ln46_1, i12 11

]]></Node>
<StgValue><ssdm name="icmp_ln46_6"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:63 %and_ln46_1 = and i1 %icmp_ln46_6, i1 %icmp_ln46_5

]]></Node>
<StgValue><ssdm name="and_ln46_1"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:64 %select_ln46_10 = select i1 %and_ln46_1, i12 %shl_ln46, i12 %select_ln46_9

]]></Node>
<StgValue><ssdm name="select_ln46_10"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:65 %and_ln46_10 = and i1 %tmp_33, i1 %xor_ln46_8

]]></Node>
<StgValue><ssdm name="and_ln46_10"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:66 %and_ln46_11 = and i1 %and_ln46_10, i1 %and_ln46

]]></Node>
<StgValue><ssdm name="and_ln46_11"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:67 %select_ln46_18 = select i1 %icmp_ln46_1, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="select_ln46_18"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:68 %add_ln46_4 = add i12 %select_ln46_18, i12 %add_ln46

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:69 %icmp_ln46_7 = icmp_sgt  i12 %add_ln46_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_7"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:70 %add_ln46_5 = add i12 %sub_ln46_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:71 %sext_ln46_4 = sext i12 %add_ln46_5

]]></Node>
<StgValue><ssdm name="sext_ln46_4"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:72 %add_ln46_6 = add i12 %sub_ln46_1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:73 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %select_ln46_10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:74 %icmp_ln46_8 = icmp_slt  i12 %add_ln46_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_8"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:75 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:76 %xor_ln46_9 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_9"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:77 %icmp_ln46_9 = icmp_ult  i12 %add_ln46_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_9"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:78 %tobool_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln46, i32 %sext_ln46_4

]]></Node>
<StgValue><ssdm name="tobool_i1"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:79 %and_ln46_12 = and i1 %icmp_ln46_9, i1 %tobool_i1

]]></Node>
<StgValue><ssdm name="and_ln46_12"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:80 %icmp_ln46_10 = icmp_slt  i12 %add_ln46_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_10"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:81 %icmp_ln46_11 = icmp_ult  i12 %add_ln46_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_11"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:82 %sext_ln46_5 = sext i12 %add_ln46_6

]]></Node>
<StgValue><ssdm name="sext_ln46_5"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="54" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:83 %zext_ln46_8 = zext i32 %sext_ln46_5

]]></Node>
<StgValue><ssdm name="zext_ln46_8"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:84 %lshr_ln46 = lshr i54 %select_ln46, i54 %zext_ln46_8

]]></Node>
<StgValue><ssdm name="lshr_ln46"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:85 %lshr_ln46_1 = lshr i54 18014398509481983, i54 %zext_ln46_8

]]></Node>
<StgValue><ssdm name="lshr_ln46_1"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:86 %icmp_ln46_12 = icmp_eq  i54 %lshr_ln46, i54 %lshr_ln46_1

]]></Node>
<StgValue><ssdm name="icmp_ln46_12"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:87 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:88 %xor_ln46_10 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_10"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:89 %select_ln46_12 = select i1 %icmp_ln46_11, i1 %icmp_ln46_12, i1 %xor_ln46_10

]]></Node>
<StgValue><ssdm name="select_ln46_12"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:90 %and_ln46_2 = and i1 %icmp_ln46_10, i1 %xor_ln46_9

]]></Node>
<StgValue><ssdm name="and_ln46_2"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:91 %and_ln46_3 = and i1 %select_ln46_12, i1 %and_ln46_12

]]></Node>
<StgValue><ssdm name="and_ln46_3"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:92 %xor_ln46 = xor i1 %and_ln46_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:93 %icmp_ln46_13 = icmp_eq  i54 %lshr_ln46, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln46_13"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:94 %and_ln46_4 = and i1 %icmp_ln46_13, i1 %xor_ln46

]]></Node>
<StgValue><ssdm name="and_ln46_4"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:95 %icmp_ln46_14 = icmp_eq  i12 %add_ln46_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln46_14"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:96 %select_ln46_5 = select i1 %icmp_ln46_14, i1 %and_ln46_12, i1 %xor_ln46_9

]]></Node>
<StgValue><ssdm name="select_ln46_5"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:97 %select_ln46_6 = select i1 %icmp_ln46_14, i1 %xor_ln46, i1 %xor_ln46_9

]]></Node>
<StgValue><ssdm name="select_ln46_6"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:98 %select_ln46_13 = select i1 %and_ln46_2, i1 %and_ln46_3, i1 %select_ln46_5

]]></Node>
<StgValue><ssdm name="select_ln46_13"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:99 %select_ln46_14 = select i1 %and_ln46_2, i1 %and_ln46_4, i1 %select_ln46_6

]]></Node>
<StgValue><ssdm name="select_ln46_14"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:100 %select_ln46_3 = select i1 %and_ln46_11, i1 %select_ln46_13, i1 %select_ln46_14

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:101 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln46_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:102 %or_ln46 = or i1 %tmp_38, i1 %xor_ln46

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:103 %and_ln46_5 = and i1 %select_ln46_12, i1 %or_ln46

]]></Node>
<StgValue><ssdm name="and_ln46_5"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:104 %select_ln46_15 = select i1 %and_ln46_11, i1 %and_ln46_5, i1 %select_ln46_13

]]></Node>
<StgValue><ssdm name="select_ln46_15"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:105 %and_ln46_6 = and i1 %and_ln46_11, i1 %select_ln46_13

]]></Node>
<StgValue><ssdm name="and_ln46_6"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:106 %xor_ln46_2 = xor i1 %and_ln46_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_2"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:107 %xor_ln46_3 = xor i1 %icmp_ln46_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_3"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:108 %or_ln46_3 = or i1 %select_ln46_15, i1 %xor_ln46_3

]]></Node>
<StgValue><ssdm name="or_ln46_3"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:109 %and_ln46_13 = and i1 %tmp_35, i1 %xor_ln46_3

]]></Node>
<StgValue><ssdm name="and_ln46_13"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:110 %and_ln46_14 = and i1 %and_ln46_13, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln46_14"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:111 %and_ln46_15 = and i1 %icmp_ln46_8, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln46_15"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:112 %select_ln46_16 = select i1 %and_ln46_15, i1 %xor_ln46_2, i1 %and_ln46_14

]]></Node>
<StgValue><ssdm name="select_ln46_16"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:113 %xor_ln46_4 = xor i1 %select_ln46_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_4"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:114 %and_ln46_16 = and i1 %icmp_ln46_8, i1 %xor_ln46_4

]]></Node>
<StgValue><ssdm name="and_ln46_16"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:115 %or_ln46_1 = or i1 %tmp_35, i1 %and_ln46_16

]]></Node>
<StgValue><ssdm name="or_ln46_1"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:116 %xor_ln46_5 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_5"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:117 %and_ln46_7 = and i1 %or_ln46_1, i1 %xor_ln46_5

]]></Node>
<StgValue><ssdm name="and_ln46_7"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:118 %and_ln46_8 = and i1 %tmp_35, i1 %or_ln46_3

]]></Node>
<StgValue><ssdm name="and_ln46_8"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:119 %xor_ln46_6 = xor i1 %and_ln46_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_6"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:120 %and_ln46_9 = and i1 %select_ln46_16, i1 %xor_ln46_6

]]></Node>
<StgValue><ssdm name="and_ln46_9"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:121 %or_ln46_2 = or i1 %and_ln46_9, i1 %and_ln46_7

]]></Node>
<StgValue><ssdm name="or_ln46_2"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:122 %select_ln46_4 = select i1 %and_ln46_7, i12 2047, i12 2048

]]></Node>
<StgValue><ssdm name="select_ln46_4"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:123 %select_ln46_17 = select i1 %icmp_ln46, i12 0, i12 %select_ln46_10

]]></Node>
<StgValue><ssdm name="select_ln46_17"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:124 %xor_ln46_7 = xor i1 %icmp_ln46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46_7"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:125 %and_ln46_17 = and i1 %or_ln46_2, i1 %xor_ln46_7

]]></Node>
<StgValue><ssdm name="and_ln46_17"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:126 %and_ln46_18 = and i1 %and_ln46_17, i1 %icmp_ln46_7

]]></Node>
<StgValue><ssdm name="and_ln46_18"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:127 %in = select i1 %and_ln46_18, i12 %select_ln46_4, i12 %select_ln46_17

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="11">
<![CDATA[
for.body25.split_ifconv:135 %zext_ln47 = zext i11 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:136 %add_ln47 = add i12 %zext_ln47, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body25.split_ifconv:138 %zext_ln47_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_1_cast"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="54" op_0_bw="53">
<![CDATA[
for.body25.split_ifconv:139 %zext_ln47_7 = zext i53 %zext_ln47_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:140 %sub_ln47 = sub i54 0, i54 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body25.split_ifconv:141 %select_ln47 = select i1 %tmp_39, i54 %sub_ln47, i54 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:143 %sub_ln47_1 = sub i12 1075, i12 %zext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split_ifconv:144 %tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln47_1, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body25.split_ifconv:145 %icmp_ln47_1 = icmp_sgt  i9 %tmp_41, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:146 %add_ln47_1 = add i12 %sub_ln47_1, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:147 %sub_ln47_2 = sub i12 7, i12 %sub_ln47_1

]]></Node>
<StgValue><ssdm name="sub_ln47_2"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:148 %select_ln47_1 = select i1 %icmp_ln47_1, i12 %add_ln47_1, i12 %sub_ln47_2

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:149 %sext_ln47 = sext i12 %select_ln47_1

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:150 %icmp_ln47_2 = icmp_eq  i12 %sub_ln47_1, i12 7

]]></Node>
<StgValue><ssdm name="icmp_ln47_2"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="54">
<![CDATA[
for.body25.split_ifconv:151 %trunc_ln47_3 = trunc i54 %select_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47_3"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:152 %icmp_ln47_3 = icmp_ult  i12 %select_ln47_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_3"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:153 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %conv1_weights_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:154 %select_ln47_11 = select i1 %tmp_42, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln47_11"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:155 %zext_ln47_8 = zext i32 %sext_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_8"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:156 %ashr_ln47 = ashr i54 %select_ln47, i54 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="ashr_ln47"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="54">
<![CDATA[
for.body25.split_ifconv:157 %trunc_ln47_4 = trunc i54 %ashr_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47_4"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:158 %select_ln47_2 = select i1 %icmp_ln47_3, i8 %trunc_ln47_4, i8 %select_ln47_11

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:159 %icmp_ln47_4 = icmp_sgt  i12 %add_ln47_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_4"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body25.split_ifconv:160 %tmp_43 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %select_ln47_1, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body25.split_ifconv:161 %icmp_ln47_5 = icmp_eq  i9 %tmp_43, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_5"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:162 %add_ln47_2 = add i12 %sub_ln47_1, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:163 %sext_ln47_3 = sext i12 %add_ln47_2

]]></Node>
<StgValue><ssdm name="sext_ln47_3"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:164 %bit_select59_i2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln47, i32 %sext_ln47_3

]]></Node>
<StgValue><ssdm name="bit_select59_i2"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:165 %sext_ln47cast = trunc i32 %sext_ln47

]]></Node>
<StgValue><ssdm name="sext_ln47cast"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body25.split_ifconv:166 %shl_ln47 = shl i8 %trunc_ln47_3, i8 %sext_ln47cast

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:167 %select_ln47_7 = select i1 %icmp_ln47_4, i1 %tmp_39, i1 %bit_select59_i2

]]></Node>
<StgValue><ssdm name="select_ln47_7"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:168 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln47_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="1">
<![CDATA[
for.body25.split_ifconv:169 %zext_ln47_3 = zext i1 %select_ln47_7

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body25.split_ifconv:170 %add_ln47_3 = add i8 %select_ln47_2, i8 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:171 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln47_3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:172 %xor_ln47_8 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_8"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:173 %select_ln47_8 = select i1 %icmp_ln47_2, i8 %trunc_ln47_3, i8 0

]]></Node>
<StgValue><ssdm name="select_ln47_8"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:174 %xor_ln47_1 = xor i1 %icmp_ln47_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_1"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:175 %and_ln47 = and i1 %icmp_ln47_1, i1 %xor_ln47_1

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:176 %select_ln47_9 = select i1 %and_ln47, i8 %add_ln47_3, i8 %select_ln47_8

]]></Node>
<StgValue><ssdm name="select_ln47_9"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:177 %icmp_ln47_6 = icmp_slt  i12 %sub_ln47_1, i12 7

]]></Node>
<StgValue><ssdm name="icmp_ln47_6"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:178 %and_ln47_1 = and i1 %icmp_ln47_6, i1 %icmp_ln47_5

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:179 %select_ln47_10 = select i1 %and_ln47_1, i8 %shl_ln47, i8 %select_ln47_9

]]></Node>
<StgValue><ssdm name="select_ln47_10"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:180 %and_ln47_10 = and i1 %tmp_44, i1 %xor_ln47_8

]]></Node>
<StgValue><ssdm name="and_ln47_10"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:181 %and_ln47_11 = and i1 %and_ln47_10, i1 %and_ln47

]]></Node>
<StgValue><ssdm name="and_ln47_11"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body25.split_ifconv:182 %select_ln47_18 = select i1 %icmp_ln47_1, i12 2, i12 1

]]></Node>
<StgValue><ssdm name="select_ln47_18"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:183 %add_ln47_4 = add i12 %select_ln47_18, i12 %add_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:184 %icmp_ln47_7 = icmp_sgt  i12 %add_ln47_4, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_7"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:185 %add_ln47_5 = add i12 %sub_ln47_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:186 %sext_ln47_4 = sext i12 %add_ln47_5

]]></Node>
<StgValue><ssdm name="sext_ln47_4"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:187 %add_ln47_6 = add i12 %sub_ln47_1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln47_6"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:188 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln47_10, i32 7

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:189 %icmp_ln47_8 = icmp_slt  i12 %add_ln47_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_8"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:190 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:191 %xor_ln47_9 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_9"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:192 %icmp_ln47_9 = icmp_ult  i12 %add_ln47_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_9"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:193 %tobool_i2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln47, i32 %sext_ln47_4

]]></Node>
<StgValue><ssdm name="tobool_i2"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:194 %and_ln47_12 = and i1 %icmp_ln47_9, i1 %tobool_i2

]]></Node>
<StgValue><ssdm name="and_ln47_12"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:195 %icmp_ln47_10 = icmp_slt  i12 %add_ln47_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_10"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:196 %icmp_ln47_11 = icmp_ult  i12 %add_ln47_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_11"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:197 %sext_ln47_6 = sext i12 %add_ln47_6

]]></Node>
<StgValue><ssdm name="sext_ln47_6"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="54" op_0_bw="32">
<![CDATA[
for.body25.split_ifconv:198 %zext_ln47_9 = zext i32 %sext_ln47_6

]]></Node>
<StgValue><ssdm name="zext_ln47_9"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:199 %lshr_ln47 = lshr i54 %select_ln47, i54 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="lshr_ln47"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:200 %lshr_ln47_1 = lshr i54 18014398509481983, i54 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="lshr_ln47_1"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:201 %icmp_ln47_12 = icmp_eq  i54 %lshr_ln47, i54 %lshr_ln47_1

]]></Node>
<StgValue><ssdm name="icmp_ln47_12"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:202 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:203 %xor_ln47_10 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_10"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:204 %select_ln47_12 = select i1 %icmp_ln47_11, i1 %icmp_ln47_12, i1 %xor_ln47_10

]]></Node>
<StgValue><ssdm name="select_ln47_12"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:205 %and_ln47_2 = and i1 %icmp_ln47_10, i1 %xor_ln47_9

]]></Node>
<StgValue><ssdm name="and_ln47_2"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:206 %and_ln47_3 = and i1 %select_ln47_12, i1 %and_ln47_12

]]></Node>
<StgValue><ssdm name="and_ln47_3"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:207 %xor_ln47 = xor i1 %and_ln47_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body25.split_ifconv:208 %icmp_ln47_13 = icmp_eq  i54 %lshr_ln47, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_13"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:209 %and_ln47_4 = and i1 %icmp_ln47_13, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln47_4"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body25.split_ifconv:210 %icmp_ln47_14 = icmp_eq  i12 %add_ln47_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_14"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:211 %select_ln47_5 = select i1 %icmp_ln47_14, i1 %and_ln47_12, i1 %xor_ln47_9

]]></Node>
<StgValue><ssdm name="select_ln47_5"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:212 %select_ln47_6 = select i1 %icmp_ln47_14, i1 %xor_ln47, i1 %xor_ln47_9

]]></Node>
<StgValue><ssdm name="select_ln47_6"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:213 %select_ln47_13 = select i1 %and_ln47_2, i1 %and_ln47_3, i1 %select_ln47_5

]]></Node>
<StgValue><ssdm name="select_ln47_13"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:214 %select_ln47_14 = select i1 %and_ln47_2, i1 %and_ln47_4, i1 %select_ln47_6

]]></Node>
<StgValue><ssdm name="select_ln47_14"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:215 %select_ln47_3 = select i1 %and_ln47_11, i1 %select_ln47_13, i1 %select_ln47_14

]]></Node>
<StgValue><ssdm name="select_ln47_3"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:216 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln47_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:217 %or_ln47 = or i1 %tmp_49, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:218 %and_ln47_5 = and i1 %select_ln47_12, i1 %or_ln47

]]></Node>
<StgValue><ssdm name="and_ln47_5"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:219 %select_ln47_15 = select i1 %and_ln47_11, i1 %and_ln47_5, i1 %select_ln47_13

]]></Node>
<StgValue><ssdm name="select_ln47_15"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:220 %and_ln47_6 = and i1 %and_ln47_11, i1 %select_ln47_13

]]></Node>
<StgValue><ssdm name="and_ln47_6"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:221 %xor_ln47_2 = xor i1 %and_ln47_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_2"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:222 %xor_ln47_3 = xor i1 %icmp_ln47_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_3"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:223 %or_ln47_3 = or i1 %select_ln47_15, i1 %xor_ln47_3

]]></Node>
<StgValue><ssdm name="or_ln47_3"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:224 %and_ln47_13 = and i1 %tmp_46, i1 %xor_ln47_3

]]></Node>
<StgValue><ssdm name="and_ln47_13"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:225 %and_ln47_14 = and i1 %and_ln47_13, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln47_14"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:226 %and_ln47_15 = and i1 %icmp_ln47_8, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln47_15"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body25.split_ifconv:227 %select_ln47_16 = select i1 %and_ln47_15, i1 %xor_ln47_2, i1 %and_ln47_14

]]></Node>
<StgValue><ssdm name="select_ln47_16"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:228 %xor_ln47_4 = xor i1 %select_ln47_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_4"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:229 %and_ln47_16 = and i1 %icmp_ln47_8, i1 %xor_ln47_4

]]></Node>
<StgValue><ssdm name="and_ln47_16"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:230 %or_ln47_1 = or i1 %tmp_46, i1 %and_ln47_16

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:231 %xor_ln47_5 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_5"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:232 %and_ln47_7 = and i1 %or_ln47_1, i1 %xor_ln47_5

]]></Node>
<StgValue><ssdm name="and_ln47_7"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:233 %and_ln47_8 = and i1 %tmp_46, i1 %or_ln47_3

]]></Node>
<StgValue><ssdm name="and_ln47_8"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:234 %xor_ln47_6 = xor i1 %and_ln47_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_6"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:235 %and_ln47_9 = and i1 %select_ln47_16, i1 %xor_ln47_6

]]></Node>
<StgValue><ssdm name="and_ln47_9"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:236 %or_ln47_2 = or i1 %and_ln47_9, i1 %and_ln47_7

]]></Node>
<StgValue><ssdm name="or_ln47_2"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:237 %select_ln47_4 = select i1 %and_ln47_7, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln47_4"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:238 %select_ln47_17 = select i1 %icmp_ln47, i8 0, i8 %select_ln47_10

]]></Node>
<StgValue><ssdm name="select_ln47_17"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:239 %xor_ln47_7 = xor i1 %icmp_ln47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_7"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:240 %and_ln47_17 = and i1 %or_ln47_2, i1 %xor_ln47_7

]]></Node>
<StgValue><ssdm name="and_ln47_17"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:241 %and_ln47_18 = and i1 %and_ln47_17, i1 %icmp_ln47_7

]]></Node>
<StgValue><ssdm name="and_ln47_18"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body25.split_ifconv:242 %wt = select i1 %and_ln47_18, i8 %select_ln47_4, i8 %select_ln47_17

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body25.split_ifconv:0 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body25.split_ifconv:1 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="12">
<![CDATA[
for.body25.split_ifconv:243 %sext_ln48 = sext i12 %in

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="8">
<![CDATA[
for.body25.split_ifconv:244 %sext_ln48_1 = sext i8 %wt

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body25.split_ifconv:245 %mul_ln48 = mul i20 %sext_ln48, i20 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="mul_ln48"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="27" op_0_bw="26">
<![CDATA[
for.body25.split_ifconv:246 %sext_ln48_2 = sext i26 %acc_7

]]></Node>
<StgValue><ssdm name="sext_ln48_2"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="27" op_0_bw="20">
<![CDATA[
for.body25.split_ifconv:247 %sext_ln48_3 = sext i20 %mul_ln48

]]></Node>
<StgValue><ssdm name="sext_ln48_3"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="20">
<![CDATA[
for.body25.split_ifconv:248 %sext_ln48_4 = sext i20 %mul_ln48

]]></Node>
<StgValue><ssdm name="sext_ln48_4"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body25.split_ifconv:249 %add_ln48 = add i27 %sext_ln48_2, i27 %sext_ln48_3

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:250 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln48, i32 26

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body25.split_ifconv:251 %acc_9 = add i26 %acc_7, i26 %sext_ln48_4

]]></Node>
<StgValue><ssdm name="acc_9"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body25.split_ifconv:252 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %acc_9, i32 25

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:253 %xor_ln48 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:254 %and_ln48 = and i1 %tmp_51, i1 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body25.split_ifconv:255 %xor_ln48_1 = xor i1 %tmp_50, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="xor_ln48_1"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.body25.split_ifconv:256 %select_ln48 = select i1 %and_ln48, i26 33554431, i26 33554432

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
for.body25.split_ifconv:257 %acc_10 = select i1 %xor_ln48_1, i26 %select_ln48, i26 %acc_9

]]></Node>
<StgValue><ssdm name="acc_10"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
for.body25.split_ifconv:258 %br_ln35 = br void %for.body25

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="533" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end58_ifconv:41 %add_ln54 = add i32 %sub_ln54_1, i32 4294967272

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:42 %tmp_24 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln54, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.end58_ifconv:43 %icmp_ln54_1 = icmp_sgt  i31 %tmp_24, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:50 %and_ln54 = and i1 %icmp_ln54_1, i1 %icmp_ln54_2

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end58_ifconv:51 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln54, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:52 %xor_ln54 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:55 %and_ln54_1 = and i1 %bit_select30_i_i, i1 %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end58_ifconv:56 %or_ln54 = or i1 %and_ln54_1, i1 %and_ln54

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end58_ifconv:57 %or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln54

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="12">
<![CDATA[
for.end58_ifconv:58 %zext_ln54 = zext i12 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end58_ifconv:59 %icmp_ln54_3 = icmp_sgt  i32 %add_ln54, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_3"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end58_ifconv:60 %add_ln54_2 = add i32 %sub_ln54_1, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
for.end58_ifconv:61 %zext_ln54_1 = zext i32 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end58_ifconv:62 %lshr_ln54 = lshr i64 %zext_ln54, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end58_ifconv:63 %sub_ln54_2 = sub i32 25, i32 %sub_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="32">
<![CDATA[
for.end58_ifconv:64 %zext_ln54_2 = zext i32 %sub_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end58_ifconv:65 %shl_ln54 = shl i64 %zext_ln54, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end58_ifconv:66 %select_ln54_1 = select i1 %icmp_ln54_3, i64 %lshr_ln54, i64 %shl_ln54

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="2">
<![CDATA[
for.end58_ifconv:67 %zext_ln54_3 = zext i2 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end58_ifconv:68 %add_ln54_3 = add i64 %select_ln54_1, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end58_ifconv:69 %lshr_ln54_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln54_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln54_1"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="63">
<![CDATA[
for.end58_ifconv:70 %zext_ln54_5 = zext i63 %lshr_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.end58_ifconv:71 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln54_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end58_ifconv:72 %select_ln54_2 = select i1 %tmp_26, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end58_ifconv:74 %sub_ln54_3 = sub i8 2, i8 %trunc_ln54_3

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end58_ifconv:75 %add_ln54_5 = add i8 %sub_ln54_3, i8 %select_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.end58_ifconv:76 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_23, i8 %add_ln54_5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.end58_ifconv:77 %pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln54_5, i9 %tmp_11, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="pi_assign"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="64">
<![CDATA[
for.end58_ifconv:78 %LD_1 = trunc i64 %pi_assign

]]></Node>
<StgValue><ssdm name="LD_1"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
for.end58_ifconv:79 %bitcast_ln766 = bitcast i32 %LD_1

]]></Node>
<StgValue><ssdm name="bitcast_ln766"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end58_ifconv:80 %select_ln54_3 = select i1 %icmp_ln54, i32 0, i32 %bitcast_ln766

]]></Node>
<StgValue><ssdm name="select_ln54_3"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.end58_ifconv:81 %store_ln54 = store i32 %select_ln54_3, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
for.end58_ifconv:82 %br_ln19 = br void %VITIS_LOOP_23_4

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
