$comment
	File created using the following command:
		vcd file Arena_16x4_SRAM.msim.vcd -direction
$end
$date
	Sat Mar 02 14:57:02 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_16x4_SRAM_vlg_vec_tst $end
$var reg 4 ! Arena_Address [3:0] $end
$var reg 1 " Arena_CS $end
$var reg 4 # Arena_DataIn [3:0] $end
$var reg 1 $ Arena_OE $end
$var reg 1 % Arena_WE $end
$var wire 1 & Arena_OUT [3] $end
$var wire 1 ' Arena_OUT [2] $end
$var wire 1 ( Arena_OUT [1] $end
$var wire 1 ) Arena_OUT [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
1"
b1000 #
0$
1%
0)
0(
0'
0&
x*
0+
1,
x-
1.
1/
10
$end
#10000
0%
0*
#20000
0"
1$
1%
1*
#30000
1"
0$
0%
0*
#40000
b0 !
b100 !
b1100 !
b1001 #
b1011 #
b11 #
1$
1*
#50000
0"
0$
0*
#60000
1%
1$
1*
#70000
0$
0*
#80000
b1101 !
b1001 !
b1 !
1"
0%
1$
1*
#90000
1%
0*
#100000
0"
0%
1*
#110000
0$
1"
0*
#120000
b111 #
b11 !
b110 #
b111 !
b1111 !
1$
1*
#130000
0"
0$
0*
#150000
1%
1"
1$
1*
#160000
b100 #
b1100 #
b1101 !
b1101 #
b1001 !
0$
0*
#170000
0%
0"
1*
#180000
1$
1%
1"
0*
#190000
0%
0"
1*
#200000
b1111 #
1"
0*
#210000
0"
1*
#220000
1%
0*
#230000
0$
1"
0%
1*
#240000
b1000 !
b0 !
b1110 #
1$
0"
1%
0*
#260000
1"
0%
1*
#270000
0"
0*
#280000
b1010 #
b1 !
b1011 #
0$
1%
1*
#290000
1"
0%
0*
#300000
1%
1*
#310000
1$
0"
0*
#320000
