<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86ISelLowering.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_8be5c49d5837edd8319eb767983da436.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">X86ISelLowering.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86ISelLowering_8h_source.html">X86ISelLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86ShuffleDecode_8h_source.html">Utils/X86ShuffleDecode.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86CallingConv_8h_source.html">X86CallingConv.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86TargetObjectFile_8h_source.html">X86TargetObjectFile.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SmallBitVector_8h_source.html">llvm/ADT/SmallBitVector.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="VariadicFunction_8h_source.html">llvm/ADT/VariadicFunction.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="IntrinsicLowering_8h_source.html">llvm/CodeGen/IntrinsicLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CallSite_8h_source.html">llvm/IR/CallSite.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="GlobalAlias_8h_source.html">llvm/IR/GlobalAlias.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="GlobalVariable_8h_source.html">llvm/IR/GlobalVariable.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCSymbol_8h_source.html">llvm/MC/MCSymbol.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="X86IntrinsicsInfo_8h_source.html">X86IntrinsicsInfo.h</a>&quot;</code><br/>
<code>#include &lt;bitset&gt;</code><br/>
<code>#include &lt;numeric&gt;</code><br/>
<code>#include &lt;cctype&gt;</code><br/>
<code>#include &quot;X86GenCallingConv.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for X86ISelLowering.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="X86ISelLowering_8cpp__incl.png" border="0" usemap="#X86ISelLowering_8cpp" alt=""/></div>
<map name="X86ISelLowering_8cpp" id="X86ISelLowering_8cpp">
<area shape="rect" id="node2" href="X86ISelLowering_8h.html" title="X86ISelLowering.h" alt="" coords="1285,87,1422,114"/><area shape="rect" id="node5" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="871,572,1062,599"/><area shape="rect" id="node6" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="1905,259,2113,300"/><area shape="rect" id="node7" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1623,266,1857,293"/><area shape="rect" id="node8" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="695,423,847,449"/><area shape="rect" id="node11" href="CallSite_8h.html" title="llvm/IR/CallSite.h" alt="" coords="707,266,834,293"/><area shape="rect" id="node12" href="Instructions_8h.html" title="llvm/IR/Instructions.h" alt="" coords="1011,348,1165,375"/><area shape="rect" id="node14" href="DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="1004,423,1167,449"/><area shape="rect" id="node15" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="2094,423,2301,449"/><area shape="rect" id="node16" href="TargetOptions_8h.html" title="llvm/Target/TargetOptions.h" alt="" coords="1485,177,1680,203"/><area shape="rect" id="node17" href="X86ShuffleDecode_8h.html" title="Utils/X86ShuffleDecode.h" alt="" coords="2865,348,3047,375"/><area shape="rect" id="node18" href="X86CallingConv_8h.html" title="X86CallingConv.h" alt="" coords="1061,87,1192,114"/><area shape="rect" id="node19" href="X86InstrBuilder_8h.html" title="X86InstrBuilder.h" alt="" coords="2314,87,2443,114"/><area shape="rect" id="node20" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="2099,169,2295,211"/><area shape="rect" id="node22" href="X86MachineFunctionInfo_8h.html" title="X86MachineFunctionInfo.h" alt="" coords="1493,87,1680,114"/><area shape="rect" id="node23" href="X86TargetMachine_8h.html" title="X86TargetMachine.h" alt="" coords="3075,87,3226,114"/><area shape="rect" id="node24" href="X86TargetObjectFile_8h.html" title="X86TargetObjectFile.h" alt="" coords="3250,87,3409,114"/><area shape="rect" id="node25" href="SmallBitVector_8h.html" title="llvm/ADT/SmallBitVector.h" alt="" coords="2033,497,2220,524"/><area shape="rect" id="node26" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="43,266,195,293"/><area shape="rect" id="node27" href="Statistic_8h.html" title="llvm/ADT/Statistic.h" alt="" coords="3433,87,3580,114"/><area shape="rect" id="node28" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="3605,87,3777,114"/><area shape="rect" id="node29" href="StringSwitch_8h.html" title="llvm/ADT/StringSwitch.h" alt="" coords="3801,87,3975,114"/><area shape="rect" id="node30" href="VariadicFunction_8h.html" title="llvm/ADT/VariadicFunction.h" alt="" coords="2592,348,2789,375"/><area shape="rect" id="node31" href="IntrinsicLowering_8h.html" title="llvm/CodeGen/IntrinsicLowering.h" alt="" coords="2667,87,2899,114"/><area shape="rect" id="node32" href="Intrinsics_8h.html" title="llvm/IR/Intrinsics.h" alt="" coords="2814,177,2949,203"/><area shape="rect" id="node33" href="MachineJumpTableInfo_8h.html" title="llvm/CodeGen/MachineJump\lTableInfo.h" alt="" coords="3999,80,4199,121"/><area shape="rect" id="node34" href="MachineModuleInfo_8h.html" title="llvm/CodeGen/MachineModule\lInfo.h" alt="" coords="161,80,375,121"/><area shape="rect" id="node35" href="MCContext_8h.html" title="llvm/MC/MCContext.h" alt="" coords="267,177,426,203"/><area shape="rect" id="node36" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="1805,169,2024,211"/><area shape="rect" id="node37" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="2373,348,2517,375"/><area shape="rect" id="node38" href="Function_8h.html" title="llvm/IR/Function.h" alt="" coords="449,266,581,293"/><area shape="rect" id="node39" href="GlobalAlias_8h.html" title="llvm/IR/GlobalAlias.h" alt="" coords="4223,87,4372,114"/><area shape="rect" id="node40" href="GlobalVariable_8h.html" title="llvm/IR/GlobalVariable.h" alt="" coords="4396,87,4567,114"/><area shape="rect" id="node41" href="MCAsmInfo_8h.html" title="llvm/MC/MCAsmInfo.h" alt="" coords="4591,87,4751,114"/><area shape="rect" id="node42" href="MCExpr_8h.html" title="llvm/MC/MCExpr.h" alt="" coords="4775,87,4910,114"/><area shape="rect" id="node43" href="MCSymbol_8h.html" title="llvm/MC/MCSymbol.h" alt="" coords="4934,87,5090,114"/><area shape="rect" id="node44" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="319,348,531,375"/><area shape="rect" id="node45" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="5114,87,5275,114"/><area shape="rect" id="node46" href="X86IntrinsicsInfo_8h.html" title="X86IntrinsicsInfo.h" alt="" coords="5299,87,5437,114"/><area shape="rect" id="node3" href="CallingConvLower_8h.html" title="llvm/CodeGen/CallingConv\lLower.h" alt="" coords="1032,169,1221,211"/><area shape="rect" id="node9" href="SelectionDAG_8h.html" title="llvm/CodeGen/SelectionDAG.h" alt="" coords="1246,177,1461,203"/><area shape="rect" id="node10" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="755,177,957,203"/><area shape="rect" id="node4" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="881,497,1052,524"/><area shape="rect" id="node13" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2495,423,2641,449"/><area shape="rect" id="node21" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="2371,177,2637,203"/></map>
</div>
</div>
<p><a href="X86ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-isel&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> { <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5">NotStructReturn</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758">RegStructReturn</a>, 
<a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529">StackStructReturn</a>
 }</td></tr>
<tr class="separator:ad8ee7ebd5a8f3424157ea93a93eabc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a196a1536c823a1875d7c17609a441286"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a196a1536c823a1875d7c17609a441286">STATISTIC</a> (NumTailCalls,&quot;Number of tail calls&quot;)</td></tr>
<tr class="separator:a196a1536c823a1875d7c17609a441286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90b7a03d84f5a0a7830486950fdbbe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae90b7a03d84f5a0a7830486950fdbbe6">getMOVL</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="separator:ae90b7a03d84f5a0a7830486950fdbbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b25a8a7650cd1a5cebe654b18a3c80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29b25a8a7650cd1a5cebe654b18a3c80">ExtractSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a29b25a8a7650cd1a5cebe654b18a3c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af672900e9a1932f3c2b7da2fde86efd1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af672900e9a1932f3c2b7da2fde86efd1">Extract128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:af672900e9a1932f3c2b7da2fde86efd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaceccac0ad4d05a824f322734fa34c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adaceccac0ad4d05a824f322734fa34c4">Extract256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="memdesc:adaceccac0ad4d05a824f322734fa34c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 256-bits from a 512-bit vector.  <a href="#adaceccac0ad4d05a824f322734fa34c4">More...</a><br/></td></tr>
<tr class="separator:adaceccac0ad4d05a824f322734fa34c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e6eaaa3621495c50499a1eb5fc920c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82e6eaaa3621495c50499a1eb5fc920c">InsertSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a82e6eaaa3621495c50499a1eb5fc920c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e0a0921c28a3a1c2ba321cd12bbd69"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac3e0a0921c28a3a1c2ba321cd12bbd69">Insert128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ac3e0a0921c28a3a1c2ba321cd12bbd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ee1d01cf6b65d5d1171f7b3dc74d1b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac2ee1d01cf6b65d5d1171f7b3dc74d1b">Insert256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ac2ee1d01cf6b65d5d1171f7b3dc74d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab370ccbb6172dc206fb109b26000729a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab370ccbb6172dc206fb109b26000729a">Concat128BitVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> NumElems, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ab370ccbb6172dc206fb109b26000729a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248061049eb7523ab22ca0954753807b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a248061049eb7523ab22ca0954753807b">Concat256BitVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> NumElems, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:a248061049eb7523ab22ca0954753807b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8b8770cc6b2a4fa10b1836bb3c758a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add8b8770cc6b2a4fa10b1836bb3c758a">getMaxByValAlign</a> (<a class="el" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="el" href="classunsigned.html">unsigned</a> &amp;MaxAlign)</td></tr>
<tr class="separator:add8b8770cc6b2a4fa10b1836bb3c758a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee1760c4d2815d8dc3fad889e2d8953"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ee1760c4d2815d8dc3fad889e2d8953">callIsStructReturn</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;Outs)</td></tr>
<tr class="separator:a3ee1760c4d2815d8dc3fad889e2d8953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617f1115ff91aa51ce224c428fd0d80b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a617f1115ff91aa51ce224c428fd0d80b">argsAreStructReturn</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;Ins)</td></tr>
<tr class="memdesc:a617f1115ff91aa51ce224c428fd0d80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines whether a function uses struct return semantics.  <a href="#a617f1115ff91aa51ce224c428fd0d80b">More...</a><br/></td></tr>
<tr class="separator:a617f1115ff91aa51ce224c428fd0d80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcf8b8a06b0dba7e061a154072543bdd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afcf8b8a06b0dba7e061a154072543bdd">CreateCopyOfByValArgument</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:afcf8b8a06b0dba7e061a154072543bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ca1b06ade3c11bd51677871299e8c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44ca1b06ade3c11bd51677871299e8c6">IsTailCallConvention</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a44ca1b06ade3c11bd51677871299e8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdd81cf92e5cc8a89e20223089fd68c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abbdd81cf92e5cc8a89e20223089fd68c">IsCCallConvention</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC)</td></tr>
<tr class="memdesc:abbdd81cf92e5cc8a89e20223089fd68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the calling convention is a C calling convention.  <a href="#abbdd81cf92e5cc8a89e20223089fd68c">More...</a><br/></td></tr>
<tr class="separator:abbdd81cf92e5cc8a89e20223089fd68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4742ee5ee2b3b43978c27ccc039cfa6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab4742ee5ee2b3b43978c27ccc039cfa6">FuncIsMadeTailCallSafe</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC, <a class="el" href="classbool.html">bool</a> GuaranteedTailCallOpt)</td></tr>
<tr class="separator:ab4742ee5ee2b3b43978c27ccc039cfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccab4655f4d75914719e347559a71db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ccab4655f4d75914719e347559a71db">get64BitArgumentGPRs</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a6ccab4655f4d75914719e347559a71db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae2d49f1d37239766060b7f95852c2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ae2d49f1d37239766060b7f95852c2f">get64BitArgumentXMMs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a3ae2d49f1d37239766060b7f95852c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b44000b3525d31d59a4cdbc4edf63c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae6b44000b3525d31d59a4cdbc4edf63c">EmitTailCallStoreRetAddr</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RetAddrFrIdx, <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classunsigned.html">unsigned</a> SlotSize, int FPDiff, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ae6b44000b3525d31d59a4cdbc4edf63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fde32ca046abe3c6f345ac1cd9240c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1fde32ca046abe3c6f345ac1cd9240c7">MatchingStackOffset</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Arg, <a class="el" href="classunsigned.html">unsigned</a> Offset, <a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags, <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a1fde32ca046abe3c6f345ac1cd9240c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac544efad1cac95359912f6a25560ae82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac544efad1cac95359912f6a25560ae82">MayFoldLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:ac544efad1cac95359912f6a25560ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6299b467109b7b3562cd9563a619064e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6299b467109b7b3562cd9563a619064e">MayFoldIntoStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a6299b467109b7b3562cd9563a619064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91e9ffc69ac314ed0568b4dff93aa60f">isTargetShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a604151e0f71a823c8261518a0c7f27"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6a604151e0f71a823c8261518a0c7f27">getTargetShuffleNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6a604151e0f71a823c8261518a0c7f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912f5718ae8c39db5e0703409bc3c96d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a912f5718ae8c39db5e0703409bc3c96d">getTargetShuffleNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classunsigned.html">unsigned</a> TargetMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a912f5718ae8c39db5e0703409bc3c96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2e7ee6a41ebddba089c8c8775f46b9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acb2e7ee6a41ebddba089c8c8775f46b9">getTargetShuffleNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classunsigned.html">unsigned</a> TargetMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:acb2e7ee6a41ebddba089c8c8775f46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7b5f110524d0590b534b2923946e9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adc7b5f110524d0590b534b2923946e9f">getTargetShuffleNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adc7b5f110524d0590b534b2923946e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6e8b869c02c31dcdd588bc1aff260b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1a6e8b869c02c31dcdd588bc1aff260b">isX86CCUnsigned</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:a1a6e8b869c02c31dcdd588bc1aff260b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the condition is an unsigned comparison operation.  <a href="#a1a6e8b869c02c31dcdd588bc1aff260b">More...</a><br/></td></tr>
<tr class="separator:a1a6e8b869c02c31dcdd588bc1aff260b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fa4123dd935d3866074f82a5111ee8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af1fa4123dd935d3866074f82a5111ee8">TranslateX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="classbool.html">bool</a> isFP, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af1fa4123dd935d3866074f82a5111ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd81b6b6c94f4d8bc640c9e18cf39186">hasFPCMov</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="separator:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e04027bce62ec4ab85683196cf97716"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e04027bce62ec4ab85683196cf97716">isUndefOrInRange</a> (int Val, int Low, int Hi)</td></tr>
<tr class="separator:a9e04027bce62ec4ab85683196cf97716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90ffe79bb38686b4c283e3959fdf8b31">isUndefOrEqual</a> (int Val, int CmpVal)</td></tr>
<tr class="separator:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea1460ed79e142fe7fc24898d7ebc9a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5ea1460ed79e142fe7fc24898d7ebc9a">isSequentialOrUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> Size, int Low)</td></tr>
<tr class="separator:a5ea1460ed79e142fe7fc24898d7ebc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8afda5ae2136fc831eadd1b0a108ec5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad8afda5ae2136fc831eadd1b0a108ec5">isPSHUFDMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> TestSecondOperand=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:ad8afda5ae2136fc831eadd1b0a108ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fc1e403f8a30fd3688a8c34a30e5a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a192fc1e403f8a30fd3688a8c34a30e5a">isPSHUFHWMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256)</td></tr>
<tr class="separator:a192fc1e403f8a30fd3688a8c34a30e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3931188d2ead01c7d9e9064fa3b559ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3931188d2ead01c7d9e9064fa3b559ee">isPSHUFLWMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256)</td></tr>
<tr class="separator:a3931188d2ead01c7d9e9064fa3b559ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa059274ca66db4f4a0336acea5f8dc6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa059274ca66db4f4a0336acea5f8dc6e">isAlignrMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> InterLane)</td></tr>
<tr class="memdesc:aa059274ca66db4f4a0336acea5f8dc6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask specifies a shuffle of elements that is suitable for input to intralane (palignr) or interlane (valign) vector right-shift.  <a href="#aa059274ca66db4f4a0336acea5f8dc6e">More...</a><br/></td></tr>
<tr class="separator:aa059274ca66db4f4a0336acea5f8dc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7c8d249c0689caa1c43d8b676046f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b7c8d249c0689caa1c43d8b676046f8">isPALIGNRMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a5b7c8d249c0689caa1c43d8b676046f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the node specifies a shuffle of elements that is suitable for input to PALIGNR.  <a href="#a5b7c8d249c0689caa1c43d8b676046f8">More...</a><br/></td></tr>
<tr class="separator:a5b7c8d249c0689caa1c43d8b676046f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1343c1c3367dd130d395892fe4ddb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d1343c1c3367dd130d395892fe4ddb3">isVALIGNMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a2d1343c1c3367dd130d395892fe4ddb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the node specifies a shuffle of elements that is suitable for input to VALIGN.  <a href="#a2d1343c1c3367dd130d395892fe4ddb3">More...</a><br/></td></tr>
<tr class="separator:a2d1343c1c3367dd130d395892fe4ddb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d89ccf53ac0d3642ded55fb015a08f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af3d89ccf53ac0d3642ded55fb015a08f">CommuteVectorShuffleMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classunsigned.html">unsigned</a> NumElems)</td></tr>
<tr class="separator:af3d89ccf53ac0d3642ded55fb015a08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1596b49599472a9c006bdc72cf6ebb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6a1596b49599472a9c006bdc72cf6ebb">isSHUFPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> Commuted=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:a6a1596b49599472a9c006bdc72cf6ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1955a80411236ca17528fddb35c2f62e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1955a80411236ca17528fddb35c2f62e">isMOVHLPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a1955a80411236ca17528fddb35c2f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b19d6f7d11439306f646d4b2a6d574"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae5b19d6f7d11439306f646d4b2a6d574">isMOVHLPS_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:ae5b19d6f7d11439306f646d4b2a6d574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cb856fd8e77b0ff36d61ec239ae479"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79cb856fd8e77b0ff36d61ec239ae479">isMOVLPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a79cb856fd8e77b0ff36d61ec239ae479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f932a1711258fa57f5752ae200a78e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0f932a1711258fa57f5752ae200a78e">isMOVLHPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:ad0f932a1711258fa57f5752ae200a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1e8a6e197d4f140e414191ee190ed7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adc1e8a6e197d4f140e414191ee190ed7">isINSERTPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:adc1e8a6e197d4f140e414191ee190ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9988f4757ffd5e3e9d10b0df21c9347"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9988f4757ffd5e3e9d10b0df21c9347">Compact8x32ShuffleNode</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9988f4757ffd5e3e9d10b0df21c9347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6396bd314285b5ea56ca6d0a3556be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa6396bd314285b5ea56ca6d0a3556be">isUNPCKLMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256, <a class="el" href="classbool.html">bool</a> V2IsSplat=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:aaa6396bd314285b5ea56ca6d0a3556be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7581264f0a071a4cfca92bd7b96b268e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7581264f0a071a4cfca92bd7b96b268e">isUNPCKHMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256, <a class="el" href="classbool.html">bool</a> V2IsSplat=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:a7581264f0a071a4cfca92bd7b96b268e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e907e63e0a3fdbaf0769f15d688b085"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0e907e63e0a3fdbaf0769f15d688b085">isUNPCKL_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256)</td></tr>
<tr class="separator:a0e907e63e0a3fdbaf0769f15d688b085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d7ca115c10804c529d91c3c43351c1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af6d7ca115c10804c529d91c3c43351c1">isUNPCKH_v_undef_Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256)</td></tr>
<tr class="separator:af6d7ca115c10804c529d91c3c43351c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d2d0259293c55af7f5e19ddbdf122"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab81d2d0259293c55af7f5e19ddbdf122">isINSERT64x4Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> int *Imm)</td></tr>
<tr class="separator:ab81d2d0259293c55af7f5e19ddbdf122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f3450c6606ca539ed5161bf581a644"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a07f3450c6606ca539ed5161bf581a644">isMOVLMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a07f3450c6606ca539ed5161bf581a644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5522522564cbcc2364c40c512e89ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abe5522522564cbcc2364c40c512e89ed">isVPERM2X128Mask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasFp256)</td></tr>
<tr class="separator:abe5522522564cbcc2364c40c512e89ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25decb1e98738af048f6fc1f31b058da"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a25decb1e98738af048f6fc1f31b058da">getShuffleVPERM2X128Immediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp)</td></tr>
<tr class="separator:a25decb1e98738af048f6fc1f31b058da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a497f169c984157716cd91ee71e1a0fd8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a497f169c984157716cd91ee71e1a0fd8">isPermImmMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Imm8)</td></tr>
<tr class="separator:a497f169c984157716cd91ee71e1a0fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b3d5b4e934e869cd202951554b36cd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5b3d5b4e934e869cd202951554b36cd">isVPERMILPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:aa5b3d5b4e934e869cd202951554b36cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa4ebb14640ca0f0f84ce2cdbcc7ae1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adfa4ebb14640ca0f0f84ce2cdbcc7ae1">isCommutedMOVLMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> V2IsSplat=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classbool.html">bool</a> V2IsUndef=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:adfa4ebb14640ca0f0f84ce2cdbcc7ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd8872eec7a028dfb5e818993b0af3f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dd8872eec7a028dfb5e818993b0af3f">isMOVSHDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8dd8872eec7a028dfb5e818993b0af3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb2f7f566f4a5546b6eb306459757bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8eb2f7f566f4a5546b6eb306459757bb">isMOVSLDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8eb2f7f566f4a5546b6eb306459757bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa47a42c883447b70b2fa44f4aa3e2f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeaa47a42c883447b70b2fa44f4aa3e2f">isMOVDDUPYMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasFp256)</td></tr>
<tr class="separator:aeaa47a42c883447b70b2fa44f4aa3e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d981bce47b2c05752e385843e62cda0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d981bce47b2c05752e385843e62cda0">isMOVDDUPMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a6d981bce47b2c05752e385843e62cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41127d08487c61e9d35381940b81456e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41127d08487c61e9d35381940b81456e">isVEXTRACTIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> vecWidth)</td></tr>
<tr class="separator:a41127d08487c61e9d35381940b81456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0326fdb9b72a61036ab0afdc5f58c5cd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0326fdb9b72a61036ab0afdc5f58c5cd">isVINSERTIndex</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> vecWidth)</td></tr>
<tr class="separator:a0326fdb9b72a61036ab0afdc5f58c5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4a80b319fe1da3cc885706ac345c8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aea4a80b319fe1da3cc885706ac345c8a">getShuffleSHUFImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:aea4a80b319fe1da3cc885706ac345c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4eb43685b9cf6611135de311887ce05"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae4eb43685b9cf6611135de311887ce05">getShufflePSHUFHWImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:ae4eb43685b9cf6611135de311887ce05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac5253842b457086d705afb93a971db"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ac5253842b457086d705afb93a971db">getShufflePSHUFLWImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a0ac5253842b457086d705afb93a971db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef508f1bb212721ed293f9607ba88f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1ef508f1bb212721ed293f9607ba88f2">getShuffleAlignrImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classbool.html">bool</a> InterLane)</td></tr>
<tr class="memdesc:a1ef508f1bb212721ed293f9607ba88f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PALIGNR (if InterLane is false) or with VALIGN (if Interlane is true) instructions.  <a href="#a1ef508f1bb212721ed293f9607ba88f2">More...</a><br/></td></tr>
<tr class="separator:a1ef508f1bb212721ed293f9607ba88f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662db20675ea07ff870e55d227eb23ec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a662db20675ea07ff870e55d227eb23ec">getShufflePALIGNRImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp)</td></tr>
<tr class="memdesc:a662db20675ea07ff870e55d227eb23ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PALIGNR instruction.  <a href="#a662db20675ea07ff870e55d227eb23ec">More...</a><br/></td></tr>
<tr class="separator:a662db20675ea07ff870e55d227eb23ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561e8d3c308fe8a7525748354584f298"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a561e8d3c308fe8a7525748354584f298">getShuffleVALIGNImmediate</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp)</td></tr>
<tr class="memdesc:a561e8d3c308fe8a7525748354584f298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the VALIGN instruction.  <a href="#a561e8d3c308fe8a7525748354584f298">More...</a><br/></td></tr>
<tr class="separator:a561e8d3c308fe8a7525748354584f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac876e572a8001782bbe02c4485917b36"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac876e572a8001782bbe02c4485917b36">getExtractVEXTRACTImmediate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> vecWidth)</td></tr>
<tr class="separator:ac876e572a8001782bbe02c4485917b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c3ef6de9e8646a932c9fb476110d7d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a97c3ef6de9e8646a932c9fb476110d7d">getInsertVINSERTImmediate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> vecWidth)</td></tr>
<tr class="separator:a97c3ef6de9e8646a932c9fb476110d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6de349ce2f3dc19ac07a0ba3785bbb1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6de349ce2f3dc19ac07a0ba3785bbb1">isZero</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:ac6de349ce2f3dc19ac07a0ba3785bbb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">isZero - Returns true if Elt is a constant integer zero  <a href="#ac6de349ce2f3dc19ac07a0ba3785bbb1">More...</a><br/></td></tr>
<tr class="separator:ac6de349ce2f3dc19ac07a0ba3785bbb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb4f7834bb9cd4734492b15936a6835"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6bb4f7834bb9cd4734492b15936a6835">ShouldXformToMOVHLPS</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a6bb4f7834bb9cd4734492b15936a6835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516e53912da0ea1317e7f84700adf584"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a516e53912da0ea1317e7f84700adf584">isScalarLoadToVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> **LD=nullptr)</td></tr>
<tr class="separator:a516e53912da0ea1317e7f84700adf584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36309409ba91ed75b13b0be83ac96dab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a36309409ba91ed75b13b0be83ac96dab">WillBeConstantPoolLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a36309409ba91ed75b13b0be83ac96dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae861b97514a30fdcdf91e1a6a756f4c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aae861b97514a30fdcdf91e1a6a756f4c">ShouldXformToMOVLP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *V1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:aae861b97514a30fdcdf91e1a6a756f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360b3287b809b3128d19cc773a70cc85"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a360b3287b809b3128d19cc773a70cc85">isZeroShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a360b3287b809b3128d19cc773a70cc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6f549416bd77e0da3c073e38de984f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeb6f549416bd77e0da3c073e38de984f">getZeroVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:aeb6f549416bd77e0da3c073e38de984f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0172effa921aa350193040950ef9529"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac0172effa921aa350193040950ef9529">getOnesVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> HasInt256, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ac0172effa921aa350193040950ef9529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71f279371e9c6ea3a6c399bf279d152"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae71f279371e9c6ea3a6c399bf279d152">NormalizeMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classunsigned.html">unsigned</a> NumElems)</td></tr>
<tr class="separator:ae71f279371e9c6ea3a6c399bf279d152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1302b3384f24523845d38e3e5cf2376"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad1302b3384f24523845d38e3e5cf2376">getUnpackl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:ad1302b3384f24523845d38e3e5cf2376"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUnpackl - Returns a vector_shuffle node for an unpackl operation.  <a href="#ad1302b3384f24523845d38e3e5cf2376">More...</a><br/></td></tr>
<tr class="separator:ad1302b3384f24523845d38e3e5cf2376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b57beab8e090d8884b98a39e65b4e2e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b57beab8e090d8884b98a39e65b4e2e">getUnpackh</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a0b57beab8e090d8884b98a39e65b4e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUnpackh - Returns a vector_shuffle node for an unpackh operation.  <a href="#a0b57beab8e090d8884b98a39e65b4e2e">More...</a><br/></td></tr>
<tr class="separator:a0b57beab8e090d8884b98a39e65b4e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f4f461cb92b91c3ec122e64f117f80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a32f4f461cb92b91c3ec122e64f117f80">PromoteSplati8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, int &amp;EltNo)</td></tr>
<tr class="separator:a32f4f461cb92b91c3ec122e64f117f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a337b538a8cfa053751ec75cbd74eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae2a337b538a8cfa053751ec75cbd74eb">getLegalSplat</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int EltNo)</td></tr>
<tr class="memdesc:ae2a337b538a8cfa053751ec75cbd74eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLegalSplat - Generate a legal splat with supported x86 shuffles  <a href="#ae2a337b538a8cfa053751ec75cbd74eb">More...</a><br/></td></tr>
<tr class="separator:ae2a337b538a8cfa053751ec75cbd74eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd941b1bc82727a80193e6ac2d1b6423"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abd941b1bc82727a80193e6ac2d1b6423">PromoteSplat</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abd941b1bc82727a80193e6ac2d1b6423"><td class="mdescLeft">&#160;</td><td class="mdescRight">PromoteSplat - Splat is promoted to target supported vector shuffles.  <a href="#abd941b1bc82727a80193e6ac2d1b6423">More...</a><br/></td></tr>
<tr class="separator:abd941b1bc82727a80193e6ac2d1b6423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d9bcaa46befd11e28671a0d5cf758f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1d9bcaa46befd11e28671a0d5cf758f">getShuffleVectorZeroOrUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classunsigned.html">unsigned</a> Idx, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1d9bcaa46befd11e28671a0d5cf758f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccbe9f92fdfd65a427e9a47883bad55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ccbe9f92fdfd65a427e9a47883bad55">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> &amp;IsUnary)</td></tr>
<tr class="separator:a3ccbe9f92fdfd65a427e9a47883bad55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab53509cdc846418bf79d3b05aeb53a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5ab53509cdc846418bf79d3b05aeb53a">getShuffleScalarElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a5ab53509cdc846418bf79d3b05aeb53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87efd548f94829d18cdfd530950acf6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae87efd548f94829d18cdfd530950acf6">getNumOfConsecutiveZeros</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classunsigned.html">unsigned</a> NumElems, <a class="el" href="classbool.html">bool</a> ZerosFromLeft, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> PreferredNum=-1U)</td></tr>
<tr class="separator:ae87efd548f94829d18cdfd530950acf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73868d8035fa317ea8a52199d1e92797"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a73868d8035fa317ea8a52199d1e92797">isShuffleMaskConsecutive</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classunsigned.html">unsigned</a> MaskI, <a class="el" href="classunsigned.html">unsigned</a> MaskE, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classunsigned.html">unsigned</a> NumElems, <a class="el" href="classunsigned.html">unsigned</a> &amp;OpNum)</td></tr>
<tr class="separator:a73868d8035fa317ea8a52199d1e92797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c60e63808fffc943f02113c2d0ee390"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2c60e63808fffc943f02113c2d0ee390">isVectorShiftRight</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;isLeft, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShVal, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShAmt)</td></tr>
<tr class="separator:a2c60e63808fffc943f02113c2d0ee390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f14c699a844b1e177236593377186d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9f14c699a844b1e177236593377186d7">isVectorShiftLeft</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;isLeft, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShVal, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShAmt)</td></tr>
<tr class="separator:a9f14c699a844b1e177236593377186d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7471c9416ce7864127ba81e6d277ea0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac7471c9416ce7864127ba81e6d277ea0">isVectorShift</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;isLeft, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ShVal, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShAmt)</td></tr>
<tr class="separator:ac7471c9416ce7864127ba81e6d277ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfb62000550f18b30c2a0f0333a7575"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3dfb62000550f18b30c2a0f0333a7575">LowerBuildVectorv16i8</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> NonZeros, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI)</td></tr>
<tr class="separator:a3dfb62000550f18b30c2a0f0333a7575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b23c899af6e619e9ca5a551da4e0969"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1b23c899af6e619e9ca5a551da4e0969">LowerBuildVectorv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> NonZeros, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI)</td></tr>
<tr class="separator:a1b23c899af6e619e9ca5a551da4e0969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa229518107f264c0d52d0e7734bb3b28"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa229518107f264c0d52d0e7734bb3b28">LowerBuildVectorv4x32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI)</td></tr>
<tr class="memdesc:aa229518107f264c0d52d0e7734bb3b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">LowerBuildVectorv4x32 - Custom lower build_vector of v4i32 or v4f32.  <a href="#aa229518107f264c0d52d0e7734bb3b28">More...</a><br/></td></tr>
<tr class="separator:aa229518107f264c0d52d0e7734bb3b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93c3a2957f6c62686307335f14ac845"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af93c3a2957f6c62686307335f14ac845">getVShift</a> (<a class="el" href="classbool.html">bool</a> isLeft, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcOp, <a class="el" href="classunsigned.html">unsigned</a> NumBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:af93c3a2957f6c62686307335f14ac845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa181627d7fa9eb0853dafbe3a8c25e1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa181627d7fa9eb0853dafbe3a8c25e1">LowerAsSplatVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcOp, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaa181627d7fa9eb0853dafbe3a8c25e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef03ef75083ca80f123f7af36c79f88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acef03ef75083ca80f123f7af36c79f88">EltsFromConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Elts, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> isAfterLegalize)</td></tr>
<tr class="separator:acef03ef75083ca80f123f7af36c79f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0e3c30b2174e4713c83e87cd4275cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a0e3c30b2174e4713c83e87cd4275cb">LowerVectorBroadcast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0a0e3c30b2174e4713c83e87cd4275cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afaf1cbe4bd00ba18fb62321d5cbe4646">getUnderlyingExtractedFromVec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ExtractedFromVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtIdx)</td></tr>
<tr class="memdesc:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index.  <a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">More...</a><br/></td></tr>
<tr class="separator:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f41e4536175781a5dd1e2efc374952"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65f41e4536175781a5dd1e2efc374952">buildFromShuffleMostly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a65f41e4536175781a5dd1e2efc374952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eacaa8124cdfda7dd17c5717525f68c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8eacaa8124cdfda7dd17c5717525f68c">isHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> BaseIdx, <a class="el" href="classunsigned.html">unsigned</a> LastIdx, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="memdesc:a8eacaa8124cdfda7dd17c5717525f68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if <code>N</code> implements a horizontal binop and return the operands for the horizontal binop into V0 and V1.  <a href="#a8eacaa8124cdfda7dd17c5717525f68c">More...</a><br/></td></tr>
<tr class="separator:a8eacaa8124cdfda7dd17c5717525f68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9f912a91617001ac8c92894454ceb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d9f912a91617001ac8c92894454ceb3">ExpandHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> X86Opcode, <a class="el" href="classbool.html">bool</a> Mode, <a class="el" href="classbool.html">bool</a> isUndefLO, <a class="el" href="classbool.html">bool</a> isUndefHI)</td></tr>
<tr class="memdesc:a9d9f912a91617001ac8c92894454ceb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector.  <a href="#a9d9f912a91617001ac8c92894454ceb3">More...</a><br/></td></tr>
<tr class="separator:a9d9f912a91617001ac8c92894454ceb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695840d5316e441db9896deb3112c7d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a695840d5316e441db9896deb3112c7d4">matchAddSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a695840d5316e441db9896deb3112c7d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a build_vector that performs an 'addsub' into the sequence of 'vadd + vsub + blendi'.  <a href="#a695840d5316e441db9896deb3112c7d4">More...</a><br/></td></tr>
<tr class="separator:a695840d5316e441db9896deb3112c7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e2d49fd678df6937c09edab575f9625"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e2d49fd678df6937c09edab575f9625">PerformBUILD_VECTORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a9e2d49fd678df6937c09edab575f9625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead5511b0766bc5d040f87a3d2a244d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aead5511b0766bc5d040f87a3d2a244d7">LowerAVXCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aead5511b0766bc5d040f87a3d2a244d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06f974cc8deeb6e0cbe2dcb6b009302"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae06f974cc8deeb6e0cbe2dcb6b009302">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae06f974cc8deeb6e0cbe2dcb6b009302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa78abc288ee7112f9f3df8f148a7e7af">isNoopShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa78abc288ee7112f9f3df8f148a7e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tiny helper function to identify a no-op mask.  <a href="#aa78abc288ee7112f9f3df8f148a7e7af">More...</a><br/></td></tr>
<tr class="separator:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae31695673707c85743e1f49759742060"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae31695673707c85743e1f49759742060">isSingleInputShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ae31695673707c85743e1f49759742060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to classify a mask as a single-input mask.  <a href="#ae31695673707c85743e1f49759742060">More...</a><br/></td></tr>
<tr class="separator:ae31695673707c85743e1f49759742060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30164b8008b40271942859d6196d0d8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa30164b8008b40271942859d6196d0d8">is128BitLaneCrossingShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa30164b8008b40271942859d6196d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing 128-bit lanes in this shuffle mask.  <a href="#aa30164b8008b40271942859d6196d0d8">More...</a><br/></td></tr>
<tr class="separator:aa30164b8008b40271942859d6196d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd446e684755fec65fa6ed3647fbb05"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2cd446e684755fec65fa6ed3647fbb05">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a2cd446e684755fec65fa6ed3647fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 128-bit lane.  <a href="#a2cd446e684755fec65fa6ed3647fbb05">More...</a><br/></td></tr>
<tr class="separator:a2cd446e684755fec65fa6ed3647fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5c1cd96431c236af107045a21b703b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9f5c1cd96431c236af107045a21b703b">getV4X86ShuffleImm8ForMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9f5c1cd96431c236af107045a21b703b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a 4-lane 8-bit shuffle immediate for a mask.  <a href="#a9f5c1cd96431c236af107045a21b703b">More...</a><br/></td></tr>
<tr class="separator:a9f5c1cd96431c236af107045a21b703b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756fc8aaff06a53ff42b52965b48df77"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a756fc8aaff06a53ff42b52965b48df77">lowerVectorShuffleAsBlend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a756fc8aaff06a53ff42b52965b48df77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle.  <a href="#a756fc8aaff06a53ff42b52965b48df77">More...</a><br/></td></tr>
<tr class="separator:a756fc8aaff06a53ff42b52965b48df77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f68e9866d05c8359cbedfd186a0472"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a30f68e9866d05c8359cbedfd186a0472">lowerVectorShuffleAsDecomposedShuffleBlend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a30f68e9866d05c8359cbedfd186a0472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to lower a shuffle and blend as a decomposed set of unblended shuffles followed by an unshuffled blend.  <a href="#a30f68e9866d05c8359cbedfd186a0472">More...</a><br/></td></tr>
<tr class="separator:a30f68e9866d05c8359cbedfd186a0472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054c12bc3ff08c9d357ab725ee14525e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a054c12bc3ff08c9d357ab725ee14525e">lowerVectorShuffleAsByteRotate</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a054c12bc3ff08c9d357ab725ee14525e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte rotation.  <a href="#a054c12bc3ff08c9d357ab725ee14525e">More...</a><br/></td></tr>
<tr class="separator:a054c12bc3ff08c9d357ab725ee14525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036a088c5a933276773ec32148537e6a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallBitVector.html">SmallBitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a036a088c5a933276773ec32148537e6a">computeZeroableShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:a036a088c5a933276773ec32148537e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute whether each element of a shuffle is zeroable.  <a href="#a036a088c5a933276773ec32148537e6a">More...</a><br/></td></tr>
<tr class="separator:a036a088c5a933276773ec32148537e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b851e5e4729eda7660b229349c29ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78b851e5e4729eda7660b229349c29ca">lowerVectorShuffleAsByteShift</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a78b851e5e4729eda7660b229349c29ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte shift (shifts in zeros).  <a href="#a78b851e5e4729eda7660b229349c29ca">More...</a><br/></td></tr>
<tr class="separator:a78b851e5e4729eda7660b229349c29ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e6002fddab6c00173c77dbfc60d3a4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54e6002fddab6c00173c77dbfc60d3a4">lowerVectorShuffleAsSpecificZeroOrAnyExtend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, int NumElements, int Scale, <a class="el" href="classbool.html">bool</a> AnyExt, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InputV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a54e6002fddab6c00173c77dbfc60d3a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle as a zero or any extension.  <a href="#a54e6002fddab6c00173c77dbfc60d3a4">More...</a><br/></td></tr>
<tr class="separator:a54e6002fddab6c00173c77dbfc60d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8269b230adaee9718efef72d475feba9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8269b230adaee9718efef72d475feba9">lowerVectorShuffleAsZeroOrAnyExtend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8269b230adaee9718efef72d475feba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a zero extension on any micrarch.  <a href="#a8269b230adaee9718efef72d475feba9">More...</a><br/></td></tr>
<tr class="separator:a8269b230adaee9718efef72d475feba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6d9a708e0caf9a4220ab7563f7c2ea5">getScalarValueForVectorElement</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int Idx, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get a scalar value for a specific element of a vector.  <a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">More...</a><br/></td></tr>
<tr class="separator:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a98eacddb4eaa55f1ab3723416253"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a308a98eacddb4eaa55f1ab3723416253">isShuffleFoldableLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:a308a98eacddb4eaa55f1ab3723416253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to test for a load that can be folded with x86 shuffles.  <a href="#a308a98eacddb4eaa55f1ab3723416253">More...</a><br/></td></tr>
<tr class="separator:a308a98eacddb4eaa55f1ab3723416253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27669d42651d29413bee17810ec37c4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad27669d42651d29413bee17810ec37c4">lowerVectorShuffleAsElementInsertion</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad27669d42651d29413bee17810ec37c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower insertion of a single element into a zero vector.  <a href="#ad27669d42651d29413bee17810ec37c4">More...</a><br/></td></tr>
<tr class="separator:ad27669d42651d29413bee17810ec37c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad300627a18af4e6783ff7e328dc9595e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad300627a18af4e6783ff7e328dc9595e">lowerVectorShuffleAsBroadcast</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad300627a18af4e6783ff7e328dc9595e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single element.  <a href="#ad300627a18af4e6783ff7e328dc9595e">More...</a><br/></td></tr>
<tr class="separator:ad300627a18af4e6783ff7e328dc9595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ab2d66df1f2659d5b078ab2666de5d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29ab2d66df1f2659d5b078ab2666de5d">lowerVectorShuffleAsInsertPS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a29ab2d66df1f2659d5b078ab2666de5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dab441f12a32592fd9f4b342b200910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dab441f12a32592fd9f4b342b200910">lowerV2F64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8dab441f12a32592fd9f4b342b200910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit floating point shuffles.  <a href="#a8dab441f12a32592fd9f4b342b200910">More...</a><br/></td></tr>
<tr class="separator:a8dab441f12a32592fd9f4b342b200910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5889b471694a5c0e676480092ceade"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3b5889b471694a5c0e676480092ceade">lowerV2I64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3b5889b471694a5c0e676480092ceade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit integer shuffles.  <a href="#a3b5889b471694a5c0e676480092ceade">More...</a><br/></td></tr>
<tr class="separator:a3b5889b471694a5c0e676480092ceade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a755a7bd03d6fb45604e52626f01224"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5a755a7bd03d6fb45604e52626f01224">lowerVectorShuffleWithSHUFPS</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5a755a7bd03d6fb45604e52626f01224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle using the SHUFPS instruction.  <a href="#a5a755a7bd03d6fb45604e52626f01224">More...</a><br/></td></tr>
<tr class="separator:a5a755a7bd03d6fb45604e52626f01224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f86a473dd52789238c1049ba6e21ae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a68f86a473dd52789238c1049ba6e21ae">lowerV4F32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a68f86a473dd52789238c1049ba6e21ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane 32-bit floating point shuffles.  <a href="#a68f86a473dd52789238c1049ba6e21ae">More...</a><br/></td></tr>
<tr class="separator:a68f86a473dd52789238c1049ba6e21ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbb362fbd9203eb76d586c886f2400b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aabbb362fbd9203eb76d586c886f2400b">lowerV4I32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aabbb362fbd9203eb76d586c886f2400b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane i32 vector shuffles.  <a href="#aabbb362fbd9203eb76d586c886f2400b">More...</a><br/></td></tr>
<tr class="separator:aabbb362fbd9203eb76d586c886f2400b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6f2f51e9893ed1e1b95c0a7674133a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aee6f2f51e9893ed1e1b95c0a7674133a">lowerV8I16SingleInputVectorShuffle</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aee6f2f51e9893ed1e1b95c0a7674133a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part.  <a href="#aee6f2f51e9893ed1e1b95c0a7674133a">More...</a><br/></td></tr>
<tr class="separator:aee6f2f51e9893ed1e1b95c0a7674133a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ebe8b987c0ea28d38920e9563d2412"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae6ebe8b987c0ea28d38920e9563d2412">shouldLowerAsInterleaving</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ae6ebe8b987c0ea28d38920e9563d2412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect whether the mask pattern should be lowered through interleaving.  <a href="#ae6ebe8b987c0ea28d38920e9563d2412">More...</a><br/></td></tr>
<tr class="separator:ae6ebe8b987c0ea28d38920e9563d2412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf22606fe0ddb6f14cf504727d8b74d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2cf22606fe0ddb6f14cf504727d8b74d">lowerV8I16BasicBlendVectorShuffle</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2cf22606fe0ddb6f14cf504727d8b74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blend two v8i16 vectors using a naive unpack strategy.  <a href="#a2cf22606fe0ddb6f14cf504727d8b74d">More...</a><br/></td></tr>
<tr class="separator:a2cf22606fe0ddb6f14cf504727d8b74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b547898394d5c6e10cb117197cfafa5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7b547898394d5c6e10cb117197cfafa5">lowerV8I16VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a7b547898394d5c6e10cb117197cfafa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of 8-lane i16 shuffles.  <a href="#a7b547898394d5c6e10cb117197cfafa5">More...</a><br/></td></tr>
<tr class="separator:a7b547898394d5c6e10cb117197cfafa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cf27cb5f612f9c45c4827ecddad491"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a83cf27cb5f612f9c45c4827ecddad491">canLowerByDroppingEvenElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a83cf27cb5f612f9c45c4827ecddad491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped.  <a href="#a83cf27cb5f612f9c45c4827ecddad491">More...</a><br/></td></tr>
<tr class="separator:a83cf27cb5f612f9c45c4827ecddad491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0247206c63ffb28b71b2984e5cc776"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aae0247206c63ffb28b71b2984e5cc776">lowerV16I8VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aae0247206c63ffb28b71b2984e5cc776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of v16i8 shuffles.  <a href="#aae0247206c63ffb28b71b2984e5cc776">More...</a><br/></td></tr>
<tr class="separator:aae0247206c63ffb28b71b2984e5cc776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6909002556c635ba6108fec5a3422396"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6909002556c635ba6108fec5a3422396">lower128BitVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6909002556c635ba6108fec5a3422396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dispatching routine to lower various 128-bit x86 vector shuffles.  <a href="#a6909002556c635ba6108fec5a3422396">More...</a><br/></td></tr>
<tr class="separator:a6909002556c635ba6108fec5a3422396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad6fc8ed265d8edfefb78f7985fed146e">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;WidenedMask)</td></tr>
<tr class="memdesc:ad6fc8ed265d8edfefb78f7985fed146e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled.  <a href="#ad6fc8ed265d8edfefb78f7985fed146e">More...</a><br/></td></tr>
<tr class="separator:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9577a3aeee8322b66f16f3c1b41c5d40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9577a3aeee8322b66f16f3c1b41c5d40">splitAndLowerVectorShuffle</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9577a3aeee8322b66f16f3c1b41c5d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to split ector shuffle into half-sized shuffles.  <a href="#a9577a3aeee8322b66f16f3c1b41c5d40">More...</a><br/></td></tr>
<tr class="separator:a9577a3aeee8322b66f16f3c1b41c5d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37893661d78b6fd107fb57cf439e0fe3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37893661d78b6fd107fb57cf439e0fe3">lowerVectorShuffleAsSplitOrBlend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a37893661d78b6fd107fb57cf439e0fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Either split a vector in halves or decompose the shuffles and the blend.  <a href="#a37893661d78b6fd107fb57cf439e0fe3">More...</a><br/></td></tr>
<tr class="separator:a37893661d78b6fd107fb57cf439e0fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e14cda8c626303fe7cbfb62fc235fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac2e14cda8c626303fe7cbfb62fc235fb">lowerVectorShuffleAsLanePermuteAndBlend</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac2e14cda8c626303fe7cbfb62fc235fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes as a permutation and blend of those lanes.  <a href="#ac2e14cda8c626303fe7cbfb62fc235fb">More...</a><br/></td></tr>
<tr class="separator:ac2e14cda8c626303fe7cbfb62fc235fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0dde6070e8679e4276023fc002e2368"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa0dde6070e8679e4276023fc002e2368">lowerV2X128VectorShuffle</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa0dde6070e8679e4276023fc002e2368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering 2-lane 128-bit shuffles.  <a href="#aa0dde6070e8679e4276023fc002e2368">More...</a><br/></td></tr>
<tr class="separator:aa0dde6070e8679e4276023fc002e2368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b6227bfd996693e80054e8ad96526a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a03b6227bfd996693e80054e8ad96526a">lowerVectorShuffleByMerging128BitLanes</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a03b6227bfd996693e80054e8ad96526a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane.  <a href="#a03b6227bfd996693e80054e8ad96526a">More...</a><br/></td></tr>
<tr class="separator:a03b6227bfd996693e80054e8ad96526a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a577e058575e5c1a377758eafcaf621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a577e058575e5c1a377758eafcaf621">isShuffleMaskInputInPlace</a> (int Input, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a2a577e058575e5c1a377758eafcaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether the specified input (0 or 1) is in-place blended by the given mask.  <a href="#a2a577e058575e5c1a377758eafcaf621">More...</a><br/></td></tr>
<tr class="separator:a2a577e058575e5c1a377758eafcaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b01ccec3bbdceeb252b7423a4341fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a38b01ccec3bbdceeb252b7423a4341fb">lowerV4F64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a38b01ccec3bbdceeb252b7423a4341fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit floating point shuffles.  <a href="#a38b01ccec3bbdceeb252b7423a4341fb">More...</a><br/></td></tr>
<tr class="separator:a38b01ccec3bbdceeb252b7423a4341fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800c27bb00093c000f11385a764b1df1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a800c27bb00093c000f11385a764b1df1">lowerV4I64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a800c27bb00093c000f11385a764b1df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit integer shuffles.  <a href="#a800c27bb00093c000f11385a764b1df1">More...</a><br/></td></tr>
<tr class="separator:a800c27bb00093c000f11385a764b1df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b34375a4d6589a958a1219c9d7ebd0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae8b34375a4d6589a958a1219c9d7ebd0">lowerV8F32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae8b34375a4d6589a958a1219c9d7ebd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit floating point shuffles.  <a href="#ae8b34375a4d6589a958a1219c9d7ebd0">More...</a><br/></td></tr>
<tr class="separator:ae8b34375a4d6589a958a1219c9d7ebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e53d10135a046e5bc184412bb549f7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0e53d10135a046e5bc184412bb549f7e">lowerV8I32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0e53d10135a046e5bc184412bb549f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit integer shuffles.  <a href="#a0e53d10135a046e5bc184412bb549f7e">More...</a><br/></td></tr>
<tr class="separator:a0e53d10135a046e5bc184412bb549f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd097a46c3b237cb3bfeed5f6dd5bd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cd097a46c3b237cb3bfeed5f6dd5bd3">lowerV16I16VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a7cd097a46c3b237cb3bfeed5f6dd5bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 16-bit integer shuffles.  <a href="#a7cd097a46c3b237cb3bfeed5f6dd5bd3">More...</a><br/></td></tr>
<tr class="separator:a7cd097a46c3b237cb3bfeed5f6dd5bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cae749e81c86ca945bf58d29138585"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae4cae749e81c86ca945bf58d29138585">lowerV32I8VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae4cae749e81c86ca945bf58d29138585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 8-bit integer shuffles.  <a href="#ae4cae749e81c86ca945bf58d29138585">More...</a><br/></td></tr>
<tr class="separator:ae4cae749e81c86ca945bf58d29138585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637850baad53982050256d9e0734b362"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a637850baad53982050256d9e0734b362">lower256BitVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a637850baad53982050256d9e0734b362"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 256-bit x86 vector shuffles.  <a href="#a637850baad53982050256d9e0734b362">More...</a><br/></td></tr>
<tr class="separator:a637850baad53982050256d9e0734b362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ea9227df59d4d95c81707819e45493"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa0ea9227df59d4d95c81707819e45493">lowerV8F64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa0ea9227df59d4d95c81707819e45493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit floating point shuffles.  <a href="#aa0ea9227df59d4d95c81707819e45493">More...</a><br/></td></tr>
<tr class="separator:aa0ea9227df59d4d95c81707819e45493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d0f65a99b203d7b9c4191144ef769f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63d0f65a99b203d7b9c4191144ef769f">lowerV16F32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a63d0f65a99b203d7b9c4191144ef769f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit floating point shuffles.  <a href="#a63d0f65a99b203d7b9c4191144ef769f">More...</a><br/></td></tr>
<tr class="separator:a63d0f65a99b203d7b9c4191144ef769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8369483b74828d1d52aa4c1bbc45f5c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8369483b74828d1d52aa4c1bbc45f5c3">lowerV8I64VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8369483b74828d1d52aa4c1bbc45f5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit integer shuffles.  <a href="#a8369483b74828d1d52aa4c1bbc45f5c3">More...</a><br/></td></tr>
<tr class="separator:a8369483b74828d1d52aa4c1bbc45f5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3fd1fddcf3beaad0d76623da962bce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aac3fd1fddcf3beaad0d76623da962bce">lowerV16I32VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aac3fd1fddcf3beaad0d76623da962bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit integer shuffles.  <a href="#aac3fd1fddcf3beaad0d76623da962bce">More...</a><br/></td></tr>
<tr class="separator:aac3fd1fddcf3beaad0d76623da962bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a99b0251f1601a006c596966024d1cd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a99b0251f1601a006c596966024d1cd">lowerV32I16VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0a99b0251f1601a006c596966024d1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 16-bit integer shuffles.  <a href="#a0a99b0251f1601a006c596966024d1cd">More...</a><br/></td></tr>
<tr class="separator:a0a99b0251f1601a006c596966024d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800863ca3cf263ef16f8352c4bbdbb2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a800863ca3cf263ef16f8352c4bbdbb2b">lowerV64I8VectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a800863ca3cf263ef16f8352c4bbdbb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 64-lane 8-bit integer shuffles.  <a href="#a800863ca3cf263ef16f8352c4bbdbb2b">More...</a><br/></td></tr>
<tr class="separator:a800863ca3cf263ef16f8352c4bbdbb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd30079049ea13528eed63377f511e7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acd30079049ea13528eed63377f511e7e">lower512BitVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:acd30079049ea13528eed63377f511e7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 512-bit x86 vector shuffles.  <a href="#acd30079049ea13528eed63377f511e7e">More...</a><br/></td></tr>
<tr class="separator:acd30079049ea13528eed63377f511e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1436b57fb1d9fa53b5078b6bdf808fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad1436b57fb1d9fa53b5078b6bdf808fa">lowerVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad1436b57fb1d9fa53b5078b6bdf808fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level lowering for x86 vector shuffles.  <a href="#ad1436b57fb1d9fa53b5078b6bdf808fa">More...</a><br/></td></tr>
<tr class="separator:ad1436b57fb1d9fa53b5078b6bdf808fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491bf766d9961dc9205315de7b8e646c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a491bf766d9961dc9205315de7b8e646c">isBlendMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; MaskVals, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> hasSSE41, <a class="el" href="classbool.html">bool</a> hasInt256, <a class="el" href="classunsigned.html">unsigned</a> *MaskOut=nullptr)</td></tr>
<tr class="separator:a491bf766d9961dc9205315de7b8e646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd4ffd290fbb05c24690f0193c82e08"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9dd4ffd290fbb05c24690f0193c82e08">LowerVECTOR_SHUFFLEtoBlend</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classunsigned.html">unsigned</a> MaskValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9dd4ffd290fbb05c24690f0193c82e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088e3864568b64bcd3f93307cb6de7c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a088e3864568b64bcd3f93307cb6de7c5">ShuffleCrosses128bitLane</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classunsigned.html">unsigned</a> InputIdx, <a class="el" href="classunsigned.html">unsigned</a> OutputIdx)</td></tr>
<tr class="separator:a088e3864568b64bcd3f93307cb6de7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3bfb9ffd6df794dbd0c497ff2fa726"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2b3bfb9ffd6df794dbd0c497ff2fa726">getPSHUFB</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; MaskVals, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2b3bfb9ffd6df794dbd0c497ff2fa726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b91e65eb449ec8258aea64feb387a3d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3b91e65eb449ec8258aea64feb387a3d">LowerVECTOR_SHUFFLEv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3b91e65eb449ec8258aea64feb387a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcc45b81ececb548063013b941ea622"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3dcc45b81ececb548063013b941ea622">LowerVECTOR_SHUFFLEv16i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3dcc45b81ececb548063013b941ea622"><td class="mdescLeft">&#160;</td><td class="mdescRight">v16i16 shuffles  <a href="#a3dcc45b81ececb548063013b941ea622">More...</a><br/></td></tr>
<tr class="separator:a3dcc45b81ececb548063013b941ea622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46f8a29e0d67e3b2d639b8ab06f3118"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa46f8a29e0d67e3b2d639b8ab06f3118">LowerVECTOR_SHUFFLEv16i8</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa46f8a29e0d67e3b2d639b8ab06f3118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4cb4cd8e5364fdf81c43b8df747148"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4c4cb4cd8e5364fdf81c43b8df747148">LowerVECTOR_SHUFFLEv32i8</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4c4cb4cd8e5364fdf81c43b8df747148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf092f3b8c8aaa43f0a0e8b8028c269d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf092f3b8c8aaa43f0a0e8b8028c269d">RewriteAsNarrowerShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abf092f3b8c8aaa43f0a0e8b8028c269d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27b225526eb5af2a728f24642b4e47e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae27b225526eb5af2a728f24642b4e47e">getVZextMovL</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> OpVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl)</td></tr>
<tr class="separator:ae27b225526eb5af2a728f24642b4e47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58ede4874ffcdffde0eaf1cb66f64e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af58ede4874ffcdffde0eaf1cb66f64e8">LowerVECTOR_SHUFFLE_256</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af58ede4874ffcdffde0eaf1cb66f64e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c8377fd12998352af40cb13cb9a366"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a35c8377fd12998352af40cb13cb9a366">LowerVECTOR_SHUFFLE_128v4</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a35c8377fd12998352af40cb13cb9a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54be5a401b5cced98d4871bbf2dc26b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac54be5a401b5cced98d4871bbf2dc26b">MayFoldVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ac54be5a401b5cced98d4871bbf2dc26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b587c398d98fd18c00729dc21be66c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b587c398d98fd18c00729dc21be66c5">getMOVDDup</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5b587c398d98fd18c00729dc21be66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567b702e0ecbfa05b5288c294b75679b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a567b702e0ecbfa05b5288c294b75679b">getMOVLowToHigh</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> HasSSE2)</td></tr>
<tr class="separator:a567b702e0ecbfa05b5288c294b75679b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d80f8f4a52d0d6a390462444c9efd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98d80f8f4a52d0d6a390462444c9efd7">getMOVHighToLow</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a98d80f8f4a52d0d6a390462444c9efd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04079a4ec69e1cff2591dbbf93e983f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a04079a4ec69e1cff2591dbbf93e983f4">getMOVLP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> HasSSE2)</td></tr>
<tr class="separator:a04079a4ec69e1cff2591dbbf93e983f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a251da343bad9ff75ec0f2b57430983"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a251da343bad9ff75ec0f2b57430983">NarrowVectorLoadToElement</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load, <a class="el" href="classunsigned.html">unsigned</a> Index, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9a251da343bad9ff75ec0f2b57430983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d79bb7c20f439144ae8208433a2767"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a73d79bb7c20f439144ae8208433a2767">getINSERTPS</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a73d79bb7c20f439144ae8208433a2767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfb39cc352bea585bcbf3f2363056c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cfb39cc352bea585bcbf3f2363056c5">LowerVectorIntExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cfb39cc352bea585bcbf3f2363056c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209ce0bd7c059790a718645a3998f274"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a209ce0bd7c059790a718645a3998f274">NormalizeVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a209ce0bd7c059790a718645a3998f274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbd4e17025ba760c6b728fb72e55234"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cbd4e17025ba760c6b728fb72e55234">BUILD_VECTORtoBlendMask</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BuildVector, <a class="el" href="classunsigned.html">unsigned</a> &amp;MaskValue)</td></tr>
<tr class="separator:a6cbd4e17025ba760c6b728fb72e55234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada732bf4806f2ab69a08c81a4a1e753b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada732bf4806f2ab69a08c81a4a1e753b">lowerVSELECTtoBLENDI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ada732bf4806f2ab69a08c81a4a1e753b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a VSELECT instruction to an immediate-controlled blend instruction.  <a href="#ada732bf4806f2ab69a08c81a4a1e753b">More...</a><br/></td></tr>
<tr class="separator:ada732bf4806f2ab69a08c81a4a1e753b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d6a6ccf92180726bf08404b1e112fe3">LowerEXTRACT_VECTOR_ELT_SSE4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a94b189da56d89fe9ee6552d3cf8ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a73a94b189da56d89fe9ee6552d3cf8ea">LowerSCALAR_TO_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a73a94b189da56d89fe9ee6552d3cf8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2a529a2714873b69a5f778a81af1f5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c2a529a2714873b69a5f778a81af1f5">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c2a529a2714873b69a5f778a81af1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c30008be9263ac0eba4dc90d9d6788"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a09c30008be9263ac0eba4dc90d9d6788">LowerINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a09c30008be9263ac0eba4dc90d9d6788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74fd4c6931a775f0c91f363e37296a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af74fd4c6931a775f0c91f363e37296a7">GetTLSADDR</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InFlag, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classunsigned.html">unsigned</a> ReturnReg, <a class="el" href="classunsigned.html">unsigned</a> char OperandFlags, <a class="el" href="classbool.html">bool</a> LocalDynamic=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>)</td></tr>
<tr class="separator:af74fd4c6931a775f0c91f363e37296a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7e0473bcc59ce3b0c760f5a812be9ad">LowerToTLSGeneralDynamicModel32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81621636cd7b12b67d6770529cb5411f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81621636cd7b12b67d6770529cb5411f">LowerToTLSGeneralDynamicModel64</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a81621636cd7b12b67d6770529cb5411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7701c80097736828e5b56c9066f03b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7701c80097736828e5b56c9066f03b5f">LowerToTLSLocalDynamicModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>)</td></tr>
<tr class="separator:a7701c80097736828e5b56c9066f03b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7092b8371f80f3acf826e7bfc1e00d92">LowerToTLSExecModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> model, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <a class="el" href="classbool.html">bool</a> isPIC)</td></tr>
<tr class="separator:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63812eb1fe4e44df46b0b789597a8b5f">LowerShiftParts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98731b22c0582184ad3b6b9594291fdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98731b22c0582184ad3b6b9594291fdc">lowerUINT_TO_FP_vXi32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a98731b22c0582184ad3b6b9594291fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90db96f65e700925fd66d85b4ac86ade"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90db96f65e700925fd66d85b4ac86ade">LowerAVXExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a90db96f65e700925fd66d85b4ac86ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725e27c32fd530de80f53ab162636b23"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a725e27c32fd530de80f53ab162636b23">LowerZERO_EXTEND_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a725e27c32fd530de80f53ab162636b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2e8b7f6ac1738c8fbc30d69c283372"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb2e8b7f6ac1738c8fbc30d69c283372">LowerANY_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afb2e8b7f6ac1738c8fbc30d69c283372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa53d513d4ee326896d2905d817e6b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3fa53d513d4ee326896d2905d817e6b5">LowerZERO_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3fa53d513d4ee326896d2905d817e6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561a12e81b2698892e5e0945e0360b03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a561a12e81b2698892e5e0945e0360b03">LowerFP_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a561a12e81b2698892e5e0945e0360b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05773b4901540ea7eaeb572cce9b00d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac05773b4901540ea7eaeb572cce9b00d">LowerFABSorFNEG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac05773b4901540ea7eaeb572cce9b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1203a47f70c03c0125b4333f900452d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1203a47f70c03c0125b4333f900452d">LowerFGETSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1203a47f70c03c0125b4333f900452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f79290cfe384c5fc5a2cd888ad16411"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f79290cfe384c5fc5a2cd888ad16411">LowerVectorAllZeroTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5f79290cfe384c5fc5a2cd888ad16411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37275b44ee2af4598d1782f93d9204f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37275b44ee2af4598d1782f93d9204f3">hasNonFlagsUse</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="memdesc:a37275b44ee2af4598d1782f93d9204f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if <code>Op</code> has a use that doesn't just read flags.  <a href="#a37275b44ee2af4598d1782f93d9204f3">More...</a><br/></td></tr>
<tr class="separator:a37275b44ee2af4598d1782f93d9204f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5fd9d5cee7aa36de634f841a0a3228"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f5fd9d5cee7aa36de634f841a0a3228">isAllOnes</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:a6f5fd9d5cee7aa36de634f841a0a3228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e10d8d8b4a07ff5072fd1e1d446227"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a07e10d8d8b4a07ff5072fd1e1d446227">translateX86FSETCC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="memdesc:a07e10d8d8b4a07ff5072fd1e1d446227"><td class="mdescLeft">&#160;</td><td class="mdescRight"><ul>
<li>Turns an ISD::CondCode into a value suitable for SSE floating point mask CMPs. </li>
</ul>
 <a href="#a07e10d8d8b4a07ff5072fd1e1d446227">More...</a><br/></td></tr>
<tr class="separator:a07e10d8d8b4a07ff5072fd1e1d446227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af39d12a7adefaacb762d975d63c9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02af39d12a7adefaacb762d975d63c9b">Lower256IntVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a02af39d12a7adefaacb762d975d63c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffa3e2df452aa7d4d1df0580e860dfe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ffa3e2df452aa7d4d1df0580e860dfe">LowerIntVSETCC_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a6ffa3e2df452aa7d4d1df0580e860dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad455654fbd898b0155066953479dec73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad455654fbd898b0155066953479dec73">ChangeVSETULTtoVSETULE</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad455654fbd898b0155066953479dec73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to turn a VSETULT into a VSETULE by modifying its second operand <code>Op1</code>. If non-trivial (for example because it's not constant) return an empty value.  <a href="#ad455654fbd898b0155066953479dec73">More...</a><br/></td></tr>
<tr class="separator:ad455654fbd898b0155066953479dec73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cd41e0eaf9481f77ad7222726474c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51cd41e0eaf9481f77ad7222726474c7">LowerVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51cd41e0eaf9481f77ad7222726474c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78847db29ed7d2a85930f543e6e76843"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78847db29ed7d2a85930f543e6e76843">isX86LogicalCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a78847db29ed7d2a85930f543e6e76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aecdf309a14a1e82cc28f67e6f45745b5">isTruncWithZeroHighBitsInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2250fcbb68082f485333491e041ee7ec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2250fcbb68082f485333491e041ee7ec">LowerSIGN_EXTEND_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2250fcbb68082f485333491e041ee7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350d9c378cbf42536bcfe71b99cbc73b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a350d9c378cbf42536bcfe71b99cbc73b">LowerSIGN_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a350d9c378cbf42536bcfe71b99cbc73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac948700660efae28d3d5c5f402fb71e7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac948700660efae28d3d5c5f402fb71e7">LowerExtendedLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac948700660efae28d3d5c5f402fb71e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20572d2a5543e9ee62228ec92cabc614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20572d2a5543e9ee62228ec92cabc614">isAndOrOfSetCCs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc)</td></tr>
<tr class="separator:a20572d2a5543e9ee62228ec92cabc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b08381566e0494a08c393382844de7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44b08381566e0494a08c393382844de7">isXor1OfSetCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op)</td></tr>
<tr class="separator:a44b08381566e0494a08c393382844de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5400fee9c4069a73fd5b3f9e8a26b03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5400fee9c4069a73fd5b3f9e8a26b03">LowerVACOPY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5400fee9c4069a73fd5b3f9e8a26b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832609f09981bfe14e0a09bd7ce83eed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a832609f09981bfe14e0a09bd7ce83eed">getTargetVShiftByConstNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcOp, uint64_t ShiftAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a832609f09981bfe14e0a09bd7ce83eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3742e845802af4beef160c5dea256190"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3742e845802af4beef160c5dea256190">getTargetVShiftNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3742e845802af4beef160c5dea256190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbe4c7a7ac119222fe7987e4157030e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2bbe4c7a7ac119222fe7987e4157030e">getVectorMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2bbe4c7a7ac119222fe7987e4157030e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting for <code>Mask</code> when lowering masking intrinsics.  <a href="#a2bbe4c7a7ac119222fe7987e4157030e">More...</a><br/></td></tr>
<tr class="separator:a2bbe4c7a7ac119222fe7987e4157030e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb2b68342ba44ebe786ff4aba0f0c0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adfb2b68342ba44ebe786ff4aba0f0c0c">getScalarMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adfb2b68342ba44ebe786ff4aba0f0c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an SDNode for a predicated scalar operation.  <a href="#adfb2b68342ba44ebe786ff4aba0f0c0c">More...</a><br/></td></tr>
<tr class="separator:adfb2b68342ba44ebe786ff4aba0f0c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa63decd6899fd21cb61a68dcbbf846"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5fa63decd6899fd21cb61a68dcbbf846">getOpcodeForFMAIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> IntNo)</td></tr>
<tr class="separator:a5fa63decd6899fd21cb61a68dcbbf846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4a7c9df9542a0044f9a71c19aa21eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d4a7c9df9542a0044f9a71c19aa21eb">LowerINTRINSIC_WO_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2d4a7c9df9542a0044f9a71c19aa21eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af284ab93c0c640a5f3635c618df6206c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af284ab93c0c640a5f3635c618df6206c">getGatherNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:af284ab93c0c640a5f3635c618df6206c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb7270054530b9aea734c87ba468066"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acfb7270054530b9aea734c87ba468066">getScatterNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain)</td></tr>
<tr class="separator:acfb7270054530b9aea734c87ba468066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a12b34aa22f61d10367be2e8c1aa6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80a12b34aa22f61d10367be2e8c1aa6d">getPrefetchNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Index, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain)</td></tr>
<tr class="separator:a80a12b34aa22f61d10367be2e8c1aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14135a3d45c802fc0bc5f490bf72f752"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14135a3d45c802fc0bc5f490bf72f752">getReadPerformanceCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results)</td></tr>
<tr class="separator:a14135a3d45c802fc0bc5f490bf72f752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09dfc9078f961b5d4ea7cdc13ac85343"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a09dfc9078f961b5d4ea7cdc13ac85343">getReadTimeStampCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Results)</td></tr>
<tr class="separator:a09dfc9078f961b5d4ea7cdc13ac85343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2314b0e2df91c14c0a1c9d7a58f4cbc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2314b0e2df91c14c0a1c9d7a58f4cbc6">LowerREADCYCLECOUNTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2314b0e2df91c14c0a1c9d7a58f4cbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccb907e04705324c3ed3b4ec060d71f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acccb907e04705324c3ed3b4ec060d71f">LowerINTRINSIC_W_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:acccb907e04705324c3ed3b4ec060d71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187168567f5f0395fd0a59b85c35342b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a187168567f5f0395fd0a59b85c35342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8a2974dd7ac8c58c1872cb183cf35f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec8a2974dd7ac8c58c1872cb183cf35f">LowerCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aec8a2974dd7ac8c58c1872cb183cf35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5156b69bd6d580e39a3665a720219f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab5156b69bd6d580e39a3665a720219f0">LowerCTLZ_ZERO_UNDEF</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab5156b69bd6d580e39a3665a720219f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c660edce7d7b1a5ad57836f0b6c2d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66c660edce7d7b1a5ad57836f0b6c2d2">LowerCTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a66c660edce7d7b1a5ad57836f0b6c2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d41f9bc9407e52f6c5689ed08b7944"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a26d41f9bc9407e52f6c5689ed08b7944">Lower256IntArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a26d41f9bc9407e52f6c5689ed08b7944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9515826cfe1bb30fef69b003617e4f62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9515826cfe1bb30fef69b003617e4f62">LowerADD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9515826cfe1bb30fef69b003617e4f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0236e252397dd865c6981bdf2ed8b5c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa0236e252397dd865c6981bdf2ed8b5c">LowerSUB</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa0236e252397dd865c6981bdf2ed8b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ada798191a6ddb48b9890faa5785a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71ada798191a6ddb48b9890faa5785a2">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a71ada798191a6ddb48b9890faa5785a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f76387cddb3f5c3344eb0cba411b333"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2f76387cddb3f5c3344eb0cba411b333">LowerMUL_LOHI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2f76387cddb3f5c3344eb0cba411b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c2d47f587f6b6a84680a5a5dcc0e93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a99c2d47f587f6b6a84680a5a5dcc0e93">LowerScalarImmediateShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a99c2d47f587f6b6a84680a5a5dcc0e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99479a328093e6ca0bccbf1f19c562cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a99479a328093e6ca0bccbf1f19c562cb">LowerScalarVariableShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a99479a328093e6ca0bccbf1f19c562cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbfe8590198b6da9590dd218c7dedd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abbbfe8590198b6da9590dd218c7dedd9">LowerShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abbbfe8590198b6da9590dd218c7dedd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f329b96eb0407c109f776f21fe94bb2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7f329b96eb0407c109f776f21fe94bb2">hasMFENCE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7f329b96eb0407c109f776f21fe94bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f12de341b9ed85efc79b19a942ec15c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f12de341b9ed85efc79b19a942ec15c">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5f12de341b9ed85efc79b19a942ec15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e17077f7c5d37283ad537cbc50a8343"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e17077f7c5d37283ad537cbc50a8343">LowerCMP_SWAP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6e17077f7c5d37283ad537cbc50a8343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70ebe57be46c4a7dc43837a756be23d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae70ebe57be46c4a7dc43837a756be23d">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae70ebe57be46c4a7dc43837a756be23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2b7b2ef9e7d712f651b3d5ac0c5faa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aea2b7b2ef9e7d712f651b3d5ac0c5faa">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aea2b7b2ef9e7d712f651b3d5ac0c5faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378fbb0c713f52cf74284d271bc655aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a378fbb0c713f52cf74284d271bc655aa">LowerLOAD_SUB</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a378fbb0c713f52cf74284d271bc655aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aece0d4671d627cced0a21b204c9e0b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1aece0d4671d627cced0a21b204c9e0b">LowerATOMIC_STORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1aece0d4671d627cced0a21b204c9e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c84d6babf56cd968fd59671fab96ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6c84d6babf56cd968fd59671fab96ed">LowerADDC_ADDE_SUBC_SUBE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab6c84d6babf56cd968fd59671fab96ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9747f3154aaefd9242214fe65dda6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d9747f3154aaefd9242214fe65dda6e">LowerFSINCOS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d9747f3154aaefd9242214fe65dda6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17368b5b752d3090c66de2a669eb98c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a17368b5b752d3090c66de2a669eb98c0">EmitXBegin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a17368b5b752d3090c66de2a669eb98c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to emit xbegin specifying the start of an RTM region.  <a href="#a17368b5b752d3090c66de2a669eb98c0">More...</a><br/></td></tr>
<tr class="separator:a17368b5b752d3090c66de2a669eb98c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7233633f1c94cdc5c7ae9656051c6dca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7233633f1c94cdc5c7ae9656051c6dca">EmitPCMPSTRM</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a7233633f1c94cdc5c7ae9656051c6dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab492eda58abb89f3edefe2f1d86c7f9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab492eda58abb89f3edefe2f1d86c7f9d">EmitPCMPSTRI</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:ab492eda58abb89f3edefe2f1d86c7f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04da2a4f3e4bb2b6316b443183052ae6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a04da2a4f3e4bb2b6316b443183052ae6">EmitMonitor</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a04da2a4f3e4bb2b6316b443183052ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c612539445f4446eb1900f515b438ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3c612539445f4446eb1900f515b438ea">checkAndUpdateEFLAGSKill</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> SelectItr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a3c612539445f4446eb1900f515b438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae192fadbe12bb43acb0accc2ac804846"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae192fadbe12bb43acb0accc2ac804846">isShuffleHigh128VectorInsertLow</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp)</td></tr>
<tr class="separator:ae192fadbe12bb43acb0accc2ac804846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab579cab06474cb65847eafeec58d83fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab579cab06474cb65847eafeec58d83fe">isShuffleLow128VectorInsertHigh</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *SVOp)</td></tr>
<tr class="separator:ab579cab06474cb65847eafeec58d83fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a213a593b3b26fdb3a187ccb458293"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27a213a593b3b26fdb3a187ccb458293">PerformShuffleCombine256</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a27a213a593b3b26fdb3a187ccb458293"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformShuffleCombine256 - Performs shuffle combines for 256-bit vectors.  <a href="#a27a213a593b3b26fdb3a187ccb458293">More...</a><br/></td></tr>
<tr class="separator:a27a213a593b3b26fdb3a187ccb458293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861748264f6069dcb636582e83fcdcf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a861748264f6069dcb636582e83fcdcf8">combineX86ShuffleChain</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Depth, <a class="el" href="classbool.html">bool</a> HasPSHUFB, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a861748264f6069dcb636582e83fcdcf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine an arbitrary chain of shuffles into a single instruction if possible.  <a href="#a861748264f6069dcb636582e83fcdcf8">More...</a><br/></td></tr>
<tr class="separator:a861748264f6069dcb636582e83fcdcf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de836adafb692d6968e6edffa9ec82e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4de836adafb692d6968e6edffa9ec82e">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; RootMask, int Depth, <a class="el" href="classbool.html">bool</a> HasPSHUFB, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a4de836adafb692d6968e6edffa9ec82e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fully generic combining of x86 shuffle instructions.  <a href="#a4de836adafb692d6968e6edffa9ec82e">More...</a><br/></td></tr>
<tr class="separator:a4de836adafb692d6968e6edffa9ec82e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac952f81e2ff62d22a99d416a50df14f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac952f81e2ff62d22a99d416a50df14f8">getPSHUFShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:ac952f81e2ff62d22a99d416a50df14f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PSHUF-style mask from PSHUF node.  <a href="#ac952f81e2ff62d22a99d416a50df14f8">More...</a><br/></td></tr>
<tr class="separator:ac952f81e2ff62d22a99d416a50df14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc52a26152247935ea7dcee93b5bf7eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc52a26152247935ea7dcee93b5bf7eb">combineRedundantDWordShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:abc52a26152247935ea7dcee93b5bf7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshufd.  <a href="#abc52a26152247935ea7dcee93b5bf7eb">More...</a><br/></td></tr>
<tr class="separator:abc52a26152247935ea7dcee93b5bf7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586e2070b07fb3f3fe01232bd5c1e661"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a586e2070b07fb3f3fe01232bd5c1e661">combineRedundantHalfShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="memdesc:a586e2070b07fb3f3fe01232bd5c1e661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshuflw or pshufhw.  <a href="#a586e2070b07fb3f3fe01232bd5c1e661">More...</a><br/></td></tr>
<tr class="separator:a586e2070b07fb3f3fe01232bd5c1e661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b319986edcb3ab1f25179bc030830c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4b319986edcb3ab1f25179bc030830c5">PerformTargetShuffleCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a4b319986edcb3ab1f25179bc030830c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine x86 target specific shuffles.  <a href="#a4b319986edcb3ab1f25179bc030830c5">More...</a><br/></td></tr>
<tr class="separator:a4b319986edcb3ab1f25179bc030830c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee8b1d31688e130cb9b23e8a7052b54"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9ee8b1d31688e130cb9b23e8a7052b54">combineShuffleToAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9ee8b1d31688e130cb9b23e8a7052b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine a shuffle into a target-specific add-sub node.  <a href="#a9ee8b1d31688e130cb9b23e8a7052b54">More...</a><br/></td></tr>
<tr class="separator:a9ee8b1d31688e130cb9b23e8a7052b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8463559d3d23b41a8415c72263dfcc07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8463559d3d23b41a8415c72263dfcc07">PerformShuffleCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a8463559d3d23b41a8415c72263dfcc07"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformShuffleCombine - Performs several different shuffle combines.  <a href="#a8463559d3d23b41a8415c72263dfcc07">More...</a><br/></td></tr>
<tr class="separator:a8463559d3d23b41a8415c72263dfcc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cab5f721d7a19c748f36a26544420b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cab5f721d7a19c748f36a26544420b2">PerformTruncateCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a6cab5f721d7a19c748f36a26544420b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d826321c7b8a613dc2d120236e88e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae64d826321c7b8a613dc2d120236e88e">XFormVExtractWithShuffleIntoLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae64d826321c7b8a613dc2d120236e88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5285717d3c793d883a0f5e21bfa9fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af5285717d3c793d883a0f5e21bfa9fed">PerformEXTRACT_VECTOR_ELTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:af5285717d3c793d883a0f5e21bfa9fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad514f5c0e966b9a19f0b6e9c46ba2b11"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad514f5c0e966b9a19f0b6e9c46ba2b11">matchIntegerMINMAX</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cond, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:ad514f5c0e966b9a19f0b6e9c46ba2b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Matches a VSELECT onto min/max or return 0 if the node doesn't match.  <a href="#ad514f5c0e966b9a19f0b6e9c46ba2b11">More...</a><br/></td></tr>
<tr class="separator:ad514f5c0e966b9a19f0b6e9c46ba2b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe78e7a00f97cf605215cc960eb28589"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe78e7a00f97cf605215cc960eb28589">transformVSELECTtoBlendVECTOR_SHUFFLE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:afe78e7a00f97cf605215cc960eb28589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe61b266ae328a548d05fa3a34247964"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe61b266ae328a548d05fa3a34247964">PerformSELECTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:afe61b266ae328a548d05fa3a34247964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0870a92dd3a0e71116be6fa3f545fe90">checkBoolTestSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC)</td></tr>
<tr class="separator:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34190626ff4e266749e05c72c9d3c4d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae34190626ff4e266749e05c72c9d3c4d">PerformCMOVCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:ae34190626ff4e266749e05c72c9d3c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL].  <a href="#ae34190626ff4e266749e05c72c9d3c4d">More...</a><br/></td></tr>
<tr class="separator:ae34190626ff4e266749e05c72c9d3c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1754077d3b692e6950632098a2c3774d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1754077d3b692e6950632098a2c3774d">PerformINTRINSIC_WO_CHAINCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a1754077d3b692e6950632098a2c3774d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba814ede5ee6e6cb2d03226559a70ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ba814ede5ee6e6cb2d03226559a70ce">PerformMulCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a3ba814ede5ee6e6cb2d03226559a70ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15744db23347ae7abbecc54e5314b237"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a15744db23347ae7abbecc54e5314b237">PerformSHLCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a15744db23347ae7abbecc54e5314b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b458f8c908c3b15af2451e2e9e8a33b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b458f8c908c3b15af2451e2e9e8a33b">performShiftToAllZeros</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a9b458f8c908c3b15af2451e2e9e8a33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of 0s if the node in input is a vector logical shift by a constant amount which is known to be bigger than or equal to the vector element size in bits.  <a href="#a9b458f8c908c3b15af2451e2e9e8a33b">More...</a><br/></td></tr>
<tr class="separator:a9b458f8c908c3b15af2451e2e9e8a33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d92ce9474c0dc694cc9afad1e5bd4e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1d92ce9474c0dc694cc9afad1e5bd4e">PerformShiftCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:ae1d92ce9474c0dc694cc9afad1e5bd4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformShiftCombine - Combine shifts.  <a href="#ae1d92ce9474c0dc694cc9afad1e5bd4e">More...</a><br/></td></tr>
<tr class="separator:ae1d92ce9474c0dc694cc9afad1e5bd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8db1401e921a99b4ae1db56aeee9bf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad8db1401e921a99b4ae1db56aeee9bf1">CMPEQCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ad8db1401e921a99b4ae1db56aeee9bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ea9616c6c4dba21941cff05428d796"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78ea9616c6c4dba21941cff05428d796">CanFoldXORWithAllOnes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a78ea9616c6c4dba21941cff05428d796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ced76aef9820faa36d4ca0f7ebdc63b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ced76aef9820faa36d4ca0f7ebdc63b">WidenMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0ced76aef9820faa36d4ca0f7ebdc63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b5d1361370ebef447a181bf1149016"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a85b5d1361370ebef447a181bf1149016">PerformAndCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a85b5d1361370ebef447a181bf1149016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefb64c531bb16b3541a0154df1c7896"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acefb64c531bb16b3541a0154df1c7896">PerformOrCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:acefb64c531bb16b3541a0154df1c7896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7a7fddb3c91b27c79f7efbef5e49ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aef7a7fddb3c91b27c79f7efbef5e49ed">performIntegerAbsCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aef7a7fddb3c91b27c79f7efbef5e49ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574427b90b6aa8badc4872dea6aa5412"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a574427b90b6aa8badc4872dea6aa5412">PerformXorCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a574427b90b6aa8badc4872dea6aa5412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d0c112026205fa5e9abb9bbdfe27761"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d0c112026205fa5e9abb9bbdfe27761">PerformLOADCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a4d0c112026205fa5e9abb9bbdfe27761"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformLOADCombine - Do target-specific dag combines on LOAD nodes.  <a href="#a4d0c112026205fa5e9abb9bbdfe27761">More...</a><br/></td></tr>
<tr class="separator:a4d0c112026205fa5e9abb9bbdfe27761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a66c09635602ed26e3ccaa03bdece26"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a66c09635602ed26e3ccaa03bdece26">PerformMLOADCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a4a66c09635602ed26e3ccaa03bdece26"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformMLOADCombine - Resolve extending loads.  <a href="#a4a66c09635602ed26e3ccaa03bdece26">More...</a><br/></td></tr>
<tr class="separator:a4a66c09635602ed26e3ccaa03bdece26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa29b256cf20dcf31077c372762a74129"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa29b256cf20dcf31077c372762a74129">PerformMSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:aa29b256cf20dcf31077c372762a74129"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformMSTORECombine - Resolve truncating stores.  <a href="#aa29b256cf20dcf31077c372762a74129">More...</a><br/></td></tr>
<tr class="separator:aa29b256cf20dcf31077c372762a74129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f68933839f670b61284e994418ef98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44f68933839f670b61284e994418ef98">PerformSTORECombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a44f68933839f670b61284e994418ef98"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformSTORECombine - Do target-specific dag combines on STORE nodes.  <a href="#a44f68933839f670b61284e994418ef98">More...</a><br/></td></tr>
<tr class="separator:a44f68933839f670b61284e994418ef98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3593c3813f51f321e01d7e9122d1afbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3593c3813f51f321e01d7e9122d1afbc">isHorizontalBinOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LHS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;RHS, <a class="el" href="classbool.html">bool</a> IsCommutative)</td></tr>
<tr class="separator:a3593c3813f51f321e01d7e9122d1afbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb8c6d121adad27cc85cbbc44ce47c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2eb8c6d121adad27cc85cbbc44ce47c3">PerformFADDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a2eb8c6d121adad27cc85cbbc44ce47c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point adds.  <a href="#a2eb8c6d121adad27cc85cbbc44ce47c3">More...</a><br/></td></tr>
<tr class="separator:a2eb8c6d121adad27cc85cbbc44ce47c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff19c44c8c9057a655b6f7cf51e706b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2ff19c44c8c9057a655b6f7cf51e706b">PerformFSUBCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a2ff19c44c8c9057a655b6f7cf51e706b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point subs.  <a href="#a2ff19c44c8c9057a655b6f7cf51e706b">More...</a><br/></td></tr>
<tr class="separator:a2ff19c44c8c9057a655b6f7cf51e706b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada553f8cbaac73ffe9a1ca2fe0029f09"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada553f8cbaac73ffe9a1ca2fe0029f09">PerformFORCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ada553f8cbaac73ffe9a1ca2fe0029f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes.  <a href="#ada553f8cbaac73ffe9a1ca2fe0029f09">More...</a><br/></td></tr>
<tr class="separator:ada553f8cbaac73ffe9a1ca2fe0029f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96950b9e7dec4491a93d1986b8b8fef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa96950b9e7dec4491a93d1986b8b8fef">PerformFMinFMaxCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa96950b9e7dec4491a93d1986b8b8fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes.  <a href="#aa96950b9e7dec4491a93d1986b8b8fef">More...</a><br/></td></tr>
<tr class="separator:aa96950b9e7dec4491a93d1986b8b8fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29108957aa9d634d53a1805a4193db0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29108957aa9d634d53a1805a4193db0d">PerformFANDCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a29108957aa9d634d53a1805a4193db0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FAND nodes.  <a href="#a29108957aa9d634d53a1805a4193db0d">More...</a><br/></td></tr>
<tr class="separator:a29108957aa9d634d53a1805a4193db0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfb93498c96fa52d11915e563ed51514"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abfb93498c96fa52d11915e563ed51514">PerformFANDNCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abfb93498c96fa52d11915e563ed51514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on X86ISD::FANDN nodes.  <a href="#abfb93498c96fa52d11915e563ed51514">More...</a><br/></td></tr>
<tr class="separator:abfb93498c96fa52d11915e563ed51514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fa1d95127e6e53d18fc36325bae864"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a87fa1d95127e6e53d18fc36325bae864">PerformBTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a87fa1d95127e6e53d18fc36325bae864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c960342ae5773ed13c7ca4ab770a9be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1c960342ae5773ed13c7ca4ab770a9be">PerformVZEXT_MOVLCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1c960342ae5773ed13c7ca4ab770a9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f4ae351aeded0627e76d172f234377"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61f4ae351aeded0627e76d172f234377">PerformSIGN_EXTEND_INREGCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a61f4ae351aeded0627e76d172f234377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e04a93e62e8efe082250daa9bcfd97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a99e04a93e62e8efe082250daa9bcfd97">PerformSExtCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a99e04a93e62e8efe082250daa9bcfd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdca2ea3a195ac978fc071d8aabaffad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afdca2ea3a195ac978fc071d8aabaffad">PerformFMACombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:afdca2ea3a195ac978fc071d8aabaffad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce19bdbe94973c87f3376dd9160084f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ce19bdbe94973c87f3376dd9160084f">PerformZExtCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a0ce19bdbe94973c87f3376dd9160084f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be2325e60e01ff2a3a3fc903c9cbb1f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8be2325e60e01ff2a3a3fc903c9cbb1f">PerformISDSETCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8be2325e60e01ff2a3a3fc903c9cbb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b772eaa1cfd600c0c9e7671906d1ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a08b772eaa1cfd600c0c9e7671906d1ab">PerformINSERTPSCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a08b772eaa1cfd600c0c9e7671906d1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9191b820e55641d4c02f95ae2cbe79b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9191b820e55641d4c02f95ae2cbe79b5">MaterializeSETB</a> (<a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a9191b820e55641d4c02f95ae2cbe79b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8213af4041fb1e35efdf16802f22e0e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8213af4041fb1e35efdf16802f22e0e8">PerformSETCCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a8213af4041fb1e35efdf16802f22e0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50fad46628684ff03c77032693db43f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad50fad46628684ff03c77032693db43f">PerformBrCondCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:ad50fad46628684ff03c77032693db43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c12d92b2d9e291ad311d1468da07410"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c12d92b2d9e291ad311d1468da07410">performVectorCompareAndMaskUnaryOpCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5c12d92b2d9e291ad311d1468da07410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240593d6a9d11b56764ecfbfdb9c5f26"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a240593d6a9d11b56764ecfbfdb9c5f26">PerformSINT_TO_FPCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a> *XTLI)</td></tr>
<tr class="separator:a240593d6a9d11b56764ecfbfdb9c5f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e9422fcbcdc0854b9a9b0c089743c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af6e9422fcbcdc0854b9a9b0c089743c2">PerformADCCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, X86TargetLowering::DAGCombinerInfo &amp;DCI)</td></tr>
<tr class="separator:af6e9422fcbcdc0854b9a9b0c089743c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9118be4ccf2c972a7b1c95a0730d99c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac9118be4ccf2c972a7b1c95a0730d99c">OptimizeConditionalInDecrement</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ac9118be4ccf2c972a7b1c95a0730d99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ceb79512cf62b21c9cb7948b9dca683"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2ceb79512cf62b21c9cb7948b9dca683">PerformAddCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a2ceb79512cf62b21c9cb7948b9dca683"><td class="mdescLeft">&#160;</td><td class="mdescRight">PerformADDCombine - Do target-specific dag combines on integer adds.  <a href="#a2ceb79512cf62b21c9cb7948b9dca683">More...</a><br/></td></tr>
<tr class="separator:a2ceb79512cf62b21c9cb7948b9dca683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e782a1afe0e4030bab8f34d145cc0ba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e782a1afe0e4030bab8f34d145cc0ba">PerformSubCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="separator:a9e782a1afe0e4030bab8f34d145cc0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9279381fa4c5c8d0fee3dce959e95a7f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9279381fa4c5c8d0fee3dce959e95a7f">performVZEXTCombine</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget)</td></tr>
<tr class="memdesc:a9279381fa4c5c8d0fee3dce959e95a7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">performVZEXTCombine - Performs build vector combines  <a href="#a9279381fa4c5c8d0fee3dce959e95a7f">More...</a><br/></td></tr>
<tr class="separator:a9279381fa4c5c8d0fee3dce959e95a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98f2e06ea0575c5920f76e241e4cc65f">clobbersFlagRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;AsmPieces)</td></tr>
<tr class="separator:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aef147dbe8f3f84eef9b42a6c7484b4b6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aef147dbe8f3f84eef9b42a6c7484b4b6">ExperimentalVectorWideningLegalization</a> (&quot;x86-experimental-vector-widening-legalization&quot;, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable an experimental vector type legalization through widening &quot;&quot;rather than promotion.&quot;), cl::Hidden)</td></tr>
<tr class="separator:aef147dbe8f3f84eef9b42a6c7484b4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b0512fde53af0f5eaa0bc132312d53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a88b0512fde53af0f5eaa0bc132312d53">ExperimentalVectorShuffleLowering</a> (&quot;x86-experimental-vector-shuffle-lowering&quot;, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable an experimental vector shuffle lowering code path.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a88b0512fde53af0f5eaa0bc132312d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeda680119495b0961d63d5f4324cf1a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaeda680119495b0961d63d5f4324cf1a">ExperimentalVectorShuffleLegality</a> (&quot;x86-experimental-vector-shuffle-legality&quot;, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable experimental shuffle legality based on the experimental &quot;&quot;shuffle lowering. Should only be used with the experimental &quot;&quot;shuffle lowering.&quot;), cl::Hidden)</td></tr>
<tr class="separator:aaeda680119495b0961d63d5f4324cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d499e37c4a448c3de2ff1e5e7a0e3b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d499e37c4a448c3de2ff1e5e7a0e3b7">ReciprocalEstimateRefinementSteps</a> (&quot;x86-recip-refinement-steps&quot;, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Specify the number of Newton-Raphson iterations applied to the &quot;&quot;result of the hardware reciprocal estimate instruction.&quot;), cl::NotHidden)</td></tr>
<tr class="separator:a1d499e37c4a448c3de2ff1e5e7a0e3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2033fc7495bcbd7c848981dc4a5204ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1VariadicFunction1.html">VariadicFunction1</a><br class="typebreak"/>
&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;, int, <br class="typebreak"/>
isShuffleEquivalentImpl &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2033fc7495bcbd7c848981dc4a5204ea">isShuffleEquivalent</a> = {}</td></tr>
<tr class="memdesc:a2033fc7495bcbd7c848981dc4a5204ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a shuffle mask is equivalent to an explicit list of arguments.  <a href="#a2033fc7495bcbd7c848981dc4a5204ea">More...</a><br/></td></tr>
<tr class="separator:a2033fc7495bcbd7c848981dc4a5204ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-isel&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00059">59</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ad8ee7ebd5a8f3424157ea93a93eabc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CallIsStructReturn - Determines whether a call uses struct return semantics. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ad8ee7ebd5a8f3424157ea93a93eabc36a694261730e898274cf0072b2d6adf2b5"></a>NotStructReturn</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad8ee7ebd5a8f3424157ea93a93eabc36adcccb398003cc5f2eae5b3a446aa1758"></a>RegStructReturn</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ad8ee7ebd5a8f3424157ea93a93eabc36af77969de70717a8fc2b79ed87e0cd529"></a>StackStructReturn</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02244">2244</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a617f1115ff91aa51ce224c428fd0d80b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> argsAreStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ins</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determines whether a function uses struct return semantics. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02264">2264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00069">llvm::ISD::ArgFlagsTy::isInReg()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00072">llvm::ISD::ArgFlagsTy::isSRet()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02245">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02246">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02247">StackStructReturn</a>.</p>

</div>
</div>
<a class="anchor" id="a6cbd4e17025ba760c6b728fb72e55234"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> BUILD_VECTORtoBlendMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BuildVector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MaskValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">12634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05015">isZero()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12670">lowerVSELECTtoBLENDI()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23075">transformVSELECTtoBlendVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a class="anchor" id="a65f41e4536175781a5dd1e2efc374952"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> buildFromShuffleMostly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06313">6313</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06283">getUnderlyingExtractedFromVec()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l00534">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00208">llvm::AArch64CC::NV</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a class="anchor" id="a3ee1760c4d2815d8dc3fad889e2d8953"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="X86ISelLowering_8cpp.html#ad8ee7ebd5a8f3424157ea93a93eabc36">StructReturnType</a> callIsStructReturn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="structllvm_1_1ISD_1_1OutputArg.html">ISD::OutputArg</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Outs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02250">2250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00069">llvm::ISD::ArgFlagsTy::isInReg()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00072">llvm::ISD::ArgFlagsTy::isSRet()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02245">NotStructReturn</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02246">RegStructReturn</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02247">StackStructReturn</a>.</p>

</div>
</div>
<a class="anchor" id="a78ea9616c6c4dba21941cff05428d796"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> CanFoldXORWithAllOnes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CanFoldXORWithAllOnes - Test whether the XOR operand is a AllOnes vector so it can be folded inside ANDNP. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24309">24309</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00275">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00097">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24420">PerformAndCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a83cf27cb5f612f9c45c4827ecddad491"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int canLowerByDroppingEvenElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether a compaction lowering can be done by dropping even elements and compute how many times even elements must be dropped. </p>
<p>This handles shuffles which take every Nth element where N is a power of two. Example shuffle masks:</p>
<p>N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 N = 2: 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12 N = 2: 0, 4, 8, 12, 16, 20, 24, 28, 0, 4, 8, 12, 16, 20, 24, 28 N = 3: 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8 N = 3: 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24</p>
<p>Any of these lanes can of course be undef.</p>
<p>This routine only supports N &lt;= 3. FIXME: Evaluate whether either AVX or AVX-512 have any opportunities here for larger N.</p>
<dl class="section return"><dt>Returns</dt><dd>N above, or the number of times even elements must be dropped if there is such a number. Otherwise returns zero. </dd></dl>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09401">9401</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="STLExtras_8h_source.html#l00310">llvm::array_lengthof()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00362">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6fc8ed265d8edfefb78f7985fed146e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled. </p>
<p>Appends the mask for wider elements in WidenedMask if valid. Otherwise leaves it in an unspecified state.</p>
<p>NOTE: This must handle normal vector shuffle masks and <em>target</em> vector shuffle masks. The latter have the special property of a '-2' representing a zero-ed lane of a vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09827">9827</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00029">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00029">llvm::SM_SentinelZero</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10928">lowerVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ad455654fbd898b0155066953479dec73"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ChangeVSETULTtoVSETULE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to turn a VSETULT into a VSETULE by modifying its second operand <code>Op1</code>. If non-trivial (for example because it's not constant) return an empty value. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15332">15332</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01395">llvm::ConstantSDNode::isOpaque()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">LowerVSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c612539445f4446eb1900f515b438ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkAndUpdateEFLAGSKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>SelectItr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20838">20838</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00871">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00337">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a0870a92dd3a0e71116be6fa3f545fe90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> checkBoolTestSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23662">23662</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00927">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02832">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06348">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00414">llvm::X86ISD::RDRAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00418">llvm::X86ISD::RDSEED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25693">PerformBrCondCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23780">PerformCMOVCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25649">PerformSETCCCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a98f2e06ea0575c5920f76e241e4cc65f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> clobbersFlagRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmPieces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26175">26175</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, and <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26191">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8db1401e921a99b4ae1db56aeee9bf1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CMPEQCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24209">24209</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00538">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00044">llvm::X86::COND_NP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00047">llvm::X86::COND_P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00156">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::FSETCC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00927">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16234">isAndOrOfSetCCs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00548">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24420">PerformAndCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24484">PerformOrCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="abc52a26152247935ea7dcee93b5bf7eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineRedundantDWordShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshufd. </p>
<p>We walk up the chain and look for a combinable shuffle, skipping over shuffles that we could hoist this shuffle's transformation past without altering anything. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22289">22289</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22260">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06361">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00445">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a586e2070b07fb3f3fe01232bd5c1e661"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> combineRedundantHalfShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshuflw or pshufhw. </p>
<p>We walk up the chain, skipping shuffles of the other half and looking through shuffles which switch halves trying to find a shuffle of the same pair of dwords. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22421">22421</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22260">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9ee8b1d31688e130cb9b23e8a7052b54"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine a shuffle into a target-specific add-sub node. </p>
<p>We combine this directly on the abstract vector shuffle nodes so it is easier to generically match. We also insert dummy vector shuffle nodes for the operands which explicitly discard the lanes which are unused by this operation to try to flow through the rest of the combiner the fact that they're unused. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22595">22595</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00199">llvm::X86ISD::ADDSUB</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a861748264f6069dcb636582e83fcdcf8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> combineX86ShuffleChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasPSHUFB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine an arbitrary chain of shuffles into a single instruction if possible. </p>
<p>This is the leaf of the recursive combinine below. When we have found some chain of single-use x86 shuffle instructions and accumulated the combined shuffle mask represented by them, this will try to pattern match that mask into either a single instruction if there is a special purpose instruction for this operation, or into a PSHUFB instruction which is a fully general instruction but should only be used to replace chains over a certain depth. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21942">21942</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombiner_8cpp_source.html#l00440">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ArrayRef_8h_source.html#l00126">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::equals()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00343">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00344">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00029">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00029">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a class="anchor" id="a4de836adafb692d6968e6edffa9ec82e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>RootMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasPSHUFB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fully generic combining of x86 shuffle instructions. </p>
<p>This should be the last combine run over the x86 shuffle instructions. Once they have been fully optimized, this will recursively consider all chains of single-use shuffle instructions, build a generic model of the cumulative shuffle operation, and check for simpler instructions which implement this operation. We use this primarily for two purposes:</p>
<p>1) Collapse generic shuffles to specialized single instructions when equivalent. In most cases, this is just an encoding size win, but sometimes we will collapse multiple generic shuffles into a single special-purpose shuffle. 2) Look for sequences of shuffle instructions with 3 or more total instructions, and replace them with the slightly more expensive SSSE3 PSHUFB instruction if available. We do this as the last combining step to ensure we avoid using PSHUFB if we can implement the shuffle with a suitable short sequence of other instructions. The PHUFB will either use a register or have to read from memory and so is slightly (but only slightly) more expensive than the other shuffle instructions.</p>
<p>Because this is inherently a quadratic operation (for each shuffle in a chain, we recurse up the chain), the depth is limited to 8 instructions. This should never be an issue in practice as the shuffle lowering doesn't produce sequences of more than 8 instructions.</p>
<p>FIXME: We will currently miss some cases where the redundant shuffling would simplify under the threshold for PSHUFB formation because of combine-ordering. To fix this, we should do the redundant instruction combining in this recursive walk. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">22137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09827">canWidenShuffleElements()</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21942">combineX86ShuffleChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05370">getTargetShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06361">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03586">isTargetShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00440">llvm::SmallVectorImpl&lt; T &gt;::reserve()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af3d89ccf53ac0d3642ded55fb015a08f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CommuteVectorShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CommuteVectorShuffleMask - Change values in a shuffle permute mask assuming the two vector operands have swapped position. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04113">4113</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25144">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11803">LowerVECTOR_SHUFFLE_128v4()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11578">LowerVECTOR_SHUFFLEv32i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="af9988f4757ffd5e3e9d10b0df21c9347"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Compact8x32ShuffleNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04302">4302</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11690">LowerVECTOR_SHUFFLE_256()</a>.</p>

</div>
</div>
<a class="anchor" id="a036a088c5a933276773ec32148537e6a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallBitVector.html">SmallBitVector</a> computeZeroableShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute whether each element of a shuffle is zeroable. </p>
<p>A "zeroable" vector shuffle element is one which can be lowered to zero. Either it is an undef element in the shuffle mask, the element of the input referenced is undef, or the element of the input referenced is known to be zero. Many x86 shuffles can zero lanes cheaply and we often want to handle as many lanes with this technique as possible to simplify the remaining shuffle. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">7694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08170">lowerVectorShuffleAsInsertPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">lowerVectorShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a class="anchor" id="ab370ccbb6172dc206fb109b26000729a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Concat128BitVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Concat two 128-bit vectors into a 256 bit vector using VINSERTF128 instructions. This is used because creating CONCAT_VECTOR nodes of BUILD_VECTORS returns a larger BUILD_VECTOR while we're trying to lower large BUILD_VECTORS. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00190">190</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05192">getOnesVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07228">LowerAVXCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a class="anchor" id="a248061049eb7523ab22ca0954753807b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Concat256BitVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00197">197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l00180">Insert256BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07228">LowerAVXCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a class="anchor" id="afcf8b8a06b0dba7e061a154072543bdd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CreateCopyOfByValArgument </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Make a copy of an aggregate at address specified by "Src" to address "Dst" with size and alignment information specified by the specific parameter attribute. The copy will be passed as a byval function parameter. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02280">2280</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TargetCallingConv_8h_source.html#l00093">llvm::ISD::ArgFlagsTy::getByValAlign()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00114">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04198">llvm::SelectionDAG::getMemcpy()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>.</p>

</div>
</div>
<a class="anchor" id="acef03ef75083ca80f123f7af36c79f88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EltsFromConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>EltsFromConsecutiveLoads - Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector whose operands are 'elts'.</p>
<p>Example: &lt;load i32 *a, load i32 *a+4, undef, undef&gt; -&gt; zextload a</p>
<p>FIXME: we'd also like to handle the case where the last elements are zero rather than undef via VZEXT_LOAD, but we do not detect that case today. There's even a handy isZeroNode for that purpose. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06025">6025</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01099">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01902">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04543">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01139">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06348">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06536">llvm::SelectionDAG::isConsecutiveLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01114">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00557">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01112">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00338">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::LOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05265">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a04da2a4f3e4bb2b6316b443183052ae6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* EmitMonitor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20475">20475</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00042">llvm::X86::AddrNumOperands</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EDX</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21492">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="ab492eda58abb89f3edefe2f1d86c7f9d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* EmitPCMPSTRI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20440">20440</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::ECX</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00362">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00350">llvm::MachineInstr::memoperands_end()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::setMemRefs()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21492">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a7233633f1c94cdc5c7ae9656051c6dca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* EmitPCMPSTRM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20403">20403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00362">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00350">llvm::MachineInstr::memoperands_end()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01159">llvm::MachineInstr::setMemRefs()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21492">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6b44000b3525d31d59a4cdbc4edf63c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallStoreRetAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RetAddrFrIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SlotSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FPDiff</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Emit a store of the return address if tail call optimization is performed and it is required (FPDiff!=0). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02759">2759</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8cpp_source.html#l00559">llvm::MachineFrameInfo::CreateFixedObject()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00434">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01278">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l04775">llvm::SelectionDAG::getStore()</a>.</p>

</div>
</div>
<a class="anchor" id="a17368b5b752d3090c66de2a669eb98c0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* EmitXBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function to emit xbegin specifying the start of an RTM region. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20345">20345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00320">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00479">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00234">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00218">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00915">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00117">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00245">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00345">llvm::MachineFunction::insert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00571">llvm::MachineBasicBlock::splice()</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00589">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21492">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d9f912a91617001ac8c92894454ceb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpandHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefHI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector. </p>
<p>This is a helper function of PerformBUILD_VECTORCombine. This function expects two 256-bit vectors called V0 and V1. At first, each vector is split into two separate 128-bit vectors. Then, the resulting 128-bit vectors are used to implement two horizontal binary operations.</p>
<p>The kind of horizontal binary operation is defined by <code>X86Opcode</code>.</p>
<p><code>Mode</code> specifies how the 128-bit parts of V0 and V1 are passed in input to the two new horizontal binop. When Mode is set, the first horizontal binop dag node would take as input the lower 128-bit of V0 and the upper 128-bit of V0. The second horizontal binop dag node would take as input the lower 128-bit of V1 and the upper 128-bit of V1. Example: HADD V0_LO, V0_HI HADD V1_LO, V1_HI</p>
<p>Otherwise, the first horizontal binop dag node takes as input the lower 128-bit of V0 and the lower 128-bit of V1, and the second horizontal binop dag node takes the the upper 128-bit of V0 and the upper 128-bit of V1. Example: HADD V0_LO, V1_LO HADD V0_HI, V1_HI</p>
<p>If <code>isUndefLO</code> is set, then the algorithm propagates UNDEF to the lower 128-bits of the result. If <code>isUndefHI</code> is set, then UNDEF is propagated to the upper 128-bits of the result. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06586">6586</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00201">llvm::AArch64CC::HI</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00196">llvm::AArch64CC::LO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06717">PerformBUILD_VECTORCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af672900e9a1932f3c2b7da2fde86efd1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extract128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generate a DAG to grab 128-bits from a vector &gt; 128 bits. This sets things up to match to an AVX VEXTRACTF128 / VEXTRACTI128 or AVX-512 VEXTRACTF32x4 / VEXTRACTI32x4 instructions or a simple subregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering EXTRACT_VECTOR_ELT operations easier. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00091">ExtractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::is512BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06586">ExpandHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18156">Lower256IntArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15261">Lower256IntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13111">LowerEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11690">LowerVECTOR_SHUFFLE_256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06123">LowerVectorBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23120">PerformSELECTCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24904">PerformSTORECombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">PromoteSplat()</a>.</p>

</div>
</div>
<a class="anchor" id="adaceccac0ad4d05a824f322734fa34c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Extract256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 256-bits from a 512-bit vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00138">138</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00091">ExtractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::is512BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13111">LowerEXTRACT_SUBVECTOR()</a>.</p>

</div>
</div>
<a class="anchor" id="a29b25a8a7650cd1a5cebe654b18a3c80"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtractSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00091">91</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="ArrayRef_8h_source.html#l00345">llvm::makeArrayRef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00614">llvm::SDNode::op_begin()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l00138">Extract256BitVector()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4742ee5ee2b3b43978c27ccc039cfa6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> FuncIsMadeTailCallSafe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>GuaranteedTailCallOpt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return true if the function is being made into a tailcall target by changing its ABI. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02317">2317</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l02292">IsTailCallConvention()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ccab4655f4d75914719e347559a71db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; get64BitArgumentGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02364">2364</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00240">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00248">llvm::sys::path::end()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00467">llvm::X86Subtarget::isCallingConvWin64()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00345">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ae2d49f1d37239766060b7f95852c2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; get64BitArgumentXMMs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CallConv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02382">2382</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00240">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00248">llvm::sys::path::end()</a>, <a class="el" href="Attributes_8h_source.html#l00216">llvm::AttributeSet::FunctionIndex</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::getAttributes()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00340">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00467">llvm::X86Subtarget::isCallingConvWin64()</a>, <a class="el" href="ArrayRef_8h_source.html#l00345">llvm::makeArrayRef()</a>, <a class="el" href="Attributes_8h_source.html#l00086">llvm::Attribute::NoImplicitFloat</a>, <a class="el" href="None_8h_source.html#l00023">llvm::None</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00088">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00143">llvm::TargetOptions::UseSoftFloat</a>.</p>

</div>
</div>
<a class="anchor" id="ac876e572a8001782bbe02c4485917b36"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getExtractVEXTRACTImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vecWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04956">4956</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04989">llvm::X86::getExtractVEXTRACT128Immediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04996">llvm::X86::getExtractVEXTRACT256Immediate()</a>.</p>

</div>
</div>
<a class="anchor" id="af284ab93c0c640a5f3635c618df6206c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getGatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17392">17392</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01626">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01389">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a73d79bb7c20f439144ae8208433a2767"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getINSERTPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12078">12078</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00171">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03578">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12059">NarrowVectorLoadToElement()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="a97c3ef6de9e8646a932c9fb476110d7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getInsertVINSERTImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vecWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04971">4971</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05003">llvm::X86::getInsertVINSERT128Immediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05010">llvm::X86::getInsertVINSERT256Immediate()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2a337b538a8cfa053751ec75cbd74eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getLegalSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>EltNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getLegalSplat - Generate a legal splat with supported x86 shuffles </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05282">5282</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">PromoteSplat()</a>.</p>

</div>
</div>
<a class="anchor" id="add8b8770cc6b2a4fa10b1836bb3c758a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getMaxByValAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Type.html">Type</a> *&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Helper for getByValTypeAlignment to determine the desired ByVal argument alignment. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l01778">1778</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l01805">llvm::X86TargetLowering::getByValTypeAlignment()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b587c398d98fd18c00729dc21be66c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVDDup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11957">11957</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00343">llvm::X86ISD::MOVDDUP</a>, and <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>.</p>

</div>
</div>
<a class="anchor" id="a98d80f8f4a52d0d6a390462444c9efd7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVHighToLow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11987">11987</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="ae90b7a03d84f5a0a7830486950fdbbe6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getMOVLMask - Returns a vector_shuffle mask for an movs{s|d}, movd operation of specified width. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05226">5226</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a567b702e0ecbfa05b5288c294b75679b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVLowToHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasSSE2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11968">11968</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::MOVLHPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a class="anchor" id="a04079a4ec69e1cff2591dbbf93e983f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMOVLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasSSE2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">12003</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04840">getShuffleSHUFImmediate()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04524">isMOVLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03582">MayFoldIntoStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11942">MayFoldVectorLoad()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::MOVLPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::MOVLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="ae87efd548f94829d18cdfd530950acf6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getNumOfConsecutiveZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZerosFromLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PreferredNum</em> = <code>-1U</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumOfConsecutiveZeros - Return the number of elements of a vector shuffle operation which come from a consecutively from a zero. The search can start in two different directions, from left or right. We count undefs as zeros until PreferredNum is reached. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05600">5600</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05534">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05689">isVectorShiftLeft()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05654">isVectorShiftRight()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0172effa921aa350193040950ef9529"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getOnesVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getOnesVector - Returns a vector of specified type with all bits set. Always build ones vectors as &lt;4 x i32&gt; or &lt;8 x i32&gt;. For 256-bit types with no AVX2 supprt, use two &lt;4 x i32&gt; inserted in a &lt;8 x i32&gt; appropriately. Then bitcast to their original type, ensuring they get CSE'd. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05192">5192</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00190">Concat128BitVectors()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a class="anchor" id="a5fa63decd6899fd21cb61a68dcbbf846"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOpcodeForFMAIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IntNo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16981">16981</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00375">llvm::X86ISD::FMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00380">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::FNMSUB</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="Intrinsics_8h_source.html#l03701">llvm::Intrinsic::x86_fma_mask_vfmadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03704">llvm::Intrinsic::x86_fma_mask_vfmadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03707">llvm::Intrinsic::x86_fma_mask_vfmaddsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03710">llvm::Intrinsic::x86_fma_mask_vfmaddsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03713">llvm::Intrinsic::x86_fma_mask_vfmsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03716">llvm::Intrinsic::x86_fma_mask_vfmsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03719">llvm::Intrinsic::x86_fma_mask_vfmsubadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03722">llvm::Intrinsic::x86_fma_mask_vfmsubadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03725">llvm::Intrinsic::x86_fma_mask_vfnmadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03728">llvm::Intrinsic::x86_fma_mask_vfnmadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03731">llvm::Intrinsic::x86_fma_mask_vfnmsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03734">llvm::Intrinsic::x86_fma_mask_vfnmsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03735">llvm::Intrinsic::x86_fma_vfmadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03736">llvm::Intrinsic::x86_fma_vfmadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03737">llvm::Intrinsic::x86_fma_vfmadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03738">llvm::Intrinsic::x86_fma_vfmadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03741">llvm::Intrinsic::x86_fma_vfmaddsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03742">llvm::Intrinsic::x86_fma_vfmaddsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03743">llvm::Intrinsic::x86_fma_vfmaddsub_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03744">llvm::Intrinsic::x86_fma_vfmaddsub_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03745">llvm::Intrinsic::x86_fma_vfmsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03746">llvm::Intrinsic::x86_fma_vfmsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03747">llvm::Intrinsic::x86_fma_vfmsub_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03748">llvm::Intrinsic::x86_fma_vfmsub_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03751">llvm::Intrinsic::x86_fma_vfmsubadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03752">llvm::Intrinsic::x86_fma_vfmsubadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03753">llvm::Intrinsic::x86_fma_vfmsubadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03754">llvm::Intrinsic::x86_fma_vfmsubadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03755">llvm::Intrinsic::x86_fma_vfnmadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03756">llvm::Intrinsic::x86_fma_vfnmadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03757">llvm::Intrinsic::x86_fma_vfnmadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03758">llvm::Intrinsic::x86_fma_vfnmadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03761">llvm::Intrinsic::x86_fma_vfnmsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03762">llvm::Intrinsic::x86_fma_vfnmsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03763">llvm::Intrinsic::x86_fma_vfnmsub_ps</a>, and <a class="el" href="Intrinsics_8h_source.html#l03764">llvm::Intrinsic::x86_fma_vfnmsub_ps_256</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a80a12b34aa22f61d10367be2e8c1aa6d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPrefetchNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17442">17442</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05611">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01626">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01389">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b3bfb9ffd6df794dbd0c497ff2fa726"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPSHUFB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>MaskVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generate a PSHUFB if possible. Selects elements from <code>V1</code> according to <code>MaskVals</code>. MaskVals[OutputIdx] = InputIdx specifies that we want to shuffle the element at InputIdx in V1 to OutputIdx in the result. If <code>MaskVals</code> refers to elements outside of <code>V1</code> or is undef (-1), insert a zero. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11147">11147</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11136">ShuffleCrosses128bitLane()</a>, and <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11432">LowerVECTOR_SHUFFLEv16i16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11578">LowerVECTOR_SHUFFLEv32i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="ac952f81e2ff62d22a99d416a50df14f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;int, 4&gt; getPSHUFShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the PSHUF-style mask from PSHUF node. </p>
<p>This is a very minor wrapper around getTargetShuffleMask to easy forming v4 PSHUF-style masks that can be reused with such instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22260">22260</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00487">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05370">getTargetShuffleMask()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, and <a class="el" href="SmallVector_8h_source.html#l00415">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22289">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22421">combineRedundantHalfShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a14135a3d45c802fc0bc5f490bf72f752"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getReadPerformanceCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17467">17467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EDX</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00539">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00514">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00201">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00196">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00090">llvm::X86ISD::RDPMC_DAG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19692">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a09dfc9078f961b5d4ea7cdc13ac85343"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getReadTimeStampCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17513">17513</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00176">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::ECX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EDX</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00539">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04775">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00201">llvm::AArch64CC::HI</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00196">llvm::AArch64CC::LO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::RDTSCP_DAG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17564">LowerREADCYCLECOUNTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19692">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="adfb2b68342ba44ebe786ff4aba0f0c0c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an SDNode for a predicated scalar operation. </p>
<dl class="section return"><dt>Returns</dt><dd>(X86vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>). The mask is comming as MVT::i8 and it should be truncated to MVT::i1 while lowering masking intrinsics. The main difference between ScalarMaskingNode and VectorMaskingNode is using "X86select" instead of "vselect". We just can't create the "vselect" node for a scalar instruction. </dd></dl>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16964">16964</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15138">isAllOnes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00103">llvm::X86ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6d9a708e0caf9a4220ab7563f7c2ea5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarValueForVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get a scalar value for a specific element of a vector. </p>
<p>Looks through BUILD_VECTOR and SCALAR_TO_VECTOR nodes to find a scalar. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07959">7959</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>.</p>

</div>
</div>
<a class="anchor" id="acfb7270054530b9aea734c87ba468066"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScatterNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17419">17419</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05611">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01626">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01389">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ef508f1bb212721ed293f9607ba88f2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShuffleAlignrImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>InterLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PALIGNR (if InterLane is false) or with VALIGN (if Interlane is true) instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04919">4919</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04945">getShufflePALIGNRImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04951">getShuffleVALIGNImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="a662db20675ea07ff870e55d227eb23ec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShufflePALIGNRImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PALIGNR instruction. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04945">4945</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l04919">getShuffleAlignrImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4eb43685b9cf6611135de311887ce05"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShufflePSHUFHWImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShufflePSHUFHWImmediate - Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PSHUFHW instruction. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04870">4870</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ac5253842b457086d705afb93a971db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShufflePSHUFLWImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShufflePSHUFLWImmediate - Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the PSHUFLW instruction. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04894">4894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ab53509cdc846418bf79d3b05aeb53a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleScalarElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShuffleScalarElt - Returns the scalar element that will make up the ith element of the result of the vector shuffle. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05534">5534</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05370">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03586">isTargetShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05600">getNumOfConsecutiveZeros()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aea4a80b319fe1da3cc885706ac345c8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShuffleSHUFImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShuffleSHUFImmediate - Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with PSHUF* and SHUFP* instructions. Handles 128-bit and 256-bit. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04840">4840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">getMOVLP()</a>.</p>

</div>
</div>
<a class="anchor" id="a561e8d3c308fe8a7525748354584f298"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShuffleVALIGNImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the appropriate immediate to shuffle the specified VECTOR_SHUFFLE mask with the VALIGN instruction. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04951">4951</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l04919">getShuffleAlignrImmediate()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1d9bcaa46befd11e28671a0d5cf758f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleVectorZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShuffleVectorZeroOrUndef - Return a vector_shuffle of the specified vector of zero or undef vector. This produces a shuffle where the low element of V2 is swizzled into the zero/undef vector, landing at element Idx. This produces a shuffle mask like 4,1,2,3 (idx=0) or 0,1,2,4 (idx=3). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05350">5350</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13740">llvm::X86TargetLowering::BuildFILD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16868">getTargetVShiftNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a25decb1e98738af048f6fc1f31b058da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getShuffleVPERM2X128Immediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getShuffleVPERM2X128Immediate - Return the appropriate immediate to shuffle the specified VECTOR_MASK mask with VPERM2F128/VPERM2I128 instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04579">4579</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ccbe9f92fdfd65a427e9a47883bad55"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getTargetShuffleMask - Calculates the shuffle mask corresponding to the target specific opcode. Returns true if the Mask could be calculated. Sets IsUnary to true if only uses one source. Note that this will set IsUnary for shuffles which use a single input multiple times, and in those cases it will adjust the mask to only have indices within that single input. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05370">5370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00326">llvm::DecodeBLENDMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00049">llvm::DecodeMOVHLPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00058">llvm::DecodeMOVLHPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00074">llvm::DecodeMOVSHDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00066">llvm::DecodeMOVSLDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00111">llvm::DecodePALIGNRMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00256">llvm::DecodePSHUFBMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00148">llvm::DecodePSHUFHWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00164">llvm::DecodePSHUFLWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00132">llvm::DecodePSHUFMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00183">llvm::DecodeSHUFPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00205">llvm::DecodeUNPCKHMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00225">llvm::DecodeUNPCKLMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00242">llvm::DecodeVPERM2X128Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00342">llvm::DecodeVPERMMask()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="APInt_8cpp_source.html#l00681">llvm::APInt::getLoBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l01315">llvm::APInt::getZExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="APInt_8cpp_source.html#l01134">llvm::APInt::lshr()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00343">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::MOVLHPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::MOVLPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::MOVLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00344">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00336">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00029">llvm::SM_SentinelUndef</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00146">llvm::X86ISD::Wrapper</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22260">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05534">getShuffleScalarElt()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22769">XFormVExtractWithShuffleIntoLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a604151e0f71a823c8261518a0c7f27"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetShuffleNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">3615</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00343">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00344">llvm::X86ISD::MOVSHDUP</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::MOVSLDUP</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13740">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11957">getMOVDDup()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11987">getMOVHighToLow()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11968">getMOVLowToHigh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">getMOVLP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">LowerShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="a912f5718ae8c39db5e0703409bc3c96d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetShuffleNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03626">3626</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>.</p>

</div>
</div>
<a class="anchor" id="acb2e7ee6a41ebddba089c8c8775f46b9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetShuffleNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03640">3640</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00336">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00338">llvm::X86ISD::VALIGN</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VPERM2X128</a>.</p>

</div>
</div>
<a class="anchor" id="adc7b5f110524d0590b534b2923946e9f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetShuffleNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03654">3654</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::MOVLHPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::MOVLPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::MOVLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>.</p>

</div>
</div>
<a class="anchor" id="a832609f09981bfe14e0a09bd7ce83eed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftByConstNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>ShiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16792">16792</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00185">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRLI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16868">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18197">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18397">LowerScalarImmediateShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">LowerShift()</a>.</p>

</div>
</div>
<a class="anchor" id="a3742e845802af4beef160c5dea256190"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ShAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16868">16868</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05350">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16792">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18568">LowerScalarVariableShift()</a>.</p>

</div>
</div>
<a class="anchor" id="af74fd4c6931a775f0c91f363e37296a7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GetTLSADDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ReturnReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> char&#160;</td>
          <td class="paramname"><em>OperandFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>LocalDynamic</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13363">13363</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00539">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01462">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01463">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00461">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="CodeGen_8h_source.html#l00041">llvm::TLSModel::LocalDynamic</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00481">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00485">llvm::MachineFrameInfo::setHasCalls()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00235">llvm::X86ISD::TLSADDR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00239">llvm::X86ISD::TLSBASEADDR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13395">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13409">LowerToTLSGeneralDynamicModel64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13415">LowerToTLSLocalDynamicModel()</a>.</p>

</div>
</div>
<a class="anchor" id="afaf1cbe4bd00ba18fb62321d5cbe4646"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getUnderlyingExtractedFromVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtractedFromVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExtIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index. </p>
<p>Modifies <code>ExtractedFromVec</code> to the real vector and returns the real index. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06283">6283</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06313">buildFromShuffleMostly()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b57beab8e090d8884b98a39e65b4e2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getUnpackh - Returns a vector_shuffle node for an unpackh operation. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05249">5249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05264">PromoteSplati8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1302b3384f24523845d38e3e5cf2376"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getUnpackl - Returns a vector_shuffle node for an unpackl operation. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05237">5237</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l13740">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05264">PromoteSplati8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f5c1cd96431c236af107045a21b703b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getV4X86ShuffleImm8ForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a 4-lane 8-bit shuffle immediate for a mask. </p>
<p>This helper function produces an 8-bit shuffle immediate corresponding to the ubiquitous shuffle encoding scheme used in x86 instructions for shuffling 4 lanes. It can be used with most of the PSHUF instructions for example.</p>
<p>NB: We rely heavily on "undef" masks preserving the input lane. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">7397</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22289">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22421">combineRedundantHalfShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07805">lowerVectorShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08408">lowerVectorShuffleWithSHUFPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a2bbe4c7a7ac119222fe7987e4157030e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting for <code>Mask</code> when lowering masking intrinsics. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16922">16922</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00298">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00299">llvm::X86ISD::CMPMU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15138">isAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00095">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00294">llvm::X86ISD::PCMPEQM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00294">llvm::X86ISD::PCMPGTM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::VSELECT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="af93c3a2957f6c62686307335f14ac845"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getVShift - Return a vector logical shift node. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05929">5929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00869">llvm::TargetLoweringBase::getScalarShiftAmountTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSRLDQ</a>.</p>

</div>
</div>
<a class="anchor" id="ae27b225526eb5af2a728f24642b4e47e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVZextMovL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>OpVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getVZextMovL - Return a zero-extending vector move low node. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11654">11654</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05051">isScalarLoadToVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00338">llvm::AArch64DB::LD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00259">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb6f549416bd77e0da3c073e38de984f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getZeroVector - Returns a vector of specified type with all zero elements. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">5145</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01225">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17392">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16964">getScalarMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05350">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16922">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05740">LowerBuildVectorv16i8()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05819">LowerBuildVectorv4x32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05788">LowerBuildVectorv8i16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18397">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07805">lowerVectorShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">LowerVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24161">performShiftToAllZeros()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>.</p>

</div>
</div>
<a class="anchor" id="afd81b6b6c94f4d8bc640c9e18cf39186"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasFPCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasFPCMov - is there a floating point cmov for the specific X86 condition code. Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03849">3849</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86InstrInfo_8h_source.html#l00033">llvm::X86::COND_A</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00034">llvm::X86::COND_AE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00036">llvm::X86::COND_BE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00044">llvm::X86::COND_NP</a>, and <a class="el" href="X86InstrInfo_8h_source.html#l00047">llvm::X86::COND_P</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23780">PerformCMOVCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f329b96eb0407c109f776f21fe94bb2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasMFENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19154">19154</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19222">LowerATOMIC_FENCE()</a>.</p>

</div>
</div>
<a class="anchor" id="a37275b44ee2af4598d1782f93d9204f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasNonFlagsUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return true if <code>Op</code> has a use that doesn't just read flags. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14763">14763</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00532">llvm::ISD::BRCOND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00535">llvm::SDNode::use_iterator::getOperandNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00548">llvm::SDNode::use_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ac3e0a0921c28a3a1c2ba321cd12bbd69"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Insert128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Generate a DAG to put 128-bits into a vector &gt; 128 bits. This sets things up to match to an AVX VINSERTF128/VINSERTI128 or AVX-512 VINSERTF32x4/VINSERTI32x4 instructions or a simple superregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering INSERT_VECTOR_ELT operations easier. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">174</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00144">InsertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00190">Concat128BitVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13137">LowerINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13080">LowerSCALAR_TO_VECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24696">PerformLOADCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2ee1d01cf6b65d5d1171f7b3dc74d1b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Insert256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00180">180</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00144">InsertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00197">Concat256BitVectors()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13137">LowerINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a class="anchor" id="a82e6eaaa3621495c50499a1eb5fc920c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InsertSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00144">144</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00275">llvm::ISD::INSERT_SUBVECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l00180">Insert256BitVector()</a>.</p>

</div>
</div>
<a class="anchor" id="aa30164b8008b40271942859d6196d0d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing 128-bit lanes in this shuffle mask. </p>
<p>X86 divides up its shuffles into in-lane and cross-lane shuffle operations and we routinely test for these. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">7311</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cd446e684755fec65fa6ed3647fbb05"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 128-bit lane. </p>
<p>This checks a shuffle mask to see if it is performing the same 128-bit lane-relative shuffle in each 128-bit lane. This trivially implies that it is also not lane-crossing. It may however involve a blend from the same lane of a second vector.</p>
<p>The specific repeated shuffle mask is populated in <code>RepeatedMask</code>, as it is non-trivial to compute in the face of undef lanes. The representation is <em>not</em> suitable for use with existing 128-bit shuffles as it will contain entries from both V1 and V2 inputs to the wider mask. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07332">7332</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00415">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>.</p>

</div>
</div>
<a class="anchor" id="aa059274ca66db4f4a0336acea5f8dc6e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAlignrMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>InterLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask specifies a shuffle of elements that is suitable for input to intralane (palignr) or interlane (valign) vector right-shift. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04022">4022</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04090">isPALIGNRMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04103">isVALIGNMask()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f5fd9d5cee7aa36de634f841a0a3228"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAllOnes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15138">15138</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01393">llvm::ConstantSDNode::isAllOnesValue()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16964">getScalarMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16922">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a20572d2a5543e9ee62228ec92cabc614"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAndOrOfSetCCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16234">16234</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24209">CMPEQCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a491bf766d9961dc9205315de7b8e646c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBlendMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>MaskVals</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>hasSSE41</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>hasInt256</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>MaskOut</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11059">11059</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20311">llvm::X86TargetLowering::isVectorClearMaskLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11104">LowerVECTOR_SHUFFLEtoBlend()</a>.</p>

</div>
</div>
<a class="anchor" id="abbdd81cf92e5cc8a89e20223089fd68c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsCCallConvention </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the calling convention is a C calling convention. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02298">2298</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00137">llvm::CallingConv::X86_64_SysV</a>, and <a class="el" href="CallingConv_8h_source.html#l00143">llvm::CallingConv::X86_64_Win64</a>.</p>

</div>
</div>
<a class="anchor" id="adfa4ebb14640ca0f0f84ce2cdbcc7ae1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCommutedMOVLMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsSplat</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsUndef</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isCommutedMOVLMask - Returns true if the shuffle mask is except the reverse of what x86 movss want. X86 movs requires the lowest element to be lowest element of vector 2 and the other elements to come from vector 1 in order. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04678">4678</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20311">llvm::X86TargetLowering::isVectorClearMaskLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eacaa8124cdfda7dd17c5717525f68c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if <code>N</code> implements a horizontal binop and return the operands for the horizontal binop into V0 and V1. </p>
<p>This is a helper function of PerformBUILD_VECTORCombine. This function checks that the build_vector <code>N</code> in input implements a horizontal operation. Parameter <code>Opcode</code> defines the kind of horizontal operation to match. For example, if <code>Opcode</code> is equal to ISD::ADD, then this function checks if <code>N</code> implements a horizontal arithmetic add; if instead <code>Opcode</code> is equal to ISD::SUB, then this function checks if this is a horizontal arithmetic sub.</p>
<p>This function only analyzes elements of <code>N</code> whose indices are in range [BaseIdx, LastIdx). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">6478</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25864">PerformAddCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06717">PerformBUILD_VECTORCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25256">PerformFADDCombine()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25271">PerformFSUBCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25879">PerformSubCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a3593c3813f51f321e01d7e9122d1afbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsCommutative</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS. A horizontal operation performs the binary operation on successive elements of its first operand, then on successive elements of its second operand, returning the resulting values in a vector. For example, if A = &lt; float a0, float a1, float a2, float a3 &gt; and B = &lt; float b0, float b1, float b2, float b3 &gt; then the result of doing a horizontal operation on A and B is A horizontal-op B = &lt; a0 op a1, a2 op a3, b0 op b1, b2 op b3 &gt;. In short, LHS and RHS are inspected to see if LHS op RHS is of the form A horizontal-op B, for some already available A and B, and if so then LHS is set to A, RHS to B, and the routine returns 'true'. Note that the binary operation should have the property that if one of the operands is UNDEF then the result is UNDEF. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25144">25144</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04113">CommuteVectorShuffleMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a class="anchor" id="ab81d2d0259293c55af7f5e19ddbdf122"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSERT64x4Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> int *&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04500">4500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>.</p>

</div>
</div>
<a class="anchor" id="adc1e8a6e197d4f140e414191ee190ed7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isINSERTPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isINSERTPSMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to INSERTPS. i. e: If all but one element come from the same vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04270">4270</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d981bce47b2c05752e385843e62cda0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVDDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVDDUPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to 128-bit version of MOVDDUP. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04770">4770</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="aeaa47a42c883447b70b2fa44f4aa3e2f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVDDUPYMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasFp256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVDDUPYMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to 256-bit version of MOVDDUP. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">4750</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="ae5b19d6f7d11439306f646d4b2a6d574"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVHLPS_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVHLPS_v_undef_Mask - Special case of isMOVHLPSMask for canonical form of vector_shuffle v, v, &lt;2, 3, 2, 3&gt;, i.e. vector_shuffle v, undef, &lt;2, 3, 2, 3&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04208">4208</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="a1955a80411236ca17528fddb35c2f62e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVHLPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVHLPSMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVHLPS. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04189">4189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f932a1711258fa57f5752ae200a78e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVLHPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVLHPSMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVLHPS. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04247">4247</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="a07f3450c6606ca539ed5161bf581a644"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVLMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVLMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVSS, MOVSD, and MOVD, i.e. setting the lowest element. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04524">4524</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">getMOVLP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20311">llvm::X86TargetLowering::isVectorClearMaskLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a79cb856fd8e77b0ff36d61ec239ae479"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVLPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVLPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVLP{S|D}. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04225">4225</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="a8dd8872eec7a028dfb5e818993b0af3f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVSHDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVSHDUPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVSHDUP. Masks to match: &lt;1, 1, 3, 3&gt; or &lt;1, 1, 3, 3, 5, 5, 7, 7&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04702">4702</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb2f7f566f4a5546b6eb306459757bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMOVSLDUPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isMOVSLDUPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to MOVSLDUP. Masks to match: &lt;0, 0, 2, 2&gt; or &lt;0, 0, 2, 2, 4, 4, 6, 6&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04726">4726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="aa78abc288ee7112f9f3df8f148a7e7af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNoopShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tiny helper function to identify a no-op mask. </p>
<p>This is a somewhat boring predicate function. It checks whether the mask array input, which is assumed to be a single-input shuffle mask of the kind used by the X86 shuffle instructions (not a fully general ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an in-place shuffle are 'no-op's. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">7284</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b7c8d249c0689caa1c43d8b676046f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPALIGNRMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the node specifies a shuffle of elements that is suitable for input to PALIGNR. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04090">4090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04022">isAlignrMask()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a497f169c984157716cd91ee71e1a0fd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPermImmMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Imm8</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04602">4602</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8afda5ae2136fc831eadd1b0a108ec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPSHUFDMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>TestSecondOperand</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPSHUFDMask - Return true if the node specifies a shuffle of elements that is suitable for input to PSHUFD. That is, it doesn't reference the other operand - by default will match for first operand. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03944">3944</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a192fc1e403f8a30fd3688a8c34a30e5a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPSHUFHWMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPSHUFHWMask - Return true if the node specifies a shuffle of elements that is suitable for input to PSHUFHW. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03963">3963</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a3931188d2ead01c7d9e9064fa3b559ee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPSHUFLWMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPSHUFLWMask - Return true if the node specifies a shuffle of elements that is suitable for input to PSHUFLW. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03992">3992</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a516e53912da0ea1317e7f84700adf584"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isScalarLoadToVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> **&#160;</td>
          <td class="paramname"><em>LD</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isScalarLoadToVector - Returns true if the node is a scalar load that is promoted to a vector. It also returns the LoadSDNode by reference if required. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05051">5051</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00338">llvm::AArch64DB::LD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11654">getVZextMovL()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05090">ShouldXformToMOVLP()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ea1460ed79e142fe7fc24898d7ebc9a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSequentialOrUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isSequentialOrUndefInRange - Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size]. or is undef. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">3933</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04500">isINSERT64x4Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03963">isPSHUFHWMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03992">isPSHUFLWMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04548">isVPERM2X128Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>.</p>

</div>
</div>
<a class="anchor" id="a308a98eacddb4eaa55f1ab3723416253"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleFoldableLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to test for a load that can be folded with x86 shuffles. </p>
<p>This is particularly important because the set of instructions varies significantly based on whether the operand is a load or not. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07982">7982</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a class="anchor" id="ae192fadbe12bb43acb0accc2ac804846"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleHigh128VectorInsertLow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isShuffleHigh128VectorInsertLow - Checks whether the shuffle node is the same as extracting the high 128-bit part of 256-bit vector and then inserting the result into the low part of a new 256-bit vector </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21809">21809</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>.</p>

</div>
</div>
<a class="anchor" id="ab579cab06474cb65847eafeec58d83fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleLow128VectorInsertHigh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isShuffleLow128VectorInsertHigh - Checks whether the shuffle node is the same as extracting the low 128-bit part of 256-bit vector and then inserting the result into the high part of a new 256-bit vector </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21825">21825</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>.</p>

</div>
</div>
<a class="anchor" id="a73868d8035fa317ea8a52199d1e92797"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleMaskConsecutive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskE</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>OpNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isShuffleMaskConsecutive - Check if the shuffle mask indicies [MaskI, MaskE) correspond consecutively to elements from one of the vector operands, starting from its index OpIdx. Also tell OpNum which source vector operand. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05626">5626</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05689">isVectorShiftLeft()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05654">isVectorShiftRight()</a>.</p>

</div>
</div>
<a class="anchor" id="a2a577e058575e5c1a377758eafcaf621"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleMaskInputInPlace </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether the specified input (0 or 1) is in-place blended by the given mask. </p>
<p>This returns true if the elements from a particular input are already in the slot required by the given mask and require no permutation. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10208">10208</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a1596b49599472a9c006bdc72cf6ebb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSHUFPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Commuted</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isSHUFPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to 128/256-bit SHUFPS and SHUFPD. If Commuted is true, then it checks for sources to be reverse of what x86 shuffles want. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04130">4130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20311">llvm::X86TargetLowering::isVectorClearMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="ae31695673707c85743e1f49759742060"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingleInputShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to classify a mask as a single-input mask. </p>
<p>This isn't a generic single-input test because in the vector shuffle lowering we canonicalize single inputs to be the first input operand. This means we can more quickly test for a single input by only checking whether an input from the second operand exists. We also assume that the size of mask corresponds to the size of the input vectors which isn't true in the fully general case. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">7299</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09401">canLowerByDroppingEvenElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>.</p>

</div>
</div>
<a class="anchor" id="a44ca1b06ade3c11bd51677871299e8c6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsTailCallConvention </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return true if the calling convention is one that supports tail call optimization. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02292">2292</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="CallingConv_8h_source.html#l00051">llvm::CallingConv::GHC</a>, and <a class="el" href="CallingConv_8h_source.html#l00055">llvm::CallingConv::HiPE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02317">FuncIsMadeTailCallSafe()</a>.</p>

</div>
</div>
<a class="anchor" id="a91e9ffc69ac314ed0568b4dff93aa60f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03586">3586</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00343">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00347">llvm::X86ISD::MOVLHPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00346">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::MOVLPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::MOVLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00344">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00345">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00336">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05534">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22769">XFormVExtractWithShuffleIntoLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="aecdf309a14a1e82cc28f67e6f45745b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTruncWithZeroHighBitsInput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15699">15699</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Bits</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01910">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a class="anchor" id="a90ffe79bb38686b4c283e3959fdf8b31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUndefOrEqual - Val is either less than zero (undef) or equal to the specified value. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">3926</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04302">Compact8x32ShuffleNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04022">isAlignrMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04678">isCommutedMOVLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04770">isMOVDDUPMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04750">isMOVDDUPYMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04208">isMOVHLPS_v_undef_Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04189">isMOVHLPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04247">isMOVLHPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04524">isMOVLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04225">isMOVLPMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04702">isMOVSHDUPMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04726">isMOVSLDUPMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21809">isShuffleHigh128VectorInsertLow()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21825">isShuffleLow128VectorInsertHigh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04467">isUNPCKH_v_undef_Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04386">isUNPCKHMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04424">isUNPCKL_v_undef_Mask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04347">isUNPCKLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04646">isVPERMILPMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05034">ShouldXformToMOVHLPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05090">ShouldXformToMOVLP()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e04027bce62ec4ab85683196cf97716"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUndefOrInRange - Return true if Val is undef or if its value falls within the specified range (L, H]. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">3920</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06283">getUnderlyingExtractedFromVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04022">isAlignrMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04678">isCommutedMOVLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04602">isPermImmMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03944">isPSHUFDMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03963">isPSHUFHWMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03992">isPSHUFLWMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04130">isSHUFPMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04646">isVPERMILPMask()</a>.</p>

</div>
</div>
<a class="anchor" id="af6d7ca115c10804c529d91c3c43351c1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUNPCKH_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUNPCKH_v_undef_Mask - Special case of isUNPCKHMask for canonical form of vector_shuffle v, v, &lt;2, 6, 3, 7&gt;, i.e. vector_shuffle v, undef, &lt;2, 2, 3, 3&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04467">4467</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a7581264f0a071a4cfca92bd7b96b268e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUNPCKHMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsSplat</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUNPCKHMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to UNPCKH. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04386">4386</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e907e63e0a3fdbaf0769f15d688b085"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUNPCKL_v_undef_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUNPCKL_v_undef_Mask - Special case of isUNPCKLMask for canonical form of vector_shuffle v, v, &lt;0, 4, 1, 5&gt;, i.e. vector_shuffle v, undef, &lt;0, 0, 1, 1&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04424">4424</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa6396bd314285b5ea56ca6d0a3556be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUNPCKLMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasInt256</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsSplat</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isUNPCKLMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to UNPCKL. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04347">4347</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d1343c1c3367dd130d395892fe4ddb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVALIGNMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the node specifies a shuffle of elements that is suitable for input to VALIGN. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04103">4103</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04022">isAlignrMask()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7471c9416ce7864127ba81e6d277ea0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVectorShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ShVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShAmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVectorShift - Returns true if the shuffle can be implemented as a logical left or right shift of a vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05724">5724</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05689">isVectorShiftLeft()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05654">isVectorShiftRight()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f14c699a844b1e177236593377186d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVectorShiftLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ShVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShAmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVectorShiftLeft - Returns true if the shuffle can be implemented as a logical left shift of a vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05689">5689</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05600">getNumOfConsecutiveZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05626">isShuffleMaskConsecutive()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05724">isVectorShift()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c60e63808fffc943f02113c2d0ee390"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVectorShiftRight </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ShVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShAmt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVectorShiftRight - Returns true if the shuffle can be implemented as a logical left shift of a vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05654">5654</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05600">getNumOfConsecutiveZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05626">isShuffleMaskConsecutive()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05724">isVectorShift()</a>.</p>

</div>
</div>
<a class="anchor" id="a41127d08487c61e9d35381940b81456e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVEXTRACTIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vecWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVEXTRACTIndex - Return true if the specified EXTRACT_SUBVECTOR operand specifies a vector extract that is suitable for instruction that extract 128 or 256 bit vectors </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04787">4787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04829">llvm::X86::isVEXTRACT128Index()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04833">llvm::X86::isVEXTRACT256Index()</a>.</p>

</div>
</div>
<a class="anchor" id="a0326fdb9b72a61036ab0afdc5f58c5cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVINSERTIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vecWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVINSERTIndex - Return true if the specified INSERT_SUBVECTOR operand specifies a subvector insert that is suitable for input to insertion of 128 or 256-bit subvectors </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04806">4806</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04821">llvm::X86::isVINSERT128Index()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04825">llvm::X86::isVINSERT256Index()</a>.</p>

</div>
</div>
<a class="anchor" id="abe5522522564cbcc2364c40c512e89ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVPERM2X128Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasFp256</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVPERM2X128Mask - Match 256-bit shuffles where the elements are considered as permutations between 128-bit chunks or halves. As an example: this shuffle bellow: vector_shuffle &lt;4, 5, 6, 7, 12, 13, 14, 15&gt; The first half comes from the second half of V1 and the second half from the the second half of V2. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04548">4548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5b3d5b4e934e869cd202951554b36cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVPERMILPMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isVPERMILPMask - Return true if the specified VECTOR_SHUFFLE operand specifies a shuffle of elements that is suitable for input to VPERMILPD*. Note that VPERMIL mask matching is different depending whether theunderlying type is 32 or 64. In the VPERMILPS the high half of the mask should point to the same elements of the low, but to the higher half of the source. In VPERMILPD the two lanes could be shuffled independently of each other with the same restriction that lanes can't be crossed. Also handles PSHUFDY. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04646">4646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03920">isUndefOrInRange()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a6e8b869c02c31dcdd588bc1aff260b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86CCUnsigned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the condition is an unsigned comparison operation. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03741">3741</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86InstrInfo_8h_source.html#l00033">llvm::X86::COND_A</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00034">llvm::X86::COND_AE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00036">llvm::X86::COND_BE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00038">llvm::X86::COND_G</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00039">llvm::X86::COND_GE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00040">llvm::X86::COND_L</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00041">llvm::X86::COND_LE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a78847db29ed7d2a85930f543e6e76843"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86LogicalCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15674">15674</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::COMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::DEC</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::INC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00411">llvm::X86ISD::SAHF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::UCOMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00307">llvm::X86ISD::UMUL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::XOR</a>.</p>

</div>
</div>
<a class="anchor" id="a44b08381566e0494a08c393382844de7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isXor1OfSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16246">16246</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a class="anchor" id="ac6de349ce2f3dc19ac07a0ba3785bbb1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isZero - Returns true if Elt is a constant integer zero </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05015">5015</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01392">llvm::ConstantSDNode::isNullValue()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">BUILD_VECTORtoBlendMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a360b3287b809b3128d19cc773a70cc85"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isZeroShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isZeroShuffle - Returns true if N is a VECTOR_SHUFFLE that can be resolved to an zero vector. FIXME: move to dag combiner / method on ShuffleVectorSDNode </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05118">5118</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a6909002556c635ba6108fec5a3422396"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower128BitVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dispatching routine to lower various 128-bit x86 vector shuffles. </p>
<p>This routine breaks down the specific type of 128-bit shuffle and dispatches to the lowering routines accordingly. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">9796</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10928">lowerVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a637850baad53982050256d9e0734b362"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower256BitVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 256-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 256-bit x86 vector shuffle or splits it into two 128-bit shuffles and fuses the results back together based on the available instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">10700</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00480">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10928">lowerVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a26d41f9bc9407e52f6c5689ed08b7944"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Lower256IntArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18156">18156</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18183">LowerADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18197">LowerMUL()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18190">LowerSUB()</a>.</p>

</div>
</div>
<a class="anchor" id="a02af39d12a7adefaacb762d975d63c9b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Lower256IntVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15261">15261</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SETCC</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">LowerVSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="acd30079049ea13528eed63377f511e7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower512BitVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 512-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 512-bit x86 vector shuffle or splits it into two 256-bit shuffles and fuses the results back together based on the available instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">10877</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10769">lowerV16F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10816">lowerV16I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10841">lowerV32I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10857">lowerV64I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10747">lowerV8F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10794">lowerV8I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v16f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v8f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10928">lowerVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a9515826cfe1bb30fef69b003617e4f62"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18183">18183</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18156">Lower256IntArith()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6c84d6babf56cd968fd59671fab96ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDC_ADDE_SUBC_SUBE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19521">19521</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00205">llvm::ISD::ADDC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00214">llvm::ISD::ADDE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00205">llvm::ISD::SUBC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00214">llvm::ISD::SUBE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a187168567f5f0395fd0a59b85c35342b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADJUST_TRAMPOLINE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17853">17853</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="afb2e8b7f6ac1738c8fbc30d69c283372"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerANY_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14302">14302</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">LowerAVXExtend()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa181627d7fa9eb0853dafbe3a8c25e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAsSplatVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05943">5943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00927">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06591">llvm::SelectionDAG::InferPtrAlignment()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02582">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00525">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00338">llvm::AArch64DB::LD</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00409">llvm::MachineFrameInfo::setObjectAlignment()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f12de341b9ed85efc79b19a942ec15c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_FENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19222">19222</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Instructions_8h_source.html#l00050">llvm::CrossThread</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::ESP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05611">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01626">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19154">hasMFENCE()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::MEMBARRIER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::MFENCE</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="Instructions_8h_source.html#l00045">llvm::SequentiallyConsistent</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a1aece0d4671d627cced0a21b204c9e0b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19496">19496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00671">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04458">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="DominanceFrontierImpl_8h_source.html#l00037">Node</a>, and <a class="el" href="Instructions_8h_source.html#l00045">llvm::SequentiallyConsistent</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aead5511b0766bc5d040f87a3d2a244d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07228">7228</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00190">Concat128BitVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00197">Concat256BitVectors()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="NVPTX_8h_source.html#l00134">llvm::NVPTX::PTXLdStInstCode::V4</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07252">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a class="anchor" id="a90db96f65e700925fd66d85b4ac86ade"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">14228</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05249">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05237">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14302">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14313">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a class="anchor" id="ae70ebe57be46c4a7dc43837a756be23d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19296">19296</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00339">llvm::X86Subtarget::hasMMX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00080">llvm::MVT::v2i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00075">llvm::MVT::v4i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a3dfb62000550f18b30c2a0f0333a7575"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NonZeros</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerBuildVectorv16i8 - Custom lower build_vector of v16i8. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05740">5740</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a class="anchor" id="aa229518107f264c0d52d0e7734bb3b28"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv4x32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>LowerBuildVectorv4x32 - Custom lower build_vector of v4i32 or v4f32. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05819">5819</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00171">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>.</p>

</div>
</div>
<a class="anchor" id="a1b23c899af6e619e9ca5a551da4e0969"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NonZeros</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerBuildVectorv8i16 - Custom lower build_vector of v8i16. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05788">5788</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a class="anchor" id="a6e17077f7c5d37283ad537cbc50a8343"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCMP_SWAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19255">19255</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="AArch64BaseInfo_8h_source.html#l00207">llvm::AArch64CC::AL</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00539">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00514">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04543">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::LCMPXCHG_DAG</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l00191">Success</a>, and <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00350">T</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ae06f974cc8deeb6e0cbe2dcb6b009302"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07252">7252</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="Compiler_8h_source.html#l00170">LLVM_ATTRIBUTE_UNUSED</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07228">LowerAVXCONCAT_VECTORS()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aec8a2974dd7ac8c58c1872cb183cf35f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18075">18075</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00036">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ab5156b69bd6d580e39a3665a720219f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ_ZERO_UNDEF </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18109">18109</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00036">llvm::X86ISD::BSR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aea2b7b2ef9e7d712f651b3d5ac0c5faa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19348">19348</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="namespacellvm.html#ab2b5ea0044174b25bc0a6811625868caaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="APInt_8h_source.html#l01878">llvm::APIntOps::And()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00479">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00541">llvm::APInt::getSplat()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="namespacellvm.html#ab2b5ea0044174b25bc0a6811625868caae80155eceb940c89e2de63ad05868db2">llvm::Sub</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a66c660edce7d7b1a5ad57836f0b6c2d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18134">18134</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00035">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ac948700660efae28d3d5c5f402fb71e7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerExtendedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16035">16035</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04742">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00062">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00660">llvm::SDNode::getNumValues()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00987">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00609">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00534">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="MathExtras_8h_source.html#l00362">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00031">llvm::SPII::Load</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00751">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::VSEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c2a529a2714873b69a5f778a81af1f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13111">13111</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00138">Extract256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d6a6ccf92180726bf08404b1e112fe3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT_SSE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12744">12744</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="Lint_8cpp_source.html#l00165">Assert</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00057">llvm::ISD::AssertZext</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01398">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00163">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00167">llvm::X86ISD::PEXTRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::STORE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

</div>
</div>
<a class="anchor" id="ac05773b4901540ea7eaeb572cce9b00d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFABSorFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The only differences between FABS and FNEG are the mask and the logic op. FNEG also has a folding opportunity for FNEG(FABS(x)). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14525">14525</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::FABS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00045">llvm::X86ISD::FAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00049">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00053">llvm::X86ISD::FXOR</a>, <a class="el" href="Constants_8cpp_source.html#l00571">llvm::ConstantInt::get()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00428">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01313">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="APInt_8h_source.html#l00442">llvm::APInt::getSignBit()</a>, <a class="el" href="APInt_8h_source.html#l00422">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="Constants_8cpp_source.html#l01126">llvm::ConstantVector::getSplat()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00550">llvm::SDNode::uses()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="abc7ab426f010b3402a1e9e6a9fef1327"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14591">14591</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="LLToken_8h_source.html#l00207">llvm::lltok::APFloat</a>, <a class="el" href="MachineValueType_8h_source.html#l00460">llvm::MVT::bitsGT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00470">llvm::MVT::bitsLT()</a>, <a class="el" href="APFloat_8cpp_source.html#l01627">llvm::APFloat::clearSign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00045">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00049">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00452">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00434">llvm::ISD::FP_ROUND</a>, <a class="el" href="Constants_8cpp_source.html#l00636">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01023">llvm::ConstantVector::get()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00428">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01313">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="APInt_8h_source.html#l00527">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="APFloat_8h_source.html#l00133">llvm::APFloat::IEEEdouble</a>, <a class="el" href="APFloat_8h_source.html#l00132">llvm::APFloat::IEEEsingle</a>, and <a class="el" href="APFloat_8h_source.html#l00440">llvm::APFloat::isPosZero()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1203a47f70c03c0125b4333f900452d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFGETSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14659">14659</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00116">llvm::X86ISD::FGETSIGNx86</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a561a12e81b2698892e5e0945e0360b03"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14510">14510</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00274">llvm::X86ISD::VFPEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d9747f3154aaefd9242214fe65dda6e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19547">19547</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="Type_8cpp_source.html#l00402">llvm::StructType::get()</a>, <a class="el" href="Type_8cpp_source.html#l00708">llvm::VectorType::get()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01412">llvm::SelectionDAG::getExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00180">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="TargetLowering_8h_source.html#l02271">llvm::TargetLowering::ArgListEntry::isSExt</a>, <a class="el" href="X86Subtarget_8h_source.html#l00405">llvm::X86Subtarget::isTargetDarwin()</a>, <a class="el" href="TargetLowering_8h_source.html#l02272">llvm::TargetLowering::ArgListEntry::isZExt</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07315">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00183">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="TargetLowering_8h_source.html#l02269">llvm::TargetLowering::ArgListEntry::Node</a>, <a class="el" href="TargetLowering_8h_source.html#l02330">llvm::TargetLowering::CallLoweringInfo::setChain()</a>, <a class="el" href="TargetLowering_8h_source.html#l02325">llvm::TargetLowering::CallLoweringInfo::setDebugLoc()</a>, and <a class="el" href="TargetLowering_8h_source.html#l02270">llvm::TargetLowering::ArgListEntry::Ty</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a09c30008be9263ac0eba4dc90d9d6788"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13137">13137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00180">Insert256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="acccb907e04705324c3ed3b4ec060d71f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17574">17574</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADD</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::ADX</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::COMPRESS_TO_MEM</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EBP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::EXPAND_FROM_MEM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::GATHER</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00539">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17392">getGatherNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00158">llvm::getIntrinsicWithChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04531">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17442">getPrefetchNode()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00538">llvm::X86RegisterInfo::getPtrSizedFrameRegister()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17467">getReadPerformanceCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17513">getReadTimeStampCounter()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00080">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03671">llvm::X86TargetLowering::getReturnAddressFrameIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17419">getScatterNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86RegisterInfo_8h_source.html#l00129">llvm::X86RegisterInfo::getSlotSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04775">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00284">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00618">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00993">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15138">isAllOnes()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00183">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00033">llvm::IntrinsicData::Opc1</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::PREFETCH</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::RDPMC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::RDRAND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::RDSEED</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::RDTSC</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00067">llvm::MipsISD::Ret</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::SCATTER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00300">llvm::MachineFrameInfo::setFrameAddressIsTaken()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00306">llvm::MachineFrameInfo::setReturnAddressIsTaken()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00031">llvm::IntrinsicData::Type</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02783">llvm::TargetLowering::verifyReturnAddressArgumentIsConstant()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00021">llvm::XTEST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d4a7c9df9542a0044f9a71c19aa21eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">17029</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::BLEND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::CMP_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::CMP_MASK_CC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::COMI</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00025">llvm::COMPRESS_EXPAND_IN_REG</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00033">llvm::X86::COND_A</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00059">llvm::X86::COND_INVALID</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00046">llvm::X86::COND_O</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00048">llvm::X86::COND_S</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00542">llvm::X86::CUR_DIRECTION</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::FMA_OP_MASK</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00527">llvm::getIntrinsicWithoutChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16981">getOpcodeForFMAIntrinsic()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16964">getScalarMaskingNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16868">getTargetVShiftNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16922">getVectorMaskingNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00275">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00022">llvm::INTR_TYPE_1OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::INTR_TYPE_1OP_MASK_RM</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00022">llvm::INTR_TYPE_2OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::INTR_TYPE_2OP_MASK</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00022">llvm::INTR_TYPE_3OP</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::INTR_TYPE_SCALAR_MASK_RM</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15138">isAllOnes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00330">llvm::X86ISD::KORTEST</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00614">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00615">llvm::SDNode::op_end()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00032">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00033">llvm::IntrinsicData::Opc1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00421">llvm::X86ISD::PCMPESTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::PCMPISTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::PTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00323">llvm::X86ISD::TESTP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03761">TranslateX86CC()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00031">llvm::IntrinsicData::Type</a>, <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v16i1</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00338">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::VSHIFT</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00023">llvm::VSHIFT_MASK</a>, <a class="el" href="Intrinsics_8h_source.html#l03360">llvm::Intrinsic::x86_avx512_kortestc_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03361">llvm::Intrinsic::x86_avx512_kortestz_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03550">llvm::Intrinsic::x86_avx512_mask_valign_d_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03551">llvm::Intrinsic::x86_avx512_mask_valign_q_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03650">llvm::Intrinsic::x86_avx_ptestc_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03651">llvm::Intrinsic::x86_avx_ptestnzc_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03652">llvm::Intrinsic::x86_avx_ptestz_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03677">llvm::Intrinsic::x86_avx_vtestc_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03678">llvm::Intrinsic::x86_avx_vtestc_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03679">llvm::Intrinsic::x86_avx_vtestc_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03680">llvm::Intrinsic::x86_avx_vtestc_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03681">llvm::Intrinsic::x86_avx_vtestnzc_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03682">llvm::Intrinsic::x86_avx_vtestnzc_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03683">llvm::Intrinsic::x86_avx_vtestnzc_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03684">llvm::Intrinsic::x86_avx_vtestnzc_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03685">llvm::Intrinsic::x86_avx_vtestz_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03686">llvm::Intrinsic::x86_avx_vtestz_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03687">llvm::Intrinsic::x86_avx_vtestz_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03688">llvm::Intrinsic::x86_avx_vtestz_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03701">llvm::Intrinsic::x86_fma_mask_vfmadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03704">llvm::Intrinsic::x86_fma_mask_vfmadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03707">llvm::Intrinsic::x86_fma_mask_vfmaddsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03710">llvm::Intrinsic::x86_fma_mask_vfmaddsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03713">llvm::Intrinsic::x86_fma_mask_vfmsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03716">llvm::Intrinsic::x86_fma_mask_vfmsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03719">llvm::Intrinsic::x86_fma_mask_vfmsubadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03722">llvm::Intrinsic::x86_fma_mask_vfmsubadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03725">llvm::Intrinsic::x86_fma_mask_vfnmadd_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03728">llvm::Intrinsic::x86_fma_mask_vfnmadd_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03731">llvm::Intrinsic::x86_fma_mask_vfnmsub_pd_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03734">llvm::Intrinsic::x86_fma_mask_vfnmsub_ps_512</a>, <a class="el" href="Intrinsics_8h_source.html#l03735">llvm::Intrinsic::x86_fma_vfmadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03736">llvm::Intrinsic::x86_fma_vfmadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03737">llvm::Intrinsic::x86_fma_vfmadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03738">llvm::Intrinsic::x86_fma_vfmadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03741">llvm::Intrinsic::x86_fma_vfmaddsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03742">llvm::Intrinsic::x86_fma_vfmaddsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03743">llvm::Intrinsic::x86_fma_vfmaddsub_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03744">llvm::Intrinsic::x86_fma_vfmaddsub_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03745">llvm::Intrinsic::x86_fma_vfmsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03746">llvm::Intrinsic::x86_fma_vfmsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03747">llvm::Intrinsic::x86_fma_vfmsub_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03748">llvm::Intrinsic::x86_fma_vfmsub_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03751">llvm::Intrinsic::x86_fma_vfmsubadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03752">llvm::Intrinsic::x86_fma_vfmsubadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03753">llvm::Intrinsic::x86_fma_vfmsubadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03754">llvm::Intrinsic::x86_fma_vfmsubadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03755">llvm::Intrinsic::x86_fma_vfnmadd_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03756">llvm::Intrinsic::x86_fma_vfnmadd_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03757">llvm::Intrinsic::x86_fma_vfnmadd_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03758">llvm::Intrinsic::x86_fma_vfnmadd_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03761">llvm::Intrinsic::x86_fma_vfnmsub_pd</a>, <a class="el" href="Intrinsics_8h_source.html#l03762">llvm::Intrinsic::x86_fma_vfnmsub_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03763">llvm::Intrinsic::x86_fma_vfnmsub_ps</a>, <a class="el" href="Intrinsics_8h_source.html#l03764">llvm::Intrinsic::x86_fma_vfnmsub_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l04002">llvm::Intrinsic::x86_sse41_ptestc</a>, <a class="el" href="Intrinsics_8h_source.html#l04003">llvm::Intrinsic::x86_sse41_ptestnzc</a>, <a class="el" href="Intrinsics_8h_source.html#l04004">llvm::Intrinsic::x86_sse41_ptestz</a>, <a class="el" href="Intrinsics_8h_source.html#l04013">llvm::Intrinsic::x86_sse42_pcmpestri128</a>, <a class="el" href="Intrinsics_8h_source.html#l04014">llvm::Intrinsic::x86_sse42_pcmpestria128</a>, <a class="el" href="Intrinsics_8h_source.html#l04015">llvm::Intrinsic::x86_sse42_pcmpestric128</a>, <a class="el" href="Intrinsics_8h_source.html#l04016">llvm::Intrinsic::x86_sse42_pcmpestrio128</a>, <a class="el" href="Intrinsics_8h_source.html#l04017">llvm::Intrinsic::x86_sse42_pcmpestris128</a>, <a class="el" href="Intrinsics_8h_source.html#l04018">llvm::Intrinsic::x86_sse42_pcmpestriz128</a>, <a class="el" href="Intrinsics_8h_source.html#l04020">llvm::Intrinsic::x86_sse42_pcmpistri128</a>, <a class="el" href="Intrinsics_8h_source.html#l04021">llvm::Intrinsic::x86_sse42_pcmpistria128</a>, <a class="el" href="Intrinsics_8h_source.html#l04022">llvm::Intrinsic::x86_sse42_pcmpistric128</a>, <a class="el" href="Intrinsics_8h_source.html#l04023">llvm::Intrinsic::x86_sse42_pcmpistrio128</a>, <a class="el" href="Intrinsics_8h_source.html#l04024">llvm::Intrinsic::x86_sse42_pcmpistris128</a>, <a class="el" href="Intrinsics_8h_source.html#l04025">llvm::Intrinsic::x86_sse42_pcmpistriz128</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ffa3e2df452aa7d4d1df0580e860dfe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerIntVSETCC_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15289">15289</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00298">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00299">llvm::X86ISD::CMPMU</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00294">llvm::X86ISD::PCMPEQM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00294">llvm::X86ISD::PCMPGTM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00797">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, and <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04019">Unsigned</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">LowerVSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a378fbb0c713f52cf74284d271bc655aa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerLOAD_SUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19481">19481</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00672">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04458">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="DominanceFrontierImpl_8h_source.html#l00037">Node</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a71ada798191a6ddb48b9890faa5785a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18197">18197</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16792">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18156">Lower256IntArith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00370">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRLI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f76387cddb3f5c3344eb0cba411b333"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL_LOHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18321">18321</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04531">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00873">llvm::TargetLoweringBase::getShiftAmountTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00370">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00191">llvm::ISD::SMUL_LOHI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a2314b0e2df91c14c0a1c9d7a58f4cbc6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerREADCYCLECOUNTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17564">17564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17513">getReadTimeStampCounter()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00084">llvm::X86ISD::RDTSC_DAG</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a73a94b189da56d89fe9ee6552d3cf8ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13080">13080</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00084">llvm::MVT::v1i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a99c2d47f587f6b6a84680a5a5dcc0e93"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarImmediateShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18397">18397</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16792">getTargetVShiftByConstNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MathExtras_8h_source.html#l00464">llvm::Log2_32_Ceil()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">LowerShift()</a>.</p>

</div>
</div>
<a class="anchor" id="a99479a328093e6ca0bccbf1f19c562cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerScalarVariableShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18568">18568</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ValueTypes_8h_source.html#l00178">llvm::EVT::bitsGT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::bitsLE()</a>, <a class="el" href="ValueTypes_8h_source.html#l00190">llvm::EVT::bitsLT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::ShuffleVectorSDNode::getSplatIndex()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16868">getTargetVShiftNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00283">llvm::X86ISD::VSRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">LowerShift()</a>.</p>

</div>
</div>
<a class="anchor" id="abbbfe8590198b6da9590dd218c7dedd9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18700">18700</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00420">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16792">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l01315">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00185">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00193">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18397">LowerScalarImmediateShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18568">LowerScalarVariableShift()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="APInt_8h_source.html#l00864">llvm::APInt::shl()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSHLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a63812eb1fe4e44df46b0b789597a8b5f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerShiftParts - Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13650">13650</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04531">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00355">llvm::ISD::SHL_PARTS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00040">llvm::X86ISD::SHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00041">llvm::X86ISD::SHRD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00355">llvm::ISD::SRA_PARTS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a350d9c378cbf42536bcfe71b99cbc73b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15978">15978</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15925">LowerSIGN_EXTEND_AVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::VSEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a2250fcbb68082f485333491e041ee7ec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15925">15925</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Constants_8cpp_source.html#l00571">llvm::ConstantInt::get()</a>, <a class="el" href="APInt_8h_source.html#l00449">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00428">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01313">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00396">llvm::X86Subtarget::hasDQI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00398">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VBROADCASTM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::VSEXT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00268">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15978">LowerSIGN_EXTEND()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0236e252397dd865c6981bdf2ed8b5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18190">18190</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18156">Lower256IntArith()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a7092b8371f80f3acf826e7bfc1e00d92"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a>&#160;</td>
          <td class="paramname"><em>model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isPIC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13455">13455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01462">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00442">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="Type_8cpp_source.html#l00282">llvm::Type::getInt8PtrTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00178">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01463">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00461">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00142">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="CodeGen_8h_source.html#l00042">llvm::TLSModel::InitialExec</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00043">llvm::TLSModel::LocalExec</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00172">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00131">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00140">llvm::X86II::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00164">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00148">llvm::X86II::MO_TPOFF</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00051">llvm::MipsISD::ThreadPointer</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00146">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00150">llvm::X86ISD::WrapperRIP</a>.</p>

</div>
</div>
<a class="anchor" id="ae7e0473bcc59ce3b0c760f5a812be9ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13395">13395</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00514">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13363">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00142">llvm::X86ISD::GlobalBaseReg</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00103">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a class="anchor" id="a81621636cd7b12b67d6770529cb5411f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13409">13409</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13363">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00103">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a class="anchor" id="a7701c80097736828e5b56c9066f03b5f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSLocalDynamicModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is64Bit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13415">13415</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EAX</a>, <a class="el" href="X86MCTargetDesc_8h_source.html#l00049">llvm::N86::EBX</a>, <a class="el" href="SelectionDAG_8h_source.html#l00514">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01462">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01463">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00461">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13363">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00142">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00159">llvm::X86MachineFunctionInfo::incNumLocalDynamicTLSAccesses()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00156">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00113">llvm::X86II::MO_TLSLD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00123">llvm::X86II::MO_TLSLDM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00146">llvm::X86ISD::Wrapper</a>.</p>

</div>
</div>
<a class="anchor" id="a98731b22c0582184ad3b6b9594291fdc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vXi32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13915">13915</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="LLToken_8h_source.html#l00207">llvm::lltok::APFloat</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01225">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="APFloat_8h_source.html#l00132">llvm::APFloat::IEEEsingle</a>, <a class="el" href="ArrayRef_8h_source.html#l00345">llvm::makeArrayRef()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

</div>
</div>
<a class="anchor" id="a63d0f65a99b203d7b9c4191144ef769f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16F32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit floating point shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10769">10769</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00100">llvm::MVT::v16f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cd097a46c3b237cb3bfeed5f6dd5bd3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I16VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 16-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v16i16 shuffling.. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">10553</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aac3fd1fddcf3beaad0d76623da962bce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit integer shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10816">10816</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aae0247206c63ffb28b71b2984e5cc776"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I8VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of v16i8 shuffles. </p>
<p>This is a hybrid strategy to lower v16i8 vectors. It first attempts to detect any complexity reducing interleaving. If that doesn't help, it uses UNPCK to spread the i8 elements across two i16-element vectors, and uses the existing lowering for v8i16 blends on each half, finally PACK-ing them back together. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">9455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00300">llvm::MutableArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09401">canLowerByDroppingEvenElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">computeZeroableShuffleElements()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00301">llvm::MutableArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00487">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">lowerVectorShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00334">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09117">shouldLowerAsInterleaving()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00319">llvm::MutableArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a8dab441f12a32592fd9f4b342b200910"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2F64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit floating point shuffles. </p>
<p>This is the basis function for the 2-lane 64-bit shuffles as we have full support for floating point shuffles but not integer shuffles. These instructions will incur a domain crossing penalty on some chips though so it is better to avoid lowering through this for integer vectors where possible. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">8249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07959">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07982">isShuffleFoldableLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00350">llvm::X86ISD::MOVLPD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b5889b471694a5c0e676480092ceade"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2I64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit integer shuffles. </p>
<p>Tries to lower a 2-lane 64-bit shuffle using shuffle operations provided by the integer unit to minimize domain crossing penalties. However, for blends it falls back to the floating point shuffle operation with appropriate bit casting. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">8325</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0dde6070e8679e4276023fc002e2368"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2X128VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering 2-lane 128-bit shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10084">10084</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VPERM2X128</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a99b0251f1601a006c596966024d1cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I16VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 16-bit integer shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10841">10841</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4cae749e81c86ca945bf58d29138585"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I8VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 8-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v32i8 shuffling.. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">10628</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a68f86a473dd52789238c1049ba6e21ae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane 32-bit floating point shuffles. </p>
<p>Uses instructions exclusively from the floating point unit to minimize domain crossing penalties, as these are sufficient to implement all v4f32 shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">8498</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08170">lowerVectorShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08408">lowerVectorShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a38b01ccec3bbdceeb252b7423a4341fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 4-lane 64-bit integer shuffles when AVX2 isn't available. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">10222</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09827">canWidenShuffleElements()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10208">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10084">lowerV2X128VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aabbb362fbd9203eb76d586c886f2400b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane i32 vector shuffles. </p>
<p>We try to handle these with integer-domain shuffles where we can, but for blends we use the floating point domain blend instructions. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">8565</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">lowerVectorShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a800c27bb00093c000f11385a764b1df1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v4i64 shuffling.. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">10326</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09827">canWidenShuffleElements()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07332">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10208">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10084">lowerV2X128VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00360">llvm::X86ISD::VPERMI</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a800863ca3cf263ef16f8352c4bbdbb2b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV64I8VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 64-lane 8-bit integer shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10857">10857</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8b34375a4d6589a958a1219c9d7ebd0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 8-lane 32-bit integer shuffles when AVX2 isn't available. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">10401</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07332">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08408">lowerVectorShuffleWithSHUFPS()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00356">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00355">llvm::X86ISD::VPERMILPV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00357">llvm::X86ISD::VPERMV</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0ea9227df59d4d95c81707819e45493"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit floating point shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10747">10747</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00104">llvm::MVT::v8f64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cf22606fe0ddb6f14cf504727d8b74d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16BasicBlendVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Blend two v8i16 vectors using a naive unpack strategy. </p>
<p>This strategy only works when the inputs from each vector fit into a single half of that vector, and generally there are not so many inputs as to leave the in-place shuffles required highly constrained (and thus expensive). It shifts all the inputs into a single side of both input vectors and then uses an unpack to interleave these inputs in a single vector. At that point, we will fall back on the generic single input shuffle lowering. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09157">9157</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00240">llvm::sys::path::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00126">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="Path_8cpp_source.html#l00248">llvm::sys::path::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aee6f2f51e9893ed1e1b95c0a7674133a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16SingleInputVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part. </p>
<p>The lowering strategy is to try to form pairs of input lanes which are targeted at the same half of the final vector, and then use a dword shuffle to place them onto the right half, and finally unpack the paired lanes into their final position.</p>
<p>The exact breakdown of how to form these dword pairs and align them on the correct sides is really tricky. See the comments within the function for more of the details. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">8660</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00240">llvm::sys::path::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00300">llvm::MutableArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SmallVector_8h_source.html#l00133">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00126">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="Path_8cpp_source.html#l00248">llvm::sys::path::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00301">llvm::MutableArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00487">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00319">llvm::MutableArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b547898394d5c6e10cb117197cfafa5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of 8-lane i16 shuffles. </p>
<p>This handles both single-input shuffles and combined shuffle/blends with two inputs. The single input shuffles are immediately delegated to a dedicated lowering routine.</p>
<p>The blends are lowered in one of three fundamental ways. If there are few enough inputs, it delegates to a basic UNPCK-based strategy. If the shuffle of the input is significantly cheaper when lowered as an interleaving of the two inputs, try to interleave them. Otherwise, blend the low and high halves of the inputs separately (making them have relatively few inputs) and then concatenate them. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">9277</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00300">llvm::MutableArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00301">llvm::MutableArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09157">lowerV8I16BasicBlendVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">lowerVectorShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">lowerVectorShuffleAsByteShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">lowerVectorShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">lowerVectorShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09117">shouldLowerAsInterleaving()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e53d10135a046e5bc184412bb549f7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I32VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v8i32 shuffling.. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">10489</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07332">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">lowerVectorShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">lowerVectorShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">lowerVectorShuffleByMerging128BitLanes()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00357">llvm::X86ISD::VPERMV</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a8369483b74828d1d52aa4c1bbc45f5c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I64VectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit integer shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10794">10794</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">isShuffleEquivalent</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5400fee9c4069a73fd5b3f9e8a26b03"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16773">16773</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04198">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a35c8377fd12998352af40cb13cb9a366"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE_128v4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerVECTOR_SHUFFLE_128v4 - Handle all 128-bit wide vectors with 4 elements, and match them with several different shuffle types. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11803">11803</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04113">CommuteVectorShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a class="anchor" id="af58ede4874ffcdffde0eaf1cb66f64e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE_256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerVECTOR_SHUFFLE_256 - Handle all 256-bit wide vectors shuffles which could not be matched by any known target speficic shuffle </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11690">11690</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="STLExtras_8h_source.html#l00310">llvm::array_lengthof()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04302">Compact8x32ShuffleNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a9dd4ffd290fbb05c24690f0193c82e08"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLEtoBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11104">11104</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00480">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11059">isBlendMask()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00067">llvm::MipsISD::Ret</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a class="anchor" id="a3dcc45b81ececb548063013b941ea622"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLEv16i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>v16i16 shuffles </p>
<p>FIXME: We only support generation of a single pshufb currently. We can generalize the other applicable cases from LowerVECTOR_SHUFFLEv8i16 as well (e.g 2 x pshufb + 1 x por). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11432">11432</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11147">getPSHUFB()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a class="anchor" id="aa46f8a29e0d67e3b2d639b8ab06f3118"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLEv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11449">11449</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00873">llvm::TargetLoweringBase::getShiftAmountTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">PromoteSplat()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a class="anchor" id="a4c4cb4cd8e5364fdf81c43b8df747148"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLEv32i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11578">11578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l04113">CommuteVectorShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11147">getPSHUFB()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>.</p>

</div>
</div>
<a class="anchor" id="a3b91e65eb449ec8258aea64feb387a3d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLEv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">11192</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04113">CommuteVectorShuffleMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11147">getPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04870">getShufflePSHUFHWImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04894">getShufflePSHUFLWImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03615">getTargetShuffleNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00255">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">PromoteSplat()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a class="anchor" id="a5f79290cfe384c5fc5a2cd888ad16411"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAllZeroTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14671">14671</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00155">llvm::SmallVectorTemplateCommon&lt; T &gt;::back()</a>, <a class="el" href="DenseMap_8h_source.html#l00063">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="DenseMap_8h_source.html#l00067">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DenseMap_8h_source.html#l00118">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="DenseMap_8h_source.html#l00163">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::PTEST</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>.</p>

</div>
</div>
<a class="anchor" id="a0a0e3c30b2174e4713c83e87cd4275cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>LowerVectorBroadcast - Attempt to use the vbroadcast instruction to generate a splat value for the following cases:</p>
<ol type="1">
<li>A splat BUILD_VECTOR which uses a single scalar load, or a constant.</li>
<li>A splat shuffle which uses a scalar_to_vector node which comes from a scalar load, or a constant. The VBROADCAST node is returned when a pattern is found, or SDValue() otherwise. </li>
</ol>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06123">6123</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F()</a>, <a class="el" href="Attributes_8h_source.html#l00216">llvm::AttributeSet::FunctionIndex</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::getAttributes()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00428">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01313">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00398">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="Attributes_8h_source.html#l00095">llvm::Attribute::OptimizeForSize</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cfb39cc352bea585bcbf3f2363056c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorIntExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12166">12166</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00497">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ad1436b57fb1d9fa53b5078b6bdf808fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Top-level lowering for x86 vector shuffles. </p>
<p>This handles decomposition, canonicalization, and lowering of all x86 vector shuffles. Most of the specific lowering strategies are encapsulated above in helper routines. The canonicalization attempts to widen shuffles to involve fewer lanes of wider elements, consolidate symmetric patterns s.t. only one of the two inputs needs to be tested, etc. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10928">10928</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09827">canWidenShuffleElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01580">llvm::SelectionDAG::getCommutedVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00480">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00497">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09796">lower128BitVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

</div>
</div>
<a class="anchor" id="a756fc8aaff06a53ff42b52965b48df77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle. </p>
<p>This doesn't do any checks for the availability of instructions for blending these values. It relies on the availability of the X86ISD::BLENDI pattern to be matched in the backend with the type given. What it does check for is that the shuffle mask is in fact a blend. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07419">7419</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07332">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::VSELECT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10084">lowerV2X128VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ad300627a18af4e6783ff7e328dc9595e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single element. </p>
<p>For convenience, this code also bundles all of the subtarget feature set filtering. While a little annoying to re-dispatch on type here, there isn't a convenient way to factor it out. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08092">8092</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00275">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00185">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07982">isShuffleFoldableLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VBROADCAST</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a054c12bc3ff08c9d357ab725ee14525e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte rotation. </p>
<p>SSSE3 has a generic PALIGNR instruction in x86 that will do an arbitrary byte-rotation of the concatenation of two vectors; pre-SSSE3 can use a PSRLDQ/PSLLDQ/POR pattern to get a similar effect. This routine will try to generically lower a vector shuffle through such an pattern. It does not check for the profitability of lowering either as PALIGNR or PSRLDQ/PSLLDQ/POR, only whether the mask is valid to lower in that form. This matches shuffle vectors that look like:</p>
<p>v8i16 [11, 12, 13, 14, 15, 0, 1, 2]</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes.</p>
<p>Note that this only handles 128-bit vector widths currently. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07586">7586</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">isNoopShuffleMask()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00336">llvm::X86ISD::PALIGNR</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSRLDQ</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a78b851e5e4729eda7660b229349c29ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsByteShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte shift (shifts in zeros). </p>
<p>Attempts to match a shuffle mask against the PSRLDQ and PSLLDQ SSE2 byte-shift instructions. The mask must consist of a shifted sequential shuffle from one of the input vectors and zeroable elements for the remaining 'shifted in' elements.</p>
<p>Note that this only handles 128-bit vector widths currently. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07733">7733</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">computeZeroableShuffleElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03933">isSequentialOrUndefInRange()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSRLDQ</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a30f68e9866d05c8359cbedfd186a0472"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsDecomposedShuffleBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to lower a shuffle and blend as a decomposed set of unblended shuffles followed by an unshuffled blend. </p>
<p>This matches the extremely common pattern for handling combined shuffle+blend operations on newer X86 ISAs where we have very fast blend operations. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">7544</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>.</p>

</div>
</div>
<a class="anchor" id="ad27669d42651d29413bee17810ec37c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsElementInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower insertion of a single element into a zero vector. </p>
<p>This is a common pattern that we have especially efficient patterns to lower across all subtarget feature sets. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07993">7993</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">computeZeroableShuffleElements()</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00869">llvm::TargetLoweringBase::getScalarShiftAmountTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07959">getScalarValueForVectorElement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00351">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00280">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00259">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a29ab2d66df1f2659d5b078ab2666de5d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08170">8170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">computeZeroableShuffleElements()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00171">llvm::X86ISD::INSERTPS</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2e14cda8c626303fe7cbfb62fc235fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsLanePermuteAndBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes as a permutation and blend of those lanes. </p>
<p>This essentially blends the out-of-lane inputs to each lane into the lane from a permuted copy of the vector. This lowering strategy results in four instructions in the worst case for a single-input cross lane shuffle which is lower than any other fully general cross-lane shuffle strategy I'm aware of. Special cases for each particular shuffle pattern should be handled prior to trying this lowering. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">10039</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00361">llvm::X86ISD::VPERM2X128</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a54e6002fddab6c00173c77dbfc60d3a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsSpecificZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>NumElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AnyExt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InputV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle as a zero or any extension. </p>
<p>Given a specific number of elements, element bit width, and extension stride, produce either a zero or any extension based on the available features of the subtarget. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07805">7805</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00103">llvm::MipsISD::Ext</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00497">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00182">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">lowerVectorShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a class="anchor" id="a37893661d78b6fd107fb57cf439e0fe3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsSplitOrBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Either split a vector in halves or decompose the shuffles and the blend. </p>
<p>This is provided as a good fallback for many lowerings of non-single-input shuffles with more than one 128-bit lane. In those cases, we want to select between splitting the shuffle into 128-bit components and stitching those back together vs. extracting the single-input shuffles and blending those results. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">9980</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00177">llvm::SmallBitVector::count()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07544">lowerVectorShuffleAsDecomposedShuffleBlend()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00252">llvm::SmallBitVector::resize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">splitAndLowerVectorShuffle()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a8269b230adaee9718efef72d475feba9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleAsZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a zero extension on any micrarch. </p>
<p>This routine will try to do everything in its power to cleverly lower a shuffle which happens to match the pattern of a zero extend. It doesn't check for the profitability of this lowering, it tries to aggressively match this pattern. It will use all of the micro-architectural details it can to emit an efficient lowering. It handles both blends with all-zero inputs to explicitly zero-extend and undef-lanes (sometimes undef due to masking out later).</p>
<p>The reason we have dedicated lowering for zext-style shuffles is that they are both incredibly common and often quite performance sensitive. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07890">7890</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Bits</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07694">computeZeroableShuffleElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07805">lowerVectorShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a03b6227bfd996693e80054e8ad96526a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleByMerging128BitLanes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane. </p>
<p>This will only succeed when the result of fixing the 128-bit lanes results in a single-input non-lane-crossing shuffle with a repeating shuffle mask in each 128-bit lanes. This handles many cases where we can quickly blend away the lane crosses early and then use simpler shuffles within each lane.</p>
<p>FIXME: It might be worthwhile at some point to support this without requiring the 128-bit lane-relative shuffles to be repeating, but currently in x86 only floating point has interesting non-repeating shuffles, and even those are still <em>marginally</em> more expensive. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10132">10132</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00443">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07311">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07299">isSingleInputShuffleMask()</a>, <a class="el" href="SmallVector_8h_source.html#l00415">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a755a7bd03d6fb45604e52626f01224"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorShuffleWithSHUFPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle using the SHUFPS instruction. </p>
<p>This is a helper routine dedicated to lowering vector shuffles using SHUFPS. It makes no assumptions about whether this is the <em>best</em> lowering, it simply uses it. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08408">8408</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00119">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00120">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00342">llvm::X86ISD::SHUFP</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, and <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ada732bf4806f2ab69a08c81a4a1e753b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVSELECTtoBLENDI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a VSELECT instruction to an immediate-controlled blend instruction. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12670">12670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00191">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">BUILD_VECTORtoBlendMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00480">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00185">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00067">llvm::MipsISD::Ret</a>, and <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>.</p>

</div>
</div>
<a class="anchor" id="a51cd41e0eaf9481f77ad7222726474c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">15359</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15332">ChangeVSETULTtoVSETULE()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00298">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00289">llvm::X86ISD::CMPP</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01052">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="APInt_8h_source.html#l00442">llvm::APInt::getSignBit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00205">llvm::AArch64CC::GT</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00345">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00398">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00146">llvm::EVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00177">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15261">Lower256IntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15289">LowerIntVSETCC_AVX512()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00797">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00202">llvm::X86ISD::SUBUS</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15216">translateX86FSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00217">llvm::X86ISD::UMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00217">llvm::X86ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a class="anchor" id="aa5a86623773ed13c55fc451727aa234f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18947">18947</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADD</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00046">llvm::X86::COND_O</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::DEC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00618">llvm::SDNode::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00303">llvm::X86ISD::INC</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01391">llvm::ConstantSDNode::isOne()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00183">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::SADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00310">llvm::X86ISD::SMUL8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00226">llvm::ISD::SSUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00223">llvm::ISD::UADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00307">llvm::X86ISD::UMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00310">llvm::X86ISD::UMUL8</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::UMULO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00226">llvm::ISD::USUBO</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fa53d513d4ee326896d2905d817e6b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14313">14313</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14228">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14271">LowerZERO_EXTEND_AVX512()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19601">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="a725e27c32fd530de80f53ab162636b23"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14271">14271</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00428">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01313">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00434">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00235">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VBROADCASTM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00268">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14313">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a class="anchor" id="a695840d5316e441db9896deb3112c7d4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold a build_vector that performs an 'addsub' into the sequence of 'vadd + vsub + blendi'. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06626">6626</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00199">llvm::X86ISD::ADDSUB</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06717">PerformBUILD_VECTORCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a1fde32ca046abe3c6f345ac1cd9240c7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MatchingStackOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Arg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a>&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>MatchingStackOffset - Return true if the given stack call argument is already available in the same position (relatively) of the caller's incoming argument stack. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03312">3312</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Def</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00114">llvm::ISD::ArgFlagsTy::getByValSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01485">llvm::FrameIndexSDNode::getIndex()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00427">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00388">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="TargetCallingConv_8h_source.html#l00075">llvm::ISD::ArgFlagsTy::isByVal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00525">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01779">llvm::X86InstrInfo::isLoadFromStackSlot()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="ad514f5c0e966b9a19f0b6e9c46ba2b11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classbool.html">bool</a>&gt; matchIntegerMINMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Matches a VSELECT onto min/max or return 0 if the node doesn't match. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22986">22986</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00204">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00398">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02627">llvm::SelectionDAG::isEqualTo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00220">llvm::X86ISD::SMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00220">llvm::X86ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00217">llvm::X86ISD::UMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00217">llvm::X86ISD::UMIN</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::v16i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00078">llvm::MVT::v32i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00072">llvm::MVT::v64i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00087">llvm::MVT::v8i64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23120">PerformSELECTCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9191b820e55641d4c02f95ae2cbe79b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MaterializeSETB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25635">25635</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25649">PerformSETCCCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a6299b467109b7b3562cd9563a619064e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldIntoStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03582">3582</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02167">llvm::ISD::isNormalStore()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">getMOVLP()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26083">llvm::X86TargetLowering::IsDesirableToPromoteOp()</a>.</p>

</div>
</div>
<a class="anchor" id="ac544efad1cac95359912f6a25560ae82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03578">3578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12078">getINSERTPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26083">llvm::X86TargetLowering::IsDesirableToPromoteOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11942">MayFoldVectorLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25605">PerformINSERTPSCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ac54be5a401b5cced98d4871bbf2dc26b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> MayFoldVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11942">11942</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03578">MayFoldLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12003">getMOVLP()</a>.</p>

</div>
</div>
<a class="anchor" id="a9a251da343bad9ff75ec0f2b57430983"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVectorLoadToElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12059">12059</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00233">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00449">llvm::MVT::getStoreSize()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12078">getINSERTPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25605">PerformINSERTPSCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ae71f279371e9c6ea3a6c399bf279d152"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void NormalizeMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumElems</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>NormalizeMask - V2 is a splat, modify the mask (if needed) so all elements that point to V2 points to its first element. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05216">5216</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a209ce0bd7c059790a718645a3998f274"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NormalizeVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">12222</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11654">getVZextMovL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04678">isCommutedMOVLMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04524">isMOVLMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01359">llvm::ShuffleVectorSDNode::isSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05118">isZeroShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06123">LowerVectorBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12166">LowerVectorIntExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11612">RewriteAsNarrowerShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

</div>
</div>
<a class="anchor" id="ac9118be4ccf2c972a7b1c95a0730d99c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OptimizeConditionalInDecrement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25827">25827</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00927">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25864">PerformAddCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25879">PerformSubCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af6e9422fcbcdc0854b9a9b0c089743c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformADCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">X86TargetLowering::DAGCombinerInfo &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25799">25799</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05022">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00942">llvm::SDValue::use_empty()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ceb79512cf62b21c9cb7948b9dca683"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformAddCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformADDCombine - Do target-specific dag combines on integer adds. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25864">25864</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25827">OptimizeConditionalInDecrement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a85b5d1361370ebef447a181bf1149016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformAndCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24420">24420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00305">llvm::X86ISD::BEXTR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24309">CanFoldXORWithAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24209">CMPEQCombine()</a>, <a class="el" href="MathExtras_8h_source.html#l00437">llvm::CountPopulation_64()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00367">llvm::X86Subtarget::hasBMI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00361">llvm::X86Subtarget::hasTBM()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="MathExtras_8h_source.html#l00343">llvm::isMask_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ad50fad46628684ff03c77032693db43f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformBrCondCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25693">25693</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00128">llvm::X86ISD::BRCOND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23662">checkBoolTestSetCCCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06458">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00618">llvm::SDNode::getVTList()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a87fa1d95127e6e53d18fc36325bae864"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformBTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25346">25346</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombiner_8cpp_source.html#l00465">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="APInt_8h_source.html#l00527">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00170">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l02164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="MathExtras_8h_source.html#l00451">llvm::Log2_32()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e2d49fd678df6937c09edab575f9625"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformBUILD_VECTORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06717">6717</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp_source.html#l00147">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06586">ExpandHorizontalBinOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00211">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00214">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00205">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00208">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06626">matchAddSub()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ae34190626ff4e266749e05c72c9d3c4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformCMOVCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize X86ISD::CMOV [LHS, RHS, CONDCODE (e.g. X86::COND_NE), CONDVAL]. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23780">23780</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00035">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00036">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23662">checkBoolTestSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00093">llvm::X86ISD::CMP</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f80</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06458">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00660">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02832">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00618">llvm::SDNode::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03849">hasFPCMov()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l02164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02610">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00942">llvm::SDValue::use_empty()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af5285717d3c793d883a0f5e21bfa9fed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformEXTRACT_VECTOR_ELTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PerformEXTRACT_VECTOR_ELTCombine - Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence. For i686, the best sequence is apparently storing the value and loading scalars back, while for x64 we should use 64-bit extracts and shifts. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22865">22865</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01761">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00334">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00873">llvm::TargetLoweringBase::getShiftAmountTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04775">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="TargetLowering_8h_source.html#l00172">llvm::TargetLoweringBase::getVectorIdxTy()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="TargetLowering_8h_source.html#l00557">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00159">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00548">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00112">llvm::MVT::x86mmx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22769">XFormVExtractWithShuffleIntoLoad()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a2eb8c6d121adad27cc85cbbc44ce47c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFADDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point adds. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25256">25256</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00211">llvm::X86ISD::FHADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">isHorizontalBinOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a29108957aa9d634d53a1805a4193db0d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFANDCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FAND nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25321">25321</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="abfb93498c96fa52d11915e563ed51514"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFANDNCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FANDN nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25334">25334</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="afdca2ea3a195ac978fc071d8aabaffad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFMACombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25448">25448</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00098">llvm::ARM_PROC::A</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00375">llvm::X86ISD::FMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00377">llvm::X86ISD::FMSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00490">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00376">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::FNMSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00357">llvm::X86Subtarget::hasFMA()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00359">llvm::X86Subtarget::hasFMA4()</a>, and <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aa96950b9e7dec4491a93d1986b8b8fef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFMinFMaxCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FMIN and X86ISD::FMAX nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25300">25300</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00224">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::FMAXC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00224">llvm::X86ISD::FMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00227">llvm::X86ISD::FMINC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00088">llvm::TargetMachine::Options</a>, and <a class="el" href="TargetOptions_8h_source.html#l00115">llvm::TargetOptions::UnsafeFPMath</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ada553f8cbaac73ffe9a1ca2fe0029f09"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFORCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on X86ISD::FOR and X86ISD::FXOR nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25286">25286</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00049">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00053">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ff19c44c8c9057a655b6f7cf51e706b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformFSUBCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point subs. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25271">25271</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8h_source.html#l00214">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">isHorizontalBinOp()</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00099">llvm::MVT::v8f32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a08b772eaa1cfd600c0c9e7671906d1ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformINSERTPSCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25605">25605</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00171">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03578">MayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12059">NarrowVectorLoadToElement()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aef7a7fddb3c91b27c79f7efbef5e49ed"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performIntegerAbsCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24646">24646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00122">llvm::X86ISD::CMOV</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00039">llvm::X86::COND_GE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24680">PerformXorCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a1754077d3b692e6950632098a2c3774d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformINTRINSIC_WO_CHAINCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23951">23951</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l01315">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00346">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01393">llvm::ConstantSDNode::isAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00097">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01392">llvm::ConstantSDNode::isNullValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="Intrinsics_8h_source.html#l03232">llvm::Intrinsic::x86_avx2_pblendd_128</a>, <a class="el" href="Intrinsics_8h_source.html#l03233">llvm::Intrinsic::x86_avx2_pblendd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03234">llvm::Intrinsic::x86_avx2_pblendvb</a>, <a class="el" href="Intrinsics_8h_source.html#l03235">llvm::Intrinsic::x86_avx2_pblendw</a>, <a class="el" href="Intrinsics_8h_source.html#l03301">llvm::Intrinsic::x86_avx2_psra_d</a>, <a class="el" href="Intrinsics_8h_source.html#l03302">llvm::Intrinsic::x86_avx2_psra_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03303">llvm::Intrinsic::x86_avx2_psrai_d</a>, <a class="el" href="Intrinsics_8h_source.html#l03304">llvm::Intrinsic::x86_avx2_psrai_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03616">llvm::Intrinsic::x86_avx_blend_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03617">llvm::Intrinsic::x86_avx_blend_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03618">llvm::Intrinsic::x86_avx_blendv_pd_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03619">llvm::Intrinsic::x86_avx_blendv_ps_256</a>, <a class="el" href="Intrinsics_8h_source.html#l03927">llvm::Intrinsic::x86_sse2_psra_d</a>, <a class="el" href="Intrinsics_8h_source.html#l03928">llvm::Intrinsic::x86_sse2_psra_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03929">llvm::Intrinsic::x86_sse2_psrai_d</a>, <a class="el" href="Intrinsics_8h_source.html#l03930">llvm::Intrinsic::x86_sse2_psrai_w</a>, <a class="el" href="Intrinsics_8h_source.html#l03964">llvm::Intrinsic::x86_sse41_blendpd</a>, <a class="el" href="Intrinsics_8h_source.html#l03965">llvm::Intrinsic::x86_sse41_blendps</a>, <a class="el" href="Intrinsics_8h_source.html#l03966">llvm::Intrinsic::x86_sse41_blendvpd</a>, <a class="el" href="Intrinsics_8h_source.html#l03967">llvm::Intrinsic::x86_sse41_blendvps</a>, <a class="el" href="Intrinsics_8h_source.html#l03975">llvm::Intrinsic::x86_sse41_pblendvb</a>, and <a class="el" href="Intrinsics_8h_source.html#l03976">llvm::Intrinsic::x86_sse41_pblendw</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a8be2325e60e01ff2a3a3fc903c9cbb1f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformISDSETCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25550">25550</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01052">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00797">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d0c112026205fa5e9abb9bbdfe27761"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformLOADCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformLOADCombine - Do target-specific dag combines on LOAD nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24696">24696</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01099">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01902">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01898">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01139">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01114">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00380">llvm::X86Subtarget::isUnalignedMem32Slow()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01112">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00749">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a4a66c09635602ed26e3ccaa03bdece26"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformMLOADCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformMLOADCombine - Resolve extending loads. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24744">24744</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01959">llvm::MaskedLoadStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01981">llvm::MaskedLoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01960">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04926">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01984">llvm::MaskedLoadSDNode::getSrc0()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MathExtras_8h_source.html#l00362">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00749">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00751">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::VSEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="aa29b256cf20dcf31077c372762a74129"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformMSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformMSTORECombine - Resolve truncating stores. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24825">24825</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01959">llvm::MaskedLoadStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01960">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04953">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01137">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02008">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MathExtras_8h_source.html#l00362">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02006">llvm::MaskedStoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ba814ede5ee6e6cb2d03226559a70ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformMulCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PerformMulCombine - Optimize a single multiply with constant into two in order to implement it with two cheaper instructions, e.g. LEA + SHL, LEA + LEA. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24056">24056</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l02164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02170">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="MathExtras_8h_source.html#l00368">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00457">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00317">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="acefb64c531bb16b3541a0154df1c7896"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformOrCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24484">24484</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::ANDNP</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Bits</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24209">CMPEQCombine()</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="Attributes_8h_source.html#l00216">llvm::AttributeSet::FunctionIndex</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::getAttributes()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01389">llvm::ConstantSDNode::getSExtValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00344">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00378">llvm::X86Subtarget::isSHLDSlow()</a>, <a class="el" href="Attributes_8h_source.html#l00095">llvm::Attribute::OptimizeForSize</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00188">llvm::X86ISD::PSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00040">llvm::X86ISD::SHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00041">llvm::X86ISD::SHRD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00286">llvm::X86ISD::VSRAI</a>, <a class="el" href="namespacellvm.html#a6569d00d31a5d74e563e2f39f82271ab">llvm::X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a1bdbcdc4205781eefd549946d40ff378">Y</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="afe61b266ae328a548d05fa3a34247964"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSELECTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PerformSELECTCombine - Do target-specific dag combines on SELECT and VSELECT nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23120">23120</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00440">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00465">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00050">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00052">llvm::MVT::f80</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00224">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00224">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00509">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00718">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00266">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01232">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00347">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00348">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00397">llvm::X86Subtarget::hasBWI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00340">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00398">llvm::X86Subtarget::hasVLX()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00039">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l02164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00097">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00185">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02627">llvm::SelectionDAG::isEqualTo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00106">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00111">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02596">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02610">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="TargetLowering_8h_source.html#l00534">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22986">matchIntegerMINMAX()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00088">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="ELFYAML_8cpp_source.html#l00468">Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00067">llvm::MipsISD::Ret</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00326">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00777">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00776">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00196">llvm::X86ISD::SHRUNKBLEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00372">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00202">llvm::X86ISD::SUBUS</a>, <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23075">transformVSELECTtoBlendVECTOR_SHUFFLE()</a>, <a class="el" href="TargetOptions_8h_source.html#l00115">llvm::TargetOptions::UnsafeFPMath</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00544">llvm::SDNode::use_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00548">llvm::SDNode::use_end()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00097">llvm::MVT::v2f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00335">llvm::ISD::VSELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a8213af4041fb1e35efdf16802f22e0e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSETCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25649">25649</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l23662">checkBoolTestSetCCCombine()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00033">llvm::X86::COND_A</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06458">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00618">llvm::SDNode::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25635">MaterializeSETB()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00100">llvm::X86ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00302">llvm::X86ISD::SUB</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a99e04a93e62e8efe082250daa9bcfd97"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSExtCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25413">25413</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00195">llvm::ISD::SDIVREM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00314">llvm::X86ISD::SDIVREM8_SEXT_HREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24341">WidenMaskArithmetic()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1d92ce9474c0dc694cc9afad1e5bd4e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformShiftCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformShiftCombine - Combine shifts. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24189">24189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24161">performShiftToAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24116">PerformSHLCombine()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00316">llvm::ISD::SRA</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b458f8c908c3b15af2451e2e9e8a33b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performShiftToAllZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of 0s if the node in input is a vector logical shift by a constant amount which is known to be bigger than or equal to the vector element size in bits. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24161">24161</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="APInt_8cpp_source.html#l00924">llvm::APInt::trunc()</a>, <a class="el" href="APInt_8h_source.html#l01125">llvm::APInt::uge()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24189">PerformShiftCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a15744db23347ae7abbecc54e5314b237"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSHLCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24116">24116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::Constant</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="APInt_8h_source.html#l00864">llvm::APInt::shl()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24189">PerformShiftCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a8463559d3d23b41a8415c72263dfcc07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformShuffleCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformShuffleCombine - Performs several different shuffle combines. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">22644</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22595">combineShuffleToAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22137">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06025">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00232">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01350">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05534">getShuffleScalarElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00349">llvm::X86Subtarget::hasFp256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00342">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l02164">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l00557">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03586">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">PerformShuffleCombine256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">PerformTargetShuffleCombine()</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00289">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a27a213a593b3b26fdb3a187ccb458293"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformShuffleCombine256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformShuffleCombine256 - Performs shuffle combines for 256-bit vectors. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21839">21839</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04543">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05145">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06348">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06329">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00174">Insert128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21809">isShuffleHigh128VectorInsertLow()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21825">isShuffleLow128VectorInsertHigh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05265">llvm::SelectionDAG::UpdateNodeOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a61f4ae351aeded0627e76d172f234377"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSIGN_EXTEND_INREGCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25378">25378</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00385">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00086">llvm::MVT::v4i64</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a240593d6a9d11b56764ecfbfdb9c5f26"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSINT_TO_FPCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a> *&#160;</td>
          <td class="paramname"><em>XTLI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25760">25760</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l13740">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00778">llvm::X86TargetLowering::getSubtarget()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01112">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::LOAD</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25714">performVectorCompareAndMaskUnaryOpCombine()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00377">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00068">llvm::MVT::v4i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00069">llvm::MVT::v8i8</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a44f68933839f670b61284e994418ef98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSTORECombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PerformSTORECombine - Do target-specific dag combines on STORE nodes. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24904">24904</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f64</a>, <a class="el" href="Attributes_8h_source.html#l00216">llvm::AttributeSet::FunctionIndex</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01099">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="Function_8h_source.html#l00176">llvm::Function::getAttributes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01902">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01932">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01156">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04721">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00282">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01133">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01139">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l00856">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04775">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00283">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01931">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00071">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00051">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06329">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00341">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00609">llvm::MVT::integer_valuetypes()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00311">llvm::X86Subtarget::is64Bit()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01114">llvm::MemSDNode::isInvariant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01113">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>, <a class="el" href="MathExtras_8h_source.html#l00362">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01929">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l00381">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00380">llvm::X86Subtarget::isUnalignedMem32Slow()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01112">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="MathExtras_8h_source.html#l00543">llvm::MinAlign()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Attributes_8h_source.html#l00086">llvm::Attribute::NoImplicitFloat</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00088">llvm::TargetMachine::Options</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>, and <a class="el" href="TargetOptions_8h_source.html#l00143">llvm::TargetOptions::UseSoftFloat</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e782a1afe0e4030bab8f34d145cc0ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformSubCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25879">25879</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00186">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01387">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00454">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00343">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00208">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06478">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25827">OptimizeConditionalInDecrement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b319986edcb3ab1f25179bc030830c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformTargetShuffleCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine x86 target specific shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22484">22484</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="DAGCombiner_8cpp_source.html#l00440">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="Path_8cpp_source.html#l00240">llvm::sys::path::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22289">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22421">combineRedundantHalfShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l00449">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="Path_8cpp_source.html#l00248">llvm::sys::path::end()</a>, <a class="el" href="LLToken_8h_source.html#l00025">llvm::lltok::equal</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22260">getPSHUFShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07397">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07284">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00339">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00340">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00341">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00126">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::UNPCKL</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22644">PerformShuffleCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cab5f721d7a19c748f36a26544420b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformTruncateCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PerformTruncateCombine - Converts truncate operation to a sequence of vector shuffle operations. It is possible when we truncate 256-bit vector to 128-bit vector </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22759">22759</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c12d92b2d9e291ad311d1468da07410"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVectorCompareAndMaskUnaryOpCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25714">25714</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00116">llvm::EVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SETCC</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25760">PerformSINT_TO_FPCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c960342ae5773ed13c7ca4ab770a9be"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformVZEXT_MOVLCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25365">25365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00217">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00435">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a9279381fa4c5c8d0fee3dce959e95a7f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> performVZEXTCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>performVZEXTCombine - Performs build vector combines </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25913">25913</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00297">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00262">llvm::X86ISD::VZEXT</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a574427b90b6aa8badc4872dea6aa5412"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformXorCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24680">24680</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00338">llvm::X86Subtarget::hasCMov()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24646">performIntegerAbsCombine()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ce19bdbe94973c87f3376dd9160084f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PerformZExtCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25488">25488</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="Casting_8h_source.html#l00285">llvm::dyn_cast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00129">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00152">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05175">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01388">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05991">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00195">llvm::ISD::UDIVREM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00313">llvm::X86ISD::UDIVREM8_ZEXT_HREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24341">WidenMaskArithmetic()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25978">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="abd941b1bc82727a80193e6ac2d1b6423"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteSplat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PromoteSplat - Splat is promoted to target supported vector shuffles. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">5308</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l00130">Extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05282">getLegalSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01360">llvm::ShuffleVectorSDNode::getSplatIndex()</a>, <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00041">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00228">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05264">PromoteSplati8i16()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11449">LowerVECTOR_SHUFFLEv16i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11192">LowerVECTOR_SHUFFLEv8i16()</a>.</p>

</div>
</div>
<a class="anchor" id="a32f4f461cb92b91c3ec122e64f117f80"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteSplati8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>EltNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05264">5264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05249">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05237">getUnpackl()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05308">PromoteSplat()</a>.</p>

</div>
</div>
<a class="anchor" id="abf092f3b8c8aaa43f0a0e8b8028c269d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> RewriteAsNarrowerShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>SVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>RewriteAsNarrowerShuffle - Try rewriting v8i16 and v16i8 shuffles as 4 wide ones, or rewriting v4i32 / v4f32 as 2 wide ones if possible. This can be done when every pair / quad of shuffle mask elements point to elements in the right sequence. e.g. vector_shuffle X, Y, &lt;2, 3, | 10, 11, | 0, 1, | 14, 15&gt; </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11612">11612</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineValueType_8h_source.html#l00158">llvm::MVT::SimpleTy</a>, <a class="el" href="MachineValueType_8h_source.html#l00077">llvm::MVT::v16i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00070">llvm::MVT::v16i8</a>, <a class="el" href="NVPTX_8h_source.html#l00133">llvm::NVPTX::PTXLdStInstCode::V2</a>, <a class="el" href="MachineValueType_8h_source.html#l00102">llvm::MVT::v2f64</a>, <a class="el" href="MachineValueType_8h_source.html#l00085">llvm::MVT::v2i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00071">llvm::MVT::v32i8</a>, <a class="el" href="MachineValueType_8h_source.html#l00098">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00081">llvm::MVT::v4i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v8i16</a>, and <a class="el" href="MachineValueType_8h_source.html#l00082">llvm::MVT::v8i32</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12222">NormalizeVectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="ae6ebe8b987c0ea28d38920e9563d2412"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldLowerAsInterleaving </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect whether the mask pattern should be lowered through interleaving. </p>
<p>This essentially tests whether viewing the mask as an interleaving of two sub-sequences reduces the cross-input traffic of a blend operation. If so, lowering it through interleaving is a significantly better strategy. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09117">9117</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09455">lowerV16I8VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a6bb4f7834bb9cd4734492b15936a6835"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> ShouldXformToMOVHLPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ShouldXformToMOVHLPS - Return true if the node should be transformed to match movhlps. The lower half elements should come from upper half of V1 (and in order), and the upper half elements should come from the upper half of V2 (and in order). </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05034">5034</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>.</p>

</div>
</div>
<a class="anchor" id="aae861b97514a30fdcdf91e1a6a756f4c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> ShouldXformToMOVLP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ShouldXformToMOVLP{S|D} - Return true if the node should be transformed to match movlp{s|d}. The lower half elements should come from lower half of V1 (and in order), and the upper half elements should come from the upper half of V2 (and in order). And since V1 will become the source of the MOVLP, it must be either a vector load or a scalar load to vector. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05090">5090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00220">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05051">isScalarLoadToVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03926">isUndefOrEqual()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05064">WillBeConstantPoolLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a088e3864568b64bcd3f93307cb6de7c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> ShuffleCrosses128bitLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>InputIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OutputIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>In vector type <code>VT</code>, return true if the element at index <code>InputIdx</code> falls on a different 128-bit lane than <code>OutputIdx</code>. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11136">11136</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00275">llvm::MVT::getVectorElementType()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11147">getPSHUFB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a9577a3aeee8322b66f16f3c1b41c5d40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitAndLowerVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to split ector shuffle into half-sized shuffles. </p>
<p>This routine just extracts two subvectors, shuffles them independently, and then concatenates them back together. This should work effectively with all AVX vector shuffle types. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09878">9878</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00267">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00280">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01182">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00271">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00164">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00371">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00516">llvm::MVT::getVectorVT()</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Hi</a>, <a class="el" href="HexagonISelLowering_8h_source.html#l00047">llvm::HexagonISD::Lo</a>, <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00131">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00166">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10700">lower256BitVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10877">lower512BitVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10769">lowerV16F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10816">lowerV16I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10841">lowerV32I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10857">lowerV64I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10747">lowerV8F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10794">lowerV8I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10039">lowerVectorShuffleAsLanePermuteAndBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09980">lowerVectorShuffleAsSplitOrBlend()</a>.</p>

</div>
</div>
<a class="anchor" id="a196a1536c823a1875d7c17609a441286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTailCalls&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of tail calls&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afe78e7a00f97cf605215cc960eb28589"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> transformVSELECTtoBlendVECTOR_SHUFFLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23075">23075</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">BUILD_VECTORtoBlendMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00323">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00185">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l00500">llvm::TargetLoweringBase::isShuffleMaskLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00385">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23120">PerformSELECTCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="af1fa4123dd935d3866074f82a5111ee8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> TranslateX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>TranslateX86CC - do a one to one translation of a ISD::CondCode to the X86 specific condition code, returning the condition code and the LHS/RHS of the comparison to make. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03761">3761</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="X86InstrInfo_8h_source.html#l00033">llvm::X86::COND_A</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00034">llvm::X86::COND_AE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00035">llvm::X86::COND_B</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00036">llvm::X86::COND_BE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00037">llvm::X86::COND_E</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00038">llvm::X86::COND_G</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00039">llvm::X86::COND_GE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00059">llvm::X86::COND_INVALID</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00040">llvm::X86::COND_L</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00041">llvm::X86::COND_LE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00042">llvm::X86::COND_NE</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00044">llvm::X86::COND_NP</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00045">llvm::X86::COND_NS</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00047">llvm::X86::COND_P</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00048">llvm::X86::COND_S</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00254">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02132">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00797">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00777">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00776">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00788">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00782">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17029">LowerINTRINSIC_WO_CHAIN()</a>.</p>

</div>
</div>
<a class="anchor" id="a07e10d8d8b4a07ff5072fd1e1d446227"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int translateX86FSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><ul>
<li>Turns an ISD::CondCode into a value suitable for SSE floating point mask CMPs. </li>
</ul>
</p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15216">15216</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00792">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00794">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00793">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00796">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00797">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00781">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00775">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00777">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00776">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00779">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00778">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00785">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00784">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00787">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00788">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00782">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00593">std::swap()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15359">LowerVSETCC()</a>.</p>

</div>
</div>
<a class="anchor" id="a0ced76aef9820faa36d4ca0f7ebdc63b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> WidenMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24341">24341</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00370">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="APInt_8h_source.html#l00449">llvm::APInt::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01075">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00211">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00234">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01398">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00136">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00141">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l00543">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00364">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00385">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00373">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00305">llvm::ISD::XOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00367">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="APInt_8cpp_source.html#l00988">llvm::APInt::zext()</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25413">PerformSExtCombine()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l25488">PerformZExtCombine()</a>.</p>

</div>
</div>
<a class="anchor" id="a36309409ba91ed75b13b0be83ac96dab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> WillBeConstantPoolLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05064">5064</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00250">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00061">llvm::ISD::ConstantFP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00097">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00145">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00164">llvm::ISD::UNDEF</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05090">ShouldXformToMOVLP()</a>.</p>

</div>
</div>
<a class="anchor" id="ae64d826321c7b8a613dc2d120236e88e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> XFormVExtractWithShuffleIntoLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>XFormVExtractWithShuffleIntoLoad - Check if a vector extract from a target specific shuffle of a load can be folded into a single element load. Similar handling for VECTOR_SHUFFLE is performed by DAGCombiner, but shuffles have been custom lowered so we need to handle those here. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22769">22769</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00461">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00261">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DataLayout_8cpp_source.html#l00706">llvm::DataLayout::getABITypeAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01099">llvm::MemSDNode::getAlignment()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00287">llvm::SelectionDAG::getContext()</a>, <a class="el" href="TargetLowering_8h_source.html#l00151">llvm::TargetLoweringBase::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00915">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00924">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00204">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00285">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05370">getTargetShuffleMask()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00180">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00653">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00664">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01458">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06329">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00945">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l02165">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02124">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l00534">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03586">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01112">llvm::MemSDNode::isVolatile()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00502">llvm::ISD::LOAD</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22865">PerformEXTRACT_VECTOR_ELTCombine()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="aaeda680119495b0961d63d5f4324cf1a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; ExperimentalVectorShuffleLegality(&quot;x86-experimental-vector-shuffle-legality&quot;, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable experimental shuffle legality based on the experimental &quot;&quot;shuffle lowering. Should only be used with the experimental &quot;&quot;shuffle lowering.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">llvm::X86TargetLowering::isShuffleMaskLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20311">llvm::X86TargetLowering::isVectorClearMaskLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a88b0512fde53af0f5eaa0bc132312d53"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; ExperimentalVectorShuffleLowering(&quot;x86-experimental-vector-shuffle-lowering&quot;, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable an experimental vector shuffle lowering code path.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aef147dbe8f3f84eef9b42a6c7484b4b6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; ExperimentalVectorWideningLegalization(&quot;x86-experimental-vector-widening-legalization&quot;, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable an experimental vector type legalization through widening &quot;&quot;rather than promotion.&quot;), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l01724">llvm::X86TargetLowering::getPreferredVectorAction()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19692">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a class="anchor" id="a2033fc7495bcbd7c848981dc4a5204ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1VariadicFunction1.html">VariadicFunction1</a>&lt; <a class="el" href="classbool.html">bool</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;int&gt;, int, isShuffleEquivalentImpl&gt; isShuffleEquivalent = {}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a shuffle mask is equivalent to an explicit list of arguments. </p>
<p>This is a fast way to test a shuffle mask against a fixed pattern:</p>
<p>if (isShuffleEquivalent(Mask, 3, 2, 1, 0)) { ... }</p>
<p>It returns true if the mask is exactly as wide as the argument list, and each element of the mask is either -1 (signifying undef) or the value given in the argument. </p>

<p>Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07387">7387</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p>Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22595">combineShuffleToAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10769">lowerV16F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10553">lowerV16I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10816">lowerV16I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08249">lowerV2F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08325">lowerV2I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10084">lowerV2X128VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10628">lowerV32I8VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08498">lowerV4F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10222">lowerV4F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08565">lowerV4I32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10326">lowerV4I64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10401">lowerV8F32VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10747">lowerV8F64VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08660">lowerV8I16SingleInputVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09277">lowerV8I16VectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10489">lowerV8I32VectorShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10794">lowerV8I64VectorShuffle()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d499e37c4a448c3de2ff1e5e7a0e3b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;int&gt; ReciprocalEstimateRefinementSteps(&quot;x86-recip-refinement-steps&quot;, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Specify the number of Newton-Raphson iterations applied to the &quot;&quot;result of the hardware reciprocal estimate instruction.&quot;), cl::NotHidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:56 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
