<!DOCTYPE html><html><head><title>Chisel/FIRRTL: Home</title><meta charset="utf-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="author" content="the Chisel/FIRRTL Developers" /><meta name="description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="og:image" content="/chisel3/img/poster.png" /><meta name="image" property="og:image" content="/chisel3/img/poster.png" /><meta name="og:title" content="Chisel/FIRRTL: Home" /><meta name="title" property="og:title" content="Chisel/FIRRTL: Home" /><meta name="og:site_name" content="Chisel/FIRRTL" /><meta name="og:url" content="" /><meta name="og:type" content="website" /><meta name="og:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><link rel="icon" type="image/png" href="/chisel3/img/favicon.png" /><meta name="twitter:title" content="Chisel/FIRRTL: Home" /><meta name="twitter:image" content="https://chipsalliance.github.io//chisel3/img/poster.png" /><meta name="twitter:description" content="Chisel/FIRRTL
Hardware Compiler Framework" /><meta name="twitter:card" content="summary_large_image" /><meta name="twitter:site" content="@chisel_lang" /><link rel="icon" type="image/png" sizes="16x16" href="/chisel3/img/favicon16x16.png" /><link rel="icon" type="image/png" sizes="24x24" href="/chisel3/img/favicon24x24.png" /><link rel="icon" type="image/png" sizes="32x32" href="/chisel3/img/favicon32x32.png" /><link rel="icon" type="image/png" sizes="48x48" href="/chisel3/img/favicon48x48.png" /><link rel="icon" type="image/png" sizes="57x57" href="/chisel3/img/favicon57x57.png" /><link rel="icon" type="image/png" sizes="60x60" href="/chisel3/img/favicon60x60.png" /><link rel="icon" type="image/png" sizes="64x64" href="/chisel3/img/favicon64x64.png" /><link rel="icon" type="image/png" sizes="70x70" href="/chisel3/img/favicon70x70.png" /><link rel="icon" type="image/png" sizes="72x72" href="/chisel3/img/favicon72x72.png" /><link rel="icon" type="image/png" sizes="76x76" href="/chisel3/img/favicon76x76.png" /><link rel="icon" type="image/png" sizes="96x96" href="/chisel3/img/favicon96x96.png" /><link rel="icon" type="image/png" sizes="114x114" href="/chisel3/img/favicon114x114.png" /><link rel="icon" type="image/png" sizes="120x120" href="/chisel3/img/favicon120x120.png" /><link rel="icon" type="image/png" sizes="128x128" href="/chisel3/img/favicon128x128.png" /><link rel="icon" type="image/png" sizes="144x144" href="/chisel3/img/favicon144x144.png" /><link rel="icon" type="image/png" sizes="150x150" href="/chisel3/img/favicon150x150.png" /><link rel="icon" type="image/png" sizes="152x152" href="/chisel3/img/favicon152x152.png" /><link rel="icon" type="image/png" sizes="196x196" href="/chisel3/img/favicon196x196.png" /><link rel="icon" type="image/png" sizes="310x310" href="/chisel3/img/favicon310x310.png" /><link rel="icon" type="image/png" sizes="310x150" href="/chisel3/img/favicon310x150.png" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css" /><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css" /><link rel="stylesheet" href="/chisel3/highlight/styles/vs.css" /><link rel="stylesheet" href="/chisel3/css/pattern-style.css" /><script async="async">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

ga('create', 'UA-145179088-1' , 'auto');
ga('send', 'pageview');
      </script></head><body><header id="site-header"><div class="navbar-wrapper"><div class="container"><div class="row"><div class="col-xs-3"><a href="/chisel3/" class="brand"><div class="icon-wrapper"><span>Chisel/FIRRTL</span></div></a></div><div class="col-xs-9"><nav class="text-right"><ul class=""><li class="search-nav hidden-xs"><div id="search-dropdown"><label><i class="fa fa-search"></i>Search</label><input id="search-bar" type="text" placeholder="Enter keywords here..." onclick="displayToggleSearch(event)" /><ul id="search-dropdown-content" class="dropdown dropdown-content"></ul></div></li><li><a class="transparent-on-hover" href="https://github.com/chipsalliance/chisel3" target="_blank" rel="noopener noreferrer"><i class="fa fa-github"></i><span class="hidden-sm hidden-xs">GitHub</span></a></li><li><a class="transparent-on-hover" href="chisel3/"><i class="fa fa-file-text"></i><span class="hidden-sm hidden-xs">Documentation</span></a></li></ul></nav></div></div></div></div><div class="jumbotron"><div class="container"><h1 class="text-center">Chisel/FIRRTL
Hardware Compiler Framework</h1><h2></h2><p class="text-center"><a href="https://github.com/chipsalliance/chisel3" target="_blank" rel="noopener noreferrer" class="btn btn-outline-inverse">View on GitHub</a></p></div></div><div id="horizontal-menu"><ul class="horizontal-nav"><li><a class="" href="/chisel3/chisel3/">Chisel3</a></li><li><a class="" href="/chisel3/community.html">Community</a></li></ul></div></header><main id="site-main"><section class="use"><div class="container"><div id="content"><p><img src="https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/chisel_logo.svg?sanitize=true" alt="Chisel 3" /></p>

<hr />
<h3 id="ccc-2022">CCC 2022</h3>
<p>CCC(Chisel Community Conference) is an annual gathering of Chisel community enthusiasts and technical exchange workshop. With the support of the Chisel development community and RISC-V International, this conference will bring together designers and developers with hands-on experience in Chisel from home and abroad to share cutting-edge results and experiences from both the open source community as well as industry.</p>

<p>The recording of CCC 2022 has been uploaded:</p>
<ol>
  <li><a href="https://www.youtube.com/watch?v=8FGnu0Tq3Qk&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=1">Constellation, a Open-source Chisel NoC Generator for SoCs - Jerry Zhao@UCB BAR</a></li>
  <li><a href="https://www.youtube.com/watch?v=-BUcTwE_URg&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=2">The formal verification capabilities of chiseltest - Kevin Laeufer@UCB BAR</a></li>
  <li><a href="https://www.youtube.com/watch?v=4vgSrW7Cdkk&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=3">Chisel Breakdown 03 - Jack Koenig@SiFive</a></li>
  <li><a href="https://www.youtube.com/watch?v=V3h30s31qfk&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=4">The Next Generation FIRRTL Compiler is Here! - Prithayan Barua&amp;Hideto Ueno@SiFive</a></li>
  <li><a href="https://www.youtube.com/watch?v=hXaZMQPRXo0&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=5">Implementing RISC-V Scalar Cryptography/Bitmanip extensions in Chisel - Hongren Zheng@Tsinghua University+PLCT</a></li>
  <li><a href="https://www.youtube.com/watch?v=fPl4eZHh1-M&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=6">SCIRT: Bridging the Type System Gap for Circuit Generators - Ruikang Wang@Tsinghua University+PLCT</a></li>
  <li><a href="https://www.youtube.com/watch?v=Df1l9h351BM&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=7">ChiselDB: Mapping Hardware Data Structures to Database Tables for Efficient Data Analysis Jiawei Lin@ICT</a></li>
  <li><a href="https://www.youtube.com/watch?v=FenSOWKBbAw&amp;list=PL02hojk7ZTSek-Zro6Zdj_nDlp6khGssJ&amp;index=8">From Chisel to Chips in Fully Open-Source - Martin Schoeberl@DTU</a></li>
</ol>

<p>See you next year :)</p>

<hr />

<p>The <strong>Constructing Hardware in a Scala Embedded Language</strong> (<a href="https://www.chisel-lang.org"><strong>Chisel</strong></a>) is an open-source hardware description language (HDL) used to describe digital electronics and circuits at the register-transfer level that facilitates <strong>advanced circuit generation and design reuse for both ASIC and FPGA digital logic designs</strong>.</p>

<p>Chisel adds hardware construction primitives to the <a href="https://www.scala-lang.org">Scala</a> programming language, providing designers with the power of a modern programming language to write complex, parameterizable circuit generators that produce synthesizable Verilog.
This generator methodology enables the creation of re-usable components and libraries, such as the FIFO queue and arbiters in the <a href="https://www.chisel-lang.org/api/latest/#chisel3.util.package">Chisel Standard Library</a>, raising the level of abstraction in design while retaining fine-grained control.</p>

<p>For more information on the benefits of Chisel see: <a href="https://stackoverflow.com/questions/53007782/what-benefits-does-chisel-offer-over-classic-hardware-description-languages">“What benefits does Chisel offer over classic Hardware Description Languages?”</a></p>

<p>Chisel is powered by <a href="https://github.com/chipsalliance/firrtl">FIRRTL (Flexible Intermediate Representation for RTL)</a>, a hardware compiler framework that performs optimizations of Chisel-generated circuits and supports custom user-defined circuit transformations.</p>

<ul>
  <li><a href="#what-does-chisel-code-look-like">What does Chisel code look like?</a>
    <ul>
      <li><a href="#led-blink">LED blink</a></li>
      <li><a href="#fir-filter">FIR Filter</a></li>
    </ul>
  </li>
  <li><a href="#getting-started">Getting Started</a>
    <ul>
      <li><a href="#bootcamp-interactive-tutorial">Bootcamp Interactive Tutorial</a></li>
      <li><a href="#a-textbook-on-chisel">A Textbook on Chisel</a></li>
      <li><a href="#build-your-own-chisel-projects">Build Your Own Chisel Projects</a></li>
      <li><a href="#guide-for-new-contributors">Guide For New Contributors</a></li>
      <li><a href="#design-verification">Design Verification</a></li>
    </ul>
  </li>
  <li><a href="#documentation">Documentation</a>
    <ul>
      <li><a href="#useful-resources">Useful Resources</a></li>
      <li><a href="#chisel-dev-meeting">Chisel Dev Meeting</a></li>
      <li><a href="#data-types-overview">Data Types Overview</a></li>
    </ul>
  </li>
  <li><a href="#contributor-documentation">Contributor Documentation</a>
    <ul>
      <li><a href="#useful-resources-for-contributors">Useful Resources for Contributors</a></li>
      <li><a href="#compiling-and-testing-chisel">Compiling and Testing Chisel</a></li>
      <li><a href="#running-projects-against-local-chisel">Running Projects Against Local Chisel</a></li>
      <li><a href="#building-chisel-with-firrtl-in-the-same-sbt-project">Building Chisel with FIRRTL in the same SBT Project</a></li>
      <li><a href="#chisel3-architecture-overview">Chisel3 Architecture Overview</a></li>
      <li><a href="#chisel-sub-projects">Chisel Sub-Projects</a></li>
      <li><a href="#which-version-should-i-use">Which version should I use?</a></li>
      <li><a href="#roadmap">Chisel Roadmap</a></li>
    </ul>
  </li>
</ul>

<hr />

<p><a href="https://gitter.im/freechipsproject/chisel3?utm_source=badge&amp;utm_medium=badge&amp;utm_campaign=pr-badge&amp;utm_content=badge"><img src="https://badges.gitter.im/chipsalliance/chisel3.svg" alt="Join the chat at https://gitter.im/freechipsproject/chisel3" /></a>
<img src="https://github.com/chipsalliance/chisel3/actions/workflows/test.yml/badge.svg" alt="CI" />
<a href="https://github.com/chipsalliance/chisel3/releases/latest"><img src="https://img.shields.io/github/v/tag/chipsalliance/chisel3.svg?include_prereleases&amp;sort=semver" alt="GitHub tag (latest SemVer)" /></a>
<a href="https://index.scala-lang.org/chipsalliance/chisel3/chisel3"><img src="https://index.scala-lang.org/chipsalliance/chisel3/chisel3/latest-by-scala-version.svg?color=blue" alt="Scala version support" /></a>
<a href="https://oss.sonatype.org/content/repositories/snapshots/edu/berkeley/cs/"><img src="https://img.shields.io/nexus/s/edu.berkeley.cs/chisel3_2.13?server=https%3A%2F%2Foss.sonatype.org" alt="Sonatype Snapshots" /></a>
<a href="https://javadoc.io/doc/edu.berkeley.cs/chisel3_2.13/latest"><img src="https://www.javadoc.io/badge/edu.berkeley.cs/chisel3_2.13.svg?color=blue&amp;label=Scaladoc" alt="Scaladoc" /></a></p>

<h2 id="what-does-chisel-code-look-like">What does Chisel code look like?</h2>

<h3 id="led-blink">LED blink</h3>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3._</span>
<span class="k">import</span> <span class="nn">chisel3.util._</span>

<span class="k">class</span> <span class="nc">Blinky</span><span class="o">(</span><span class="n">freq</span><span class="k">:</span> <span class="kt">Int</span><span class="o">,</span> <span class="n">startOn</span><span class="k">:</span> <span class="kt">Boolean</span> <span class="o">=</span> <span class="kc">false</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">led0</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">Bool</span><span class="o">())</span>
  <span class="o">})</span>
  <span class="c1">// Blink LED every second using Chisel built-in util.Counter</span>
  <span class="k">val</span> <span class="nv">led</span> <span class="k">=</span> <span class="nc">RegInit</span><span class="o">(</span><span class="nv">startOn</span><span class="o">.</span><span class="py">B</span><span class="o">)</span>
  <span class="nf">val</span> <span class="o">(</span><span class="k">_</span><span class="o">,</span> <span class="n">counterWrap</span><span class="o">)</span> <span class="k">=</span> <span class="nc">Counter</span><span class="o">(</span><span class="nv">true</span><span class="o">.</span><span class="py">B</span><span class="o">,</span> <span class="n">freq</span> <span class="o">/</span> <span class="mi">2</span><span class="o">)</span>
  <span class="nf">when</span><span class="o">(</span><span class="n">counterWrap</span><span class="o">)</span> <span class="o">{</span>
    <span class="n">led</span> <span class="o">:=</span> <span class="o">~</span><span class="n">led</span>
  <span class="o">}</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">led0</span> <span class="o">:=</span> <span class="n">led</span>
<span class="o">}</span>
<span class="k">object</span> <span class="nc">Main</span> <span class="k">extends</span> <span class="nc">App</span> <span class="o">{</span>
  <span class="c1">// These lines generate the Verilog output</span>
  <span class="nf">println</span><span class="o">(</span>
    <span class="nf">new</span> <span class="o">(</span><span class="nv">chisel3</span><span class="o">.</span><span class="py">stage</span><span class="o">.</span><span class="py">ChiselStage</span><span class="o">).</span><span class="py">emitVerilog</span><span class="o">(</span>
      <span class="k">new</span> <span class="nc">Blinky</span><span class="o">(</span><span class="mi">1000</span><span class="o">),</span>
      <span class="nc">Array</span><span class="o">(</span>
        <span class="s">"--emission-options=disableMemRandomization,disableRegisterRandomization"</span>
      <span class="o">)</span>
    <span class="o">)</span>
  <span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>Should output the following Verilog:</p>
<details>
<summary>Click to expand!</summary>

<pre class="hljs"><code><div><span class="hljs-keyword">module</span> Blinky(
  <span class="hljs-keyword">input</span>   clock,
  <span class="hljs-keyword">input</span>   reset,
  <span class="hljs-keyword">output</span>  io_led0
);
  <span class="hljs-keyword">reg</span>  led; <span class="hljs-comment">// @[main.scala 11:20]</span>
  <span class="hljs-keyword">reg</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] counterWrap_value; <span class="hljs-comment">// @[Counter.scala 62:40]</span>
  <span class="hljs-keyword">wire</span>  counterWrap_wrap_wrap = counterWrap_value == <span class="hljs-number">9'h1f3</span>; <span class="hljs-comment">// @[Counter.scala 74:24]</span>
  <span class="hljs-keyword">wire</span> [<span class="hljs-number">8</span>:<span class="hljs-number">0</span>] <span class="hljs-number">_</span>counterWrap_wrap_value_T_1 = counterWrap_value + <span class="hljs-number">9'h1</span>; <span class="hljs-comment">// @[Counter.scala 78:24]</span>
  <span class="hljs-keyword">assign</span> io_led0 = led; <span class="hljs-comment">// @[main.scala 16:11]</span>
  <span class="hljs-keyword">always</span> @(<span class="hljs-keyword">posedge</span> clock) <span class="hljs-keyword">begin</span>
    <span class="hljs-keyword">if</span> (reset) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// @[main.scala 11:20]</span>
      led &lt;= <span class="hljs-number">1'h0</span>; <span class="hljs-comment">// @[main.scala 11:20]</span>
    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (counterWrap_wrap_wrap) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// @[main.scala 13:21]</span>
      led &lt;= ~led; <span class="hljs-comment">// @[main.scala 14:9]</span>
    <span class="hljs-keyword">end</span>
    <span class="hljs-keyword">if</span> (reset) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// @[Counter.scala 62:40]</span>
      counterWrap_value &lt;= <span class="hljs-number">9'h0</span>; <span class="hljs-comment">// @[Counter.scala 62:40]</span>
    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">if</span> (counterWrap_wrap_wrap) <span class="hljs-keyword">begin</span> <span class="hljs-comment">// @[Counter.scala 88:20]</span>
      counterWrap_value &lt;= <span class="hljs-number">9'h0</span>; <span class="hljs-comment">// @[Counter.scala 88:28]</span>
    <span class="hljs-keyword">end</span> <span class="hljs-keyword">else</span> <span class="hljs-keyword">begin</span>
      counterWrap_value &lt;= <span class="hljs-number">_</span>counterWrap_wrap_value_T_1; <span class="hljs-comment">// @[Counter.scala 78:15]</span>
    <span class="hljs-keyword">end</span>
  <span class="hljs-keyword">end</span>
<span class="hljs-keyword">endmodule</span>
</div></code></pre>

</details>

<h3 id="fir-filter">FIR Filter</h3>

<p>Consider an FIR filter that implements a convolution operation, as depicted in this block diagram:</p>

<p><img src="https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/fir_filter.svg?sanitize=true" width="512" /></p>

<p>While Chisel provides similar base primitives as synthesizable Verilog, and <em>could</em> be used as such:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// 3-point moving sum implemented in the style of a FIR filter</span>
<span class="k">class</span> <span class="nc">MovingSum3</span><span class="o">(</span><span class="n">bitWidth</span><span class="k">:</span> <span class="kt">Int</span><span class="o">)</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="nv">bitWidth</span><span class="o">.</span><span class="py">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="nv">bitWidth</span><span class="o">.</span><span class="py">W</span><span class="o">))</span>
  <span class="o">})</span>

  <span class="k">val</span> <span class="nv">z1</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span><span class="o">)</span>
  <span class="k">val</span> <span class="nv">z2</span> <span class="k">=</span> <span class="nc">RegNext</span><span class="o">(</span><span class="n">z1</span><span class="o">)</span>

  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="o">(</span><span class="nv">io</span><span class="o">.</span><span class="py">in</span> <span class="o">*</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)</span> <span class="o">+</span> <span class="o">(</span><span class="n">z1</span> <span class="o">*</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)</span> <span class="o">+</span> <span class="o">(</span><span class="n">z2</span> <span class="o">*</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>the power of Chisel comes from the ability to create generators, such as an FIR filter that is defined by the list of coefficients:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Generalized FIR filter parameterized by the convolution coefficients</span>
<span class="k">class</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="n">bitWidth</span><span class="k">:</span> <span class="kt">Int</span><span class="o">,</span> <span class="n">coeffs</span><span class="k">:</span> <span class="kt">Seq</span><span class="o">[</span><span class="kt">UInt</span><span class="o">])</span> <span class="k">extends</span> <span class="nc">Module</span> <span class="o">{</span>
  <span class="k">val</span> <span class="nv">io</span> <span class="k">=</span> <span class="nc">IO</span><span class="o">(</span><span class="k">new</span> <span class="nc">Bundle</span> <span class="o">{</span>
    <span class="k">val</span> <span class="nv">in</span> <span class="k">=</span> <span class="nc">Input</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="nv">bitWidth</span><span class="o">.</span><span class="py">W</span><span class="o">))</span>
    <span class="k">val</span> <span class="nv">out</span> <span class="k">=</span> <span class="nc">Output</span><span class="o">(</span><span class="nc">UInt</span><span class="o">(</span><span class="nv">bitWidth</span><span class="o">.</span><span class="py">W</span><span class="o">))</span>
  <span class="o">})</span>
  <span class="c1">// Create the serial-in, parallel-out shift register</span>
  <span class="k">val</span> <span class="nv">zs</span> <span class="k">=</span> <span class="nc">Reg</span><span class="o">(</span><span class="nc">Vec</span><span class="o">(</span><span class="nv">coeffs</span><span class="o">.</span><span class="py">length</span><span class="o">,</span> <span class="nc">UInt</span><span class="o">(</span><span class="nv">bitWidth</span><span class="o">.</span><span class="py">W</span><span class="o">)))</span>
  <span class="nf">zs</span><span class="o">(</span><span class="mi">0</span><span class="o">)</span> <span class="o">:=</span> <span class="nv">io</span><span class="o">.</span><span class="py">in</span>
  <span class="nf">for</span> <span class="o">(</span><span class="n">i</span> <span class="k">&lt;-</span> <span class="mi">1</span> <span class="n">until</span> <span class="nv">coeffs</span><span class="o">.</span><span class="py">length</span><span class="o">)</span> <span class="o">{</span>
    <span class="nf">zs</span><span class="o">(</span><span class="n">i</span><span class="o">)</span> <span class="o">:=</span> <span class="nf">zs</span><span class="o">(</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="o">)</span>
  <span class="o">}</span>

  <span class="c1">// Do the multiplies</span>
  <span class="k">val</span> <span class="nv">products</span> <span class="k">=</span> <span class="nv">VecInit</span><span class="o">.</span><span class="py">tabulate</span><span class="o">(</span><span class="nv">coeffs</span><span class="o">.</span><span class="py">length</span><span class="o">)(</span><span class="n">i</span> <span class="k">=&gt;</span> <span class="nf">zs</span><span class="o">(</span><span class="n">i</span><span class="o">)</span> <span class="o">*</span> <span class="nf">coeffs</span><span class="o">(</span><span class="n">i</span><span class="o">))</span>

  <span class="c1">// Sum up the products</span>
  <span class="nv">io</span><span class="o">.</span><span class="py">out</span> <span class="o">:=</span> <span class="nv">products</span><span class="o">.</span><span class="py">reduce</span><span class="o">(</span><span class="k">_</span> <span class="o">+</span> <span class="k">_</span><span class="o">)</span>
<span class="o">}</span>
</code></pre></div></div>

<p>and use and re-use them across designs:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">val</span> <span class="nv">movingSum3Filter</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="mi">8</span><span class="o">,</span> <span class="nc">Seq</span><span class="o">(</span><span class="mf">1.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)))</span>  <span class="c1">// same 3-point moving sum filter as before</span>
<span class="k">val</span> <span class="nv">delayFilter</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="mi">8</span><span class="o">,</span> <span class="nc">Seq</span><span class="o">(</span><span class="mf">0.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)))</span>  <span class="c1">// 1-cycle delay as a FIR filter</span>
<span class="k">val</span> <span class="nv">triangleFilter</span> <span class="k">=</span> <span class="nc">Module</span><span class="o">(</span><span class="k">new</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="mi">8</span><span class="o">,</span> <span class="nc">Seq</span><span class="o">(</span><span class="mf">1.</span><span class="n">U</span><span class="o">,</span> <span class="mf">2.</span><span class="n">U</span><span class="o">,</span> <span class="mf">3.</span><span class="n">U</span><span class="o">,</span> <span class="mf">2.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)))</span>  <span class="c1">// 5-point FIR filter with a triangle impulse response</span>
</code></pre></div></div>

<p>The above can be converted to Verilog using <code class="language-plaintext highlighter-rouge">ChiselStage</code>:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="nn">chisel3.stage.</span><span class="o">{</span><span class="nc">ChiselStage</span><span class="o">,</span> <span class="nc">ChiselGeneratorAnnotation</span><span class="o">}</span>

<span class="o">(</span><span class="k">new</span> <span class="nv">chisel3</span><span class="o">.</span><span class="py">stage</span><span class="o">.</span><span class="py">ChiselStage</span><span class="o">).</span><span class="py">execute</span><span class="o">(</span>
  <span class="nc">Array</span><span class="o">(</span><span class="s">"-X"</span><span class="o">,</span> <span class="s">"verilog"</span><span class="o">),</span>
  <span class="nc">Seq</span><span class="o">(</span><span class="nc">ChiselGeneratorAnnotation</span><span class="o">(()</span> <span class="k">=&gt;</span> <span class="k">new</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="mi">8</span><span class="o">,</span> <span class="nc">Seq</span><span class="o">(</span><span class="mf">1.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)))))</span>
</code></pre></div></div>

<p>Alternatively, you may generate some Verilog directly for inspection:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">val</span> <span class="nv">verilogString</span> <span class="k">=</span> <span class="nv">chisel3</span><span class="o">.</span><span class="py">emitVerilog</span><span class="o">(</span><span class="k">new</span> <span class="nc">FirFilter</span><span class="o">(</span><span class="mi">8</span><span class="o">,</span> <span class="nc">Seq</span><span class="o">(</span><span class="mf">0.</span><span class="n">U</span><span class="o">,</span> <span class="mf">1.</span><span class="n">U</span><span class="o">)))</span>
<span class="nf">println</span><span class="o">(</span><span class="n">verilogString</span><span class="o">)</span>
</code></pre></div></div>

<h2 id="getting-started">Getting Started</h2>

<h3 id="bootcamp-interactive-tutorial">Bootcamp Interactive Tutorial</h3>

<p>The <a href="https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master"><strong>online Chisel Bootcamp</strong></a> is the recommended way to get started with and learn Chisel.
<strong>No setup is required</strong> (it runs in the browser), nor does it assume any prior knowledge of Scala.</p>

<p>The <a href="https://github.com/ucb-bar/chisel-tutorial"><strong>classic Chisel tutorial</strong></a> contains small exercises and runs on your computer.</p>

<h3 id="a-textbook-on-chisel">A Textbook on Chisel</h3>

<p>If you like a textbook to learn Chisel and also a bit of digital design in general, you may be interested in reading <a href="http://www.imm.dtu.dk/~masca/chisel-book.html"><strong>Digital Design with Chisel</strong></a>. It is available in English, Chinese, Japanese, and Vietnamese.</p>

<h3 id="build-your-own-chisel-projects">Build Your Own Chisel Projects</h3>

<p>See <a href="SETUP.md">the setup instructions</a> for how to set up your environment to build Chisel locally.</p>

<p>When you’re ready to build your own circuits in Chisel, <strong>we recommend starting from the <a href="https://github.com/freechipsproject/chisel-template">Chisel Template</a> repository</strong>, which provides a pre-configured project, example design, and testbench.
Follow the <a href="https://github.com/freechipsproject/chisel-template">chisel-template README</a> to get started.</p>

<p>If you insist on setting up your own project from scratch, your project needs to depend on both the chisel3-plugin (Scalac plugin) and the chisel3 library.
For example, in SBT this could be expressed as:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// build.sbt</span>
<span class="n">scalaVersion</span> <span class="o">:=</span> <span class="s">"2.13.8"</span>
<span class="nf">addCompilerPlugin</span><span class="o">(</span><span class="s">"edu.berkeley.cs"</span> <span class="o">%</span> <span class="s">"chisel3-plugin"</span> <span class="o">%</span> <span class="s">"3.5.4"</span> <span class="n">cross</span> <span class="nv">CrossVersion</span><span class="o">.</span><span class="py">full</span><span class="o">)</span>
<span class="n">libraryDependencies</span> <span class="o">+=</span> <span class="s">"edu.berkeley.cs"</span> <span class="o">%%</span> <span class="s">"chisel3"</span> <span class="o">%</span> <span class="s">"3.5.4"</span>
<span class="c1">// We also recommend using chiseltest for writing unit tests</span>
<span class="n">libraryDependencies</span> <span class="o">+=</span> <span class="s">"edu.berkeley.cs"</span> <span class="o">%%</span> <span class="s">"chiseltest"</span> <span class="o">%</span> <span class="s">"0.5.4"</span> <span class="o">%</span> <span class="s">"test"</span>
</code></pre></div></div>

<h3 id="guide-for-new-contributors">Guide For New Contributors</h3>

<p>If you are trying to make a contribution to this project, please read <a href="https://github.com/chipsalliance/chisel3/blob/master/CONTRIBUTING.md">CONTRIBUTING.md</a></p>

<h3 id="design-verification">Design Verification</h3>

<p>These simulation-based verification tools are available for Chisel:</p>

<ul>
  <li><a href="https://github.com/ucb-bar/chiseltest"><strong>chiseltest</strong></a> is the batteries-included testing and formal verification library for Chisel-based RTL designs and a replacement for the former PeekPokeTester, providing the same base constructs but with a streamlined interface and concurrency support with <code class="language-plaintext highlighter-rouge">fork</code> and <code class="language-plaintext highlighter-rouge">join</code> with internal and Verilator integration for simulations.</li>
</ul>

<h2 id="documentation">Documentation</h2>

<h3 id="useful-resources">Useful Resources</h3>

<ul>
  <li><a href="https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf"><strong>Cheat Sheet</strong></a>, a 2-page reference of the base Chisel syntax and libraries</li>
  <li><a href="https://www.chisel-lang.org/api/latest/chisel3/index.html"><strong>ScalaDoc</strong></a>, a listing, description, and examples of the functionality exposed by Chisel</li>
  <li><a href="https://gitter.im/freechipsproject/chisel3"><strong>Gitter</strong></a>, where you can ask questions or discuss anything Chisel</li>
  <li><a href="https://www.chisel-lang.org"><strong>Website (3.6 and earlier)</strong></a> (<a href="https://github.com/freechipsproject/www.chisel-lang.org/">source</a>)</li>
  <li><a href="https://chipsalliance.github.io/chisel3"><strong>Website (master)</strong></a> (<a href="website">source</a>) (Note that this will replace the above after the 3.6 release)</li>
  <li><a href="https://scastie.scala-lang.org/O3LqeVH7SWyIxD7bZRH8hA"><strong>Scastie (3.5.3)</strong></a></li>
  <li><a href="http://www.asic-world.com/verilog/veritut.html"><strong>asic-world</strong></a> If you aren’t familiar with verilog, this is a good tutorial.</li>
</ul>

<p>If you are migrating from Chisel2, see <a href="https://www.chisel-lang.org/chisel3/chisel3-vs-chisel2.html">the migration guide</a>.</p>

<h3 id="chisel-dev-meeting">Chisel Dev Meeting</h3>

<p>Chisel/FIRRTL development meetings happen every Monday from 1100–1200 PT.</p>

<p>Call-in info and meeting notes are available <a href="https://docs.google.com/document/d/1BLP2DYt59DqI-FgFCcjw8Ddl4K-WU0nHmQu0sZ_wAGo/">here</a>.</p>

<h3 id="data-types-overview">Data Types Overview</h3>

<p>These are the base data types for defining circuit components:</p>

<p><img src="https://raw.githubusercontent.com/chipsalliance/chisel3/master/docs/src/images/type_hierarchy.svg?sanitize=true" alt="Image" /></p>

<h2 id="contributor-documentation">Contributor Documentation</h2>

<p>This section describes how to get started contributing to Chisel itself, including how to test your version locally against other projects that pull in Chisel using <a href="https://www.scala-sbt.org/1.x/docs/Library-Dependencies.html">sbt’s managed dependencies</a>.</p>

<h3 id="useful-resources-for-contributors">Useful Resources for Contributors</h3>

<p>The <a href="#useful-resources">Useful Resources</a> for users are also helpful for contributors.</p>

<ul>
  <li><a href="https://docs.google.com/presentation/d/114YihixFBPCfUnv1inqAL8UjsiWfcNWdPHX7SeqlRQc"><strong>Chisel Breakdown Slides</strong></a>, an introductory talk about Chisel’s internals</li>
</ul>

<h3 id="compiling-and-testing-chisel">Compiling and Testing Chisel</h3>

<p>You must first install required dependencies to build Chisel locally, please see <a href="SETUP.md">the setup instructions</a>.</p>

<p>Clone and build the Chisel library:</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>git clone https://github.com/chipsalliance/chisel3.git
<span class="nb">cd </span>chisel3
sbt compile
</code></pre></div></div>

<p>In order to run the following unit tests, you will need several tools on your <code class="language-plaintext highlighter-rouge">PATH</code>, namely
<a href="https://www.veripool.org/verilator/">verilator</a>,
<a href="https://yosyshq.net/yosys/">yosys</a>,
<a href="https://github.com/chipsalliance/espresso">espresso</a>,
and <a href="https://github.com/Z3Prover/z3">z3</a>.
Check that each is installed on your <code class="language-plaintext highlighter-rouge">PATH</code> by running <code class="language-plaintext highlighter-rouge">which verilator</code> and so on.</p>

<p>If the compilation succeeded and the dependencies noted above are installed, you can then run the included unit tests by invoking:</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>sbt <span class="nb">test</span>
</code></pre></div></div>

<h3 id="running-projects-against-local-chisel">Running Projects Against Local Chisel</h3>

<p>To use the development version of Chisel (<code class="language-plaintext highlighter-rouge">master</code> branch), you will need to build from source and <code class="language-plaintext highlighter-rouge">publishLocal</code>.
The repository version can be found in the <a href="build.sbt">build.sbt</a> file.
As of the time of writing it was:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">version</span> <span class="o">:=</span> <span class="s">"3.6-SNAPSHOT"</span>
</code></pre></div></div>

<p>To publish your version of Chisel to the local Ivy (sbt’s dependency manager) repository, run:</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>sbt publishLocal
</code></pre></div></div>

<p>The compiled version gets placed in <code class="language-plaintext highlighter-rouge">~/.ivy2/local/edu.berkeley.cs/</code>.
If you need to un-publish your local copy of Chisel, remove the directory generated in <code class="language-plaintext highlighter-rouge">~/.ivy2/local/edu.berkeley.cs/</code>.</p>

<p>In order to have your projects use this version of Chisel, you should update the <code class="language-plaintext highlighter-rouge">libraryDependencies</code> setting in your project’s build.sbt file to:</p>

<div class="language-scala highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="n">libraryDependencies</span> <span class="o">+=</span> <span class="s">"edu.berkeley.cs"</span> <span class="o">%%</span> <span class="s">"chisel3"</span> <span class="o">%</span> <span class="s">"3.6-SNAPSHOT"</span>
</code></pre></div></div>

<h3 id="building-chisel-with-firrtl-in-the-same-sbt-project">Building Chisel with FIRRTL in the same SBT Project</h3>

<p>While we recommend using the library dependency approach as described above, it is possible to build Chisel and FIRRTL in a single SBT project.</p>

<p><strong>Caveats</strong>:</p>

<ul>
  <li>Do not <code class="language-plaintext highlighter-rouge">publishLocal</code> when building this way. The published artifact will be missing the FIRRTL dependency.</li>
</ul>

<p>This works by using <a href="http://eed3si9n.com/hot-source-dependencies-using-sbt-sriracha">sbt-sriracha</a>, an SBT plugin for toggling between source and library dependencies.
It provides two JVM system properties that, when set, will tell SBT to include FIRRTL as a source project:</p>

<ul>
  <li><code class="language-plaintext highlighter-rouge">sbt.sourcemode</code> - when set to true, SBT will look for FIRRTL in the workspace</li>
  <li><code class="language-plaintext highlighter-rouge">sbt.workspace</code> - sets the root directory of the workspace</li>
</ul>

<p>Example use:</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c"># From root of this repo</span>
git clone git@github.com:chipsalliance/firrtl.git
sbt <span class="nt">-Dsbt</span>.sourcemode<span class="o">=</span><span class="nb">true</span> <span class="nt">-Dsbt</span>.workspace<span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div></div>

<p>This is primarily useful for building projects that themselves want to include Chisel as a source dependency.
As an example, see <a href="https://github.com/chipsalliance/rocket-chip">Rocket Chip</a></p>

<h3 id="chisel3-architecture-overview">Chisel3 Architecture Overview</h3>

<p>The Chisel3 compiler consists of these main parts:</p>

<ul>
  <li><strong>The frontend</strong>, <code class="language-plaintext highlighter-rouge">chisel3.*</code>, which is the publicly visible “API” of Chisel and what is used in Chisel RTL. These just add data to the…</li>
  <li><strong>The Builder</strong>, <code class="language-plaintext highlighter-rouge">chisel3.internal.Builder</code>, which maintains global state (like the currently open Module) and contains commands, generating…</li>
  <li><strong>The intermediate data structures</strong>, <code class="language-plaintext highlighter-rouge">chisel3.firrtl.*</code>, which are syntactically very similar to Firrtl. Once the entire circuit has been elaborated, the top-level object (a <code class="language-plaintext highlighter-rouge">Circuit</code>) is then passed to…</li>
  <li><strong>The Firrtl emitter</strong>, <code class="language-plaintext highlighter-rouge">chisel3.firrtl.Emitter</code>, which turns the intermediate data structures into a string that can be written out into a Firrtl file for further processing.</li>
</ul>

<p>Also included is:</p>

<ul>
  <li><strong>The standard library</strong> of circuit generators, <code class="language-plaintext highlighter-rouge">chisel3.util.*</code>. These contain commonly used interfaces and constructors (like <code class="language-plaintext highlighter-rouge">Decoupled</code>, which wraps a signal with a ready-valid pair) as well as fully parameterizable circuit generators (like arbiters and multiplexors).</li>
  <li><strong>Chisel Stage</strong>, <code class="language-plaintext highlighter-rouge">chisel3.stage.*</code>, which contains compilation and test functions that are invoked in the standard Verilog generation and simulation testing infrastructure. These can also be used as part of custom flows.</li>
</ul>

<h3 id="chisel-sub-projects">Chisel Sub-Projects</h3>

<p>Chisel consists of 4 Scala projects; each is its own separate compilation unit:</p>

<ul>
  <li><a href="core"><code class="language-plaintext highlighter-rouge">core</code></a> is the bulk of the source code of Chisel, depends on <code class="language-plaintext highlighter-rouge">macros</code></li>
  <li><a href="src/main"><code class="language-plaintext highlighter-rouge">src/main</code></a> is the “main” that brings it all together and includes a <a href="src/main/scala/chisel3/util"><code class="language-plaintext highlighter-rouge">util</code></a> library, which depends on <code class="language-plaintext highlighter-rouge">core</code></li>
  <li><a href="plugin"><code class="language-plaintext highlighter-rouge">plugin</code></a> is the compiler plugin, no internal dependencies</li>
  <li><a href="macros"><code class="language-plaintext highlighter-rouge">macros</code></a> is most of the macros used in Chisel, no internal dependencies</li>
</ul>

<p>Code that touches lots of APIs that are private to the <code class="language-plaintext highlighter-rouge">chisel3</code> package should belong in <code class="language-plaintext highlighter-rouge">core</code>, while code that is pure Chisel should belong in <code class="language-plaintext highlighter-rouge">src/main</code>.</p>

<h3 id="which-version-should-i-use">Which version should I use?</h3>

<p>We encourage Chisel users (as opposed to Chisel developers), to use the latest release version of Chisel.
This <a href="https://github.com/freechipsproject/chisel-template">chisel-template</a> repository is kept up-to-date, depending on the most recent version of Chisel.
The recommended version is also captured near the top of this README, and in the <a href="https://github.com/chipsalliance/chisel3/releases">Github releases</a> section of this repo.
If you encounter an issue with a released version of Chisel, please file an issue on GitHub mentioning the Chisel version and provide a simple test case (if possible).
Try to reproduce the issue with the associated latest minor release (to verify that the issue hasn’t been addressed).</p>

<p>For more information on our versioning policy and what versions of the various Chisel ecosystem projects work together, see <a href="https://www.chisel-lang.org/chisel3/docs/appendix/versioning.html">Chisel Project Versioning</a>.</p>

<p>If you’re developing a Chisel library (or <code class="language-plaintext highlighter-rouge">chisel3</code> itself), you’ll probably want to work closer to the tip of the development trunk.
By default, the master branches of the chisel repositories are configured to build and publish their version of the code as <code class="language-plaintext highlighter-rouge">Z.Y-SNAPSHOT</code>.
Updated SNAPSHOTs are publised on every push to master.
You are encouraged to do your development against the latest SNAPSHOT, but note that neither API nor ABI compatibility is guaranteed so your code may break at any time.</p>

<h3 id="roadmap">Roadmap</h3>

<p>See (Roadmap)[https://github.com/chipsalliance/chisel3/blob/master/README.md].</p>

</div></div></section><section class="technologies"><div class="container"><div class="row">
            <div class="col-md-4"><div class="first-icon-wrapper"></div><h3>Scala</h3><p>Chisel is powered by Scala and brings all the power of object-oriented and functional programming to type-safe hardware design and generation.</p></div>
          
            <div class="col-md-4"><div class="second-icon-wrapper"></div><h3>Chisel</h3><p>Chisel, the Chisel standard library, and Chisel testing infrastructure enable agile, expressive, and reusable hardware design methodologies.</p></div>
          
            <div class="col-md-4"><div class="third-icon-wrapper"></div><h3>FIRRTL</h3><p>The FIRRTL circuit compiler starts after Chisel and enables backend (FPGA, ASIC, technology) specialization, automated circuit transformation, and Verilog generation.</p></div>
          </div></div></section></main><footer id="site-footer"><div class="container"><div class="row"><div class="col-xs-6"><p>Chisel/FIRRTL is designed and developed by <a href="" target="_blank" rel="noopener noreferrer">the Chisel/FIRRTL Developers</a></p></div><div class="col-xs-6"><p class="text-right"><a href="https://github.com/chipsalliance/chisel3" target="_blank" rel="noopener noreferrer"><span class="fa fa-github"></span>View on GitHub</a></p></div></div><div class="row"><div class="col-xs-6"><p>Website built with <a href="https://47degrees.github.io/sbt-microsites/" target="_blank" rel="noopener noreferrer">sbt-microsites</a> - © 2019 <a href="https://www.47deg.com/" target="_blank" rel="noopener noreferrer">47 Degrees</a></p></div></div></div></footer><script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/3.3.7/js/bootstrap.min.js"></script><script src="/chisel3/highlight/highlight.pack.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.15.10/languages/verilog.min.js"></script><script src="/chisel3/lunr/lunr.js"></script><script>
// For all code blocks, copy the language from the containing div
// to the inner code tag (where hljs expects it to be)
const langPrefix = 'language-';
document.querySelectorAll(`div[class^='${langPrefix}']`).forEach(function(div) {
  div.classList.forEach(function(cssClass) {
    if (cssClass.startsWith(langPrefix)) {
      const lang = cssClass.substring(langPrefix.length);
      div.querySelectorAll('pre code').forEach(function(code) {
        code.classList.add(lang);
      });
    }
  });
});

hljs.configure({languages:['scala','java','bash','verilog']});
hljs.initHighlightingOnLoad();
      </script><script>console.info('\x57\x65\x62\x73\x69\x74\x65\x20\x62\x75\x69\x6c\x74\x20\x77\x69\x74\x68\x3a\x0a\x20\x20\x20\x20\x20\x20\x20\x20\x20\x5f\x5f\x20\x20\x20\x20\x5f\x5f\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x5f\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x20\x5f\x20\x5f\x5f\x0a\x20\x20\x20\x5f\x5f\x5f\x5f\x5f\x2f\x20\x2f\x5f\x20\x20\x2f\x20\x2f\x5f\x20\x20\x20\x20\x20\x20\x5f\x5f\x5f\x5f\x20\x5f\x5f\x5f\x20\x20\x28\x5f\x29\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x5f\x20\x20\x5f\x5f\x5f\x5f\x5f\x28\x5f\x29\x20\x2f\x5f\x5f\x5f\x5f\x20\x20\x5f\x5f\x5f\x5f\x5f\x0a\x20\x20\x2f\x20\x5f\x5f\x5f\x2f\x20\x5f\x5f\x20\x5c\x2f\x20\x5f\x5f\x2f\x5f\x5f\x5f\x5f\x5f\x2f\x20\x5f\x5f\x20\x60\x5f\x5f\x20\x5c\x2f\x20\x2f\x20\x5f\x5f\x5f\x2f\x20\x5f\x5f\x5f\x2f\x20\x5f\x5f\x20\x5c\x2f\x20\x5f\x5f\x5f\x2f\x20\x2f\x20\x5f\x5f\x2f\x20\x5f\x20\x5c\x2f\x20\x5f\x5f\x5f\x2f\x0a\x20\x28\x5f\x5f\x20\x20\x29\x20\x2f\x5f\x2f\x20\x2f\x20\x2f\x5f\x2f\x5f\x5f\x5f\x5f\x5f\x2f\x20\x2f\x20\x2f\x20\x2f\x20\x2f\x20\x2f\x20\x2f\x20\x2f\x5f\x5f\x2f\x20\x2f\x20\x20\x2f\x20\x2f\x5f\x2f\x20\x28\x5f\x5f\x20\x20\x29\x20\x2f\x20\x2f\x5f\x2f\x20\x20\x5f\x5f\x28\x5f\x5f\x20\x20\x29\x0a\x2f\x5f\x5f\x5f\x5f\x2f\x5f\x2e\x5f\x5f\x5f\x2f\x5c\x5f\x5f\x2f\x20\x20\x20\x20\x20\x2f\x5f\x2f\x20\x2f\x5f\x2f\x20\x2f\x5f\x2f\x5f\x2f\x5c\x5f\x5f\x5f\x2f\x5f\x2f\x20\x20\x20\x5c\x5f\x5f\x5f\x5f\x2f\x5f\x5f\x5f\x5f\x2f\x5f\x2f\x5c\x5f\x5f\x2f\x5c\x5f\x5f\x5f\x2f\x5f\x5f\x5f\x5f\x2f\x0a\x0a\x68\x74\x74\x70\x73\x3a\x2f\x2f\x34\x37\x64\x65\x67\x2e\x67\x69\x74\x68\x75\x62\x2e\x69\x6f\x2f\x73\x62\x74\x2d\x6d\x69\x63\x72\x6f\x73\x69\x74\x65\x73')</script><script>((window.gitter = {}).chat = {}).options = {
room: 'chipsalliance/chisel3'};</script><script src="https://sidecar.gitter.im/dist/sidecar.v1.js"></script><script src="/chisel3/js/version-selector.js"></script><script src="/chisel3/js/search.js"></script></body></html>