From 8a4fab4f0baf07f1b8e786219e33f4d98ed083d0 Mon Sep 17 00:00:00 2001
From: Peng Fan <Peng.Fan@freescale.com>
Date: Fri, 29 May 2015 09:12:22 +0800
Subject: [PATCH 1140/1594] MLK-10996 imx: qspi fix ddr delay setting

commit e168ff92f780b8ef74cf7e50ad5cb9d50b1b8007 from
git://git.freescale.com/imx/linux-2.6-imx.git

For i.MX6UL and i.MX7D, ddr delay logic enable bit is changed from i.MX6SX.
If want to enable qspi ddr mode, ddr delay logic should be enabled.

Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
---
 drivers/mtd/spi-nor/fsl-quadspi.c |   16 +++++++++++++++-
 1 files changed, 15 insertions(+), 1 deletions(-)

diff --git a/drivers/mtd/spi-nor/fsl-quadspi.c b/drivers/mtd/spi-nor/fsl-quadspi.c
index 185f651..22fed0a 100644
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
@@ -62,6 +62,11 @@
 #define QUADSPI_MCR_SWRSTSD_SHIFT	0
 #define QUADSPI_MCR_SWRSTSD_MASK	(1 << QUADSPI_MCR_SWRSTSD_SHIFT)
 
+#define QUADSPI_FLSHCR			0x0c
+#define QUADSPI_FLSHCR_TDH_SHIFT	16
+#define QUADSPI_FLSHCR_TDH_MASK		(3 << QUADSPI_FLSHCR_TDH_SHIFT)
+#define QUADSPI_FLSHCR_TDH_DDR_EN	(1 << QUADSPI_FLSHCR_TDH_SHIFT)
+
 #define QUADSPI_IPCR			0x08
 #define QUADSPI_IPCR_SEQID_SHIFT	24
 #define QUADSPI_IPCR_SEQID_MASK		(0xF << QUADSPI_IPCR_SEQID_SHIFT)
@@ -706,10 +711,19 @@ static void fsl_qspi_init_abh_read(struct fsl_qspi *q)
 
 		/* Enable the module again (enable the DDR too) */
 		reg |= QUADSPI_MCR_DDR_EN_MASK;
-		if (needs_ddr_delay(q))
+		if (needs_ddr_delay(q) &&
+		    (q->devtype_data->devtype == FSL_QUADSPI_IMX6SX))
 			reg |= MX6SX_QUADSPI_MCR_TX_DDR_DELAY_EN_MASK;
 
 		writel(reg, q->iobase + QUADSPI_MCR);
+
+		if ((q->devtype_data->devtype == FSL_QUADSPI_IMX6UL) ||
+		    (q->devtype_data->devtype == FSL_QUADSPI_IMX7D)) {
+			reg = readl(q->iobase + QUADSPI_FLSHCR);
+			reg &= ~QUADSPI_FLSHCR_TDH_MASK;
+			reg |= QUADSPI_FLSHCR_TDH_DDR_EN;
+			writel(reg, q->iobase + QUADSPI_FLSHCR);
+		}
 	}
 }
 
-- 
1.7.5.4

