// Seed: 4138424043
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply0 id_3,
    output wand id_4,
    output wire id_5
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output uwire id_3,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    output uwire module_1,
    output uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input tri0 id_11,
    output uwire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    output wand id_16,
    input supply1 id_17,
    output wor id_18,
    input wor id_19,
    input uwire id_20,
    input wor id_21,
    input wire id_22,
    input uwire id_23,
    output tri id_24,
    output wire id_25,
    output uwire id_26,
    input supply0 id_27
);
  assign id_16 = id_5;
  module_0(
      id_20, id_16, id_25, id_11, id_26, id_3
  );
  assign id_12 = 1;
endmodule
