[
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.519637107849121,
        "y": -5.261704444885254
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.319097995758057,
        "y": -0.22459252178668976
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.963444709777832,
        "y": -3.2792916297912598
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.63708209991455,
        "y": -4.117626667022705
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.973787784576416,
        "y": 1.4536787271499634
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.0140390396118164,
        "y": 0.5414644479751587
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.972522735595703,
        "y": -3.427555561065674
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.969706535339355,
        "y": -3.24670672416687
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.315963745117188,
        "y": -2.774919271469116
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.000070571899414,
        "y": -0.04840534180402756
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 9.347851753234863,
        "y": -3.0863208770751953
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.978208541870117,
        "y": -0.04844976216554642
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 9.871611595153809,
        "y": -3.368834972381592
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.138692855834961,
        "y": -4.447136402130127
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.548698425292969,
        "y": -1.7777756452560425
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.709509372711182,
        "y": -0.18781530857086182
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.052359580993652,
        "y": -4.376633167266846
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.563316345214844,
        "y": -5.219585418701172
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.660850524902344,
        "y": -3.803616762161255
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.714948654174805,
        "y": -3.88458514213562
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.852774620056152,
        "y": -2.963329792022705
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.271402835845947,
        "y": 0.439771443605423
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.8128981590270996,
        "y": 0.4215579032897949
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.946981906890869,
        "y": 0.5419020056724548
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.466841697692871,
        "y": -5.423140048980713
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.645242691040039,
        "y": -1.7040386199951172
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.98963737487793,
        "y": 0.4770086407661438
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -11.105911254882812,
        "y": -2.506213665008545
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.005252361297607,
        "y": -0.1554964780807495
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.0100507736206055,
        "y": -5.615943908691406
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.763277530670166,
        "y": -5.658496856689453
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2856295108795166,
        "y": 0.2956952750682831
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.396899223327637,
        "y": -3.7328336238861084
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.739753723144531,
        "y": -1.4753445386886597
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.33034086227417,
        "y": -1.4573614597320557
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.324983596801758,
        "y": -1.3379595279693604
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.48956298828125,
        "y": -1.21610689163208
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.9488375186920166,
        "y": 5.936550617218018
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.3597187995910645,
        "y": -1.0958952903747559
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Chiplet Architectures",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.062018394470215,
        "y": 3.356008768081665
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.929805278778076,
        "y": 0.2797374427318573
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 5.396524429321289,
        "y": -1.1083377599716187
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.120273590087891,
        "y": -1.1265569925308228
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.762920379638672,
        "y": -0.05781774967908859
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.455331563949585,
        "y": 2.3943426609039307
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.722599506378174,
        "y": -1.7522767782211304
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -14.65185832977295,
        "y": -3.417649030685425
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.851129531860352,
        "y": -3.844852924346924
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.059531211853027,
        "y": -2.995811939239502
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.0535922050476074,
        "y": 3.364956855773926
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.1831512451171875,
        "y": -5.716586589813232
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Real System Evaluation",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 12.878087043762207,
        "y": 2.374696969985962
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.446317672729492,
        "y": -0.15244165062904358
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.090343952178955,
        "y": -1.490543007850647
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.943882942199707,
        "y": 2.763821840286255
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.16691255569458,
        "y": 0.09508814662694931
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.0021820068359375,
        "y": 3.319136619567871
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.752715110778809,
        "y": -2.5434587001800537
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.638208866119385,
        "y": 0.1189747229218483
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.8012313842773438,
        "y": -0.24875593185424805
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.149599552154541,
        "y": -1.5990897417068481
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.009535312652588,
        "y": -0.3317345678806305
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.057690620422363,
        "y": -3.513287305831909
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.657427787780762,
        "y": -4.077450752258301
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.949152946472168,
        "y": -3.9513931274414062
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.929421424865723,
        "y": -4.1078386306762695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.815324783325195,
        "y": -4.201338291168213
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.076568603515625,
        "y": -4.108844757080078
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 10.322297096252441,
        "y": -3.759925127029419
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "1": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.186115264892578,
        "y": -0.2218862920999527
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 11.290399551391602,
        "y": 2.784210681915283
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Real System Evaluation",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Benchmarking and Measurement: Measurement Tools and Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.916045665740967,
        "y": 4.659293174743652
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.957093238830566,
        "y": 5.645025730133057
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.786600112915039,
        "y": -1.1968705654144287
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.061792373657227,
        "y": -0.7951741218566895
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.2093687057495117,
        "y": 3.057486057281494
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.5219719409942627,
        "y": 2.407142162322998
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.051705837249756,
        "y": -1.9255127906799316
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.943551063537598,
        "y": -4.151363849639893
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.190430164337158,
        "y": 3.2955362796783447
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 8.868371963500977,
        "y": -0.8908302783966064
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.116069793701172,
        "y": -0.5435072183609009
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 8.846879005432129,
        "y": -0.3009517788887024
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 9.084546089172363,
        "y": -0.7901852130889893
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.223857879638672,
        "y": -0.806797981262207
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 11.766814231872559,
        "y": -3.928100347518921
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 9.215267181396484,
        "y": -1.3916680812835693
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.6603520512580872,
        "y": -5.709546089172363
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Electronic Design Automation (EDA)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -8.118865966796875,
        "y": 2.8842153549194336
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 11.054221153259277,
        "y": -0.5007166862487793
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.561399459838867,
        "y": -4.610313415527344
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 11.847426414489746,
        "y": 0.5481960773468018
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 12.529088973999023,
        "y": 5.579850196838379
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.013771057128906,
        "y": -5.7739763259887695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Interconnection Networks: Topology",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.77835464477539,
        "y": -6.358297824859619
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.947309494018555,
        "y": -1.2639240026474
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.172277450561523,
        "y": -9.409234046936035
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.834079742431641,
        "y": -5.049870014190674
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.705448150634766,
        "y": -6.698455333709717
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.369297981262207,
        "y": -2.6932718753814697
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.259055137634277,
        "y": -0.7064803242683411
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.517477989196777,
        "y": 1.3797876834869385
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Memory Systems: DRAM",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.9434967041015625,
        "y": -5.706833362579346
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -11.919108390808105,
        "y": -2.487807273864746
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.559767723083496,
        "y": 1.1092555522918701
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.330398559570312,
        "y": -2.7703464031219482
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.226846694946289,
        "y": -2.2755703926086426
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -12.365164756774902,
        "y": -2.291363000869751
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.422021865844727,
        "y": -2.465791702270508
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -13.02830982208252,
        "y": -2.2992000579833984
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -11.038406372070312,
        "y": -1.2177294492721558
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -12.047253608703613,
        "y": 0.8917206525802612
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.062190055847168,
        "y": -2.1616287231445312
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -7.796813011169434,
        "y": 0.3800918459892273
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.939729690551758,
        "y": -1.576020359992981
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -8.028931617736816,
        "y": 0.024862943217158318
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.061270236968994,
        "y": -1.3969305753707886
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.8557522892951965,
        "y": -0.8648793697357178
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.818039894104004,
        "y": 0.02556675672531128
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.395233154296875,
        "y": -1.0155049562454224
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.24092435836792,
        "y": 6.387872219085693
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Artificial Intelligence (AI), Deep Learning (DL), and Machine Learning (ML)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.0771493911743164,
        "y": -0.6608224511146545
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Benchmarking and Measurement: Measurement Tools and Techniques",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.9403260946273804,
        "y": -0.6487637758255005
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.868326187133789,
        "y": 0.671802282333374
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.717294692993164,
        "y": 2.3713107109069824
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.714291572570801,
        "y": -0.350774884223938
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Memory Systems: DRAM",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -7.772232532501221,
        "y": 2.1169533729553223
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Computing Domains and Workloads: Scientific Computing and Simulations"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -9.298653602600098,
        "y": 0.8548659682273865
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.723005771636963,
        "y": -0.39736974239349365
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.028337001800537,
        "y": -0.4539624750614166
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.991253852844238,
        "y": -0.4593345820903778
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.2975924015045166,
        "y": 3.0784337520599365
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.8225772380828857,
        "y": 2.3319272994995117
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.732295274734497,
        "y": 2.302849531173706
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.081146240234375,
        "y": -2.962646961212158
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.6575422286987305,
        "y": -1.6834185123443604
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.870573043823242,
        "y": -0.18926194310188293
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.676666259765625,
        "y": 2.297628879547119
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.943680763244629,
        "y": 2.6586625576019287
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.6683475971221924,
        "y": 2.571566104888916
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.310892105102539,
        "y": -1.0339106321334839
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.9628095626831055,
        "y": -0.37118181586265564
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.307378768920898,
        "y": -1.0176825523376465
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.8876147270202637,
        "y": 2.6242916584014893
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.8378193378448486,
        "y": -0.4674251675605774
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.261946678161621,
        "y": 2.6591978073120117
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -6.058082580566406,
        "y": 1.2900826930999756
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.640145301818848,
        "y": -0.3879731297492981
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.236783027648926,
        "y": -0.9618310332298279
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.290567398071289,
        "y": -0.42832913994789124
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.48797082901001,
        "y": -0.6210328936576843
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.979346752166748,
        "y": -0.6232241988182068
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.4531049728393555,
        "y": -0.5869520902633667
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.790683269500732,
        "y": -0.5299230813980103
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.7327589988708496,
        "y": 2.593564748764038
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.030821442604065,
        "y": -2.0956201553344727
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.815524101257324,
        "y": -0.4328993856906891
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.646866321563721,
        "y": -1.9643044471740723
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Computing Domains and Workloads: Embedded and Mobile Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.075724124908447,
        "y": 0.04877820611000061
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.5049998760223389,
        "y": 3.414811134338379
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.784467697143555,
        "y": -0.44058626890182495
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.6575642824172974,
        "y": 2.1722612380981445
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.668956756591797,
        "y": -0.6879472732543945
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.635253429412842,
        "y": -0.708216667175293
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.1182430982589722,
        "y": 1.0280561447143555
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Computing Domains and Workloads: Autonomous Systems",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.4375,
        "y": 0.9966458082199097
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.266401767730713,
        "y": 0.6210465431213379
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Emerging Architectures: Quantum Computing Architectures",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.9629257917404175,
        "y": -0.7283677458763123
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.2751686573028564,
        "y": -0.8287752866744995
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.3272902965545654,
        "y": 0.028060197830200195
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Autonomous Systems",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 1.9302129745483398,
        "y": -3.543696641921997
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.312774896621704,
        "y": -1.813920497894287
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Architecture Modeling and Simulation",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.9919581413269043,
        "y": -0.25278398394584656
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.623227596282959,
        "y": -2.245084285736084
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 2.747382164001465,
        "y": -1.5478814840316772
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Hardware Accelerator Architectures",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.7328922748565674,
        "y": 2.5390777587890625
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.740410089492798,
        "y": 2.4923641681671143
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.700413227081299,
        "y": 2.5371475219726562
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.194886684417725,
        "y": 0.6922659873962402
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.6964662075042725,
        "y": 2.5302205085754395
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.6727659702301025,
        "y": 2.5405945777893066
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.6579747200012207,
        "y": 2.2828481197357178
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.052825927734375,
        "y": 6.482540607452393
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.248806953430176,
        "y": -0.505454421043396
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 10.45897388458252,
        "y": -0.7409515976905823
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.809300422668457,
        "y": -4.542585849761963
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.277718544006348,
        "y": -1.088860034942627
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.307172775268555,
        "y": -0.7514797449111938
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.461149215698242,
        "y": -4.7536725997924805
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.590200901031494,
        "y": -0.7566152811050415
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.706128120422363,
        "y": -1.3360395431518555
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.113969326019287,
        "y": -0.7781466841697693
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.499000549316406,
        "y": -1.6521706581115723
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.222132205963135,
        "y": -1.5225789546966553
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.333446502685547,
        "y": -4.506760597229004
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.045869827270508,
        "y": -1.2257561683654785
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.129907608032227,
        "y": -1.2205324172973633
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.087577819824219,
        "y": -4.228044509887695
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.523839950561523,
        "y": -1.1847018003463745
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.166643142700195,
        "y": -1.2915366888046265
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Chiplet Architectures",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1736867427825928,
        "y": 3.135471820831299
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -8.225082397460938,
        "y": -2.0501060485839844
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.9183402061462402,
        "y": -0.2840591073036194
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.52822732925415,
        "y": -0.13022223114967346
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.46517276763916,
        "y": -0.14000406861305237
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.253338098526001,
        "y": 2.9935708045959473
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.6971302032470703,
        "y": 2.368030548095703
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.445619583129883,
        "y": -0.16893737018108368
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.469561576843262,
        "y": -0.21846960484981537
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2944140434265137,
        "y": 2.886441469192505
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.9137399196624756,
        "y": -0.4880005717277527
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Approximate Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.9285802841186523,
        "y": -0.5445803999900818
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.0349907875061035,
        "y": -0.39275121688842773
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1941215991973877,
        "y": 3.0444655418395996
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.029926300048828,
        "y": -1.8779112100601196
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.4108049869537354,
        "y": 0.899836003780365
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.9207983016967773,
        "y": -0.6083878874778748
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.54180908203125,
        "y": -0.31276628375053406
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.9361672401428223,
        "y": -0.6923237442970276
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.2103514671325684,
        "y": 2.9919135570526123
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Modeling and Simulation: Architecture Modeling and Simulation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.037581443786621,
        "y": -0.3635636270046234
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.013223648071289,
        "y": -0.3820653259754181
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.9326253533363342,
        "y": -3.406170129776001
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.185768127441406,
        "y": -0.674142062664032
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.8177900314331055,
        "y": -0.25211313366889954
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.355122089385986,
        "y": -0.8968725800514221
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.9690206050872803,
        "y": -0.9166415929794312
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.274989604949951,
        "y": -0.5229461789131165
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.2136869430542,
        "y": -4.325084209442139
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.242408752441406,
        "y": -0.6331009268760681
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.9583420753479004,
        "y": -0.9907389283180237
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.966055393218994,
        "y": -1.0271556377410889
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.975807189941406,
        "y": -6.476998805999756
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.990915298461914,
        "y": -1.1106255054473877
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.941089153289795,
        "y": -1.04929518699646
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.9438743591308594,
        "y": -1.0855867862701416
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.009805679321289,
        "y": -1.2192686796188354
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.0773773193359375,
        "y": -0.9601773619651794
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.293720006942749,
        "y": 2.7825448513031006
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.041744232177734,
        "y": -1.094868779182434
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.6693472862243652,
        "y": 2.141944169998169
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.9573142528533936,
        "y": -1.1824427843093872
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.9959208965301514,
        "y": -2.3076679706573486
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -6.312213897705078,
        "y": -2.4766297340393066
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.0447587966918945,
        "y": -1.1363123655319214
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.0206780433654785,
        "y": -1.3552789688110352
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.034336566925049,
        "y": -1.3887407779693604
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.316498756408691,
        "y": -0.5288902521133423
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.162455081939697,
        "y": -1.1948338747024536
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.0365447998046875,
        "y": -1.6931889057159424
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.048424243927002,
        "y": -1.7161110639572144
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.071341514587402,
        "y": -1.3177244663238525
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.466686248779297,
        "y": 9.02143383026123
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.060622692108154,
        "y": -1.3123817443847656
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.253674507141113,
        "y": -0.949166476726532
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Blockchain and Cryptocurrencies",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.020509243011475,
        "y": -1.5643000602722168
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.038294792175293,
        "y": -1.4950991868972778
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.497061252593994,
        "y": 0.7053368091583252
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.32577896118164,
        "y": -2.109604597091675
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.307110786437988,
        "y": -0.9884088635444641
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.159475326538086,
        "y": -1.6773948669433594
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.750942707061768,
        "y": -5.555475234985352
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.497000694274902,
        "y": -5.640015125274658
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.1264967918396,
        "y": -1.6474366188049316
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.103665828704834,
        "y": -1.4692569971084595
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.148842811584473,
        "y": -1.7077616453170776
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.80268669128418,
        "y": -2.1529958248138428
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.117043495178223,
        "y": -1.5151331424713135
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.5743582248687744,
        "y": 2.142469882965088
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.244218826293945,
        "y": -1.4758296012878418
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.547797918319702,
        "y": 2.0619051456451416
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.3799386024475098,
        "y": -2.224372148513794
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.198234558105469,
        "y": -1.9405267238616943
    },
    {
        "question_id": -1,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -4.128477573394775,
        "y": -1.5227482318878174
    },
    {
        "question_id": 123121057,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -5.1956787109375,
        "y": -0.8286114931106567
    },
    {
        "question_id": 123121058,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.171823501586914,
        "y": -0.8278005123138428
    },
    {
        "question_id": 123121059,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.519467830657959,
        "y": 2.43831205368042
    },
    {
        "question_id": 123121060,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "1": "Computing Domains and Workloads: Security and Privacy-Preserving Computing",
            "2": "IP Design and Manufacturing: Intellectual Property (IP) Cores"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.6856999397277832,
        "y": -0.23303614556789398
    },
    {
        "question_id": 123121061,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.6438429355621338,
        "y": -1.468992829322815
    },
    {
        "question_id": 123121062,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.560606598854065,
        "y": -1.0816988945007324
    },
    {
        "question_id": 123121063,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.511225461959839,
        "y": 2.5516579151153564
    },
    {
        "question_id": 123121064,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.2840399742126465,
        "y": -1.9223904609680176
    },
    {
        "question_id": 123121065,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.6985840797424316,
        "y": -0.41037076711654663
    },
    {
        "question_id": 123121066,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.186461925506592,
        "y": -1.7991526126861572
    },
    {
        "question_id": 123121067,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.170154094696045,
        "y": -1.80060875415802
    },
    {
        "question_id": 123121068,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 2.60294771194458,
        "y": 1.7750351428985596
    },
    {
        "question_id": 123121069,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5838489532470703,
        "y": -0.2382749766111374
    },
    {
        "question_id": 123121070,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.262653350830078,
        "y": -2.1816554069519043
    },
    {
        "question_id": 123121071,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.48960018157959,
        "y": 6.077681541442871
    },
    {
        "question_id": 123121072,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.147538185119629,
        "y": -0.8850899338722229
    },
    {
        "question_id": 123121073,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Memory Systems: DRAM",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.0853464603424072,
        "y": -0.7715972661972046
    },
    {
        "question_id": 123121074,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.413585662841797,
        "y": -0.7078012228012085
    },
    {
        "question_id": 123121075,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Circuits: 3D Integration",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.12520051002502441,
        "y": 5.680079936981201
    },
    {
        "question_id": 123121076,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.1825175285339355,
        "y": -0.7575771808624268
    },
    {
        "question_id": 123121077,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.811535120010376,
        "y": 0.10652938485145569
    },
    {
        "question_id": 123121078,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "1": "Circuits: 3D Integration",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 3.2145142555236816,
        "y": 1.8648300170898438
    },
    {
        "question_id": 123121079,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.592310905456543,
        "y": 8.517423629760742
    },
    {
        "question_id": 123121080,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.773917198181152,
        "y": 5.08253288269043
    },
    {
        "question_id": 123121081,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Benchmarking and Measurement: Measurement Tools and Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.301463603973389,
        "y": 4.819488048553467
    },
    {
        "question_id": 123121082,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Computing Domains and Workloads: Scientific Computing and Simulations"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.252058029174805,
        "y": 4.767414569854736
    },
    {
        "question_id": 123121083,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.567292213439941,
        "y": 3.968207836151123
    },
    {
        "question_id": 123121084,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.1523131132125854,
        "y": -0.8031085133552551
    },
    {
        "question_id": 123121085,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Measurement Tools and Techniques",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.07171106338501,
        "y": 5.414989471435547
    },
    {
        "question_id": 123121086,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.411431312561035,
        "y": 4.789527416229248
    },
    {
        "question_id": 123121087,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.173579692840576,
        "y": 5.18115234375
    },
    {
        "question_id": 123121088,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.7132943868637085,
        "y": -1.5686091184616089
    },
    {
        "question_id": 123121089,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.4159493446350098,
        "y": 0.7826840281486511
    },
    {
        "question_id": 123121090,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.6007030010223389,
        "y": -0.6549227237701416
    },
    {
        "question_id": 123121091,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Performance Analysis and Optimization: Workload Characterization and Optimization",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.303564429283142,
        "y": 4.237733840942383
    },
    {
        "question_id": 123121092,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.300108432769775,
        "y": -0.406322717666626
    },
    {
        "question_id": 123121093,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.909419059753418,
        "y": 4.024057865142822
    },
    {
        "question_id": 123121094,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.052906513214111,
        "y": 3.9445528984069824
    },
    {
        "question_id": 123121095,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.883376598358154,
        "y": 3.942967653274536
    },
    {
        "question_id": 123121097,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.818045616149902,
        "y": -2.430943012237549
    },
    {
        "question_id": 123121098,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.258676528930664,
        "y": -2.387676954269409
    },
    {
        "question_id": 123121099,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.4364664554595947,
        "y": 2.619367837905884
    },
    {
        "question_id": 123121100,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.048733234405518,
        "y": -3.4106414318084717
    },
    {
        "question_id": 123121101,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.08671236038208,
        "y": 1.413189172744751
    },
    {
        "question_id": 123121104,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.626566410064697,
        "y": -0.4478857219219208
    },
    {
        "question_id": 123121107,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.460887908935547,
        "y": -3.8908262252807617
    },
    {
        "question_id": 123121110,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.51506519317627,
        "y": -3.937314987182617
    },
    {
        "question_id": 123121111,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.828178405761719,
        "y": -3.8894131183624268
    },
    {
        "question_id": 123121113,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.141182899475098,
        "y": -3.100353240966797
    },
    {
        "question_id": 123121116,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.1982011795043945,
        "y": -0.7343894839286804
    },
    {
        "question_id": 123121121,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.393604278564453,
        "y": -4.07490873336792
    },
    {
        "question_id": 123121125,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.216014862060547,
        "y": -0.15306773781776428
    },
    {
        "question_id": 123121127,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.818848133087158,
        "y": -5.149134159088135
    },
    {
        "question_id": 123121128,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.720260143280029,
        "y": -0.5674500465393066
    },
    {
        "question_id": 123121130,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.559788703918457,
        "y": -0.17762324213981628
    },
    {
        "question_id": 123121134,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.420150756835938,
        "y": -3.087421417236328
    },
    {
        "question_id": 123121135,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.645834445953369,
        "y": 4.748135089874268
    },
    {
        "question_id": 123121136,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.194476127624512,
        "y": -4.294491291046143
    },
    {
        "question_id": 123121142,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.842721939086914,
        "y": -2.842881202697754
    },
    {
        "question_id": 123121144,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.574743270874023,
        "y": -4.351196765899658
    },
    {
        "question_id": 123121146,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.464624404907227,
        "y": -4.058170795440674
    },
    {
        "question_id": 123121150,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.574307441711426,
        "y": 0.09642106294631958
    },
    {
        "question_id": 123121151,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 4.680044174194336,
        "y": -0.24796202778816223
    },
    {
        "question_id": 123121153,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.4714248180389404,
        "y": 2.676154136657715
    },
    {
        "question_id": 123121154,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.4718754291534424,
        "y": 2.6299588680267334
    },
    {
        "question_id": 123121155,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.248400688171387,
        "y": 4.53013801574707
    },
    {
        "question_id": 123121157,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.625731945037842,
        "y": 2.6513166427612305
    },
    {
        "question_id": 123121158,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.574047565460205,
        "y": 2.7486515045166016
    },
    {
        "question_id": 123121159,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.362461566925049,
        "y": -0.6708991527557373
    },
    {
        "question_id": 123121161,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.492476224899292,
        "y": 2.7167160511016846
    },
    {
        "question_id": 123121162,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.68217658996582,
        "y": 0.6909686923027039
    },
    {
        "question_id": 123121163,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.236697673797607,
        "y": -0.8005640506744385
    },
    {
        "question_id": 123121164,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.3513400554656982,
        "y": 2.8370325565338135
    },
    {
        "question_id": 123121167,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Benchmarking and Measurement: Real System Evaluation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.0637812614440918,
        "y": 1.57834792137146
    },
    {
        "question_id": 123121169,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.210989475250244,
        "y": -0.8141692280769348
    },
    {
        "question_id": 123121171,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.161029815673828,
        "y": -0.890184760093689
    },
    {
        "question_id": 123121173,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.164006233215332,
        "y": -0.8483335375785828
    },
    {
        "question_id": 123121174,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.1148295402526855,
        "y": -0.9246928691864014
    },
    {
        "question_id": 123121175,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.080793857574463,
        "y": -1.0029301643371582
    },
    {
        "question_id": 123121176,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.100089073181152,
        "y": -0.9221598505973816
    },
    {
        "question_id": 123121177,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.9944071769714355,
        "y": -1.8285880088806152
    },
    {
        "question_id": 123121179,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.050003528594971,
        "y": -0.9827359318733215
    },
    {
        "question_id": 123121180,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.057585716247559,
        "y": -0.9725257754325867
    },
    {
        "question_id": 123121183,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.0088911056518555,
        "y": -1.0211738348007202
    },
    {
        "question_id": 123121185,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.9892964363098145,
        "y": -1.0409214496612549
    },
    {
        "question_id": 123121187,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.9696784019470215,
        "y": -1.0602796077728271
    },
    {
        "question_id": 123121188,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.115207672119141,
        "y": -0.8644441366195679
    },
    {
        "question_id": 123121191,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.933178424835205,
        "y": -1.0907213687896729
    },
    {
        "question_id": 123121193,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.939966678619385,
        "y": 0.9234606027603149
    },
    {
        "question_id": 123121195,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.478316068649292,
        "y": 2.4504501819610596
    },
    {
        "question_id": 123121198,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.823454856872559,
        "y": 1.1880451440811157
    },
    {
        "question_id": 123121199,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.92810583114624,
        "y": -1.1039798259735107
    },
    {
        "question_id": 123121200,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.8943124413490295,
        "y": 3.1723592281341553
    },
    {
        "question_id": 123121201,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Approximate Computing",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.786795735359192,
        "y": 2.591796875
    },
    {
        "question_id": 123121202,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.497023582458496,
        "y": 0.29305946826934814
    },
    {
        "question_id": 123121203,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.4491243362426758,
        "y": 0.06651439517736435
    },
    {
        "question_id": 123121205,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.655407428741455,
        "y": -1.1654788255691528
    },
    {
        "question_id": 123121206,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.510660171508789,
        "y": -1.3105671405792236
    },
    {
        "question_id": 123121210,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -2.38991641998291,
        "y": 4.174622535705566
    },
    {
        "question_id": 123121211,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2822272777557373,
        "y": 2.8900561332702637
    },
    {
        "question_id": 123121212,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.880800247192383,
        "y": 4.120665550231934
    },
    {
        "question_id": 123121213,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.6636077165603638,
        "y": 3.209048271179199
    },
    {
        "question_id": 123121214,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.4978010654449463,
        "y": 3.1875555515289307
    },
    {
        "question_id": 123121215,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.5906529426574707,
        "y": 3.354588031768799
    },
    {
        "question_id": 123121216,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.3654561042785645,
        "y": 2.9558920860290527
    },
    {
        "question_id": 123121218,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.3024394512176514,
        "y": 2.9852113723754883
    },
    {
        "question_id": 123121219,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.776402473449707,
        "y": -1.3347612619400024
    },
    {
        "question_id": 123121220,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.6211791038513184,
        "y": 2.8825137615203857
    },
    {
        "question_id": 123121223,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.645991086959839,
        "y": 2.2666101455688477
    },
    {
        "question_id": 123121224,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.565286159515381,
        "y": -1.5185000896453857
    },
    {
        "question_id": 123121225,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.3952271938323975,
        "y": 1.1272976398468018
    },
    {
        "question_id": 123121226,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.8257222175598145,
        "y": -1.250375509262085
    },
    {
        "question_id": 123121229,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.2165422439575195,
        "y": -1.8154491186141968
    },
    {
        "question_id": 123121232,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.860687732696533,
        "y": -1.1438663005828857
    },
    {
        "question_id": 123121233,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.8128767013549805,
        "y": -1.2145092487335205
    },
    {
        "question_id": 123121234,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.797084331512451,
        "y": -1.2314413785934448
    },
    {
        "question_id": 123121236,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.7937216758728027,
        "y": 1.6868891716003418
    },
    {
        "question_id": 123121238,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.651219367980957,
        "y": -1.3656480312347412
    },
    {
        "question_id": 123121244,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.2283005714416504,
        "y": 2.703368663787842
    },
    {
        "question_id": 123121245,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.432039260864258,
        "y": -1.4536263942718506
    },
    {
        "question_id": 123121246,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.5347487926483154,
        "y": 2.662498712539673
    },
    {
        "question_id": 123121248,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.18080472946167,
        "y": 2.7335994243621826
    },
    {
        "question_id": 123121249,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.137686014175415,
        "y": 2.7479469776153564
    },
    {
        "question_id": 123121250,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.123101234436035,
        "y": 2.6746511459350586
    },
    {
        "question_id": 123121255,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1841723918914795,
        "y": 2.5130248069763184
    },
    {
        "question_id": 123121258,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Hardware Accelerator Architectures",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.085060253739357,
        "y": 1.675204873085022
    },
    {
        "question_id": 123121259,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.4192306399345398,
        "y": 2.575590133666992
    },
    {
        "question_id": 123121261,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.333517074584961,
        "y": 3.049361228942871
    },
    {
        "question_id": 123121263,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -0.6245939135551453,
        "y": 2.581566095352173
    },
    {
        "question_id": 123121265,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.49038171768188477,
        "y": 2.6504600048065186
    },
    {
        "question_id": 123121266,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.12064266204834,
        "y": 6.6528096199035645
    },
    {
        "question_id": 123121268,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.9504737257957458,
        "y": 2.883711814880371
    },
    {
        "question_id": 123121269,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.157932758331299,
        "y": 2.538133144378662
    },
    {
        "question_id": 123121271,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.00024947524070739746,
        "y": 3.0612921714782715
    },
    {
        "question_id": 123121272,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.0040618255734443665,
        "y": 3.027855157852173
    },
    {
        "question_id": 123121273,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Hardware Accelerator Architectures",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5891231298446655,
        "y": 0.17214296758174896
    },
    {
        "question_id": 123121274,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -0.7293803095817566,
        "y": 2.4678053855895996
    },
    {
        "question_id": 123121279,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.949812889099121,
        "y": -1.0382018089294434
    },
    {
        "question_id": 123121280,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.0554938316345215,
        "y": 1.2130749225616455
    },
    {
        "question_id": 123121283,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.129831790924072,
        "y": 1.8053686618804932
    },
    {
        "question_id": 123121284,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.34938383102417,
        "y": 1.9104100465774536
    },
    {
        "question_id": 123122166,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.090214252471924,
        "y": 2.912306308746338
    },
    {
        "question_id": 123122167,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.063895344734192,
        "y": -0.10292807221412659
    },
    {
        "question_id": 123122169,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.9275072813034058,
        "y": -1.5787928104400635
    },
    {
        "question_id": 123122172,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.17622184753418,
        "y": -4.339978218078613
    },
    {
        "question_id": 123122173,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.438441038131714,
        "y": 2.868335008621216
    },
    {
        "question_id": 123122174,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.658805847167969,
        "y": -4.5428361892700195
    },
    {
        "question_id": 123122176,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.678947448730469,
        "y": -4.618502616882324
    },
    {
        "question_id": 123122178,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.734685897827148,
        "y": -4.641384124755859
    },
    {
        "question_id": 123122179,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.7069642543792725,
        "y": -3.706136703491211
    },
    {
        "question_id": 123122180,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.595492362976074,
        "y": -4.682289123535156
    },
    {
        "question_id": 123122181,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.637592315673828,
        "y": -4.7896623611450195
    },
    {
        "question_id": 123122183,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.815901756286621,
        "y": -4.855309009552002
    },
    {
        "question_id": 123122187,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.381701469421387,
        "y": -4.422247886657715
    },
    {
        "question_id": 123122189,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.313340187072754,
        "y": -4.483770847320557
    },
    {
        "question_id": 123122191,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.494144439697266,
        "y": -4.855307102203369
    },
    {
        "question_id": 123122192,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.566832542419434,
        "y": -4.944770812988281
    },
    {
        "question_id": 123122194,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.693295478820801,
        "y": -2.602717161178589
    },
    {
        "question_id": 123122197,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.233370780944824,
        "y": -1.8437004089355469
    },
    {
        "question_id": 123122198,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.507718086242676,
        "y": 3.01556658744812
    },
    {
        "question_id": 123122200,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 9.142394065856934,
        "y": -4.354939937591553
    },
    {
        "question_id": 123122202,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.772228240966797,
        "y": -4.706291198730469
    },
    {
        "question_id": 123122203,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.079139232635498,
        "y": 2.960134267807007
    },
    {
        "question_id": 123122210,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -0.8550025224685669,
        "y": 3.730576515197754
    },
    {
        "question_id": 123122212,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network On-Chip (NoC)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 2.753175973892212,
        "y": -2.1058614253997803
    },
    {
        "question_id": 123122213,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.518850326538086,
        "y": -5.01362943649292
    },
    {
        "question_id": 123122214,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.508832931518555,
        "y": -5.074830055236816
    },
    {
        "question_id": 123122215,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.121797561645508,
        "y": -4.3455705642700195
    },
    {
        "question_id": 123122220,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.930784702301025,
        "y": -1.0553680658340454
    },
    {
        "question_id": 123122222,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5375847816467285,
        "y": -0.9195841550827026
    },
    {
        "question_id": 123122224,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Emerging Architectures: Quantum Computing Architectures",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.42443135380744934,
        "y": -1.4104210138320923
    },
    {
        "question_id": 123122225,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.6640312671661377,
        "y": -1.2050529718399048
    },
    {
        "question_id": 123122227,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.4006354808807373,
        "y": -1.1300791501998901
    },
    {
        "question_id": 123122229,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.034104347229004,
        "y": -1.3023279905319214
    },
    {
        "question_id": 123122230,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.3147472143173218,
        "y": -1.313348412513733
    },
    {
        "question_id": 123122234,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.639356255531311,
        "y": -1.3988813161849976
    },
    {
        "question_id": 123122237,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: Solid State Drives and Hard Disk Drives"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.4285922050476074,
        "y": -0.6897856593132019
    },
    {
        "question_id": 123122241,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 1.9770748615264893,
        "y": -0.9303777813911438
    },
    {
        "question_id": 123122245,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5411691665649414,
        "y": -1.9470036029815674
    },
    {
        "question_id": 123122246,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.5357294082641602,
        "y": -1.9954313039779663
    },
    {
        "question_id": 123122247,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.665265440940857,
        "y": -2.0358352661132812
    },
    {
        "question_id": 123122248,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.7982856035232544,
        "y": -1.3451406955718994
    },
    {
        "question_id": 123122249,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.2082676887512207,
        "y": -1.0607495307922363
    },
    {
        "question_id": 123122251,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.4872164726257324,
        "y": -0.950751543045044
    },
    {
        "question_id": 123122252,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.0937094688415527,
        "y": -1.5463204383850098
    },
    {
        "question_id": 123122253,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.2705156803131104,
        "y": -1.1039130687713623
    },
    {
        "question_id": 123122255,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 2.8981149196624756,
        "y": -3.6069040298461914
    },
    {
        "question_id": 123122260,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.1149541139602661,
        "y": 1.5861750841140747
    },
    {
        "question_id": 123122261,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9724606275558472,
        "y": -1.1915608644485474
    },
    {
        "question_id": 123122262,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.899737000465393,
        "y": -1.5681284666061401
    },
    {
        "question_id": 123122267,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.112225294113159,
        "y": -2.62681245803833
    },
    {
        "question_id": 123122268,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Power-Aware and Energy-Efficient Computing",
            "1": "Computing Domains and Workloads: High-Performance Computing (HPC)",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.321751594543457,
        "y": -1.0570309162139893
    },
    {
        "question_id": 123122270,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 1.871945858001709,
        "y": -0.4629024863243103
    },
    {
        "question_id": 123122272,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.150323867797852,
        "y": -1.545934796333313
    },
    {
        "question_id": 123122273,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Multimedia, Graphics, and Gaming",
            "1": "Computing Domains and Workloads: Embedded and Mobile Computing",
            "2": "Computing Domains and Workloads: High-Performance Computing (HPC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.43110865354537964,
        "y": -0.739891767501831
    },
    {
        "question_id": 123122274,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.227471828460693,
        "y": -1.8312305212020874
    },
    {
        "question_id": 123122276,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.214117050170898,
        "y": -1.8296477794647217
    },
    {
        "question_id": 123122277,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.231362342834473,
        "y": -1.7788296937942505
    },
    {
        "question_id": 123122278,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.230637550354004,
        "y": -1.8866814374923706
    },
    {
        "question_id": 123122283,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.596435070037842,
        "y": -0.785653293132782
    },
    {
        "question_id": 123122284,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.252015113830566,
        "y": -1.9027905464172363
    },
    {
        "question_id": 123122287,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.537957668304443,
        "y": -5.113259315490723
    },
    {
        "question_id": 123122288,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.705150604248047,
        "y": -1.361353874206543
    },
    {
        "question_id": 123122292,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.290238857269287,
        "y": -1.531426191329956
    },
    {
        "question_id": 123122296,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.218657493591309,
        "y": -1.8893409967422485
    },
    {
        "question_id": 123122297,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": -3.38871169090271,
        "y": 2.0449483394622803
    },
    {
        "question_id": 123122298,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.23567533493042,
        "y": -1.8952146768569946
    },
    {
        "question_id": 123122299,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.811427354812622,
        "y": 0.7026548981666565
    },
    {
        "question_id": 123122300,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.251519203186035,
        "y": -1.873184084892273
    },
    {
        "question_id": 123122302,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.265559196472168,
        "y": -1.817718744277954
    },
    {
        "question_id": 123122305,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.267533302307129,
        "y": -1.8847039937973022
    },
    {
        "question_id": 123122306,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.280366897583008,
        "y": -1.9207364320755005
    },
    {
        "question_id": 123122308,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.7037992477417,
        "y": -2.8974831104278564
    },
    {
        "question_id": 123122312,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.601664543151855,
        "y": -3.8309133052825928
    },
    {
        "question_id": 123122316,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.971395492553711,
        "y": -4.967606067657471
    },
    {
        "question_id": 123122317,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.951980590820312,
        "y": -5.115319728851318
    },
    {
        "question_id": 123122318,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.827753067016602,
        "y": -4.6352057456970215
    },
    {
        "question_id": 123122319,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.941814422607422,
        "y": -4.804192543029785
    },
    {
        "question_id": 123122320,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.103135108947754,
        "y": 2.293400287628174
    },
    {
        "question_id": 123122321,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Computing Domains and Workloads: Cloud and Datacenter Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.167741775512695,
        "y": -1.1620972156524658
    },
    {
        "question_id": 123122322,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.89719295501709,
        "y": -1.0918012857437134
    },
    {
        "question_id": 123122325,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.980551719665527,
        "y": -5.16239595413208
    },
    {
        "question_id": 123122327,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.518284797668457,
        "y": -3.060070514678955
    },
    {
        "question_id": 123122329,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.095775604248047,
        "y": -4.316089153289795
    },
    {
        "question_id": 123122333,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.652441024780273,
        "y": -4.897132873535156
    },
    {
        "question_id": 123122335,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.105245590209961,
        "y": -4.3456292152404785
    },
    {
        "question_id": 123122336,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.817138671875,
        "y": -4.663805961608887
    },
    {
        "question_id": 123122337,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.960976600646973,
        "y": -4.428215026855469
    },
    {
        "question_id": 123122339,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.074440002441406,
        "y": -2.9969289302825928
    },
    {
        "question_id": 123122340,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 10.38510513305664,
        "y": -0.9543989896774292
    },
    {
        "question_id": 123122341,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.047411918640137,
        "y": -3.2189221382141113
    },
    {
        "question_id": 123122343,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.556117057800293,
        "y": -1.0938224792480469
    },
    {
        "question_id": 123122345,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.916305065155029,
        "y": -0.6065717935562134
    },
    {
        "question_id": 123122347,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 7.5329413414001465,
        "y": -0.7258011698722839
    },
    {
        "question_id": 123122348,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.196178913116455,
        "y": -1.193451166152954
    },
    {
        "question_id": 123122351,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Memory Systems: Caching",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.846267700195312,
        "y": -3.7229371070861816
    },
    {
        "question_id": 123122352,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.06291389465332,
        "y": -0.6504315733909607
    },
    {
        "question_id": 123122353,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.572420120239258,
        "y": -1.4046133756637573
    },
    {
        "question_id": 123122358,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.115257740020752,
        "y": 0.8388053178787231
    },
    {
        "question_id": 123122359,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.082521438598633,
        "y": -0.5411171317100525
    },
    {
        "question_id": 123122360,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.692673683166504,
        "y": -1.3084425926208496
    },
    {
        "question_id": 123122363,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.266299247741699,
        "y": -1.8685246706008911
    },
    {
        "question_id": 123122366,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.266827583312988,
        "y": -1.2705210447311401
    },
    {
        "question_id": 123451241,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.818724155426025,
        "y": -1.1705067157745361
    },
    {
        "question_id": 123451242,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.486012935638428,
        "y": -1.5683116912841797
    },
    {
        "question_id": 123451243,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.834115982055664,
        "y": -1.1487985849380493
    },
    {
        "question_id": 123451244,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.817168712615967,
        "y": -1.1639786958694458
    },
    {
        "question_id": 123451247,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.6340131759643555,
        "y": -1.36858332157135
    },
    {
        "question_id": 123451251,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -1.2557787895202637,
        "y": -0.20422866940498352
    },
    {
        "question_id": 123451253,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.2622876167297363,
        "y": -0.2758968472480774
    },
    {
        "question_id": 123451257,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.5213494300842285,
        "y": -1.4977387189865112
    },
    {
        "question_id": 123451259,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.816845417022705,
        "y": -1.0184741020202637
    },
    {
        "question_id": 123451260,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.642801284790039,
        "y": -1.345216989517212
    },
    {
        "question_id": 123451261,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.242599964141846,
        "y": -1.0798289775848389
    },
    {
        "question_id": 123451263,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.6291327476501465,
        "y": -1.357775330543518
    },
    {
        "question_id": 123451266,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.616940021514893,
        "y": -1.3650870323181152
    },
    {
        "question_id": 123451270,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.749446392059326,
        "y": -1.225966215133667
    },
    {
        "question_id": 123451272,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.594592094421387,
        "y": -1.3838478326797485
    },
    {
        "question_id": 123451275,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.548670768737793,
        "y": -1.4398624897003174
    },
    {
        "question_id": 123451282,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.143568515777588,
        "y": -0.814372718334198
    },
    {
        "question_id": 123451285,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.226483345031738,
        "y": -1.5453765392303467
    },
    {
        "question_id": 123451287,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Scheduling and Compilation/Compilers"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.1027007102966309,
        "y": 4.491411209106445
    },
    {
        "question_id": 123451288,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.516242504119873,
        "y": -1.4569461345672607
    },
    {
        "question_id": 123451292,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.251828670501709,
        "y": -1.3107242584228516
    },
    {
        "question_id": 123451305,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Performance Analysis and Optimization: Hardware Performance Counters"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.253896713256836,
        "y": -0.5139774084091187
    },
    {
        "question_id": 123451306,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Non-Volatile/Persistent Memory",
            "1": "Architectural Support: Approximate Computing",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 8.945005416870117,
        "y": -0.7982169985771179
    },
    {
        "question_id": 123451310,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Benchmarking and Measurement: Benchmark Methodologies and Suites",
            "1": "Benchmarking and Measurement: Real System Evaluation",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.694787979125977,
        "y": 4.606833457946777
    },
    {
        "question_id": 123451313,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Computing Domains and Workloads: Cloud and Datacenter Computing",
            "2": "Computing Domains and Workloads: Autonomous Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.2404781579971313,
        "y": -0.3204059898853302
    },
    {
        "question_id": 123451315,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Storage Systems: In-/Near-Storage Processing",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.368194580078125,
        "y": 7.570374488830566
    },
    {
        "question_id": 123451318,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.243860721588135,
        "y": 9.147018432617188
    },
    {
        "question_id": 123451321,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 10.660961151123047,
        "y": -6.676090717315674
    },
    {
        "question_id": 123451322,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.143720865249634,
        "y": 3.2660043239593506
    },
    {
        "question_id": 123451331,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.009636402130127,
        "y": -3.5768468379974365
    },
    {
        "question_id": 123451332,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Storage Systems: In-/Near-Storage Processing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.723752975463867,
        "y": -3.708946704864502
    },
    {
        "question_id": 123451335,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Storage Systems: In-/Near-Storage Processing",
            "1": "Storage Systems: Solid State Drives and Hard Disk Drives",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.647692680358887,
        "y": -4.27287483215332
    },
    {
        "question_id": 123451338,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.296514987945557,
        "y": 2.198453187942505
    },
    {
        "question_id": 123451341,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.305325984954834,
        "y": -0.13638745248317719
    },
    {
        "question_id": 123451342,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "1": "Hardware Accelerator Architectures",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -2.9778835773468018,
        "y": -0.1170811653137207
    },
    {
        "question_id": 123451353,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.078787326812744,
        "y": 0.19036352634429932
    },
    {
        "question_id": 123451358,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Interconnection Networks: Topology",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.637429237365723,
        "y": 7.031245708465576
    },
    {
        "question_id": 123451359,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Circuits: Wireless, RF, and Optical Devices and Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.630347728729248,
        "y": 6.428443431854248
    },
    {
        "question_id": 123451360,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.0937423706054688,
        "y": -0.10456696152687073
    },
    {
        "question_id": 123451361,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.811367988586426,
        "y": 2.9851233959198
    },
    {
        "question_id": 123451366,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.7163262367248535,
        "y": -5.280834674835205
    },
    {
        "question_id": 123451369,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 0,
        "x": 6.71184778213501,
        "y": 5.7140631675720215
    },
    {
        "question_id": 123451370,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.354862213134766,
        "y": 5.333985805511475
    },
    {
        "question_id": 123451376,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.95256233215332,
        "y": 3.282924175262451
    },
    {
        "question_id": 123451377,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.297219276428223,
        "y": -0.3334053158760071
    },
    {
        "question_id": 123451378,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.3705644607543945,
        "y": -0.11693241447210312
    },
    {
        "question_id": 123451384,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.890779495239258,
        "y": 4.2531538009643555
    },
    {
        "question_id": 123451385,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -1.619360089302063,
        "y": 3.7378716468811035
    },
    {
        "question_id": 123451387,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": 4.757846355438232,
        "y": 4.518860816955566
    },
    {
        "question_id": 123451400,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.280580043792725,
        "y": -0.15853799879550934
    },
    {
        "question_id": 123451401,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Modeling and Simulation: Statistical Approaches",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.074666500091553,
        "y": 2.197481155395508
    },
    {
        "question_id": 123451402,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.945131301879883,
        "y": 4.81317663192749
    },
    {
        "question_id": 123451404,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.300657272338867,
        "y": -0.062281832098960876
    },
    {
        "question_id": 123451405,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.917471885681152,
        "y": 5.673357009887695
    },
    {
        "question_id": 123451410,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 5.1541218757629395,
        "y": -0.10036523640155792
    },
    {
        "question_id": 123451414,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.185368537902832,
        "y": 6.3517937660217285
    },
    {
        "question_id": 123451415,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.011329650878906,
        "y": -1.8104525804519653
    },
    {
        "question_id": 123451419,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.695327281951904,
        "y": 1.4596672058105469
    },
    {
        "question_id": 123451420,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Memory Systems: Processing In-/Near-Memory",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.692327499389648,
        "y": 0.21141310036182404
    },
    {
        "question_id": 123451423,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Interconnection Networks: Router and Network Interface Architectures",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.572193145751953,
        "y": 2.231191873550415
    },
    {
        "question_id": 123451425,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.470981121063232,
        "y": 4.744889259338379
    },
    {
        "question_id": 123451427,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Topology",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.844152927398682,
        "y": 5.175539970397949
    },
    {
        "question_id": 123451429,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Router and Network Interface Architectures",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.615706920623779,
        "y": 5.02299690246582
    },
    {
        "question_id": 123451436,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network On-Chip (NoC)",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.57855749130249,
        "y": 4.0705389976501465
    },
    {
        "question_id": 123451439,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.892905235290527,
        "y": 2.0687363147735596
    },
    {
        "question_id": 123451440,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Interconnection Networks: Network On-Chip (NoC)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.618953227996826,
        "y": 4.600742340087891
    },
    {
        "question_id": 123451442,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.353828430175781,
        "y": 9.112154006958008
    },
    {
        "question_id": 123451445,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Graphics Processing Unit (GPU) Architecture"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.03437876701355,
        "y": 2.889526844024658
    },
    {
        "question_id": 123451452,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.429795265197754,
        "y": 0.5745958089828491
    },
    {
        "question_id": 123451453,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.500130653381348,
        "y": -1.4641985893249512
    },
    {
        "question_id": 123451454,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Benchmarking and Measurement: Benchmark Methodologies and Suites"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.59327507019043,
        "y": 4.749249458312988
    },
    {
        "question_id": 123451456,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.541821479797363,
        "y": -1.4239119291305542
    },
    {
        "question_id": 123451463,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.332555770874023,
        "y": -1.5914497375488281
    },
    {
        "question_id": 123451473,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.001678228378296,
        "y": 3.2056617736816406
    },
    {
        "question_id": 123451478,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.325684547424316,
        "y": 1.478031873703003
    },
    {
        "question_id": 123451480,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.962662696838379,
        "y": 3.2381680011749268
    },
    {
        "question_id": 123451482,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.926185369491577,
        "y": 3.279210090637207
    },
    {
        "question_id": 123451483,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.216559410095215,
        "y": -1.60549795627594
    },
    {
        "question_id": 123451490,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.194913864135742,
        "y": 1.6494483947753906
    },
    {
        "question_id": 123451492,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.2357308864593506,
        "y": 3.0527915954589844
    },
    {
        "question_id": 123451493,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.1143620014190674,
        "y": 2.9199819564819336
    },
    {
        "question_id": 123451494,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.1901583671569824,
        "y": 2.9518778324127197
    },
    {
        "question_id": 123451498,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.4323538541793823,
        "y": 1.5622942447662354
    },
    {
        "question_id": 123451505,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Interconnection Networks: Network Bandwidth",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.3390045166015625,
        "y": 3.1776509284973145
    },
    {
        "question_id": 123451508,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Performance Analysis and Optimization: Workload Characterization and Optimization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.3955638408660889,
        "y": 4.830810070037842
    },
    {
        "question_id": 123451510,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.3391972780227661,
        "y": 1.69740891456604
    },
    {
        "question_id": 123451511,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 5.098965167999268,
        "y": -1.1269158124923706
    },
    {
        "question_id": 123451513,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.343038558959961,
        "y": 2.875392198562622
    },
    {
        "question_id": 123451518,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.619791030883789,
        "y": -5.036468029022217
    },
    {
        "question_id": 123451529,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: Caching",
            "2": "Architectural Support: Security and Virtualization"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 8.383485794067383,
        "y": -5.01086950302124
    },
    {
        "question_id": 123451531,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Chiplet Architectures",
            "1": "Hardware Accelerator Architectures",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 0.15582340955734253,
        "y": 0.2869699001312256
    },
    {
        "question_id": 123451533,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.230454444885254,
        "y": -1.7321453094482422
    },
    {
        "question_id": 123451536,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Interconnection Networks: Buses, Switches and MultiPorts"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.2560133934021,
        "y": -1.6920099258422852
    },
    {
        "question_id": 123451539,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.223290920257568,
        "y": -1.7487118244171143
    },
    {
        "question_id": 123451542,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.221520900726318,
        "y": -1.74940025806427
    },
    {
        "question_id": 123451543,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.22243595123291,
        "y": -1.744625449180603
    },
    {
        "question_id": 123451550,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.233645915985107,
        "y": -1.7223604917526245
    },
    {
        "question_id": 123451553,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.232779502868652,
        "y": -1.724178671836853
    },
    {
        "question_id": 123451555,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Performance Analysis and Optimization: Hardware Performance Counters",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.987120628356934,
        "y": 0.7302036285400391
    },
    {
        "question_id": 123451559,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Hardware Accelerator Architectures",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.015978813171387,
        "y": 0.604184091091156
    },
    {
        "question_id": 123451561,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.24204683303833,
        "y": -1.7056622505187988
    },
    {
        "question_id": 123451565,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.6595066785812378,
        "y": -1.7579786777496338
    },
    {
        "question_id": 123451567,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.24233865737915,
        "y": -1.7034547328948975
    },
    {
        "question_id": 123451571,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Architectural Support: Approximate Computing",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 2.917900323867798,
        "y": 3.2274489402770996
    },
    {
        "question_id": 123451578,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Chiplet Architectures",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.249049186706543,
        "y": -1.6116087436676025
    },
    {
        "question_id": 123451583,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.334456443786621,
        "y": -1.673553466796875
    },
    {
        "question_id": 123451590,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.299015045166016,
        "y": -1.5998708009719849
    },
    {
        "question_id": 123451596,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.9740039110183716,
        "y": 0.8038004040718079
    },
    {
        "question_id": 123451597,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.279993534088135,
        "y": -1.4791882038116455
    },
    {
        "question_id": 123451598,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.312580585479736,
        "y": -1.69089937210083
    },
    {
        "question_id": 123451604,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.26857852935791,
        "y": -1.5638742446899414
    },
    {
        "question_id": 123451605,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.299472332000732,
        "y": -1.454395055770874
    },
    {
        "question_id": 123451607,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.322120666503906,
        "y": -1.6727993488311768
    },
    {
        "question_id": 123451611,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.343692779541016,
        "y": -1.5549684762954712
    },
    {
        "question_id": 123451613,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.284104824066162,
        "y": -1.6186456680297852
    },
    {
        "question_id": 123451614,
        "question": "",
        "answer": "A",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.29490852355957,
        "y": -1.6110402345657349
    },
    {
        "question_id": 123451620,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Programming Languages and Software Development",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.6880345344543457,
        "y": -0.8863932490348816
    },
    {
        "question_id": 123451621,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.3529582023620605,
        "y": -1.6444411277770996
    },
    {
        "question_id": 123451625,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Performance Analysis and Optimization: Hardware Performance Counters",
            "1": "Architectural Support: Approximate Computing",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.8473193645477295,
        "y": 1.7929397821426392
    },
    {
        "question_id": 123451631,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Scheduling and Compilation/Compilers",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -6.8136982917785645,
        "y": -0.7233505845069885
    },
    {
        "question_id": 123451632,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.355371952056885,
        "y": -1.4431973695755005
    },
    {
        "question_id": 123515501,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -3.1864593029022217,
        "y": 3.0034019947052
    },
    {
        "question_id": 123515503,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 3.982367515563965,
        "y": -0.32659971714019775
    },
    {
        "question_id": 123515504,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.289121627807617,
        "y": -1.6205204725265503
    },
    {
        "question_id": 123515510,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Approximate Computing",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.953398704528809,
        "y": -1.5909725427627563
    },
    {
        "question_id": 123515512,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Emerging and Novel Technologies and Devices",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.229969024658203,
        "y": 7.949349880218506
    },
    {
        "question_id": 123515513,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.261120796203613,
        "y": 7.949855327606201
    },
    {
        "question_id": 123515518,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.536096572875977,
        "y": -0.14832712709903717
    },
    {
        "question_id": 123515520,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.513625144958496,
        "y": 0.09687218070030212
    },
    {
        "question_id": 123515522,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Computing Domains and Workloads: Autonomous Systems",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.082734107971191,
        "y": -4.378320217132568
    },
    {
        "question_id": 123515530,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 0.5601257085800171,
        "y": 1.2541972398757935
    },
    {
        "question_id": 123515538,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Analytical Modeling",
            "1": "Electronic Design Automation (EDA)",
            "2": "Modeling and Simulation: Statistical Approaches"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.8403959274292,
        "y": 6.319090366363525
    },
    {
        "question_id": 123515539,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.114459037780762,
        "y": 6.505496025085449
    },
    {
        "question_id": 123515540,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Electronic Design Automation (EDA)",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.792131423950195,
        "y": 5.760274410247803
    },
    {
        "question_id": 123515543,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -9.82046890258789,
        "y": 6.137779235839844
    },
    {
        "question_id": 123515547,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Graphics Processing Unit (GPU) Architecture",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.423972129821777,
        "y": 6.329223155975342
    },
    {
        "question_id": 123515548,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Approximate Computing",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.5491304397583,
        "y": 0.4790995419025421
    },
    {
        "question_id": 123515549,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Circuits: 3D Integration",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.595767974853516,
        "y": 6.624515533447266
    },
    {
        "question_id": 123515551,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Interconnection Networks: Topology",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -11.815448760986328,
        "y": 6.735222816467285
    },
    {
        "question_id": 123515554,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Circuits: 3D Integration"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.544782638549805,
        "y": 6.331680774688721
    },
    {
        "question_id": 123515556,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.839195728302002,
        "y": -1.3210448026657104
    },
    {
        "question_id": 123515557,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Electronic Design Automation (EDA)",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.29607105255127,
        "y": 3.408060073852539
    },
    {
        "question_id": 123515558,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Interconnection Networks: Router and Network Interface Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.879697799682617,
        "y": -1.1966915130615234
    },
    {
        "question_id": 123515560,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -14.16116714477539,
        "y": -0.9037118554115295
    },
    {
        "question_id": 123515563,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: 3D Integration",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.162291526794434,
        "y": 1.2683111429214478
    },
    {
        "question_id": 123515567,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Interconnection Networks: Topology",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.657414436340332,
        "y": -0.4773845076560974
    },
    {
        "question_id": 123515568,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Topology",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.903264999389648,
        "y": 6.737723350524902
    },
    {
        "question_id": 123515570,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.73481559753418,
        "y": 1.0413120985031128
    },
    {
        "question_id": 123515573,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.836787223815918,
        "y": -0.16207605600357056
    },
    {
        "question_id": 123515581,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -14.11049747467041,
        "y": -0.23660123348236084
    },
    {
        "question_id": 123515583,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Emerging and Novel Technologies and Devices"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -15.15684700012207,
        "y": 4.41267728805542
    },
    {
        "question_id": 123515585,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.400565147399902,
        "y": 0.2875688672065735
    },
    {
        "question_id": 123515588,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.183836936950684,
        "y": 1.8875476121902466
    },
    {
        "question_id": 123515593,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Interconnection Networks: Topology",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.2042081356048584,
        "y": 2.9955105781555176
    },
    {
        "question_id": 123515594,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Interconnection Networks: Topology"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -7.7538065910339355,
        "y": 1.4668413400650024
    },
    {
        "question_id": 123515596,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Emerging Architectures: Quantum Computing Architectures",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.578721046447754,
        "y": 2.1061184406280518
    },
    {
        "question_id": 123515597,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Architecture Modeling and Simulation",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -12.322896957397461,
        "y": 7.289850234985352
    },
    {
        "question_id": 123515600,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -10.450764656066895,
        "y": 1.35727059841156
    },
    {
        "question_id": 123515601,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.677821159362793,
        "y": 1.4178611040115356
    },
    {
        "question_id": 123515603,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.596693992614746,
        "y": -1.3453530073165894
    },
    {
        "question_id": 123515605,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -14.113502502441406,
        "y": 0.12074577808380127
    },
    {
        "question_id": 123515606,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Circuits: 3D Integration",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.808463096618652,
        "y": 1.577834129333496
    },
    {
        "question_id": 123515610,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Statistical Approaches",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -6.625361442565918,
        "y": 8.532474517822266
    },
    {
        "question_id": 123515612,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 6.590693473815918,
        "y": -5.043234348297119
    },
    {
        "question_id": 123515613,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Bandwidth",
            "1": "Interconnection Networks: Network Bandwidth",
            "2": "Performance Analysis and Optimization: Metrics and Bottleneck Analysis"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.7102793455123901,
        "y": 3.491018056869507
    },
    {
        "question_id": 123515616,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -2.966916084289551,
        "y": 3.1427125930786133
    },
    {
        "question_id": 123515617,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Electronic Design Automation (EDA)",
            "2": "Modeling and Simulation: Analytical Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.311760902404785,
        "y": 6.3608245849609375
    },
    {
        "question_id": 123515623,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 6.400754928588867,
        "y": -4.986272811889648
    },
    {
        "question_id": 123515624,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.0614869594573975,
        "y": 3.3766045570373535
    },
    {
        "question_id": 123515625,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -10.669203758239746,
        "y": 5.678652763366699
    },
    {
        "question_id": 123515629,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.330471992492676,
        "y": -1.5681631565093994
    },
    {
        "question_id": 123515633,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Interconnection Networks: Buses, Switches and MultiPorts",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.852099895477295,
        "y": -1.1737375259399414
    },
    {
        "question_id": 123515637,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Architectural Support: Approximate Computing",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -9.842538833618164,
        "y": 2.7844178676605225
    },
    {
        "question_id": 123515640,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.301149368286133,
        "y": 5.3989434242248535
    },
    {
        "question_id": 123515641,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Interconnection Networks: Buses, Switches and MultiPorts",
            "1": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 4.785066604614258,
        "y": -1.1721254587173462
    },
    {
        "question_id": 123515645,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.948724746704102,
        "y": 5.599114418029785
    },
    {
        "question_id": 123515649,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.255439281463623,
        "y": 2.896001100540161
    },
    {
        "question_id": 123515650,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -10.761640548706055,
        "y": 4.379938125610352
    },
    {
        "question_id": 123515651,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Electronic Design Automation (EDA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.169066429138184,
        "y": 5.610696792602539
    },
    {
        "question_id": 123515652,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Hardware Accelerator Architectures",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -9.471217155456543,
        "y": 2.854146957397461
    },
    {
        "question_id": 123515655,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.695940017700195,
        "y": 5.835570812225342
    },
    {
        "question_id": 123515657,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.250999450683594,
        "y": 4.648892402648926
    },
    {
        "question_id": 123515658,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.024395942687988,
        "y": 4.634030818939209
    },
    {
        "question_id": 123515663,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -11.265233039855957,
        "y": 5.688230991363525
    },
    {
        "question_id": 123515665,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Intellectual Property (IP) Cores",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.776376724243164,
        "y": 4.705306053161621
    },
    {
        "question_id": 123515675,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -12.645699501037598,
        "y": 3.9320545196533203
    },
    {
        "question_id": 123515682,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -13.747897148132324,
        "y": -0.5294555425643921
    },
    {
        "question_id": 123515685,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.4307297468185425,
        "y": -1.5030243396759033
    },
    {
        "question_id": 123515688,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Memory Systems: DRAM",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.304959774017334,
        "y": -1.5914480686187744
    },
    {
        "question_id": 123515692,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.3350067138671875,
        "y": -1.5433852672576904
    },
    {
        "question_id": 123515694,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Graphics Processing Unit (GPU) Architecture",
            "1": "Hardware Accelerator Architectures",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.5979437828063965,
        "y": -0.2199602574110031
    },
    {
        "question_id": 123515695,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Interconnection Networks: Topology",
            "2": "Computing Domains and Workloads: Blockchain and Cryptocurrencies"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -11.06228256225586,
        "y": -0.04568216949701309
    },
    {
        "question_id": 123568796,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Interconnection Networks: Topology",
            "2": "Reconfigurable Architectures (FPGA / CGRA)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.650147438049316,
        "y": 3.9092085361480713
    },
    {
        "question_id": 123568804,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: DRAM",
            "1": "Memory Systems: Non-Volatile/Persistent Memory",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.388742446899414,
        "y": -3.056591510772705
    },
    {
        "question_id": 123568806,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Approximate Computing",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Hardware Accelerator Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.342965126037598,
        "y": -1.5308541059494019
    },
    {
        "question_id": 123568807,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.400472640991211,
        "y": 2.8033294677734375
    },
    {
        "question_id": 123568815,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.397913932800293,
        "y": -1.514251470565796
    },
    {
        "question_id": 123568816,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.424344062805176,
        "y": -1.503475308418274
    },
    {
        "question_id": 123568826,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.396454334259033,
        "y": -1.5251564979553223
    },
    {
        "question_id": 123568827,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Architectural Support: Approximate Computing"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -3.276456594467163,
        "y": 2.9037208557128906
    },
    {
        "question_id": 123568829,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.442398548126221,
        "y": -1.4948941469192505
    },
    {
        "question_id": 123568832,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.403514862060547,
        "y": -1.5081610679626465
    },
    {
        "question_id": 123568835,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.440170764923096,
        "y": -1.4919360876083374
    },
    {
        "question_id": 123568841,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.4824166297912598,
        "y": 2.6026923656463623
    },
    {
        "question_id": 123568843,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Architectural Support: Programming Languages and Software Development",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -5.326487064361572,
        "y": 0.1821976602077484
    },
    {
        "question_id": 123568844,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.49608850479126,
        "y": -1.4497777223587036
    },
    {
        "question_id": 123568847,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.7312471866607666,
        "y": 2.149564504623413
    },
    {
        "question_id": 123568851,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Scheduling and Compilation/Compilers",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.080926895141602,
        "y": -1.7940601110458374
    },
    {
        "question_id": 123568852,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 8.629230499267578,
        "y": -1.9599963426589966
    },
    {
        "question_id": 123568856,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.532522201538086,
        "y": -1.4051936864852905
    },
    {
        "question_id": 123568857,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Chiplet Architectures"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.4319233894348145,
        "y": -1.4444628953933716
    },
    {
        "question_id": 123568858,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.599266529083252,
        "y": -1.3141239881515503
    },
    {
        "question_id": 123568860,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.433048725128174,
        "y": -1.4570090770721436
    },
    {
        "question_id": 123568861,
        "question": "",
        "answer": "C",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Architectural Support: Security and Virtualization",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.460938453674316,
        "y": -1.4431045055389404
    },
    {
        "question_id": 123568864,
        "question": "",
        "answer": "B",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.659640789031982,
        "y": -1.3571548461914062
    },
    {
        "question_id": 123568868,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Architectural Support: Programming Languages and Software Development"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 4.837535858154297,
        "y": -1.4820808172225952
    },
    {
        "question_id": 123568872,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.573222637176514,
        "y": -1.3957535028457642
    },
    {
        "question_id": 123568883,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.5801897048950195,
        "y": -1.3923925161361694
    },
    {
        "question_id": 123568884,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.7913124561309814,
        "y": 2.1649951934814453
    },
    {
        "question_id": 123568886,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Memory Systems: DRAM",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.568093776702881,
        "y": -1.310451865196228
    },
    {
        "question_id": 123568890,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.4560465812683105,
        "y": -1.466159701347351
    },
    {
        "question_id": 123568897,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.222599029541016,
        "y": -0.6605461835861206
    },
    {
        "question_id": 123568903,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 0,
        "x": -4.746063709259033,
        "y": -1.3338243961334229
    },
    {
        "question_id": 123568904,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.308757305145264,
        "y": -0.7279889583587646
    },
    {
        "question_id": 123568907,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.5255537033081055,
        "y": -1.4301347732543945
    },
    {
        "question_id": 123568910,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.285915851593018,
        "y": -0.6890711784362793
    },
    {
        "question_id": 123568922,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.52299165725708,
        "y": -1.4265601634979248
    },
    {
        "question_id": 123568924,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.966203689575195,
        "y": -1.0024036169052124
    },
    {
        "question_id": 123568925,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.7702717781066895,
        "y": -1.3082152605056763
    },
    {
        "question_id": 123568927,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Architectural Support: Approximate Computing",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -4.632669925689697,
        "y": -1.333985447883606
    },
    {
        "question_id": 123568928,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Interfacing with Accelerators",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.686598777770996,
        "y": -1.312872052192688
    },
    {
        "question_id": 123568929,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Circuits: Analog and Mixed-Signal Circuits",
            "2": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -11.414642333984375,
        "y": 5.708561897277832
    },
    {
        "question_id": 123568934,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Prediction and Speculation",
            "1": "Architectural Support: Interfacing with Accelerators",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.752411842346191,
        "y": -1.280951738357544
    },
    {
        "question_id": 123568936,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 0,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.584920406341553,
        "y": -1.3668307065963745
    },
    {
        "question_id": 123568944,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Multicore and Multiprocessor Systems",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.168743371963501,
        "y": 3.2834408283233643
    },
    {
        "question_id": 123568945,
        "question": "",
        "answer": "D",
        "difficulty": "HARD",
        "taxonomy": {
            "0": "Memory Systems: Processing In-/Near-Memory",
            "1": "Processor Architecture: Multicore and Multiprocessor Systems",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": -1.1509809494018555,
        "y": -1.057800531387329
    },
    {
        "question_id": 123568946,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Modeling and Simulation: Cycle-Level and Cycle-Accurate Modeling",
            "2": "Processor Architecture: Prediction and Speculation"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -5.388809680938721,
        "y": -0.5159155130386353
    },
    {
        "question_id": 123568947,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "1": "Processor Architecture: Microarchitectural Techniques",
            "2": "Processor Architecture: Multicore and Multiprocessor Systems"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -3.115321159362793,
        "y": 3.2997469902038574
    },
    {
        "question_id": 123568950,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Processor Architecture: Microarchitectural Techniques",
            "1": "Processor Architecture: Prediction and Speculation",
            "2": "Processor Architecture: Parallelism (Instruction, Thread, Data)"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -4.473796844482422,
        "y": -1.445616364479065
    },
    {
        "question_id": 123568956,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.01736068725586,
        "y": -4.670886993408203
    },
    {
        "question_id": 123568957,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.040523529052734,
        "y": -3.1528913974761963
    },
    {
        "question_id": 123568958,
        "question": "",
        "answer": "D",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.523750305175781,
        "y": -4.054451942443848
    },
    {
        "question_id": 123568961,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.732362747192383,
        "y": -3.7430548667907715
    },
    {
        "question_id": 123568962,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Memory Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.681046485900879,
        "y": -3.809968948364258
    },
    {
        "question_id": 123568963,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Bandwidth",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.710041046142578,
        "y": -3.7515809535980225
    },
    {
        "question_id": 123568965,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Processing In-/Near-Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 0,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 9.673352241516113,
        "y": -4.020667552947998
    },
    {
        "question_id": 123568969,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Memory Systems: Non-Volatile/Persistent Memory"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 9.018622398376465,
        "y": -5.052428722381592
    },
    {
        "question_id": 123568973,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Caching",
            "1": "Memory Systems: Memory Hierarchy",
            "2": "Processor Architecture: Microarchitectural Techniques"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.875524520874023,
        "y": -1.6230026483535767
    },
    {
        "question_id": 123568977,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.22528600692749,
        "y": -0.2427765429019928
    },
    {
        "question_id": 123568979,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: DRAM",
            "2": "Memory Systems: Caching"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 0,
        "llama-3.2-3b": 0,
        "llama-3.1-8b": 0,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.883941650390625,
        "y": -1.0187532901763916
    },
    {
        "question_id": 123568990,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Memory Systems: Memory Hierarchy",
            "1": "Memory Systems: Caching",
            "2": "Memory Systems: DRAM"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 10.967777252197266,
        "y": -1.1941022872924805
    },
    {
        "question_id": 123568992,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Architectural Support: Security and Virtualization",
            "1": "Processor Architecture: Parallelism (Instruction, Thread, Data)",
            "2": "Memory Systems: Memory Hierarchy"
        },
        "claude-3.5": 1,
        "gemini-1.5": 0,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 0,
        "gpt-4o": 1,
        "x": 7.303398609161377,
        "y": 0.05210418254137039
    },
    {
        "question_id": 123568996,
        "question": "",
        "answer": "A",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Analog and Mixed-Signal Circuits",
            "1": "Electronic Design Automation (EDA)",
            "2": "Architectural Support: Interfacing with Accelerators"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -13.111197471618652,
        "y": 0.34785497188568115
    },
    {
        "question_id": 123568998,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Electronic Design Automation (EDA)",
            "1": "Reconfigurable Architectures (FPGA / CGRA)",
            "2": "IP Design and Manufacturing: Intellectual Property (IP) Cores"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": -11.38240909576416,
        "y": 5.854121208190918
    },
    {
        "question_id": 123569004,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "IP Design and Manufacturing: Packaging and Integration Technologies",
            "1": "Circuits: 3D Integration",
            "2": "Circuits: Analog and Mixed-Signal Circuits"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 0,
        "gemma-2-9b": 0,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 7.372274398803711,
        "y": 3.072539806365967
    },
    {
        "question_id": 123569007,
        "question": "",
        "answer": "B",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Circuits: Wireless, RF, and Optical Devices and Systems",
            "1": "Modeling and Simulation: Analytical Modeling",
            "2": "Interconnection Networks: Network Bandwidth"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 1,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 3.8270702362060547,
        "y": 7.502927303314209
    },
    {
        "question_id": 123569019,
        "question": "",
        "answer": "C",
        "difficulty": "EASY",
        "taxonomy": {
            "0": "Reconfigurable Architectures (FPGA / CGRA)",
            "1": "Hardware Accelerator Architectures",
            "2": "IP Design and Manufacturing: Intellectual Property (IP) Cores"
        },
        "claude-3.5": 1,
        "gemini-1.5": 1,
        "gemma-2-2b": 1,
        "gemma-2-9b": 1,
        "gemma-2-27b": 0,
        "llama-3.2-1b": 1,
        "llama-3.2-3b": 1,
        "llama-3.1-8b": 1,
        "llama-3.1-70b": 1,
        "mistral-7b": 1,
        "gpt-4o": 1,
        "x": 1.3065985441207886,
        "y": 1.5444246530532837
    }
]