{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# MOS Capacitor\n",
    "\n",
    "## Capacitance-Voltage (C-V) Analysis\n",
    "\n",
    "The MOS capacitor is the fundamental building block for understanding MOSFET operation. C-V measurements reveal important information about oxide quality and interface states.\n",
    "\n",
    "**Learning Objectives:**\n",
    "- Understand MOS capacitor operation regions\n",
    "- Simulate C-V characteristics\n",
    "- Analyze accumulation, depletion, and inversion\n",
    "- Study flat-band voltage and oxide charges"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Setup: Load PADRE environment (required on nanoHUB)\n# This cell loads the PADRE simulator into your environment.\n# If running locally with PADRE already in your PATH, this will be skipped gracefully.\n\nfrom nanohubpadre import use\n\n# Load the PADRE simulator environment\n%use padre-2.4E-r15\n\nprint(\"PADRE environment setup complete.\")",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## Device Parameters Reference\n\nThe `describe()` function shows all available parameters for the MOS capacitor factory, including geometry, doping, physical models, and sweep options.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "source": "from nanohubpadre import Simulation\n\n# Show all available parameters for the MOS capacitor\nSimulation.describe('mos_capacitor')",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 1. MOS Capacitor Physics\n",
    "\n",
    "### 1.1 Structure\n",
    "\n",
    "```\n",
    "    Metal Gate\n",
    "    ==========\n",
    "    |  Oxide  | (SiO2)\n",
    "    ==========\n",
    "    |         |\n",
    "    | Silicon | (P-type or N-type)\n",
    "    |         |\n",
    "    ==========\n",
    "    Back Contact\n",
    "```\n",
    "\n",
    "### 1.2 Operation Regions (P-type substrate)\n",
    "\n",
    "- **Accumulation** (Vg < 0): Holes accumulate at surface\n",
    "- **Flat-band** (Vg = VFB): Bands are flat\n",
    "- **Depletion** (VFB < Vg < VT): Surface depleted of holes\n",
    "- **Inversion** (Vg > VT): Electrons form inversion layer\n",
    "\n",
    "### 1.3 Key Parameters\n",
    "\n",
    "- **Oxide capacitance**: $C_{ox} = \\epsilon_{ox}/t_{ox}$\n",
    "\n",
    "- **Flat-band voltage**: $V_{FB} = \\phi_{ms} - Q_f/C_{ox}$\n",
    "\n",
    "- **Threshold voltage**: $V_T = V_{FB} + 2\\phi_F + Q_d/C_{ox}$"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import plotly.graph_objects as go\n",
    "from plotly.subplots import make_subplots\n",
    "from nanohubpadre import create_mos_capacitor\n",
    "\n",
    "# Physical constants\n",
    "q = 1.6e-19\n",
    "eps_0 = 8.85e-14  # F/cm\n",
    "eps_ox = 3.9 * eps_0\n",
    "eps_si = 11.7 * eps_0\n",
    "kT = 0.0259  # eV at 300K\n",
    "ni = 1.5e10  # intrinsic carrier concentration\n",
    "\n",
    "# MOS parameters\n",
    "tox = 5e-7   # 5 nm oxide\n",
    "Na = 1e17    # P-type substrate doping\n",
    "\n",
    "Cox = eps_ox / tox\n",
    "phi_F = kT * np.log(Na / ni)\n",
    "\n",
    "print(\"MOS Capacitor Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Oxide thickness: {tox*1e7:.0f} nm\")\n",
    "print(f\"Cox = {Cox*1e6:.2f} uF/cm^2\")\n",
    "print(f\"phi_F = {phi_F:.3f} V\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 2. Creating a MOS Capacitor Simulation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create MOS capacitor\nsim_moscap = create_mos_capacitor(\n    # Geometry\n    oxide_thickness=0.005,      # 5 nm oxide\n    silicon_thickness=0.05,     # 50 nm silicon\n    device_width=1.0,\n    # Doping\n    substrate_doping=1e17,\n    substrate_type='p',\n    # Gate\n    gate_type='n_poly',\n    # Oxide\n    oxide_permittivity=3.9,\n    # Models\n    temperature=300,\n    # Output\n    log_bands_eq=True,\n)\n\nresult = sim_moscap.run()\nif result.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result.stderr}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "source": "# Visualize the MOS capacitor device structure\nsim_moscap.device_schematic()",
   "metadata": {},
   "execution_count": null,
   "outputs": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Plot equilibrium band diagram\nsim_moscap.plot_band_diagram(title=\"MOS Capacitor - Equilibrium (Near Flat-band)\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 3. C-V Characteristics"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# C-V simulation with Rappture default parameters\nfrom nanohubpadre import create_mos_capacitor\n\nsim_cv = create_mos_capacitor(\n    # Geometry \u2014 Rappture defaults\n    oxide_thickness=0.1,         # t_ox = 0.1 um (100 nm)\n    ny_oxide=100,\n    silicon_thickness=5.0,\n    ny_silicon=200,\n    # Doping \u2014 Rappture default Na = 1e15 /cm3\n    substrate_doping=1e15,\n    substrate_type='p',\n    # Gate \u2014 Rappture default: n+ poly silicon\n    gate_type='n_poly',\n    oxide_permittivity=3.9,\n    # Carrier lifetimes \u2014 1 ns each\n    taun0=1e-9,\n    taup0=1e-9,\n    temperature=300,\n    # HF C-V (1 MHz)\n    log_cv=True,\n    cv_file='cv_hf',\n    ac_frequency=1e6,\n    # LF C-V (1 Hz)\n    log_cv_lf=True,\n    cv_lf_file='cv_lf',\n    ac_frequency_lf=1.0,\n    # Equilibrium band diagram + quasi-Fermi levels\n    log_bands_eq=True,\n    log_qf_eq=True,\n    # Equilibrium carrier/potential/E-field profiles\n    log_profiles_eq=True,\n    # Gate voltage sweep \u2014 Rappture default: -3V to 5V, 100 steps\n    vg_sweep=(-3.0, 5.0, 0.08),\n)\n\nresult_cv = sim_cv.run()\nif result_cv.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_cv.stderr}\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Band diagram at equilibrium (Ec, Ev, Efn, Efp)\nsim_cv.plot_band_diagram(suffix=\"eq\", title=\"Band Diagram at Equilibrium (Vg = 0)\")\n\n# Carrier concentrations at equilibrium\nsim_cv.plot_carriers(suffix=\"eq\", log_scale=True, title=\"Carrier Concentrations at Equilibrium\")\n\n# Electrostatic potential and electric field\nsim_cv.plot_electrostatics(suffix=\"eq\", title=\"Electrostatics at Equilibrium (Vg = 0)\")\n\n# C-V curves: HF and LF\nsim_cv.plot_cv(title=\"MOS Capacitor C-V (HF + LF)\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Theoretical C-V curve and PADRE simulation comparison\n",
    "def mos_cv(Vg, Na, tox, VFB=0):\n",
    "    \"\"\"Calculate MOS capacitor C-V curve\"\"\"\n",
    "    Cox = eps_ox / tox\n",
    "    phi_F = kT * np.log(Na / ni)\n",
    "    \n",
    "    C = np.zeros_like(Vg)\n",
    "    \n",
    "    for i, vg in enumerate(Vg):\n",
    "        Vgb = vg - VFB\n",
    "        \n",
    "        if Vgb < 0:  # Accumulation\n",
    "            C[i] = Cox\n",
    "        elif Vgb < 2 * phi_F:  # Depletion\n",
    "            # Simplified depletion capacitance\n",
    "            Wd = np.sqrt(2 * eps_si * Vgb / (q * Na))\n",
    "            Cd = eps_si / Wd\n",
    "            C[i] = 1 / (1/Cox + 1/Cd)\n",
    "        else:  # Strong inversion (high frequency)\n",
    "            Wd_max = np.sqrt(4 * eps_si * phi_F / (q * Na))\n",
    "            Cd_min = eps_si / Wd_max\n",
    "            C[i] = 1 / (1/Cox + 1/Cd_min)  # HF: Cmin\n",
    "    \n",
    "    return C\n",
    "\n",
    "Vg = np.linspace(-2, 2, 100)\n",
    "C_hf = mos_cv(Vg, Na, tox)\n",
    "\n",
    "fig = go.Figure()\n",
    "\n",
    "# Theoretical curves\n",
    "fig.add_trace(go.Scatter(x=Vg, y=C_hf / Cox * 100, mode=\"lines\",\n",
    "    line=dict(color=\"blue\", width=2, dash=\"dash\"), opacity=0.5,\n",
    "    name=\"Theory: High Frequency\"))\n",
    "\n",
    "# Low frequency curve (inversion capacitance = Cox)\n",
    "C_lf = mos_cv(Vg, Na, tox)\n",
    "C_lf[Vg > 0.5] = Cox  # LF: inversion charge follows\n",
    "fig.add_trace(go.Scatter(x=Vg, y=C_lf / Cox * 100, mode=\"lines\",\n",
    "    line=dict(color=\"red\", width=2, dash=\"dash\"), opacity=0.5,\n",
    "    name=\"Theory: Low Frequency\"))\n",
    "\n",
    "# Try to get PADRE C-V data\n",
    "try:\n",
    "    cv_data = sim_cv.get_cv_data()\n",
    "    if cv_data is not None:\n",
    "        Vg_sim, C_sim = cv_data.get_cv_data()\n",
    "        # Normalize to Cox\n",
    "        Cox_val = eps_ox / (tox)\n",
    "        fig.add_trace(go.Scatter(x=Vg_sim, y=C_sim / Cox_val * 100, mode=\"lines\",\n",
    "            line=dict(color=\"green\", width=2), name=\"PADRE Simulation\"))\n",
    "        print(\"PADRE C-V data extracted successfully!\")\n",
    "except Exception as e:\n",
    "    print(f\"Note: C-V data extraction may require additional output parsing: {e}\")\n",
    "    print(\"Using theoretical curves for comparison\")\n",
    "\n",
    "fig.update_layout(template=\"plotly_white\", width=1000, height=450,\n",
    "    title_text=\"MOS Capacitor C-V Characteristics\")\n",
    "fig.update_xaxes(title_text=\"Gate Voltage Vg (V)\", range=[-2, 2])\n",
    "fig.update_yaxes(title_text=\"Capacitance C/Cox (%)\", range=[0, 110])\n",
    "\n",
    "# Add region labels\n",
    "fig.add_annotation(text=\"Accumulation\", x=-1.5, y=95, showarrow=False, font=dict(size=11))\n",
    "fig.add_annotation(text=\"Depletion\", x=0, y=60, showarrow=False, font=dict(size=11))\n",
    "fig.add_annotation(text=\"Inversion\", x=1.5, y=40, showarrow=False, font=dict(size=11))\n",
    "\n",
    "fig.show()\n",
    "\n",
    "# Show theoretical parameters\n",
    "phi_F_val = kT * np.log(Na / ni)\n",
    "Wd_max = np.sqrt(4 * eps_si * phi_F_val / (q * Na)) * 1e4  # um\n",
    "Cd_min = eps_si / (Wd_max * 1e-4)\n",
    "Cmin_Cox = 1 / (1 + Cox / Cd_min)\n",
    "\n",
    "print(\"\\nTheoretical Parameters:\")\n",
    "print(\"=\"*40)\n",
    "print(f\"Surface potential at inversion: 2*phi_F = {2*phi_F_val:.3f} V\")\n",
    "print(f\"Maximum depletion width: Wd_max = {Wd_max*1e3:.1f} nm\")\n",
    "print(f\"Cmin/Cox = {Cmin_Cox*100:.1f}%\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 4. Effect of Doping"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different substrate dopings with PADRE simulations\ndoping_levels = [1e16, 1e17, 1e18]  # cm^-3\n\ndoping_simulations = {}\nfor Na_val in doping_levels:\n    sim = create_mos_capacitor(\n        oxide_thickness=0.005,\n        substrate_doping=Na_val,\n        substrate_type='p',\n        log_cv=True,\n        log_bands_eq=True,\n        vg_sweep=(-2.0, 2.0, 0.1),\n    )\n    result = sim.run()\n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed for Na={Na_val:.0e}:\\n{result.stderr}\")\n    doping_simulations[Na_val] = sim\n\n# Plot C-V for each doping level\nfor Na_val, sim in doping_simulations.items():\n    sim.plot_cv(title=f\"C-V \u2014 Na = {Na_val:.0e} cm\u207b\u00b3\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 5. Effect of Oxide Thickness"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Compare different oxide thicknesses with PADRE simulations\ntox_values = [0.002, 0.005, 0.010]  # 2, 5, 10 nm (in um)\n\ntox_simulations = {}\nfor tox_um in tox_values:\n    sim = create_mos_capacitor(\n        oxide_thickness=tox_um,\n        substrate_doping=1e17,\n        substrate_type='p',\n        log_cv=True,\n        log_bands_eq=True,\n        vg_sweep=(-2.0, 2.0, 0.1),\n    )\n    result = sim.run()\n    if result.returncode != 0:\n        raise RuntimeError(f\"Simulation failed for tox={tox_um*1000:.0f} nm:\\n{result.stderr}\")\n    tox_simulations[tox_um] = sim\n\n# Band diagrams for different oxide thicknesses\nfor tox_um, sim in tox_simulations.items():\n    sim.plot_band_diagram(title=f\"MOS Capacitor \u2014 tox = {tox_um*1000:.0f} nm\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 6. Band Diagrams in Different Regions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulate band diagrams at different gate voltages\nsim_bands = create_mos_capacitor(\n    oxide_thickness=0.005,\n    substrate_doping=1e17,\n    substrate_type='p',\n    log_bands_eq=True,\n    log_bands_bias=True,\n    log_cv=True,\n    vg_sweep=(-1.0, 1.5, 0.5),\n)\n\nresult_bands = sim_bands.run()\nif result_bands.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_bands.stderr}\")\n\n# Equilibrium and bias band diagrams\nsim_bands.plot_band_diagram(title=\"MOS Capacitor \u2014 Band Structure\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n",
    "\n",
    "## 7. Complete Simulation Example"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Complete MOS capacitor characterization\nsim_complete = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.05,\n    device_width=1.0,\n    nx=3,\n    ny_oxide=15,\n    ny_silicon=35,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    oxide_permittivity=3.9,\n    oxide_qf=0,\n    temperature=300,\n    conmob=True,\n    fldmob=True,\n    log_cv=True,\n    cv_file=\"moscap_cv\",\n    log_bands_eq=True,\n    vg_sweep=(-2.5, 2.5, 0.05),\n    ac_frequency=1e6,\n)\n\nresult_complete = sim_complete.run()\nif result_complete.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_complete.stderr}\")\n\nsim_complete.plot_band_diagram(title=\"Complete MOS Capacitor \u2014 Equilibrium Band Diagram\")\nsim_complete.plot_cv(title=\"Complete MOS Capacitor C-V\")\n"
   ]
  },
  {
   "cell_type": "markdown",
   "source": "---\n\n## 8. Double-Gate MOS Capacitor\n\nIn a **double-gate** configuration a second gate oxide and gate electrode replace the ohmic back contact.  Both gates couple to the silicon body simultaneously, giving independent control of the top and bottom surfaces.  This geometry is a building block for fully-depleted SOI (FD-SOI) devices and FinFETs.\n\n```\n    Gate 1 (top)\n    ============\n    |  Oxide 1 |  \u2190 top SiO2\n    ============\n    |  Silicon |  \u2190 thin body (P or N)\n    ============\n    |  Oxide 2 |  \u2190 bottom SiO2\n    ============\n    Gate 2 (bottom)\n```\n\nKey differences from the single-gate MOS cap:\n- **Two coupling oxides** \u2014 can use the same or different thicknesses.\n- **Electrode 1** = top gate (swept), **Electrode 2** = bottom gate (fixed bias or also swept).\n- The body is depleted from both sides simultaneously, which halves the required gate swing.\n\nUse `gate_config=\"double\"` in `create_mos_capacitor` to enable this mode.",
   "metadata": {}
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": "# 8.1 Single-gate vs double-gate: schematic comparison\nfrom nanohubpadre import create_mos_capacitor\nfrom IPython.display import display\n\n# Single-gate (default)\nsim_sg = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='single',\n)\nprint('Single-gate structure:')\ndisplay(sim_sg.device_schematic())\n\n# Double-gate\nsim_dg_sch = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='double',\n    back_oxide_thickness=0.005,\n    back_gate_type='n_poly',\n)\nprint('Double-gate structure:')\ndisplay(sim_dg_sch.device_schematic())"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.2 Double-gate MOS capacitor: structure and C-V\nfrom IPython.display import display\n\nsim_dg = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='double',\n    back_oxide_thickness=0.005,\n    back_gate_type='n_poly',\n    log_cv=True,\n    cv_file='cv_dg',\n    log_bands_eq=True,\n    vg_sweep=(-2.0, 2.0, 0.1),\n    ac_frequency=1e6,\n)\n\ndisplay(sim_dg.device_schematic())\n\nresult_dg = sim_dg.run()\nif result_dg.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_dg.stderr}\")\n\nsim_dg.plot_band_diagram(title=\"Double-Gate MOS Cap \u2014 Equilibrium\")\nsim_dg.plot_cv(title=\"Double-Gate C-V\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.3 Compare equilibrium band diagrams: single-gate vs double-gate\nsim_sg_bands = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='single',\n    log_bands_eq=True,\n)\nresult_sg = sim_sg_bands.run()\nif result_sg.returncode != 0:\n    raise RuntimeError(f\"Single-gate simulation failed:\\n{result_sg.stderr}\")\n\nsim_dg_bands = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='double',\n    back_oxide_thickness=0.005,\n    back_gate_type='n_poly',\n    log_bands_eq=True,\n)\nresult_dg = sim_dg_bands.run()\nif result_dg.returncode != 0:\n    raise RuntimeError(f\"Double-gate simulation failed:\\n{result_dg.stderr}\")\n\nsim_sg_bands.plot_band_diagram(title='Single-Gate MOS Cap \u2014 Equilibrium')\nsim_dg_bands.plot_band_diagram(title='Double-Gate MOS Cap \u2014 Equilibrium')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 8.4 Asymmetric double-gate: different top/bottom oxide thicknesses\nsim_asym = create_mos_capacitor(\n    oxide_thickness=0.005,\n    silicon_thickness=0.02,\n    substrate_doping=1e17,\n    substrate_type='p',\n    gate_type='n_poly',\n    gate_config='double',\n    back_oxide_thickness=0.020,\n    back_gate_type='n_poly',\n    log_bands_eq=True,\n)\ndisplay(sim_asym.device_schematic())\n\nresult_asym = sim_asym.run()\nif result_asym.returncode != 0:\n    raise RuntimeError(f\"Simulation failed:\\n{result_asym.stderr}\")\n\nsim_asym.plot_band_diagram(title='Asymmetric Double-Gate \u2014 Equilibrium')\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---\n\n## Summary\n\nIn this notebook, you learned:\n\n1. **MOS Structure**: Metal-Oxide-Semiconductor stack\n2. **Operating Regions**: Accumulation, depletion, inversion\n3. **C-V Analysis**: High vs low frequency behavior\n4. **Doping Effects**: Higher doping -> higher Cmin\n5. **Oxide Thickness**: Thinner oxide -> higher Cox\n6. **Double-Gate**: Symmetric gate-oxide-Si-oxide-gate stack; depletes body from both sides\n\n**Key Equations:**\n- $C_{ox} = \\epsilon_{ox}/t_{ox}$\n- $C_{min}/C_{ox}$ depends on $W_d^{max}$ and doping\n- Double-gate: $C_{ox,eff}^{-1} = C_{ox,top}^{-1} + C_{ox,bot}^{-1}$ in series\n\n**Next**: [08 - MESFET](08_MESFET.ipynb) - Metal-semiconductor FETs"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.9.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}