#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 11 21:58:08 2019
# Process ID: 8620
# Current directory: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7840 D:\Users\Julian\Documents\UCSC Year THREE\CSE 100\Lab 6\Lab6\Lab6.xpr
# Log file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/vivado.log
# Journal file: D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 680.340 ; gain = 70.305
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stateTest_behav -key {Behavioral:sim_1:Functional:stateTest} -tclbatch {stateTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source stateTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 755.523 ; gain = 22.898
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stateTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 755.523 ; gain = 22.898
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 755.523 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 755.523 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 755.523 ; gain = 0.000
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 755.723 ; gain = 0.000
run 2 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 755.723 ; gain = 0.000
run 3 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 755.734 ; gain = 0.000
run 3 us
add_bp {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v} 61
remove_bps -file {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v} -line 61
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stateTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stateTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/stateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sim_1/new/stateTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.sim/sim_1/behav/xsim'
"xelab -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2d16002cff4d4d20acd83e30d5fb4daa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stateTest_behav xil_defaultlib.stateTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.stateMachine_default
Compiling module xil_defaultlib.stateTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot stateTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 757.004 ; gain = 0.000
run 3 us
close [ open {D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/toppo.v} w ]
add_files {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/Lab6.srcs/sources_1/new/toppo.v}}
update_compile_order -fileset sources_1
set_property top toppo [current_fileset]
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 6/Lab6/lab6_clks.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
