// Seed: 3118906117
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_4 = 32'd28
) (
    output supply1 id_0,
    input tri0 id_1,
    input wand _id_2
    , _id_4
);
  wire [1 'b0 : id_4] id_5;
  assign id_0 = id_5;
  wire id_6;
  ;
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire [-1 : 1] id_7;
  logic [id_2 : {  id_4  ,  1 'b0 ,  1 'd0 }] id_8[-1 'b0 : 1 'd0];
endmodule
