Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/mada/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 08abe7a288ba43e98001288b7ac03b27 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'IPL0_0' is not connected on this instance [/home/mada/an4/smp/lab2/lab2-smp/lab2-smp.srcs/sim_1/new/test.v:25]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
