setting auto_restore_mw_cel_lib_setup true
icc2_shell> set top_design
Error: can't read "top_design": no such variable
        Use error_info for more info. (CMD-013)
icc2_shell> set top_design MMU
MMU
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set hack_lef_dir /u/bcruik2/hacked_lefs
/u/bcruik2/hacked_lefs
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
#set top_design ORCA_TOP
set FCL 0
0
set add_ios 0
0
set pad_design 0
0
set design_size {950 620}
950 620
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft  1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/MMU.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal Cmax.tlup_-40
Cmax.tlup_-40
set fast_metal Cmin.tlup_-40
Cmin.tlup_-40
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
ss0p95vn40c ss0p75vn40c
#set synth_corners_target "ss0p95v125c" 
set tech_lef ${hack_lef_dir}/tech.lef 
/u/bcruik2/hacked_lefs/tech.lef
# set tech_lef ../../cadence_cap_tech/tech.lef
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
/u/bcruik2/hacked_lefs /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
#set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram/lef $lib_dir/io_std/lef $lib_dir/pll/lef ]
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# Get just the main standard cells, srams
#set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/routh/HW_AI_ML/Project/Hardware/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
1
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $ndm_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $i/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/../tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/milkyway/
set tlu_dir "$lib_dir/../tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  \
#                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  \
#                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/MMU.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{MMU_lib}
create_block ${top_design}
Information: Creating block 'MMU.design' in library 'MMU_lib'. (DES-013)
{MMU_lib:MMU.design}
open_block ${top_design}
Information: The command 'open_block' cleared the undo history. (UNDO-016)
Information: Incrementing open_count of block 'MMU_lib:MMU.design' to 2. (DES-021)
{MMU_lib:MMU.design}
#import_designs $verilog_file \
#       -format verilog \
#       -cel $top_design \
#       -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/u/routh/HW_AI_ML/Project/Hardware/syn/outputs/MMU.dct.vg'
Number of modules read: 17
Top level ports: 771
Total ports in all modules: 2411
Total nets in all modules: 7625
Total instances in all modules: 3933
Elapsed = 00:00:00.05, CPU = 00:00:00.05
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
 Creating ICC2 MCMM 
Using libraries: MMU_lib saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32sram_c saed32io_wb_5v
Linking block MMU_lib:MMU.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'MMU' was successfully linked.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: use early spec Cmax for late which is not specified
Warning: use late spec Cmax for early which spec is not specified. 
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
set clk_period 2.0
2.0
create_clock -name "clk" -period $clk_period  clk
{clk}
set_clock_uncertainty -setup 0.025 clk
1
set_clock_uncertainty -hold 0.025 clk
1
set_clock_latency 0.23 clk
1
set_clock_transition 0.025 clk
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
Information: Timer using 4 threads
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Removing existing floorplan objects
Creating core...
Core utilization ratio = 2.53%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

  setMultiCpuUsage -localCpu 4 
        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-11 21:45:46 / Session:  00:02:55 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 572 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.02e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 771
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 771
CPU Time for Pin Creation: 00:00:01.51u 00:00:00.00s 00:00:01.51e: 
Total Pin Placement CPU Time: 00:00:01.53u 00:00:00.01s 00:00:01.55e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-11 21:45:47 / Session:  00:02:56 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 577 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Warning: No clock objects matched 'SDRAM_CLK' (SEL-004)
Warning: No clock objects matched 'SYS_2x_CLK' (SEL-004)
Warning: No clock objects matched 'SYS_CLK' (SEL-004)
Warning: No clock objects matched 'PCI_CLK' (SEL-004)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Error: Nothing matched for object_list (SEL-005)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'MMU', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : MMU
Version: V-2023.12
Date   : Wed Jun 11 21:45:48 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/3917
Ground net VSS                0/3917
--------------------------------------------------------------------------------
Information: connections of 7834 power/ground pin(s) are created or changed.
1
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/u/routh/HW_AI_ML/Project/Hardware/apr/outputs/MMU.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'clk' of port 'clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'control' of port 'control' has been replaced. (DEFR-060)
Warning: Existing terminal 'reset' of port 'reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[127]' of port 'data_arr[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[126]' of port 'data_arr[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[125]' of port 'data_arr[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[124]' of port 'data_arr[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[123]' of port 'data_arr[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[122]' of port 'data_arr[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[121]' of port 'data_arr[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[120]' of port 'data_arr[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[119]' of port 'data_arr[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[118]' of port 'data_arr[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[117]' of port 'data_arr[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[116]' of port 'data_arr[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[115]' of port 'data_arr[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[114]' of port 'data_arr[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[113]' of port 'data_arr[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[112]' of port 'data_arr[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[111]' of port 'data_arr[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[110]' of port 'data_arr[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[109]' of port 'data_arr[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[108]' of port 'data_arr[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[107]' of port 'data_arr[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[106]' of port 'data_arr[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[105]' of port 'data_arr[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[104]' of port 'data_arr[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[103]' of port 'data_arr[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[102]' of port 'data_arr[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[101]' of port 'data_arr[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[100]' of port 'data_arr[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[99]' of port 'data_arr[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[98]' of port 'data_arr[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[97]' of port 'data_arr[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[96]' of port 'data_arr[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[95]' of port 'data_arr[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[94]' of port 'data_arr[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[93]' of port 'data_arr[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[92]' of port 'data_arr[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[91]' of port 'data_arr[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[90]' of port 'data_arr[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[89]' of port 'data_arr[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[88]' of port 'data_arr[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[87]' of port 'data_arr[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[86]' of port 'data_arr[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[85]' of port 'data_arr[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[84]' of port 'data_arr[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[83]' of port 'data_arr[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[82]' of port 'data_arr[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[81]' of port 'data_arr[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[80]' of port 'data_arr[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[79]' of port 'data_arr[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[78]' of port 'data_arr[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[77]' of port 'data_arr[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[76]' of port 'data_arr[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[75]' of port 'data_arr[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[74]' of port 'data_arr[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[73]' of port 'data_arr[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[72]' of port 'data_arr[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[71]' of port 'data_arr[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[70]' of port 'data_arr[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[69]' of port 'data_arr[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[68]' of port 'data_arr[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[67]' of port 'data_arr[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[66]' of port 'data_arr[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[65]' of port 'data_arr[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[64]' of port 'data_arr[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[63]' of port 'data_arr[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[62]' of port 'data_arr[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[61]' of port 'data_arr[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[60]' of port 'data_arr[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[59]' of port 'data_arr[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[58]' of port 'data_arr[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[57]' of port 'data_arr[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[56]' of port 'data_arr[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[55]' of port 'data_arr[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[54]' of port 'data_arr[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[53]' of port 'data_arr[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[52]' of port 'data_arr[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[51]' of port 'data_arr[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[50]' of port 'data_arr[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[49]' of port 'data_arr[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[48]' of port 'data_arr[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[47]' of port 'data_arr[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[46]' of port 'data_arr[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[45]' of port 'data_arr[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[44]' of port 'data_arr[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[43]' of port 'data_arr[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[42]' of port 'data_arr[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[41]' of port 'data_arr[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[40]' of port 'data_arr[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[39]' of port 'data_arr[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[38]' of port 'data_arr[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[37]' of port 'data_arr[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[36]' of port 'data_arr[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[35]' of port 'data_arr[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[34]' of port 'data_arr[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[33]' of port 'data_arr[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[32]' of port 'data_arr[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[31]' of port 'data_arr[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[30]' of port 'data_arr[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[29]' of port 'data_arr[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[28]' of port 'data_arr[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[27]' of port 'data_arr[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[26]' of port 'data_arr[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[25]' of port 'data_arr[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[24]' of port 'data_arr[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[23]' of port 'data_arr[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[22]' of port 'data_arr[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[21]' of port 'data_arr[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[20]' of port 'data_arr[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[19]' of port 'data_arr[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[18]' of port 'data_arr[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[17]' of port 'data_arr[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[16]' of port 'data_arr[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[15]' of port 'data_arr[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[14]' of port 'data_arr[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[13]' of port 'data_arr[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[12]' of port 'data_arr[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[11]' of port 'data_arr[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[10]' of port 'data_arr[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[9]' of port 'data_arr[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[8]' of port 'data_arr[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[7]' of port 'data_arr[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[6]' of port 'data_arr[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[5]' of port 'data_arr[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[4]' of port 'data_arr[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[3]' of port 'data_arr[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[2]' of port 'data_arr[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[1]' of port 'data_arr[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[0]' of port 'data_arr[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[127]' of port 'wt_arr[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[126]' of port 'wt_arr[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[125]' of port 'wt_arr[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[124]' of port 'wt_arr[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[123]' of port 'wt_arr[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[122]' of port 'wt_arr[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[121]' of port 'wt_arr[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[120]' of port 'wt_arr[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[119]' of port 'wt_arr[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[118]' of port 'wt_arr[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[117]' of port 'wt_arr[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[116]' of port 'wt_arr[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[115]' of port 'wt_arr[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[114]' of port 'wt_arr[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[113]' of port 'wt_arr[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[112]' of port 'wt_arr[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[111]' of port 'wt_arr[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[110]' of port 'wt_arr[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[109]' of port 'wt_arr[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[108]' of port 'wt_arr[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[107]' of port 'wt_arr[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[106]' of port 'wt_arr[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[105]' of port 'wt_arr[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[104]' of port 'wt_arr[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[103]' of port 'wt_arr[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[102]' of port 'wt_arr[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[101]' of port 'wt_arr[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[100]' of port 'wt_arr[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[99]' of port 'wt_arr[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[98]' of port 'wt_arr[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[97]' of port 'wt_arr[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[96]' of port 'wt_arr[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[95]' of port 'wt_arr[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[94]' of port 'wt_arr[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[93]' of port 'wt_arr[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[92]' of port 'wt_arr[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[91]' of port 'wt_arr[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[90]' of port 'wt_arr[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[89]' of port 'wt_arr[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[88]' of port 'wt_arr[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[87]' of port 'wt_arr[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[86]' of port 'wt_arr[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[85]' of port 'wt_arr[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[84]' of port 'wt_arr[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[83]' of port 'wt_arr[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[82]' of port 'wt_arr[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[81]' of port 'wt_arr[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[80]' of port 'wt_arr[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[79]' of port 'wt_arr[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[78]' of port 'wt_arr[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[77]' of port 'wt_arr[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[76]' of port 'wt_arr[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[75]' of port 'wt_arr[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[74]' of port 'wt_arr[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[73]' of port 'wt_arr[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[72]' of port 'wt_arr[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[71]' of port 'wt_arr[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[70]' of port 'wt_arr[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[69]' of port 'wt_arr[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[68]' of port 'wt_arr[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[67]' of port 'wt_arr[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[66]' of port 'wt_arr[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[65]' of port 'wt_arr[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[64]' of port 'wt_arr[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[63]' of port 'wt_arr[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[62]' of port 'wt_arr[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[61]' of port 'wt_arr[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[60]' of port 'wt_arr[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[59]' of port 'wt_arr[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[58]' of port 'wt_arr[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[57]' of port 'wt_arr[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[56]' of port 'wt_arr[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[55]' of port 'wt_arr[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[54]' of port 'wt_arr[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[53]' of port 'wt_arr[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[52]' of port 'wt_arr[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[51]' of port 'wt_arr[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[50]' of port 'wt_arr[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[49]' of port 'wt_arr[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[48]' of port 'wt_arr[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[47]' of port 'wt_arr[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[46]' of port 'wt_arr[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[45]' of port 'wt_arr[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[44]' of port 'wt_arr[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[43]' of port 'wt_arr[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[42]' of port 'wt_arr[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[41]' of port 'wt_arr[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[40]' of port 'wt_arr[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[39]' of port 'wt_arr[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[38]' of port 'wt_arr[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[37]' of port 'wt_arr[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[36]' of port 'wt_arr[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[35]' of port 'wt_arr[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[34]' of port 'wt_arr[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[33]' of port 'wt_arr[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[32]' of port 'wt_arr[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[31]' of port 'wt_arr[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[30]' of port 'wt_arr[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[29]' of port 'wt_arr[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[28]' of port 'wt_arr[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[27]' of port 'wt_arr[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[26]' of port 'wt_arr[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[25]' of port 'wt_arr[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[24]' of port 'wt_arr[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[23]' of port 'wt_arr[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[22]' of port 'wt_arr[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[21]' of port 'wt_arr[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[20]' of port 'wt_arr[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[19]' of port 'wt_arr[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[18]' of port 'wt_arr[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[17]' of port 'wt_arr[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[16]' of port 'wt_arr[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[15]' of port 'wt_arr[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[14]' of port 'wt_arr[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[13]' of port 'wt_arr[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[12]' of port 'wt_arr[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[11]' of port 'wt_arr[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[10]' of port 'wt_arr[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[9]' of port 'wt_arr[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[8]' of port 'wt_arr[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[7]' of port 'wt_arr[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[6]' of port 'wt_arr[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[5]' of port 'wt_arr[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[4]' of port 'wt_arr[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[3]' of port 'wt_arr[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[2]' of port 'wt_arr[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[1]' of port 'wt_arr[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[0]' of port 'wt_arr[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[511]' of port 'acc_out[511]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[510]' of port 'acc_out[510]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[509]' of port 'acc_out[509]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[508]' of port 'acc_out[508]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[507]' of port 'acc_out[507]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[506]' of port 'acc_out[506]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[505]' of port 'acc_out[505]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[504]' of port 'acc_out[504]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[503]' of port 'acc_out[503]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[502]' of port 'acc_out[502]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[501]' of port 'acc_out[501]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[500]' of port 'acc_out[500]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[499]' of port 'acc_out[499]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[498]' of port 'acc_out[498]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[497]' of port 'acc_out[497]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[496]' of port 'acc_out[496]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[495]' of port 'acc_out[495]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[494]' of port 'acc_out[494]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[493]' of port 'acc_out[493]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[492]' of port 'acc_out[492]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[491]' of port 'acc_out[491]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[490]' of port 'acc_out[490]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[489]' of port 'acc_out[489]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[488]' of port 'acc_out[488]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[487]' of port 'acc_out[487]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[486]' of port 'acc_out[486]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[485]' of port 'acc_out[485]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[484]' of port 'acc_out[484]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[483]' of port 'acc_out[483]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[482]' of port 'acc_out[482]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[481]' of port 'acc_out[481]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[480]' of port 'acc_out[480]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[479]' of port 'acc_out[479]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[478]' of port 'acc_out[478]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[477]' of port 'acc_out[477]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[476]' of port 'acc_out[476]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[475]' of port 'acc_out[475]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[474]' of port 'acc_out[474]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[473]' of port 'acc_out[473]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[472]' of port 'acc_out[472]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[471]' of port 'acc_out[471]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[470]' of port 'acc_out[470]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[469]' of port 'acc_out[469]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[468]' of port 'acc_out[468]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[467]' of port 'acc_out[467]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[466]' of port 'acc_out[466]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[465]' of port 'acc_out[465]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[464]' of port 'acc_out[464]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[463]' of port 'acc_out[463]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[462]' of port 'acc_out[462]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[461]' of port 'acc_out[461]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[460]' of port 'acc_out[460]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[459]' of port 'acc_out[459]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[458]' of port 'acc_out[458]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[457]' of port 'acc_out[457]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[456]' of port 'acc_out[456]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[455]' of port 'acc_out[455]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[454]' of port 'acc_out[454]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[453]' of port 'acc_out[453]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[452]' of port 'acc_out[452]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[451]' of port 'acc_out[451]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[450]' of port 'acc_out[450]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[449]' of port 'acc_out[449]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[448]' of port 'acc_out[448]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[447]' of port 'acc_out[447]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[446]' of port 'acc_out[446]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[445]' of port 'acc_out[445]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[444]' of port 'acc_out[444]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[443]' of port 'acc_out[443]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[442]' of port 'acc_out[442]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[441]' of port 'acc_out[441]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[440]' of port 'acc_out[440]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[439]' of port 'acc_out[439]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[438]' of port 'acc_out[438]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[437]' of port 'acc_out[437]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[436]' of port 'acc_out[436]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[435]' of port 'acc_out[435]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[434]' of port 'acc_out[434]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[433]' of port 'acc_out[433]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[432]' of port 'acc_out[432]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[431]' of port 'acc_out[431]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[430]' of port 'acc_out[430]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[429]' of port 'acc_out[429]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[428]' of port 'acc_out[428]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[427]' of port 'acc_out[427]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[426]' of port 'acc_out[426]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[425]' of port 'acc_out[425]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[424]' of port 'acc_out[424]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[423]' of port 'acc_out[423]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[422]' of port 'acc_out[422]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[421]' of port 'acc_out[421]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[420]' of port 'acc_out[420]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[419]' of port 'acc_out[419]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[418]' of port 'acc_out[418]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[417]' of port 'acc_out[417]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[416]' of port 'acc_out[416]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[415]' of port 'acc_out[415]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[414]' of port 'acc_out[414]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[413]' of port 'acc_out[413]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[412]' of port 'acc_out[412]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[411]' of port 'acc_out[411]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[410]' of port 'acc_out[410]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[409]' of port 'acc_out[409]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[408]' of port 'acc_out[408]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[407]' of port 'acc_out[407]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[406]' of port 'acc_out[406]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[405]' of port 'acc_out[405]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[404]' of port 'acc_out[404]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[403]' of port 'acc_out[403]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[402]' of port 'acc_out[402]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[401]' of port 'acc_out[401]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[400]' of port 'acc_out[400]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[399]' of port 'acc_out[399]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[398]' of port 'acc_out[398]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[397]' of port 'acc_out[397]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[396]' of port 'acc_out[396]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[395]' of port 'acc_out[395]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[394]' of port 'acc_out[394]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[393]' of port 'acc_out[393]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[392]' of port 'acc_out[392]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[391]' of port 'acc_out[391]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[390]' of port 'acc_out[390]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[389]' of port 'acc_out[389]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[388]' of port 'acc_out[388]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[387]' of port 'acc_out[387]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[386]' of port 'acc_out[386]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[385]' of port 'acc_out[385]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[384]' of port 'acc_out[384]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[383]' of port 'acc_out[383]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[382]' of port 'acc_out[382]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[381]' of port 'acc_out[381]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[380]' of port 'acc_out[380]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[379]' of port 'acc_out[379]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[378]' of port 'acc_out[378]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[377]' of port 'acc_out[377]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[376]' of port 'acc_out[376]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[375]' of port 'acc_out[375]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[374]' of port 'acc_out[374]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[373]' of port 'acc_out[373]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[372]' of port 'acc_out[372]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[371]' of port 'acc_out[371]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[370]' of port 'acc_out[370]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[369]' of port 'acc_out[369]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[368]' of port 'acc_out[368]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[367]' of port 'acc_out[367]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[366]' of port 'acc_out[366]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[365]' of port 'acc_out[365]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[364]' of port 'acc_out[364]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[363]' of port 'acc_out[363]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[362]' of port 'acc_out[362]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[361]' of port 'acc_out[361]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[360]' of port 'acc_out[360]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[359]' of port 'acc_out[359]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[358]' of port 'acc_out[358]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[357]' of port 'acc_out[357]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[356]' of port 'acc_out[356]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[355]' of port 'acc_out[355]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[354]' of port 'acc_out[354]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[353]' of port 'acc_out[353]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[352]' of port 'acc_out[352]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[351]' of port 'acc_out[351]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[350]' of port 'acc_out[350]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[349]' of port 'acc_out[349]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[348]' of port 'acc_out[348]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[347]' of port 'acc_out[347]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[346]' of port 'acc_out[346]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[345]' of port 'acc_out[345]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[344]' of port 'acc_out[344]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[343]' of port 'acc_out[343]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[342]' of port 'acc_out[342]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[341]' of port 'acc_out[341]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[340]' of port 'acc_out[340]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[339]' of port 'acc_out[339]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[338]' of port 'acc_out[338]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[337]' of port 'acc_out[337]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[336]' of port 'acc_out[336]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[335]' of port 'acc_out[335]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[334]' of port 'acc_out[334]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[333]' of port 'acc_out[333]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[332]' of port 'acc_out[332]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[331]' of port 'acc_out[331]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[330]' of port 'acc_out[330]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[329]' of port 'acc_out[329]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[328]' of port 'acc_out[328]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[327]' of port 'acc_out[327]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[326]' of port 'acc_out[326]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[325]' of port 'acc_out[325]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[324]' of port 'acc_out[324]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[323]' of port 'acc_out[323]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[322]' of port 'acc_out[322]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[321]' of port 'acc_out[321]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[320]' of port 'acc_out[320]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[319]' of port 'acc_out[319]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[318]' of port 'acc_out[318]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[317]' of port 'acc_out[317]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[316]' of port 'acc_out[316]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[315]' of port 'acc_out[315]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[314]' of port 'acc_out[314]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[313]' of port 'acc_out[313]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[312]' of port 'acc_out[312]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[311]' of port 'acc_out[311]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[310]' of port 'acc_out[310]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[309]' of port 'acc_out[309]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[308]' of port 'acc_out[308]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[307]' of port 'acc_out[307]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[306]' of port 'acc_out[306]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[305]' of port 'acc_out[305]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[304]' of port 'acc_out[304]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[303]' of port 'acc_out[303]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[302]' of port 'acc_out[302]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[301]' of port 'acc_out[301]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[300]' of port 'acc_out[300]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[299]' of port 'acc_out[299]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[298]' of port 'acc_out[298]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[297]' of port 'acc_out[297]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[296]' of port 'acc_out[296]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[295]' of port 'acc_out[295]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[294]' of port 'acc_out[294]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[293]' of port 'acc_out[293]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[292]' of port 'acc_out[292]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[291]' of port 'acc_out[291]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[290]' of port 'acc_out[290]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[289]' of port 'acc_out[289]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[288]' of port 'acc_out[288]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[287]' of port 'acc_out[287]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[286]' of port 'acc_out[286]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[285]' of port 'acc_out[285]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[284]' of port 'acc_out[284]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[283]' of port 'acc_out[283]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[282]' of port 'acc_out[282]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[281]' of port 'acc_out[281]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[280]' of port 'acc_out[280]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[279]' of port 'acc_out[279]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[278]' of port 'acc_out[278]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[277]' of port 'acc_out[277]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[276]' of port 'acc_out[276]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[275]' of port 'acc_out[275]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[274]' of port 'acc_out[274]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[273]' of port 'acc_out[273]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[272]' of port 'acc_out[272]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[271]' of port 'acc_out[271]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[270]' of port 'acc_out[270]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[269]' of port 'acc_out[269]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[268]' of port 'acc_out[268]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[267]' of port 'acc_out[267]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[266]' of port 'acc_out[266]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[265]' of port 'acc_out[265]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[264]' of port 'acc_out[264]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[263]' of port 'acc_out[263]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[262]' of port 'acc_out[262]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[261]' of port 'acc_out[261]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[260]' of port 'acc_out[260]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[259]' of port 'acc_out[259]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[258]' of port 'acc_out[258]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[257]' of port 'acc_out[257]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[256]' of port 'acc_out[256]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[255]' of port 'acc_out[255]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[254]' of port 'acc_out[254]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[253]' of port 'acc_out[253]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[252]' of port 'acc_out[252]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[251]' of port 'acc_out[251]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[250]' of port 'acc_out[250]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[249]' of port 'acc_out[249]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[248]' of port 'acc_out[248]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[247]' of port 'acc_out[247]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[246]' of port 'acc_out[246]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[245]' of port 'acc_out[245]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[244]' of port 'acc_out[244]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[243]' of port 'acc_out[243]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[242]' of port 'acc_out[242]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[241]' of port 'acc_out[241]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[240]' of port 'acc_out[240]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[239]' of port 'acc_out[239]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[238]' of port 'acc_out[238]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[237]' of port 'acc_out[237]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[236]' of port 'acc_out[236]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[235]' of port 'acc_out[235]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[234]' of port 'acc_out[234]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[233]' of port 'acc_out[233]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[232]' of port 'acc_out[232]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[231]' of port 'acc_out[231]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[230]' of port 'acc_out[230]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[229]' of port 'acc_out[229]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[228]' of port 'acc_out[228]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[227]' of port 'acc_out[227]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[226]' of port 'acc_out[226]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[225]' of port 'acc_out[225]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[224]' of port 'acc_out[224]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[223]' of port 'acc_out[223]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[222]' of port 'acc_out[222]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[221]' of port 'acc_out[221]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[220]' of port 'acc_out[220]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[219]' of port 'acc_out[219]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[218]' of port 'acc_out[218]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[217]' of port 'acc_out[217]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[216]' of port 'acc_out[216]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[215]' of port 'acc_out[215]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[214]' of port 'acc_out[214]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[213]' of port 'acc_out[213]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[212]' of port 'acc_out[212]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[211]' of port 'acc_out[211]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[210]' of port 'acc_out[210]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[209]' of port 'acc_out[209]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[208]' of port 'acc_out[208]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[207]' of port 'acc_out[207]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[206]' of port 'acc_out[206]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[205]' of port 'acc_out[205]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[204]' of port 'acc_out[204]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[203]' of port 'acc_out[203]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[202]' of port 'acc_out[202]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[201]' of port 'acc_out[201]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[200]' of port 'acc_out[200]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[199]' of port 'acc_out[199]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[198]' of port 'acc_out[198]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[197]' of port 'acc_out[197]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[196]' of port 'acc_out[196]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[195]' of port 'acc_out[195]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[194]' of port 'acc_out[194]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[193]' of port 'acc_out[193]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[192]' of port 'acc_out[192]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[191]' of port 'acc_out[191]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[190]' of port 'acc_out[190]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[189]' of port 'acc_out[189]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[188]' of port 'acc_out[188]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[187]' of port 'acc_out[187]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[186]' of port 'acc_out[186]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[185]' of port 'acc_out[185]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[184]' of port 'acc_out[184]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[183]' of port 'acc_out[183]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[182]' of port 'acc_out[182]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[181]' of port 'acc_out[181]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[180]' of port 'acc_out[180]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[179]' of port 'acc_out[179]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[178]' of port 'acc_out[178]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[177]' of port 'acc_out[177]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[176]' of port 'acc_out[176]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[175]' of port 'acc_out[175]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[174]' of port 'acc_out[174]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[173]' of port 'acc_out[173]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[172]' of port 'acc_out[172]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[171]' of port 'acc_out[171]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[170]' of port 'acc_out[170]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[169]' of port 'acc_out[169]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[168]' of port 'acc_out[168]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[167]' of port 'acc_out[167]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[166]' of port 'acc_out[166]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[165]' of port 'acc_out[165]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[164]' of port 'acc_out[164]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[163]' of port 'acc_out[163]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[162]' of port 'acc_out[162]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[161]' of port 'acc_out[161]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[160]' of port 'acc_out[160]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[159]' of port 'acc_out[159]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[158]' of port 'acc_out[158]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[157]' of port 'acc_out[157]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[156]' of port 'acc_out[156]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[155]' of port 'acc_out[155]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[154]' of port 'acc_out[154]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[153]' of port 'acc_out[153]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[152]' of port 'acc_out[152]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[151]' of port 'acc_out[151]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[150]' of port 'acc_out[150]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[149]' of port 'acc_out[149]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[148]' of port 'acc_out[148]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[147]' of port 'acc_out[147]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[146]' of port 'acc_out[146]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[145]' of port 'acc_out[145]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[144]' of port 'acc_out[144]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[143]' of port 'acc_out[143]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[142]' of port 'acc_out[142]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[141]' of port 'acc_out[141]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[140]' of port 'acc_out[140]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[139]' of port 'acc_out[139]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[138]' of port 'acc_out[138]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[137]' of port 'acc_out[137]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[136]' of port 'acc_out[136]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[135]' of port 'acc_out[135]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[134]' of port 'acc_out[134]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[133]' of port 'acc_out[133]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[132]' of port 'acc_out[132]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[131]' of port 'acc_out[131]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[130]' of port 'acc_out[130]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[129]' of port 'acc_out[129]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[128]' of port 'acc_out[128]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[127]' of port 'acc_out[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[126]' of port 'acc_out[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[125]' of port 'acc_out[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[124]' of port 'acc_out[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[123]' of port 'acc_out[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[122]' of port 'acc_out[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[121]' of port 'acc_out[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[120]' of port 'acc_out[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[119]' of port 'acc_out[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[118]' of port 'acc_out[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[117]' of port 'acc_out[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[116]' of port 'acc_out[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[115]' of port 'acc_out[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[114]' of port 'acc_out[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[113]' of port 'acc_out[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[112]' of port 'acc_out[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[111]' of port 'acc_out[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[110]' of port 'acc_out[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[109]' of port 'acc_out[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[108]' of port 'acc_out[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[107]' of port 'acc_out[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[106]' of port 'acc_out[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[105]' of port 'acc_out[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[104]' of port 'acc_out[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[103]' of port 'acc_out[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[102]' of port 'acc_out[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[101]' of port 'acc_out[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[100]' of port 'acc_out[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[99]' of port 'acc_out[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[98]' of port 'acc_out[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[97]' of port 'acc_out[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[96]' of port 'acc_out[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[95]' of port 'acc_out[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[94]' of port 'acc_out[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[93]' of port 'acc_out[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[92]' of port 'acc_out[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[91]' of port 'acc_out[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[90]' of port 'acc_out[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[89]' of port 'acc_out[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[88]' of port 'acc_out[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[87]' of port 'acc_out[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[86]' of port 'acc_out[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[85]' of port 'acc_out[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[84]' of port 'acc_out[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[83]' of port 'acc_out[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[82]' of port 'acc_out[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[81]' of port 'acc_out[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[80]' of port 'acc_out[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[79]' of port 'acc_out[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[78]' of port 'acc_out[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[77]' of port 'acc_out[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[76]' of port 'acc_out[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[75]' of port 'acc_out[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[74]' of port 'acc_out[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[73]' of port 'acc_out[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[72]' of port 'acc_out[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[71]' of port 'acc_out[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[70]' of port 'acc_out[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[69]' of port 'acc_out[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[68]' of port 'acc_out[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[67]' of port 'acc_out[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[66]' of port 'acc_out[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[65]' of port 'acc_out[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[64]' of port 'acc_out[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[63]' of port 'acc_out[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[62]' of port 'acc_out[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[61]' of port 'acc_out[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[60]' of port 'acc_out[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[59]' of port 'acc_out[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[58]' of port 'acc_out[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[57]' of port 'acc_out[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[56]' of port 'acc_out[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[55]' of port 'acc_out[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[54]' of port 'acc_out[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[53]' of port 'acc_out[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[52]' of port 'acc_out[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[51]' of port 'acc_out[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[50]' of port 'acc_out[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[49]' of port 'acc_out[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[48]' of port 'acc_out[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[47]' of port 'acc_out[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[46]' of port 'acc_out[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[45]' of port 'acc_out[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[44]' of port 'acc_out[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[43]' of port 'acc_out[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[42]' of port 'acc_out[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[41]' of port 'acc_out[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[40]' of port 'acc_out[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[39]' of port 'acc_out[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[38]' of port 'acc_out[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[37]' of port 'acc_out[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[36]' of port 'acc_out[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[35]' of port 'acc_out[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[34]' of port 'acc_out[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[33]' of port 'acc_out[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[32]' of port 'acc_out[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[31]' of port 'acc_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[30]' of port 'acc_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[29]' of port 'acc_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[28]' of port 'acc_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[27]' of port 'acc_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[26]' of port 'acc_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[25]' of port 'acc_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[24]' of port 'acc_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[23]' of port 'acc_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[22]' of port 'acc_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[21]' of port 'acc_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[20]' of port 'acc_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[19]' of port 'acc_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[18]' of port 'acc_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[17]' of port 'acc_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[16]' of port 'acc_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[15]' of port 'acc_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[14]' of port 'acc_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[13]' of port 'acc_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[12]' of port 'acc_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[11]' of port 'acc_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[10]' of port 'acc_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[9]' of port 'acc_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[8]' of port 'acc_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[7]' of port 'acc_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[6]' of port 'acc_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[5]' of port 'acc_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[4]' of port 'acc_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[3]' of port 'acc_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[2]' of port 'acc_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[1]' of port 'acc_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[0]' of port 'acc_out[0]' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 0/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
PINS                           : 773/773
PINPROPERTIES                  : 0/771
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-11 21:45:48 / Session:  00:02:56 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 587 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 771
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 771
CPU Time for Pin Creation: 00:00:01.49u 00:00:00.00s 00:00:01.49e: 
Total Pin Placement CPU Time: 00:00:01.52u 00:00:00.00s 00:00:01.52e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-11 21:45:49 / Session:  00:02:58 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 587 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}   \
    {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 272 wires for strategy mesh_strat.
Number of threads: 4
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 118
Checking DRC for 118 wires:5% 10% 15% 30% 35% 60% 65% 80% 90% 95% 100%
Number of threads: 4
Number of partitions: 14
Direction of partitions: horizontal
Number of wires: 154
Checking DRC for 154 wires:40% 45% 50% 55% 60% 65% 70% 80% 100%
Creating 272 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 118 wires for strategy lmesh_strat.
Number of threads: 4
Number of partitions: 11
Direction of partitions: vertical
Number of wires: 118
Checking DRC for 118 wires:5% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 80% 90% 95% 100%
Creating 118 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Number of threads: 4
Working on strategy mesh_strat.
Number of detected intersections: 9086
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 9086 stacked vias for strategy mesh_strat.
Number of threads: 4
Number of partitions: 14
Direction of partitions: horizontal
Number of vias: 9086
Checking DRC for 9086 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 1.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 4
Number of partitions: 34
Direction of partitions: horizontal
Number of wires: 371
Checking DRC for 371 wires:10% 15% 30% 35% 40% 45% 50% 60% 65% 70% 75% 100%
Creating 371 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 52864 stacked vias.
Number of threads: 4
Number of partitions: 32
Direction of partitions: horizontal
Number of vias: 52864
Checking DRC for 52864 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
21889 regular vias are not fixed
Via DRC checking runtime 31.00 seconds.
via connection runtime: 31 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9086 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 30975 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 5428 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9086 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 25547 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 761 wires.
Committed 71213 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 34 seconds.
Successfully compiled PG.
Overall runtime: 34 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Warning: Detected use of obsolete/unsupported feature.  The following
                will not be available in a future release of the application:
                compile_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 371 total shapes.
Layer M2: cached 118 shapes out of 118 total shapes.
Cached 25606 vias out of 71213 total vias.
Information: Starting boundary cell insertion into MMU using site master "unit". (CHF-200)
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Information: Total 370 left cells inserted successfully into MMU. (CHF-100)
Information: Total 370 right cells inserted successfully into MMU. (CHF-100)
Information: Total 740 boundary cells inserted successfully into MMU. (CHF-100)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604 \
 -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Wed Jun 11 21:46:26 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 370
TRACKS                         : 20
VIAS                           : 20
PINS                           : 773
PINPROPERTIES                  : 771
SPECIALNETS                    : 2
NETS                           : 4997
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Wed Jun 11 21:46:26 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
PINS                           : 773
PINPROPERTIES                  : 771
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/u/routh/HW_AI_ML/Project/Hardware/apr/outputs/MMU.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'clk' of port 'clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'control' of port 'control' has been replaced. (DEFR-060)
Warning: Existing terminal 'reset' of port 'reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[127]' of port 'data_arr[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[126]' of port 'data_arr[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[125]' of port 'data_arr[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[124]' of port 'data_arr[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[123]' of port 'data_arr[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[122]' of port 'data_arr[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[121]' of port 'data_arr[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[120]' of port 'data_arr[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[119]' of port 'data_arr[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[118]' of port 'data_arr[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[117]' of port 'data_arr[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[116]' of port 'data_arr[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[115]' of port 'data_arr[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[114]' of port 'data_arr[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[113]' of port 'data_arr[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[112]' of port 'data_arr[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[111]' of port 'data_arr[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[110]' of port 'data_arr[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[109]' of port 'data_arr[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[108]' of port 'data_arr[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[107]' of port 'data_arr[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[106]' of port 'data_arr[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[105]' of port 'data_arr[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[104]' of port 'data_arr[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[103]' of port 'data_arr[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[102]' of port 'data_arr[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[101]' of port 'data_arr[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[100]' of port 'data_arr[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[99]' of port 'data_arr[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[98]' of port 'data_arr[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[97]' of port 'data_arr[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[96]' of port 'data_arr[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[95]' of port 'data_arr[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[94]' of port 'data_arr[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[93]' of port 'data_arr[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[92]' of port 'data_arr[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[91]' of port 'data_arr[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[90]' of port 'data_arr[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[89]' of port 'data_arr[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[88]' of port 'data_arr[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[87]' of port 'data_arr[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[86]' of port 'data_arr[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[85]' of port 'data_arr[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[84]' of port 'data_arr[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[83]' of port 'data_arr[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[82]' of port 'data_arr[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[81]' of port 'data_arr[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[80]' of port 'data_arr[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[79]' of port 'data_arr[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[78]' of port 'data_arr[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[77]' of port 'data_arr[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[76]' of port 'data_arr[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[75]' of port 'data_arr[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[74]' of port 'data_arr[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[73]' of port 'data_arr[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[72]' of port 'data_arr[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[71]' of port 'data_arr[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[70]' of port 'data_arr[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[69]' of port 'data_arr[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[68]' of port 'data_arr[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[67]' of port 'data_arr[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[66]' of port 'data_arr[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[65]' of port 'data_arr[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[64]' of port 'data_arr[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[63]' of port 'data_arr[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[62]' of port 'data_arr[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[61]' of port 'data_arr[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[60]' of port 'data_arr[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[59]' of port 'data_arr[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[58]' of port 'data_arr[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[57]' of port 'data_arr[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[56]' of port 'data_arr[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[55]' of port 'data_arr[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[54]' of port 'data_arr[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[53]' of port 'data_arr[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[52]' of port 'data_arr[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[51]' of port 'data_arr[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[50]' of port 'data_arr[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[49]' of port 'data_arr[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[48]' of port 'data_arr[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[47]' of port 'data_arr[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[46]' of port 'data_arr[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[45]' of port 'data_arr[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[44]' of port 'data_arr[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[43]' of port 'data_arr[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[42]' of port 'data_arr[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[41]' of port 'data_arr[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[40]' of port 'data_arr[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[39]' of port 'data_arr[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[38]' of port 'data_arr[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[37]' of port 'data_arr[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[36]' of port 'data_arr[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[35]' of port 'data_arr[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[34]' of port 'data_arr[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[33]' of port 'data_arr[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[32]' of port 'data_arr[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[31]' of port 'data_arr[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[30]' of port 'data_arr[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[29]' of port 'data_arr[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[28]' of port 'data_arr[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[27]' of port 'data_arr[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[26]' of port 'data_arr[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[25]' of port 'data_arr[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[24]' of port 'data_arr[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[23]' of port 'data_arr[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[22]' of port 'data_arr[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[21]' of port 'data_arr[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[20]' of port 'data_arr[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[19]' of port 'data_arr[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[18]' of port 'data_arr[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[17]' of port 'data_arr[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[16]' of port 'data_arr[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[15]' of port 'data_arr[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[14]' of port 'data_arr[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[13]' of port 'data_arr[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[12]' of port 'data_arr[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[11]' of port 'data_arr[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[10]' of port 'data_arr[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[9]' of port 'data_arr[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[8]' of port 'data_arr[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[7]' of port 'data_arr[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[6]' of port 'data_arr[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[5]' of port 'data_arr[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[4]' of port 'data_arr[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[3]' of port 'data_arr[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[2]' of port 'data_arr[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[1]' of port 'data_arr[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'data_arr[0]' of port 'data_arr[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[127]' of port 'wt_arr[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[126]' of port 'wt_arr[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[125]' of port 'wt_arr[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[124]' of port 'wt_arr[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[123]' of port 'wt_arr[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[122]' of port 'wt_arr[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[121]' of port 'wt_arr[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[120]' of port 'wt_arr[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[119]' of port 'wt_arr[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[118]' of port 'wt_arr[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[117]' of port 'wt_arr[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[116]' of port 'wt_arr[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[115]' of port 'wt_arr[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[114]' of port 'wt_arr[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[113]' of port 'wt_arr[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[112]' of port 'wt_arr[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[111]' of port 'wt_arr[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[110]' of port 'wt_arr[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[109]' of port 'wt_arr[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[108]' of port 'wt_arr[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[107]' of port 'wt_arr[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[106]' of port 'wt_arr[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[105]' of port 'wt_arr[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[104]' of port 'wt_arr[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[103]' of port 'wt_arr[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[102]' of port 'wt_arr[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[101]' of port 'wt_arr[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[100]' of port 'wt_arr[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[99]' of port 'wt_arr[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[98]' of port 'wt_arr[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[97]' of port 'wt_arr[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[96]' of port 'wt_arr[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[95]' of port 'wt_arr[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[94]' of port 'wt_arr[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[93]' of port 'wt_arr[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[92]' of port 'wt_arr[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[91]' of port 'wt_arr[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[90]' of port 'wt_arr[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[89]' of port 'wt_arr[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[88]' of port 'wt_arr[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[87]' of port 'wt_arr[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[86]' of port 'wt_arr[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[85]' of port 'wt_arr[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[84]' of port 'wt_arr[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[83]' of port 'wt_arr[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[82]' of port 'wt_arr[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[81]' of port 'wt_arr[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[80]' of port 'wt_arr[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[79]' of port 'wt_arr[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[78]' of port 'wt_arr[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[77]' of port 'wt_arr[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[76]' of port 'wt_arr[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[75]' of port 'wt_arr[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[74]' of port 'wt_arr[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[73]' of port 'wt_arr[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[72]' of port 'wt_arr[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[71]' of port 'wt_arr[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[70]' of port 'wt_arr[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[69]' of port 'wt_arr[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[68]' of port 'wt_arr[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[67]' of port 'wt_arr[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[66]' of port 'wt_arr[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[65]' of port 'wt_arr[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[64]' of port 'wt_arr[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[63]' of port 'wt_arr[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[62]' of port 'wt_arr[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[61]' of port 'wt_arr[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[60]' of port 'wt_arr[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[59]' of port 'wt_arr[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[58]' of port 'wt_arr[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[57]' of port 'wt_arr[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[56]' of port 'wt_arr[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[55]' of port 'wt_arr[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[54]' of port 'wt_arr[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[53]' of port 'wt_arr[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[52]' of port 'wt_arr[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[51]' of port 'wt_arr[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[50]' of port 'wt_arr[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[49]' of port 'wt_arr[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[48]' of port 'wt_arr[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[47]' of port 'wt_arr[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[46]' of port 'wt_arr[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[45]' of port 'wt_arr[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[44]' of port 'wt_arr[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[43]' of port 'wt_arr[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[42]' of port 'wt_arr[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[41]' of port 'wt_arr[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[40]' of port 'wt_arr[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[39]' of port 'wt_arr[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[38]' of port 'wt_arr[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[37]' of port 'wt_arr[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[36]' of port 'wt_arr[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[35]' of port 'wt_arr[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[34]' of port 'wt_arr[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[33]' of port 'wt_arr[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[32]' of port 'wt_arr[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[31]' of port 'wt_arr[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[30]' of port 'wt_arr[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[29]' of port 'wt_arr[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[28]' of port 'wt_arr[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[27]' of port 'wt_arr[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[26]' of port 'wt_arr[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[25]' of port 'wt_arr[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[24]' of port 'wt_arr[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[23]' of port 'wt_arr[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[22]' of port 'wt_arr[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[21]' of port 'wt_arr[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[20]' of port 'wt_arr[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[19]' of port 'wt_arr[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[18]' of port 'wt_arr[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[17]' of port 'wt_arr[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[16]' of port 'wt_arr[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[15]' of port 'wt_arr[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[14]' of port 'wt_arr[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[13]' of port 'wt_arr[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[12]' of port 'wt_arr[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[11]' of port 'wt_arr[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[10]' of port 'wt_arr[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[9]' of port 'wt_arr[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[8]' of port 'wt_arr[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[7]' of port 'wt_arr[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[6]' of port 'wt_arr[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[5]' of port 'wt_arr[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[4]' of port 'wt_arr[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[3]' of port 'wt_arr[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[2]' of port 'wt_arr[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[1]' of port 'wt_arr[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'wt_arr[0]' of port 'wt_arr[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[511]' of port 'acc_out[511]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[510]' of port 'acc_out[510]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[509]' of port 'acc_out[509]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[508]' of port 'acc_out[508]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[507]' of port 'acc_out[507]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[506]' of port 'acc_out[506]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[505]' of port 'acc_out[505]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[504]' of port 'acc_out[504]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[503]' of port 'acc_out[503]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[502]' of port 'acc_out[502]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[501]' of port 'acc_out[501]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[500]' of port 'acc_out[500]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[499]' of port 'acc_out[499]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[498]' of port 'acc_out[498]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[497]' of port 'acc_out[497]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[496]' of port 'acc_out[496]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[495]' of port 'acc_out[495]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[494]' of port 'acc_out[494]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[493]' of port 'acc_out[493]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[492]' of port 'acc_out[492]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[491]' of port 'acc_out[491]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[490]' of port 'acc_out[490]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[489]' of port 'acc_out[489]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[488]' of port 'acc_out[488]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[487]' of port 'acc_out[487]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[486]' of port 'acc_out[486]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[485]' of port 'acc_out[485]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[484]' of port 'acc_out[484]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[483]' of port 'acc_out[483]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[482]' of port 'acc_out[482]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[481]' of port 'acc_out[481]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[480]' of port 'acc_out[480]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[479]' of port 'acc_out[479]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[478]' of port 'acc_out[478]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[477]' of port 'acc_out[477]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[476]' of port 'acc_out[476]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[475]' of port 'acc_out[475]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[474]' of port 'acc_out[474]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[473]' of port 'acc_out[473]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[472]' of port 'acc_out[472]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[471]' of port 'acc_out[471]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[470]' of port 'acc_out[470]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[469]' of port 'acc_out[469]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[468]' of port 'acc_out[468]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[467]' of port 'acc_out[467]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[466]' of port 'acc_out[466]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[465]' of port 'acc_out[465]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[464]' of port 'acc_out[464]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[463]' of port 'acc_out[463]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[462]' of port 'acc_out[462]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[461]' of port 'acc_out[461]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[460]' of port 'acc_out[460]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[459]' of port 'acc_out[459]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[458]' of port 'acc_out[458]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[457]' of port 'acc_out[457]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[456]' of port 'acc_out[456]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[455]' of port 'acc_out[455]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[454]' of port 'acc_out[454]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[453]' of port 'acc_out[453]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[452]' of port 'acc_out[452]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[451]' of port 'acc_out[451]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[450]' of port 'acc_out[450]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[449]' of port 'acc_out[449]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[448]' of port 'acc_out[448]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[447]' of port 'acc_out[447]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[446]' of port 'acc_out[446]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[445]' of port 'acc_out[445]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[444]' of port 'acc_out[444]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[443]' of port 'acc_out[443]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[442]' of port 'acc_out[442]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[441]' of port 'acc_out[441]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[440]' of port 'acc_out[440]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[439]' of port 'acc_out[439]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[438]' of port 'acc_out[438]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[437]' of port 'acc_out[437]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[436]' of port 'acc_out[436]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[435]' of port 'acc_out[435]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[434]' of port 'acc_out[434]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[433]' of port 'acc_out[433]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[432]' of port 'acc_out[432]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[431]' of port 'acc_out[431]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[430]' of port 'acc_out[430]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[429]' of port 'acc_out[429]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[428]' of port 'acc_out[428]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[427]' of port 'acc_out[427]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[426]' of port 'acc_out[426]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[425]' of port 'acc_out[425]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[424]' of port 'acc_out[424]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[423]' of port 'acc_out[423]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[422]' of port 'acc_out[422]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[421]' of port 'acc_out[421]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[420]' of port 'acc_out[420]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[419]' of port 'acc_out[419]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[418]' of port 'acc_out[418]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[417]' of port 'acc_out[417]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[416]' of port 'acc_out[416]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[415]' of port 'acc_out[415]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[414]' of port 'acc_out[414]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[413]' of port 'acc_out[413]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[412]' of port 'acc_out[412]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[411]' of port 'acc_out[411]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[410]' of port 'acc_out[410]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[409]' of port 'acc_out[409]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[408]' of port 'acc_out[408]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[407]' of port 'acc_out[407]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[406]' of port 'acc_out[406]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[405]' of port 'acc_out[405]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[404]' of port 'acc_out[404]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[403]' of port 'acc_out[403]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[402]' of port 'acc_out[402]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[401]' of port 'acc_out[401]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[400]' of port 'acc_out[400]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[399]' of port 'acc_out[399]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[398]' of port 'acc_out[398]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[397]' of port 'acc_out[397]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[396]' of port 'acc_out[396]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[395]' of port 'acc_out[395]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[394]' of port 'acc_out[394]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[393]' of port 'acc_out[393]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[392]' of port 'acc_out[392]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[391]' of port 'acc_out[391]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[390]' of port 'acc_out[390]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[389]' of port 'acc_out[389]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[388]' of port 'acc_out[388]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[387]' of port 'acc_out[387]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[386]' of port 'acc_out[386]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[385]' of port 'acc_out[385]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[384]' of port 'acc_out[384]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[383]' of port 'acc_out[383]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[382]' of port 'acc_out[382]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[381]' of port 'acc_out[381]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[380]' of port 'acc_out[380]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[379]' of port 'acc_out[379]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[378]' of port 'acc_out[378]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[377]' of port 'acc_out[377]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[376]' of port 'acc_out[376]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[375]' of port 'acc_out[375]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[374]' of port 'acc_out[374]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[373]' of port 'acc_out[373]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[372]' of port 'acc_out[372]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[371]' of port 'acc_out[371]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[370]' of port 'acc_out[370]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[369]' of port 'acc_out[369]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[368]' of port 'acc_out[368]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[367]' of port 'acc_out[367]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[366]' of port 'acc_out[366]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[365]' of port 'acc_out[365]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[364]' of port 'acc_out[364]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[363]' of port 'acc_out[363]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[362]' of port 'acc_out[362]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[361]' of port 'acc_out[361]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[360]' of port 'acc_out[360]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[359]' of port 'acc_out[359]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[358]' of port 'acc_out[358]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[357]' of port 'acc_out[357]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[356]' of port 'acc_out[356]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[355]' of port 'acc_out[355]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[354]' of port 'acc_out[354]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[353]' of port 'acc_out[353]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[352]' of port 'acc_out[352]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[351]' of port 'acc_out[351]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[350]' of port 'acc_out[350]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[349]' of port 'acc_out[349]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[348]' of port 'acc_out[348]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[347]' of port 'acc_out[347]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[346]' of port 'acc_out[346]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[345]' of port 'acc_out[345]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[344]' of port 'acc_out[344]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[343]' of port 'acc_out[343]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[342]' of port 'acc_out[342]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[341]' of port 'acc_out[341]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[340]' of port 'acc_out[340]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[339]' of port 'acc_out[339]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[338]' of port 'acc_out[338]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[337]' of port 'acc_out[337]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[336]' of port 'acc_out[336]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[335]' of port 'acc_out[335]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[334]' of port 'acc_out[334]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[333]' of port 'acc_out[333]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[332]' of port 'acc_out[332]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[331]' of port 'acc_out[331]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[330]' of port 'acc_out[330]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[329]' of port 'acc_out[329]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[328]' of port 'acc_out[328]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[327]' of port 'acc_out[327]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[326]' of port 'acc_out[326]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[325]' of port 'acc_out[325]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[324]' of port 'acc_out[324]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[323]' of port 'acc_out[323]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[322]' of port 'acc_out[322]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[321]' of port 'acc_out[321]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[320]' of port 'acc_out[320]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[319]' of port 'acc_out[319]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[318]' of port 'acc_out[318]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[317]' of port 'acc_out[317]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[316]' of port 'acc_out[316]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[315]' of port 'acc_out[315]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[314]' of port 'acc_out[314]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[313]' of port 'acc_out[313]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[312]' of port 'acc_out[312]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[311]' of port 'acc_out[311]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[310]' of port 'acc_out[310]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[309]' of port 'acc_out[309]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[308]' of port 'acc_out[308]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[307]' of port 'acc_out[307]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[306]' of port 'acc_out[306]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[305]' of port 'acc_out[305]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[304]' of port 'acc_out[304]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[303]' of port 'acc_out[303]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[302]' of port 'acc_out[302]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[301]' of port 'acc_out[301]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[300]' of port 'acc_out[300]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[299]' of port 'acc_out[299]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[298]' of port 'acc_out[298]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[297]' of port 'acc_out[297]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[296]' of port 'acc_out[296]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[295]' of port 'acc_out[295]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[294]' of port 'acc_out[294]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[293]' of port 'acc_out[293]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[292]' of port 'acc_out[292]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[291]' of port 'acc_out[291]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[290]' of port 'acc_out[290]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[289]' of port 'acc_out[289]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[288]' of port 'acc_out[288]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[287]' of port 'acc_out[287]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[286]' of port 'acc_out[286]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[285]' of port 'acc_out[285]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[284]' of port 'acc_out[284]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[283]' of port 'acc_out[283]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[282]' of port 'acc_out[282]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[281]' of port 'acc_out[281]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[280]' of port 'acc_out[280]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[279]' of port 'acc_out[279]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[278]' of port 'acc_out[278]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[277]' of port 'acc_out[277]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[276]' of port 'acc_out[276]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[275]' of port 'acc_out[275]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[274]' of port 'acc_out[274]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[273]' of port 'acc_out[273]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[272]' of port 'acc_out[272]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[271]' of port 'acc_out[271]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[270]' of port 'acc_out[270]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[269]' of port 'acc_out[269]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[268]' of port 'acc_out[268]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[267]' of port 'acc_out[267]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[266]' of port 'acc_out[266]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[265]' of port 'acc_out[265]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[264]' of port 'acc_out[264]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[263]' of port 'acc_out[263]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[262]' of port 'acc_out[262]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[261]' of port 'acc_out[261]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[260]' of port 'acc_out[260]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[259]' of port 'acc_out[259]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[258]' of port 'acc_out[258]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[257]' of port 'acc_out[257]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[256]' of port 'acc_out[256]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[255]' of port 'acc_out[255]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[254]' of port 'acc_out[254]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[253]' of port 'acc_out[253]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[252]' of port 'acc_out[252]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[251]' of port 'acc_out[251]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[250]' of port 'acc_out[250]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[249]' of port 'acc_out[249]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[248]' of port 'acc_out[248]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[247]' of port 'acc_out[247]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[246]' of port 'acc_out[246]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[245]' of port 'acc_out[245]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[244]' of port 'acc_out[244]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[243]' of port 'acc_out[243]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[242]' of port 'acc_out[242]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[241]' of port 'acc_out[241]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[240]' of port 'acc_out[240]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[239]' of port 'acc_out[239]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[238]' of port 'acc_out[238]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[237]' of port 'acc_out[237]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[236]' of port 'acc_out[236]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[235]' of port 'acc_out[235]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[234]' of port 'acc_out[234]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[233]' of port 'acc_out[233]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[232]' of port 'acc_out[232]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[231]' of port 'acc_out[231]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[230]' of port 'acc_out[230]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[229]' of port 'acc_out[229]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[228]' of port 'acc_out[228]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[227]' of port 'acc_out[227]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[226]' of port 'acc_out[226]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[225]' of port 'acc_out[225]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[224]' of port 'acc_out[224]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[223]' of port 'acc_out[223]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[222]' of port 'acc_out[222]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[221]' of port 'acc_out[221]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[220]' of port 'acc_out[220]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[219]' of port 'acc_out[219]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[218]' of port 'acc_out[218]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[217]' of port 'acc_out[217]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[216]' of port 'acc_out[216]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[215]' of port 'acc_out[215]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[214]' of port 'acc_out[214]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[213]' of port 'acc_out[213]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[212]' of port 'acc_out[212]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[211]' of port 'acc_out[211]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[210]' of port 'acc_out[210]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[209]' of port 'acc_out[209]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[208]' of port 'acc_out[208]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[207]' of port 'acc_out[207]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[206]' of port 'acc_out[206]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[205]' of port 'acc_out[205]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[204]' of port 'acc_out[204]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[203]' of port 'acc_out[203]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[202]' of port 'acc_out[202]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[201]' of port 'acc_out[201]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[200]' of port 'acc_out[200]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[199]' of port 'acc_out[199]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[198]' of port 'acc_out[198]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[197]' of port 'acc_out[197]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[196]' of port 'acc_out[196]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[195]' of port 'acc_out[195]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[194]' of port 'acc_out[194]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[193]' of port 'acc_out[193]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[192]' of port 'acc_out[192]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[191]' of port 'acc_out[191]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[190]' of port 'acc_out[190]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[189]' of port 'acc_out[189]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[188]' of port 'acc_out[188]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[187]' of port 'acc_out[187]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[186]' of port 'acc_out[186]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[185]' of port 'acc_out[185]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[184]' of port 'acc_out[184]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[183]' of port 'acc_out[183]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[182]' of port 'acc_out[182]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[181]' of port 'acc_out[181]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[180]' of port 'acc_out[180]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[179]' of port 'acc_out[179]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[178]' of port 'acc_out[178]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[177]' of port 'acc_out[177]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[176]' of port 'acc_out[176]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[175]' of port 'acc_out[175]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[174]' of port 'acc_out[174]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[173]' of port 'acc_out[173]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[172]' of port 'acc_out[172]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[171]' of port 'acc_out[171]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[170]' of port 'acc_out[170]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[169]' of port 'acc_out[169]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[168]' of port 'acc_out[168]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[167]' of port 'acc_out[167]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[166]' of port 'acc_out[166]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[165]' of port 'acc_out[165]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[164]' of port 'acc_out[164]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[163]' of port 'acc_out[163]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[162]' of port 'acc_out[162]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[161]' of port 'acc_out[161]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[160]' of port 'acc_out[160]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[159]' of port 'acc_out[159]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[158]' of port 'acc_out[158]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[157]' of port 'acc_out[157]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[156]' of port 'acc_out[156]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[155]' of port 'acc_out[155]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[154]' of port 'acc_out[154]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[153]' of port 'acc_out[153]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[152]' of port 'acc_out[152]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[151]' of port 'acc_out[151]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[150]' of port 'acc_out[150]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[149]' of port 'acc_out[149]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[148]' of port 'acc_out[148]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[147]' of port 'acc_out[147]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[146]' of port 'acc_out[146]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[145]' of port 'acc_out[145]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[144]' of port 'acc_out[144]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[143]' of port 'acc_out[143]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[142]' of port 'acc_out[142]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[141]' of port 'acc_out[141]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[140]' of port 'acc_out[140]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[139]' of port 'acc_out[139]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[138]' of port 'acc_out[138]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[137]' of port 'acc_out[137]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[136]' of port 'acc_out[136]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[135]' of port 'acc_out[135]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[134]' of port 'acc_out[134]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[133]' of port 'acc_out[133]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[132]' of port 'acc_out[132]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[131]' of port 'acc_out[131]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[130]' of port 'acc_out[130]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[129]' of port 'acc_out[129]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[128]' of port 'acc_out[128]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[127]' of port 'acc_out[127]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[126]' of port 'acc_out[126]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[125]' of port 'acc_out[125]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[124]' of port 'acc_out[124]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[123]' of port 'acc_out[123]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[122]' of port 'acc_out[122]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[121]' of port 'acc_out[121]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[120]' of port 'acc_out[120]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[119]' of port 'acc_out[119]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[118]' of port 'acc_out[118]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[117]' of port 'acc_out[117]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[116]' of port 'acc_out[116]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[115]' of port 'acc_out[115]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[114]' of port 'acc_out[114]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[113]' of port 'acc_out[113]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[112]' of port 'acc_out[112]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[111]' of port 'acc_out[111]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[110]' of port 'acc_out[110]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[109]' of port 'acc_out[109]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[108]' of port 'acc_out[108]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[107]' of port 'acc_out[107]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[106]' of port 'acc_out[106]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[105]' of port 'acc_out[105]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[104]' of port 'acc_out[104]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[103]' of port 'acc_out[103]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[102]' of port 'acc_out[102]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[101]' of port 'acc_out[101]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[100]' of port 'acc_out[100]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[99]' of port 'acc_out[99]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[98]' of port 'acc_out[98]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[97]' of port 'acc_out[97]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[96]' of port 'acc_out[96]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[95]' of port 'acc_out[95]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[94]' of port 'acc_out[94]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[93]' of port 'acc_out[93]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[92]' of port 'acc_out[92]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[91]' of port 'acc_out[91]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[90]' of port 'acc_out[90]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[89]' of port 'acc_out[89]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[88]' of port 'acc_out[88]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[87]' of port 'acc_out[87]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[86]' of port 'acc_out[86]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[85]' of port 'acc_out[85]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[84]' of port 'acc_out[84]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[83]' of port 'acc_out[83]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[82]' of port 'acc_out[82]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[81]' of port 'acc_out[81]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[80]' of port 'acc_out[80]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[79]' of port 'acc_out[79]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[78]' of port 'acc_out[78]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[77]' of port 'acc_out[77]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[76]' of port 'acc_out[76]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[75]' of port 'acc_out[75]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[74]' of port 'acc_out[74]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[73]' of port 'acc_out[73]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[72]' of port 'acc_out[72]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[71]' of port 'acc_out[71]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[70]' of port 'acc_out[70]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[69]' of port 'acc_out[69]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[68]' of port 'acc_out[68]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[67]' of port 'acc_out[67]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[66]' of port 'acc_out[66]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[65]' of port 'acc_out[65]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[64]' of port 'acc_out[64]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[63]' of port 'acc_out[63]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[62]' of port 'acc_out[62]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[61]' of port 'acc_out[61]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[60]' of port 'acc_out[60]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[59]' of port 'acc_out[59]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[58]' of port 'acc_out[58]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[57]' of port 'acc_out[57]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[56]' of port 'acc_out[56]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[55]' of port 'acc_out[55]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[54]' of port 'acc_out[54]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[53]' of port 'acc_out[53]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[52]' of port 'acc_out[52]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[51]' of port 'acc_out[51]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[50]' of port 'acc_out[50]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[49]' of port 'acc_out[49]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[48]' of port 'acc_out[48]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[47]' of port 'acc_out[47]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[46]' of port 'acc_out[46]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[45]' of port 'acc_out[45]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[44]' of port 'acc_out[44]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[43]' of port 'acc_out[43]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[42]' of port 'acc_out[42]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[41]' of port 'acc_out[41]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[40]' of port 'acc_out[40]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[39]' of port 'acc_out[39]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[38]' of port 'acc_out[38]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[37]' of port 'acc_out[37]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[36]' of port 'acc_out[36]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[35]' of port 'acc_out[35]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[34]' of port 'acc_out[34]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[33]' of port 'acc_out[33]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[32]' of port 'acc_out[32]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[31]' of port 'acc_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[30]' of port 'acc_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[29]' of port 'acc_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[28]' of port 'acc_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[27]' of port 'acc_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[26]' of port 'acc_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[25]' of port 'acc_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[24]' of port 'acc_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[23]' of port 'acc_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[22]' of port 'acc_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[21]' of port 'acc_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[20]' of port 'acc_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[19]' of port 'acc_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[18]' of port 'acc_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[17]' of port 'acc_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[16]' of port 'acc_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[15]' of port 'acc_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[14]' of port 'acc_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[13]' of port 'acc_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[12]' of port 'acc_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[11]' of port 'acc_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[10]' of port 'acc_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[9]' of port 'acc_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[8]' of port 'acc_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[7]' of port 'acc_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[6]' of port 'acc_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[5]' of port 'acc_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[4]' of port 'acc_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[3]' of port 'acc_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[2]' of port 'acc_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[1]' of port 'acc_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'acc_out[0]' of port 'acc_out[0]' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 0/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
PINS                           : 773/773
PINPROPERTIES                  : 0/771
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'MMU_lib:MMU.design' to 'MMU_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-11 21:46:26 / Session:  00:03:35 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 650 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner slow: no PVT mismatches. (PVT-032)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068968 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081048 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-11 21:46:28 / Session:  00:03:37 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1190 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-11 21:46:28 / Session:  00:03:37 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1190 MB (FLW-8100)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4803, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2629384 (5.010 nominal)  MaxRC = 0.173437
ORB: Fast Target = 0.094186 ( 1.795 nominal )
ORB: stageDelay=0.17302, stageLength=7295121
nplLib: default vr hor dist = 1459
nplLib: default vr ver dist = 1459
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
0.399205% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.06512e+06
Total net wire length: 7.67808e+08
****** eLpp weights (no caps)
Number of nets: 4803, of which 4783 non-clock nets
Number of nets with 0 toggle rate: 22
Max toggle rate = 1, average toggle rate = 0.0639154
Max non-clock toggle rate = 0.276011
eLpp weight range = (0, 15.6457)
*** 615 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 4803
Amt power = 0.1
Non-default weight range: (0.9, 6.46457)
Information: Automatic repeater spreading is enabled.
Restructuring in 17 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 352 sequential cells for slack balancing.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.03224e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 147 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
START_CMD: optimize_dft        CPU:    167 s ( 0.05 hr) ELAPSE:    224 s ( 0.06 hr) MEM-PEAK:  1326 Mb Wed Jun 11 21:46:35 2025
END_CMD: optimize_dft          CPU:    167 s ( 0.05 hr) ELAPSE:    224 s ( 0.06 hr) MEM-PEAK:  1326 Mb Wed Jun 11 21:46:35 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-11 21:46:35 / Session:  00:03:44 / Command:  00:00:08 / CPU:  00:00:14 / Memory: 1327 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-11 21:46:35 / Session:  00:03:44 / Command:  00:00:08 / CPU:  00:00:14 / Memory: 1327 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-11 21:46:35 / Session:  00:03:44 / Command:  00:00:08 / CPU:  00:00:14 / Memory: 1327 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-11 21:46:35 / Session:  00:03:44 / Command:  00:00:08 / CPU:  00:00:14 / Memory: 1327 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4803, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4803, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xa80bee00): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xa80bee00): 2500
Total 0.0300 seconds to load 4657 cell instances into cellmap, 3917 cells are off site row
Moveable cells: 3917; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.2660, cell height 1.6720, cell area 3.7887 for total 3917 placed and application fixed cells
Information: Current block utilization is '0.02530', effective utilization is '0.02685'. (OPT-055)

    Scenario func_slow  WNS = 3.500013, TNS = 408.796480, NVP = 223

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:44     3.500   408.796 15780.818     0.766    52.744       290       187         0     0.000      1326 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 600 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 3.500013, TNS = 408.796480, NVP = 223

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:47     3.500   408.796 15780.818     0.766    52.744       290       187         0     0.000      1640 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario func_slow  WNS = 3.500013, TNS = 408.796480, NVP = 223
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:47     3.500   408.796 15780.818     0.766    52.744       290       187         0     0.000      1650     0.485

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2629384 (5.010 nominal)  MaxRC = 0.173437
ORB: Fast Target = 0.094186 ( 1.795 nominal )
ORB: stageDelay=0.17302, stageLength=7295121
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 4803 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 27 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1563.732178)

Processing Buffer Trees  (ROI) ... 

    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [27]  90% ...
    [27] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           17           21
  Inverters:           19            2
------------ ------------ ------------
      Total:           36           23
------------ ------------ ------------

Number of Drivers Sized: 25 [92.59%]

                      P: 25 [92.59%]
                      N: 0 [0.00%]

WINFO: 4790 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.21 sec ELAPSE 0 hr : 0 min : 0.49 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1703656 K / inuse 1691328 K
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4790, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4790, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 3.493163, TNS = 407.844070, NVP = 222

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     3.493   407.844 15773.193     0.000     0.000       294       170         0     0.000      1663 


    Scenario func_slow  WNS = 3.493163, TNS = 407.844070, NVP = 222

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     3.493   407.844 15773.193     0.000     0.000       294       170         0     0.000      1663 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-11 21:46:39 / Session:  00:03:48 / Command:  00:00:12 / CPU:  00:00:20 / Memory: 1664 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-11 21:46:39 / Session:  00:03:48 / Command:  00:00:12 / CPU:  00:00:20 / Memory: 1664 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-11 21:46:39 / Session:  00:03:48 / Command:  00:00:12 / CPU:  00:00:20 / Memory: 1664 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-11 21:46:39 / Session:  00:03:48 / Command:  00:00:12 / CPU:  00:00:20 / Memory: 1664 MB (FLW-8100)

Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 4790, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4790, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 3.494139, TNS = 407.835280, NVP = 222

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:48     3.494   407.835 15773.193     0.000     0.000       294       170         0     0.000      1663 

Running initial optimization step.
Place-opt command begin                   CPU:   165 s (  0.05 hr )  ELAPSE:   229 s (  0.06 hr )  MEM-PEAK:  1663 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   165 s (  0.05 hr )  ELAPSE:   229 s (  0.06 hr )  MEM-PEAK:  1663 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   3.4941   407.8354    222        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   3.4941   407.8353 407.8353    222        -          -      -        0     0.0000        0  337236128
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.4941   407.8353 407.8353    222   0.0000     0.0000      0        0     0.0000        0  337236128     14832.86       3904        294        170
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.4941   407.8353 407.8353    222   0.0000     0.0000      0        0        0  337236128     14832.86       3904
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Place-opt initialization complete         CPU:   173 s (  0.05 hr )  ELAPSE:   231 s (  0.06 hr )  MEM-PEAK:  2128 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1       407.84      407.84      0.00         0      14832.86  337236128.00        3904              0.06      2128

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfa11d800): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfa11d800): 24832
Total 0.0300 seconds to load 4644 cell instances into cellmap, 3881 cells are off site row
Moveable cells: 3904; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.2724, cell height 1.6720, cell area 3.7994 for total 3904 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1       407.84      407.84      0.00         0      14832.86  337236128.00        3904              0.06      2128

Place-opt optimization Phase 17 Iter  1       407.84      407.84      0.00         0      14832.86  337236128.00        3904              0.06      2128

Place-opt optimization Phase 18 Iter  1       407.84      407.84      0.00         0      14784.57  332400320.00        3904              0.06      2128
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2       407.84      407.84      0.00         0      14784.57  332400320.00        3904              0.06      2128
Place-opt optimization Phase 18 Iter  3       407.84      407.84      0.00         0      14789.15  332305184.00        3904              0.06      2128
Place-opt optimization Phase 18 Iter  4       407.84      407.84      0.00         0      14789.15  332305184.00        3904              0.06      2128

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9280 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_fix_drc_in_changed_area_only                 :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_backside_max_layer_mode                   :        soft                
common.global_backside_min_layer_mode                   :        soft                
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_backside_max_layer    :        1                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_backside_min_layer   :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        auto                
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-780 is limited to 10 by default. Use set_message_info to see more messages of this type.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell m10/U37 is placed overlapping with other cells at {{313.721 11.106} {315.241 12.778}}. (ZRT-763)
Warning: Cell m20/U146 is placed overlapping with other cells at {{363.966 23.351} {365.334 25.023}}. (ZRT-763)
Warning: Cell m20/U37 is placed overlapping with other cells at {{403.222 11.176} {404.742 12.848}}. (ZRT-763)
Warning: Cell m30/U36 is placed overlapping with other cells at {{484.438 10.991} {485.957 12.663}}. (ZRT-763)
Warning: Cell acc_out_reg_34_ is placed overlapping with other cells at {{572.709 11.260} {578.181 12.932}}. (ZRT-763)
Warning: Cell m21/U61 is placed overlapping with other cells at {{337.662 83.357} {338.422 85.029}}. (ZRT-763)
Warning: Cell m22/wt_path_out_reg_0_ is placed overlapping with other cells at {{396.332 81.537} {401.803 83.209}}. (ZRT-763)
Warning: Cell m32/U121 is placed overlapping with other cells at {{483.967 86.652} {485.031 88.324}}. (ZRT-763)
Warning: Cell m02/U191 is placed overlapping with other cells at {{571.082 78.324} {572.298 79.996}}. (ZRT-763)
Total number of nets = 4985, of which 0 are not extracted
Total number of open nets = 4762, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   28  Alloctr   29  Proc  -10 
[DBIn Done] Total (MB): Used   39  Alloctr   40  Proc 9269 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   32  Alloctr   32  Proc  -10 
[End of Read DB] Total (MB): Used   39  Alloctr   40  Proc 9269 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 9269 
Net statistics:
Total number of nets     = 4985
Number of nets to route  = 4762
Number of single or zero port nets = 193
30 nets are fully connected,
 of which 30 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 4762, Total Half Perimeter Wire Length (HPWL) 89225 microns
HPWL   0 ~   50 microns: Net Count     4407     Total HPWL        48291 microns
HPWL  50 ~  100 microns: Net Count      237     Total HPWL        15639 microns
HPWL 100 ~  200 microns: Net Count       65     Total HPWL         8387 microns
HPWL 200 ~  300 microns: Net Count       28     Total HPWL         6781 microns
HPWL 300 ~  400 microns: Net Count       23     Total HPWL         8098 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          420 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    2 
[End of Build All Nets] Total (MB): Used   50  Alloctr   51  Proc 9272 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.71     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   30  Proc   42 
[End of Build Congestion Map] Total (MB): Used   79  Alloctr   81  Proc 9315 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   80  Alloctr   81  Proc 9315 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   40  Alloctr   41  Proc   45 
[End of Build Data] Total (MB): Used   80  Alloctr   81  Proc 9315 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  114 
[End of Blocked Pin Detection] Total (MB): Used  184  Alloctr  186  Proc 9429 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc   43 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 9472 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    66 Max = 4 GRCs =   110 (0.02%)
Initial. H routing: Dmd-Cap  =    64 Max = 4 (GRCs =  2) GRCs =   107 (0.05%)
Initial. V routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. Both Dirs: Overflow =   599 Max = 6 GRCs =   943 (0.21%)
Initial. H routing: Overflow =   394 Max = 4 (GRCs =  6) GRCs =   751 (0.34%)
Initial. V routing: Overflow =   205 Max = 6 (GRCs =  2) GRCs =   192 (0.09%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   205 Max = 6 (GRCs =  2) GRCs =   192 (0.09%)
Initial. M3         Overflow =   379 Max = 4 (GRCs =  6) GRCs =   709 (0.32%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =    14 Max = 1 (GRCs = 42) GRCs =    42 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 87327.03
Initial. Layer M1 wire length = 2.83
Initial. Layer M2 wire length = 22340.69
Initial. Layer M3 wire length = 39374.63
Initial. Layer M4 wire length = 9706.77
Initial. Layer M5 wire length = 14385.03
Initial. Layer M6 wire length = 264.12
Initial. Layer M7 wire length = 1252.95
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 30512
Initial. Via VIA12SQ_C count = 13341
Initial. Via VIA23SQ_C count = 13122
Initial. Via VIA34SQ_C count = 2822
Initial. Via VIA45SQ_C count = 1114
Initial. Via VIA56SQ_C count = 67
Initial. Via VIA67SQ_C count = 46
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:46:46 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  189  Proc 9472 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    22 Max = 3 GRCs =    19 (0.00%)
phase1. H routing: Dmd-Cap  =    22 Max = 3 (GRCs =  1) GRCs =    19 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   131 Max = 5 GRCs =   115 (0.03%)
phase1. H routing: Overflow =    78 Max = 3 (GRCs =  2) GRCs =    63 (0.03%)
phase1. V routing: Overflow =    53 Max = 5 (GRCs =  1) GRCs =    52 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    53 Max = 5 (GRCs =  1) GRCs =    52 (0.02%)
phase1. M3         Overflow =    78 Max = 3 (GRCs =  2) GRCs =    63 (0.03%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 89279.97
phase1. Layer M1 wire length = 23.41
phase1. Layer M2 wire length = 22491.15
phase1. Layer M3 wire length = 37910.85
phase1. Layer M4 wire length = 11336.94
phase1. Layer M5 wire length = 15997.84
phase1. Layer M6 wire length = 380.11
phase1. Layer M7 wire length = 1139.66
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 31621
phase1. Via VIA12SQ_C count = 13338
phase1. Via VIA23SQ_C count = 13110
phase1. Via VIA34SQ_C count = 3389
phase1. Via VIA45SQ_C count = 1620
phase1. Via VIA56SQ_C count = 119
phase1. Via VIA67SQ_C count = 45
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  147  Alloctr  149  Proc  202 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  189  Proc 9472 

Congestion utilization per direction:
Average vertical track utilization   =  0.91 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  1.05 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used  122  Alloctr  123  Proc  202 
[End of Global Routing] Total (MB): Used  162  Alloctr  163  Proc 9472 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -44  Alloctr  -45  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9472 
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1       407.84      407.84      0.00         0      14789.15  332305184.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  2       407.84      407.84      0.00         0      14774.92  331434432.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  3       407.84      407.84      0.00         0      14774.41  331432896.00        3904              0.07      2344
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  4       407.84      407.84      0.00         0      14774.41  331432896.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  5       407.84      407.84      0.00         0      14982.04  331522688.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  6       407.84      407.84      0.00         0      15002.88  401218272.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  7       407.84      407.84      0.00         0      14997.80  428231104.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  8       407.84      407.84      0.00         0      14997.55  444471328.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter  9       407.84      407.84      0.00         0      15041.00  552286464.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter 10       407.84      407.84      0.00         0      15058.03  596521472.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter 11       407.84      407.84      0.00         0      15076.84  638019968.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter 12       407.84      407.84      0.00         0      15671.79  886140480.00        3904              0.07      2344
Place-opt optimization Phase 19 Iter 13       407.84      407.84      0.00         0      18726.35  1333558528.00        3904              0.08      2344
Place-opt optimization Phase 19 Iter 14       407.84      407.84      0.00         0      19464.38  1431997056.00        3904              0.08      2344
Place-opt optimization Phase 19 Iter 15       407.84      407.84      0.00         0      19634.91  1448775680.00        3904              0.08      2344
Place-opt optimization Phase 19 Iter 16       407.84      407.84      0.00         0      19634.91  1448775680.00        3904              0.08      2344

Place-opt optimization Phase 20 Iter  1        26.86       26.86      0.00         0      19672.53  1451620352.00        5763              0.08      2344

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1        26.65       26.65      0.00         0      19316.47  1389289216.00        5615              0.08      2344
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1        26.16       26.16      0.00         0      19237.94  1381236608.00        5615              0.08      2344
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1        26.16       26.16      0.00         0      18934.74  1366265472.00        5407              0.08      2344
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 24 Iter  1        25.76       25.76      0.00         0      18906.54  1353709696.00        5407              0.08      2344
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1        25.76       25.76      0.00         0      18906.03  1353656960.00        5407              0.08      2344
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1        25.76       25.76      0.00         0      18906.03  1303450624.00        5407              0.08      2344


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-11 21:47:46 / Session:  00:04:55 / Command:  00:01:19 / CPU:  00:03:57 / Memory: 2344 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1        25.76       25.76      0.00        16      18906.03  1303450624.00        5407              0.08      2344

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-11 21:47:46 / Session:  00:04:55 / Command:  00:01:19 / CPU:  00:03:58 / Memory: 2344 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-11 21:47:46 / Session:  00:04:55 / Command:  00:01:19 / CPU:  00:03:58 / Memory: 2344 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-11 21:47:46 / Session:  00:04:55 / Command:  00:01:19 / CPU:  00:03:58 / Memory: 2344 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1        25.76       25.76      0.00        15      18906.03  1303450624.00        5407              0.08      2344
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 5407 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9472 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell m10/ctmTdsLR_1_4726 is placed overlapping with other cells at {{290.440 21.704} {292.568 23.376}}. (ZRT-763)
Warning: Cell m00/data_out_reg_5_ is placed overlapping with other cells at {{352.608 16.688} {357.776 18.360}}. (ZRT-763)
Warning: Cell m20/ctmTdsLR_1_4915 is placed overlapping with other cells at {{402.312 11.672} {404.136 13.344}}. (ZRT-763)
Warning: Cell m30/ctmTdsLR_1_4365 is placed overlapping with other cells at {{483.936 18.360} {485.152 20.032}}. (ZRT-763)
Warning: Cell m00/U164 is placed overlapping with other cells at {{586.080 21.704} {587.296 23.376}}. (ZRT-763)
Warning: Cell m21/U61 is placed overlapping with other cells at {{337.712 83.568} {338.624 85.240}}. (ZRT-763)
Warning: Cell m23/ctmTdsLR_1_4777 is placed overlapping with other cells at {{400.184 78.552} {402.008 80.224}}. (ZRT-763)
Warning: Cell m32/ZBUF_356_inst_222 is placed overlapping with other cells at {{483.328 86.912} {484.544 88.584}}. (ZRT-763)
Warning: Cell m02/U194 is placed overlapping with other cells at {{575.896 78.552} {578.784 80.224}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   34  Alloctr   35  Proc    0 
[End of Read DB] Total (MB): Used   41  Alloctr   42  Proc 9472 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   48  Alloctr   49  Proc 9472 
Net statistics:
Total number of nets     = 6218
Number of nets to route  = 5914
Number of single or zero port nets = 193
111 nets are fully connected,
 of which 111 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 5914, Total Half Perimeter Wire Length (HPWL) 95390 microns
HPWL   0 ~   50 microns: Net Count     5579     Total HPWL        55223 microns
HPWL  50 ~  100 microns: Net Count      216     Total HPWL        14673 microns
HPWL 100 ~  200 microns: Net Count       66     Total HPWL         8577 microns
HPWL 200 ~  300 microns: Net Count       28     Total HPWL         6783 microns
HPWL 300 ~  400 microns: Net Count       23     Total HPWL         8104 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          421 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 9472 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.77     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   82  Alloctr   84  Proc 9472 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   83  Alloctr   85  Proc 9472 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Build Data] Total (MB): Used   83  Alloctr   85  Proc 9472 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  103 
[End of Blocked Pin Detection] Total (MB): Used  187  Alloctr  189  Proc 9576 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc   42 
[End of Initial Routing] Total (MB): Used  190  Alloctr  192  Proc 9618 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   286 Max = 10 GRCs =   171 (0.04%)
Initial. H routing: Dmd-Cap  =   194 Max =  6 (GRCs =  2) GRCs =   137 (0.06%)
Initial. V routing: Dmd-Cap  =    91 Max = 10 (GRCs =  1) GRCs =    34 (0.02%)
Initial. Both Dirs: Overflow =  1307 Max = 14 GRCs =   904 (0.20%)
Initial. H routing: Overflow =   675 Max =  8 (GRCs =  1) GRCs =   561 (0.25%)
Initial. V routing: Overflow =   632 Max = 14 (GRCs =  1) GRCs =   343 (0.15%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   630 Max = 14 (GRCs =  1) GRCs =   342 (0.15%)
Initial. M3         Overflow =   647 Max =  8 (GRCs =  1) GRCs =   508 (0.23%)
Initial. M4         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =    28 Max =  1 (GRCs = 53) GRCs =    53 (0.02%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 92554.16
Initial. Layer M1 wire length = 3.63
Initial. Layer M2 wire length = 23877.54
Initial. Layer M3 wire length = 41006.44
Initial. Layer M4 wire length = 11270.98
Initial. Layer M5 wire length = 15169.53
Initial. Layer M6 wire length = 222.31
Initial. Layer M7 wire length = 1003.72
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 34953
Initial. Via VIA12SQ_C count = 15435
Initial. Via VIA23SQ_C count = 14807
Initial. Via VIA34SQ_C count = 3299
Initial. Via VIA45SQ_C count = 1303
Initial. Via VIA56SQ_C count = 67
Initial. Via VIA67SQ_C count = 42
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:47:50 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  190  Alloctr  193  Proc 9618 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   152 Max =  8 GRCs =    65 (0.01%)
phase1. H routing: Dmd-Cap  =    96 Max =  8 (GRCs =  1) GRCs =    48 (0.02%)
phase1. V routing: Dmd-Cap  =    56 Max =  7 (GRCs =  1) GRCs =    17 (0.01%)
phase1. Both Dirs: Overflow =   518 Max = 10 GRCs =   282 (0.06%)
phase1. H routing: Overflow =   214 Max =  8 (GRCs =  1) GRCs =   115 (0.05%)
phase1. V routing: Overflow =   303 Max = 10 (GRCs =  1) GRCs =   167 (0.08%)
phase1. M1         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =   303 Max = 10 (GRCs =  1) GRCs =   167 (0.08%)
phase1. M3         Overflow =   214 Max =  8 (GRCs =  1) GRCs =   114 (0.05%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 94067.10
phase1. Layer M1 wire length = 23.32
phase1. Layer M2 wire length = 23876.91
phase1. Layer M3 wire length = 40097.91
phase1. Layer M4 wire length = 12720.13
phase1. Layer M5 wire length = 16269.99
phase1. Layer M6 wire length = 276.42
phase1. Layer M7 wire length = 802.42
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 35990
phase1. Via VIA12SQ_C count = 15437
phase1. Via VIA23SQ_C count = 14745
phase1. Via VIA34SQ_C count = 3842
phase1. Via VIA45SQ_C count = 1805
phase1. Via VIA56SQ_C count = 109
phase1. Via VIA67SQ_C count = 52
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  149  Alloctr  150  Proc  145 
[End of Whole Chip Routing] Total (MB): Used  190  Alloctr  193  Proc 9618 

Congestion utilization per direction:
Average vertical track utilization   =  0.99 %
Peak    vertical track utilization   = 177.78 %
Average horizontal track utilization =  1.10 %
Peak    horizontal track utilization = 400.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  124  Alloctr  124  Proc  145 
[End of Global Routing] Total (MB): Used  165  Alloctr  167  Proc 9618 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -47  Alloctr  -48  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9618 
Using per-layer congestion maps for congestion reduction.
Information: 3.08% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.06% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 5.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.058 to 0.058. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2629384 (5.010 nominal)  MaxRC = 0.173437
ORB: Fast Target = 0.094186 ( 1.795 nominal )
ORB: stageDelay=0.17302, stageLength=7295121
nplLib: default vr hor dist = 1459
nplLib: default vr ver dist = 1459
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
3.35327% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.07645e+07
Total net wire length: 9.17449e+08
****** eLpp weights (with caps)
Number of nets: 6023, of which 6003 non-clock nets
Number of nets with 0 toggle rate: 26
Max toggle rate = 1, average toggle rate = 0.0619875
Max non-clock toggle rate = 0.276011
eLpp weight range = (0, 10.7713)
*** 195 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 6023
Amt power = 0.1
Non-default weight range: (0.9, 5.97713)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block MMU are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.02264e+09
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 9 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0xa85195f0): 7700
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0xa85195f0): 7700
Total 0.0600 seconds to load 6147 cell instances into cellmap, 5407 cells are off site row
Moveable cells: 5407; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0913, cell height 1.6720, cell area 3.4966 for total 5407 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 371 total shapes.
Layer M2: cached 118 shapes out of 118 total shapes.
Cached 25606 vias out of 71213 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 138 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6147        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6147
number of references:               138
number of site rows:                370
number of locations attempted:   208558
number of locations failed:       66216  (31.7%)

Legality of references at locations:
113 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   975      22484      4890 ( 21.7%)      12630      4484 ( 35.5%)  AND2X1_RVT
   459      10052      4016 ( 40.0%)       7076      2928 ( 41.4%)  SDFFX1_RVT
   423       9496      3107 ( 32.7%)       5878      2585 ( 44.0%)  FADDX1_LVT
   498      12294      2676 ( 21.8%)       6826      2433 ( 35.6%)  AND2X1_LVT
   220       5976      1570 ( 26.3%)       3462      1465 ( 42.3%)  AO21X1_LVT
   206       4540      1477 ( 32.5%)       2632      1262 ( 47.9%)  FADDX1_RVT
   173       4638      1358 ( 29.3%)       2818      1284 ( 45.6%)  OA21X1_LVT
   151       3434      1392 ( 40.5%)       2470      1219 ( 49.4%)  XOR3X2_LVT
   158       4166      1091 ( 26.2%)       2440      1031 ( 42.3%)  OR2X1_LVT
   140       3834      1066 ( 27.8%)       2320       987 ( 42.5%)  AO22X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        28 ( 70.0%)         40        29 ( 72.5%)  OA221X2_LVT
    13        682       460 ( 67.4%)        624       456 ( 73.1%)  MUX41X1_LVT
     2         80        56 ( 70.0%)         80        55 ( 68.8%)  OAI221X1_LVT
     1         16        11 ( 68.8%)         16        11 ( 68.8%)  XNOR2X1_LVT
     1         40        26 ( 65.0%)         40        26 ( 65.0%)  NOR2X1_LVT
     1         16         9 ( 56.2%)         16        11 ( 68.8%)  AND3X1_HVT
     2         40        25 ( 62.5%)         40        22 ( 55.0%)  XNOR2X1_RVT
     1         16         7 ( 43.8%)          8         7 ( 87.5%)  NOR2X2_RVT
     3        112        48 ( 42.9%)         56        47 ( 83.9%)  OAI22X2_LVT
     3        120        60 ( 50.0%)        104        62 ( 59.6%)  NOR2X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5407 (74391 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.671 um ( 0.40 row height)
rms weighted cell displacement:   0.671 um ( 0.40 row height)
max cell displacement:            2.642 um ( 1.58 row height)
avg cell displacement:            0.586 um ( 0.35 row height)
avg weighted cell displacement:   0.586 um ( 0.35 row height)
number of cells moved:             5407
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m02/ctmTdsLR_1_2505 (AO21X1_LVT)
  Input location: (575.339,60.3592)
  Legal location: (572.704,60.16)
  Displacement:   2.642 um ( 1.58 row height)
Cell: m33/U15 (AND2X1_RVT)
  Input location: (513.53,81.8988)
  Legal location: (510.992,81.896)
  Displacement:   2.538 um ( 1.52 row height)
Cell: m21/ZBUF_5_inst_1874 (NBUFFX2_LVT)
  Input location: (344.277,90.2737)
  Legal location: (341.816,90.256)
  Displacement:   2.461 um ( 1.47 row height)
Cell: m33/ctmTdsLR_1_3480 (AO21X1_RVT)
  Input location: (514.586,81.5286)
  Legal location: (512.208,81.896)
  Displacement:   2.407 um ( 1.44 row height)
Cell: m03/U20 (AND2X1_RVT)
  Input location: (545.353,68.0451)
  Legal location: (543.368,66.848)
  Displacement:   2.318 um ( 1.39 row height)
Cell: m10/U102 (NAND2X0_RVT)
  Input location: (313.399,23.0622)
  Legal location: (311.112,23.376)
  Displacement:   2.309 um ( 1.38 row height)
Cell: m32/ctmTdsLR_2_1661 (OA21X1_LVT)
  Input location: (473.246,110.835)
  Legal location: (471.016,110.32)
  Displacement:   2.289 um ( 1.37 row height)
Cell: m02/ctmTdsLR_4_1634 (INVX1_LVT)
  Input location: (577.682,60.206)
  Legal location: (575.44,60.16)
  Displacement:   2.242 um ( 1.34 row height)
Cell: m02/ctmTdsLR_2_2905 (OR2X1_LVT)
  Input location: (576.451,60.2989)
  Legal location: (574.224,60.16)
  Displacement:   2.231 um ( 1.33 row height)
Cell: m23/ctmTdsLR_6_3553 (AND2X1_LVT)
  Input location: (416.087,83.4276)
  Legal location: (418.272,83.568)
  Displacement:   2.189 um ( 1.31 row height)

Completed Legalization, Elapsed time =   0: 0: 3 
Moved 5407 out of 6147 cells, ratio = 0.879616
Total displacement = 4112.916992(um)
Max displacement = 3.182400(um), m03/U20 (546.569275, 68.045097, 6) => (544.583984, 68.519997, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.22(um)
  0 ~  20% cells displacement <=      0.38(um)
  0 ~  30% cells displacement <=      0.50(um)
  0 ~  40% cells displacement <=      0.61(um)
  0 ~  50% cells displacement <=      0.71(um)
  0 ~  60% cells displacement <=      0.82(um)
  0 ~  70% cells displacement <=      0.93(um)
  0 ~  80% cells displacement <=      1.10(um)
  0 ~  90% cells displacement <=      1.33(um)
  0 ~ 100% cells displacement <=      3.18(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6023, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6023, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-11 21:48:00 / Session:  00:05:08 / Command:  00:01:33 / CPU:  00:04:19 / Memory: 2490 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-11 21:48:00 / Session:  00:05:08 / Command:  00:01:33 / CPU:  00:04:19 / Memory: 2490 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-11 21:48:00 / Session:  00:05:08 / Command:  00:01:33 / CPU:  00:04:19 / Memory: 2490 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1        25.76       25.76      0.00        15      18906.03  1303450624.00        5407              0.09      2489
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6023, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6023, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-11 21:48:00 / Session:  00:05:09 / Command:  00:01:33 / CPU:  00:04:20 / Memory: 2490 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10a842400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10a842400): 24832
Total 0.0900 seconds to load 6147 cell instances into cellmap
Moveable cells: 5407; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0913, cell height 1.6720, cell area 3.4966 for total 5407 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10a842400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x10a842400): 24832
Total 0.1000 seconds to load 6147 cell instances into cellmap
Moveable cells: 5407; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0913, cell height 1.6720, cell area 3.4966 for total 5407 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1        26.98       26.98      0.00        48      18906.03  1303450624.00        5407              0.09      2489
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1        26.98       26.98      0.00        48      18906.03  1303450624.00        5407              0.09      2489
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2629384 (5.010 nominal)  MaxRC = 0.173437
ORB: Fast Target = 0.094186 ( 1.795 nominal )
ORB: stageDelay=0.17302, stageLength=7295121
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 6023 None; 0 M2; 0 Total
Found 1 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1563.732178)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 1 [100.00%]

                      P: 1 [100.00%]
                      N: 0 [0.00%]

WINFO: 6024 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.11 sec ELAPSE 0 hr : 0 min : 0.11 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 2549568 K / inuse 2323920 K
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2        26.98       26.98      0.00        48      18908.57  1303471744.00        5407              0.09      2489
Place-opt optimization Phase 41 Iter  3        26.98       26.98      0.00         4      19009.97  1313131904.00        5407              0.09      2489
Place-opt optimization Phase 41 Iter  4        26.98       26.98      0.00         4      19009.97  1313131904.00        5407              0.09      2489

CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1        26.98       26.98      0.00         3      19009.97  1313131904.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  2        26.98       26.98      0.00         3      19004.89  1312021120.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  3        26.98       26.98      0.00         3      19004.89  1312021120.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  4        26.98       26.98      0.00         3      19004.89  1312021120.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  5        26.98       26.98      0.00         3      19011.24  1317633024.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  6        26.98       26.98      0.00         3      19011.75  1318495616.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  7        26.98       26.98      0.00         3      19011.75  1318495616.00        5449              0.09      2489
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  8        26.98       26.98      0.00         3      19019.12  1324752896.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter  9        26.98       26.98      0.00         3      19504.28  1400558336.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 10        26.98       26.98      0.00         3      19504.28  1400558336.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 11        26.98       26.98      0.00         3      19504.28  1400558336.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 12        26.98       26.98      0.00         3      19504.28  1400558336.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 13        26.98       26.98      0.00         3      19504.28  1400558336.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 14        26.98       26.98      0.00         3      19509.11  1401196416.00        5449              0.09      2489
Place-opt optimization Phase 42 Iter 15        26.98       26.98      0.00         3      20276.62  1505962880.00        5449              0.09      2489

Place-opt optimization Phase 43 Iter  1        17.67       17.67      0.00         3      20276.62  1505962880.00        5864              0.09      2489

CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1        17.67       17.67      0.00         3      20276.12  1495385728.00        5864              0.09      2489
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2        17.67       17.67      0.00         3      20275.35  1496131200.00        5864              0.09      2489
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  3        17.67       17.67      0.00         3      20291.87  1500755456.00        5864              0.10      2489
Place-opt optimization Phase 44 Iter  4        17.67       17.67      0.00         3      20358.21  1506898816.00        5864              0.10      2489

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1        16.71       16.71      0.00         3      20358.21  1506898816.00        5896              0.10      2489
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1        16.71       16.71      0.00         3      20396.84  1697290240.00        5896              0.10      2489
CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        308.3          0.0             6460             6464          -4
M2                          308.3         30.8               10                6           4
-----------------------------------------------------------------------------------------
Total Demoted Nets:             4


Place-opt optimization Phase 47 Iter  1         1.42        1.42      0.00         3      20396.84  1697290240.00        5896              0.10      2489

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 48 Iter  1         1.42        1.42      0.00         2      19714.97  1594694144.00        5671              0.10      2489
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         1.42        1.42      0.00         2      19738.35  1575437184.00        5671              0.10      2489
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.89965886 cumPct:    66.00 estdown: 0.46339285 cumUp:  979 numDown: 3255 status= valid
Knee-Processing :  cumEst: 1.31778312 cumPct:    96.68 estdown: 0.04526810 cumUp: 2893 numDown: 1341 status= valid
Knee-Processing :  cumEst: 1.35614502 cumPct:    99.49 estdown: 0.00690622 cumUp: 3933 numDown:  301 status= valid
Knee-Processing :  cumEst: 1.36305130 cumPct:   100.00 estdown: 0.00000000 cumUp: 4285 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         1.42        1.42      0.00         2      19702.77  1488562816.00        5671              0.10      2489
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         1.42        1.42      0.00         2      19702.77  1488562816.00        5671              0.10      2489

Place-opt optimization Phase 52 Iter  1         1.42        1.42      0.00         2      19702.77  1488562816.00        5671              0.10      2489

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-11 21:48:47 / Session:  00:05:56 / Command:  00:02:20 / CPU:  00:06:54 / Memory: 2490 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-11 21:48:47 / Session:  00:05:56 / Command:  00:02:20 / CPU:  00:06:55 / Memory: 2490 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    559 s ( 0.16 hr) ELAPSE :    356 s ( 0.10 hr) MEM-PEAK :  2489 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    559 s ( 0.16 hr) ELAPSE :    356 s ( 0.10 hr) MEM-PEAK :  2489 Mb
Place-opt optimization Phase 55 Iter  1         1.42        1.42      0.00         2      19702.77  1488562816.00        5671              0.10      2489
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 371 total shapes.
Layer M2: cached 118 shapes out of 118 total shapes.
Cached 25606 vias out of 71213 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 150 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6411        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6411
number of references:               150
number of site rows:                370
number of locations attempted:   281878
number of locations failed:       84368  (29.9%)

Legality of references at locations:
124 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  1041      23800      4335 ( 18.2%)      11802      3680 ( 31.2%)  AND2X1_RVT
   405      12488      3877 ( 31.0%)       6878      3233 ( 47.0%)  FADDX1_LVT
   202       7986      3243 ( 40.6%)       5262      2739 ( 52.1%)  XOR3X2_LVT
   433      14714      2859 ( 19.4%)       6508      2565 ( 39.4%)  AND2X1_LVT
   241       9886      2214 ( 22.4%)       4154      2044 ( 49.2%)  AO21X1_LVT
   197       8606      2127 ( 24.7%)       3882      1937 ( 49.9%)  OA21X1_LVT
   190       5604      1740 ( 31.0%)       3000      1419 ( 47.3%)  FADDX1_RVT
   151       6984      1539 ( 22.0%)       3000      1384 ( 46.1%)  AO22X1_LVT
   174       4064      1708 ( 42.0%)       2840      1012 ( 35.6%)  SDFFX2_LVT
   204       3988      1539 ( 38.6%)       2620       934 ( 35.6%)  SDFFX1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        24 ( 75.0%)         32        24 ( 75.0%)  OAI221X1_RVT
     2         72        39 ( 54.2%)         64        39 ( 60.9%)  OA222X2_LVT
    13        650       319 ( 49.1%)        464       302 ( 65.1%)  MUX41X1_LVT
     2         72        32 ( 44.4%)         48        33 ( 68.8%)  OAI222X1_RVT
     1         24        12 ( 50.0%)         24        13 ( 54.2%)  NAND2X4_RVT
     1         24        12 ( 50.0%)          0         0 (  0.0%)  NOR2X2_LVT
     4        360       137 ( 38.1%)        216       136 ( 63.0%)  AO221X2_LVT
     1        144        56 ( 38.9%)         96        57 ( 59.4%)  OR2X4_RVT
     2         72        26 ( 36.1%)         40        26 ( 65.0%)  AO221X1_RVT
   202       7986      3243 ( 40.6%)       5262      2739 ( 52.1%)  XOR3X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5671 (77526 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.692 um ( 0.41 row height)
rms weighted cell displacement:   0.692 um ( 0.41 row height)
max cell displacement:            4.560 um ( 2.73 row height)
avg cell displacement:            0.312 um ( 0.19 row height)
avg weighted cell displacement:   0.312 um ( 0.19 row height)
number of cells moved:             1949
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m02/ctmTdsLR_4_5941 (NAND3X0_LVT)
  Input location: (573.312,71.864)
  Legal location: (568.752,71.864)
  Displacement:   4.560 um ( 2.73 row height)
Cell: m02/ctmTdsLR_7_5478 (INVX0_LVT)
  Input location: (580.152,73.536)
  Legal location: (576.048,75.208)
  Displacement:   4.432 um ( 2.65 row height)
Cell: m22/ctmTdsLR_6_2332 (AND2X1_LVT)
  Input location: (392.584,115.336)
  Legal location: (396.688,115.336)
  Displacement:   4.104 um ( 2.45 row height)
Cell: m12/ctmTdsLR_1_2451 (INVX1_LVT)
  Input location: (388.632,46.784)
  Legal location: (384.984,48.456)
  Displacement:   4.013 um ( 2.40 row height)
Cell: m02/ctmTdsLR_1_6186 (AO22X1_LVT)
  Input location: (578.632,71.864)
  Legal location: (574.68,71.864)
  Displacement:   3.952 um ( 2.36 row height)
Cell: m02/ctmTdsLR_6_5477 (NAND2X2_LVT)
  Input location: (580.152,73.536)
  Legal location: (578.176,76.88)
  Displacement:   3.884 um ( 2.32 row height)
Cell: m12/ctmTdsLR_2_5961 (AND2X1_LVT)
  Input location: (398.816,50.128)
  Legal location: (400.64,53.472)
  Displacement:   3.809 um ( 2.28 row height)
Cell: m02/ctmTdsLR_4_5575 (INVX2_LVT)
  Input location: (581.52,71.864)
  Legal location: (579.696,75.208)
  Displacement:   3.809 um ( 2.28 row height)
Cell: m02/ctmTdsLR_7_4463 (NAND3X0_RVT)
  Input location: (578.176,71.864)
  Legal location: (574.984,73.536)
  Displacement:   3.603 um ( 2.16 row height)
Cell: m12/ctmTdsLR_4_874 (INVX0_RVT)
  Input location: (386.2,48.456)
  Legal location: (383.008,50.128)
  Displacement:   3.603 um ( 2.16 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6245, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6245, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-11 21:48:52 / Session:  00:06:00 / Command:  00:02:25 / CPU:  00:07:00 / Memory: 2490 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-11 21:48:52 / Session:  00:06:00 / Command:  00:02:25 / CPU:  00:07:00 / Memory: 2490 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x1033cb400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x1033cb400): 24832
Total 0.0700 seconds to load 6411 cell instances into cellmap
Moveable cells: 5671; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0779, cell height 1.6720, cell area 3.4743 for total 5671 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         2.89        2.89      0.00         6      19702.77  1488562816.00        5671              0.10      2489
CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        308.3          0.0             6239             6239           0
M2                          308.3         30.8                6                6           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         2.89        2.89      0.00         6      19702.77  1488562816.00        5671              0.10      2489
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         2.89        2.89      0.00         6      19702.77  1488562816.00        5671              0.10      2489
Place-opt optimization Phase 60 Iter  3         2.89        2.89      0.00         5      19703.28  1488611712.00        5671              0.10      2489
Place-opt optimization Phase 60 Iter  4         2.89        2.89      0.00         5      19703.28  1488611712.00        5671              0.10      2489
Place-opt optimization Phase 60 Iter  5         2.89        2.89      0.00         3      19704.29  1489117568.00        5671              0.10      2489

CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         2.89        2.89      0.00         2      19704.29  1489117568.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  2         2.89        2.89      0.00         2      19698.96  1486897408.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  3         2.89        2.89      0.00         2      19698.45  1486764544.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  4         2.89        2.89      0.00         2      19698.45  1486764544.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  5         2.89        2.89      0.00         2      19701.50  1489826304.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  6         2.89        2.89      0.00         2      19706.07  1492977024.00        5671              0.10      2489
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         2.89        2.89      0.00         2      19707.60  1494102144.00        5671              0.10      2489
Place-opt optimization Phase 61 Iter  8         2.89        2.89      0.00         2      20075.34  1533888384.00        5671              0.10      2489

Place-opt optimization Phase 62 Iter  1         1.65        1.65      0.00         1      20074.83  1533476096.00        5778              0.10      2489

Place-opt optimization Phase 63 Iter  1         1.65        1.65      0.00         1      19851.44  1509240448.00        5700              0.10      2489
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         1.65        1.65      0.00         1      19851.44  1509240448.00        5700              0.10      2489
Place-opt optimization Phase 63 Iter  3         1.65        1.65      0.00         0      19853.73  1509326464.00        5700              0.10      2489
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  4         1.65        1.65      0.00         0      19853.73  1509326464.00        5700              0.10      2489

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-11 21:49:03 / Session:  00:06:12 / Command:  00:02:36 / CPU:  00:07:36 / Memory: 2490 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-11 21:49:03 / Session:  00:06:12 / Command:  00:02:36 / CPU:  00:07:36 / Memory: 2490 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    600 s ( 0.17 hr) ELAPSE :    372 s ( 0.10 hr) MEM-PEAK :  2489 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    600 s ( 0.17 hr) ELAPSE :    372 s ( 0.10 hr) MEM-PEAK :  2489 Mb
Place-opt optimization Phase 66 Iter  1         1.64        1.64      0.00         0      19853.73  1509326464.00        5701              0.10      2489
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 371 total shapes.
Layer M2: cached 118 shapes out of 118 total shapes.
Cached 25606 vias out of 71213 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 154 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6441        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6441
number of references:               154
number of site rows:                370
number of locations attempted:   161238
number of locations failed:       43180  (26.8%)

Legality of references at locations:
126 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  1009      16218      2626 ( 16.2%)       8214      1963 ( 23.9%)  AND2X1_RVT
   400       6816      2057 ( 30.2%)       3654      1423 ( 38.9%)  FADDX1_LVT
   454       7580      1346 ( 17.8%)       3788      1020 ( 26.9%)  AND2X1_LVT
   200       3136      1285 ( 41.0%)       2036       847 ( 41.6%)  XOR3X2_LVT
   204       3498      1275 ( 36.4%)       2284       820 ( 35.9%)  SDFFX1_RVT
   174       3232      1290 ( 39.9%)       2184       721 ( 33.0%)  SDFFX2_LVT
   133       2624      1112 ( 42.4%)       1680       668 ( 39.8%)  SDFFX1_LVT
   241       4568       962 ( 21.1%)       1780       715 ( 40.2%)  AO21X1_LVT
   186       3010       927 ( 30.8%)       1592       629 ( 39.5%)  FADDX1_RVT
   200       3452       775 ( 22.5%)       1602       584 ( 36.5%)  OA21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)          8         8 (100.0%)  NOR2X2_LVT
     1         16        14 ( 87.5%)         16        10 ( 62.5%)  XOR3X2_RVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  OA22X2_LVT
     2         32        18 ( 56.2%)         16        12 ( 75.0%)  OA21X2_RVT
     2         32        15 ( 46.9%)         16        15 ( 93.8%)  OAI222X1_RVT
    10        162        87 ( 53.7%)        112        72 ( 64.3%)  MUX41X1_LVT
     2         48        22 ( 45.8%)         32        22 ( 68.8%)  INVX4_RVT
     3        352       156 ( 44.3%)        216       155 ( 71.8%)  MUX41X2_LVT
     1         32        17 ( 53.1%)         32        17 ( 53.1%)  OAI221X1_LVT
     1         24        12 ( 50.0%)         24        13 ( 54.2%)  NAND2X4_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5701 (78120 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.348 um ( 0.21 row height)
rms weighted cell displacement:   0.348 um ( 0.21 row height)
max cell displacement:            3.496 um ( 2.09 row height)
avg cell displacement:            0.089 um ( 0.05 row height)
avg weighted cell displacement:   0.089 um ( 0.05 row height)
number of cells moved:              613
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m11/ctmTdsLR_1_4725 (OA221X1_RVT)
  Input location: (347.44,35.08)
  Legal location: (343.944,35.08)
  Displacement:   3.496 um ( 2.09 row height)
Cell: HFSINV_28863_22 (INVX0_RVT)
  Input location: (350.024,36.752)
  Legal location: (350.328,40.096)
  Displacement:   3.358 um ( 2.01 row height)
Cell: m11/U5 (INVX0_RVT)
  Input location: (346.528,35.08)
  Legal location: (343.184,35.08)
  Displacement:   3.344 um ( 2.00 row height)
Cell: m11/ctmTdsLR_6_1126 (INVX0_RVT)
  Input location: (332.24,46.784)
  Legal location: (329.048,46.784)
  Displacement:   3.192 um ( 1.91 row height)
Cell: m11/ctmTdsLR_1_3780 (AO21X1_LVT)
  Input location: (330.72,46.784)
  Legal location: (327.528,46.784)
  Displacement:   3.192 um ( 1.91 row height)
Cell: m11/ctmTdsLR_5_670 (OR2X2_LVT)
  Input location: (322.208,71.864)
  Legal location: (319.32,71.864)
  Displacement:   2.888 um ( 1.73 row height)
Cell: m11/ctmTdsLR_1_3014 (AO21X1_LVT)
  Input location: (338.168,48.456)
  Legal location: (335.888,46.784)
  Displacement:   2.827 um ( 1.69 row height)
Cell: m11/ctmTdsLR_4_1124 (NAND3X0_LVT)
  Input location: (333,46.784)
  Legal location: (330.264,46.784)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m11/ZBUF_38_inst_6324 (DELLN1X2_LVT)
  Input location: (323.424,71.864)
  Legal location: (320.688,71.864)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m20/ctmTdsLR_1_5900 (AND2X2_LVT)
  Input location: (398.056,31.736)
  Legal location: (396.08,30.064)
  Displacement:   2.588 um ( 1.55 row height)

Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6275, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6275, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-11 21:49:06 / Session:  00:06:15 / Command:  00:02:39 / CPU:  00:07:40 / Memory: 2490 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x102cd5800): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x102cd5800): 24832
Total 0.0700 seconds to load 6441 cell instances into cellmap
Moveable cells: 5701; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0828, cell height 1.6720, cell area 3.4825 for total 5701 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         1.89        1.89      0.00         0      19853.73  1509326464.00        5701              0.10      2489

Place-opt optimization Phase 69 Iter  1         1.89        1.89      0.00         0      19853.73  1509326464.00        5701              0.10      2489

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-11 21:49:06 / Session:  00:06:15 / Command:  00:02:39 / CPU:  00:07:41 / Memory: 2490 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 1.89        1.89      0.00         0      19853.73  1509326464.00        5701              0.10      2489
Co-efficient Ratio Summary:
4.193421944569  6.578078856257  2.479679960794  7.744109740401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  64.769310809339  8.635778274541  0.781529040852  7.442002811238  3.181163049079
6.992250509246  4.646279283168  3.823742995786  3.871862496193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  29.096026909427  0.015227564163  4.045396844037  5.020624716976  6.345891229962
1.220116034481  5.967887079295  6.224345354221  0.238719915000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  67.159010044586  7.600114808742  3.894675764966  9.819918161759  1.487354087763
2.106393505171  9.078003122859  1.314228436053  8.805839228323  0.072343539122  6.270037326705  0.450494780240  3.928173731613  9.852544054938  0.210067810127  70.325828554570  7.467908082948  8.788378607826  8.572555184759  1.334199635409
0.279263011013  8.236568146596  1.425326542251  6.766541499187  4.740224950513  6.567966215027  5.706185626119  8.134461136181  4.723121071009  6.753657867486  37.312728195845  6.247343534153  2.738001339211  6.086752206504  8.868241594724
5.890240985628  8.439491023522  1.154904643252  4.924457720001  0.405169190953  4.590768921970  4.170951209159  0.006744654660  9.230842685441  9.005588246071  077.714273444463  7.946530756309  7.054087982716  0.128847373433  7.185148139562
7.083733669887  7.726830500585  6.376523723772  5.327086029946  6.562623090979  4.097955580726  1.369931131397  7.635100021709  6.252547519962  4.176901849322  337.299022303104  3.514412797731  6.269043173088  3.342470538329  2.435069621691
8.317961266277  2.527733721012  2.104084967358  1.628047916128  6.693802201956  9.284260313258  5.844502480255  1.363135235952  1.353540750360  1.201281612347  889.935213800522  0.005090396885  3.318899224650  8.164421177371  8.848421731125
4.829368057473  3.386716416009  2.542125528923  1.090088572701  1.233081071784  5.256074711099  8.585147436404  2.327646069794  3.493242163995  7.015512299899  008.926045402625  0.755478404583  1.961961111696  2.781349941418  3.355304655650
9.437909830525  9.136704117358  9.020201773277  9.978483795117  7.467457734047  3.171274721421  9.815920740044  4.331414937138  0.413524988885  3.309911498619  870.873492610319  0.283582005462  2.340265654772  6.936346469633  6.740349878470
9.364151517197  1.133617112472  4.424699130865  3.956504408748  0.218964738238  9.440146383245  3.161041934216  0.515565080381  7.373024790816  8.727778741875  539.375071050000  3.534969167362  7.845007914754  5.872830054387  4.616594421217
8.639017974414  8.743106145350  9.339865904059  8.516080423964  0.852744208341  1.238318115604  9.079699225026  0.832464923950  0.641382374448  2.269388484029  749.659204340666  9.097665870425  4.661858772329  4.414693479322  4.787664391811
2.219113557278  6.096375989659  4.270016319838  1.384057306444  0.375020605316  9.766345884229  9.621220116795  0.775967147396  7.786224309898  7.040239097715  130.663412358970  5.962905725243  7.012313668927  2.051391721698  2.783542482681
1.837251946882  3.344366557995  8.676099881777  1.738955153649  6.698199997617  5.914873470877  6.321063932667  6.790780933269  8.313142880528  8.788059479283  360.317305939122  6.271827928234  0.450934480240  3.928119231613  9.852573554410
0.210066157036  4.718581120907  0.746655538012  4.878810120782  6.857253678475  9.133418263540  9.027926377260  9.823652134062  6.142538678855  1.676653219918  877.747201905136  5.670452752704  7.061396961198  1.344656961814  7.231249215816
7.536577611779  4.182212260395  6.246977195967  2.738723239211  6.086733806504  8.868234594724  5.890240933684  8.439499748971  1.154902062828  4.924446520001  170.851971495345  9.077682799570  7.095660615900  0.674471066092  3.084297642690
0.558834644002  2.652240719913  7.945675079320  7.054523982716  0.128887173433  7.185109939562  7.083733617852  7.726838246772  6.376521163186  5.327075829946  786.507361497940  9.796348674142  6.993653839776  3.510018770962  5.254780094741
7.690064977807  9.371103390870  3.513583748632  6.269596773088  3.342434938329  2.435021621691  8.317961214242  2.527732815678  2.104082370132  1.628038716128  799.625282595692  8.427821927387  4.450788725513  6.313539195213  5.354004134512
0.128041279352  1.812655697298  0.004179290801  3.318342824650  8.164485577371  8.848483731125  4.829368010550  3.386715641242  2.542123072384  1.090079372701  253.643169578452  5.608261701414  8.514283340423  2.764612579434  9.324245438770
1.551199924574  2.300500899391  0.754687627845  1.961435511696  2.781303341418  3.355375155650  9.437909893602  9.136703342545  9.020209227682  9.978474595117  876.080735804731  7.128262744627  1.592514704443  3.141409313804  1.352427936133
0.991019806551  5.279822207085  0.282794049622  2.340739054772  6.936300869633  6.740310378470  9.364151570274  1.133616347669  4.424697684270  3.956595208748  151.131435223894  4.015428926060  6.104633121605  1.556514638173  7.302408139287
2.777744122127  4.010487647776  3.533171152509  7.845571314754  5.872894454387  4.616565921217  8.639017937505  8.743105370800  9.339863458727  8.516071223964  115.519482234112  3.832601162929  7.969462202608  3.246408995006  4.138266522122
6.938718447185  9.314244539141  9.096877867471  4.661322172329  4.414657879322  4.787635891811  2.219113510369  6.096373514109  4.270014846567  1.384045306444  168.815150931697  6.635488319966  2.122555579507  7.596734539677  8.622469067170
4.023879799272  0.328451614611  5.961116889455  7.012884768927  2.051355121698  2.783513982681  1.837251909973  3.344364082445  8.676097316227  1.738943253649  719.305177761759  1.489364649263  2.106879666767  9.078025126983  1.314224530187
8.805817946095  0.072344295653  6.270038082236  0.450405580240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808220782  724.253839647591  3.343843965709  2.792113126098  2.365245206261  4.253803363816
7.665291919548  7.402240175832  5.679663720971  7.061867961198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711339211  758.252161250488  6.825484292956  9.024572968484  3.949907997111  5.490243960149
2.444522009229  0.516919137772  9.076892239478  7.095123515900  0.674435466092  3.084268142690  0.558834607193  2.652248244463  7.945673504870  7.054511082716  171.507731343371  8.512922539764  8.373840385277  2.683857777263  7.652153096953
2.707452993780  6.262309139377  9.795558114040  6.993116739776  3.510072170962  5.254751594741  7.690064932220  9.371101703104  3.513581151966  6.269582073088  493.962417832924  3.504191742677  1.796600024225  2.773174667821  0.408272291416
2.803561611859  9.380220236354  8.426031466510  4.450241625513  6.313593595213  5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338024650  965.910426937188  4.849244508128  2.936368155033  8.671435524225  4.212341616610
9.007627279103  3.308107219100  5.607471240633  8.514746240423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421711696  325.673042541833  5.538488399750  3.790446460291  3.670205654590  2.020966146499
7.847149510765  6.745773545242  7.127472283609  1.592077604443  3.141463713804  1.352498436133  0.991019861974  5.279820610319  0.282792452956  2.340725254772  731.486267563367  4.032907013741  6.415614127411  3.361505166944  2.469702805239
5.659210873893  1.896473964305  4.014638465042  6.104196021605  1.556578038173  7.302479639287  2.777744187540  4.010485050000  3.533179565833  7.845567514754  625.035626038746  1.657462397434  3.901250850587  4.310408480093  3.986389250985
1.607812395499  5.274420975623  3.831811601901  7.969925102608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318372329  589.211968532247  8.764459357870  1.911818136960  9.637382810942  7.001420738813
8.404500643494  7.502060672108  6.634588563407  2.122014279507  7.596784739677  8.622430567170  4.023879771500  0.328450958970  5.961115123714  7.012873268927  343.981793769827  8.352268434866  3.725657097333  4.436449644586  7.609777922717
3.894385363957  9.819999802260  1.487347128274  2.106396866767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494080240  430.663544761398  5.255375617750  1.006178112747  1.858906945707  4.665342656248
7.880882077259  5.725367988002  3.341826495501  2.792630326098  2.365283406261  4.253867463816  7.665291991874  7.402249505136  5.679662150275  7.061856561198  272.217217781472  3.122941757323  3.657224586041  8.221010984562  4.697508341727
3.871193932083  8.673380838165  6.823459650135  9.024092568484  3.949944897111  5.490206860149  2.444522000104  0.516919095345  9.076892197041  7.095120515900  105.299727209230  8.427784435753  5.883927819326  5.224865846379  4.567396787070
5.451168282524  2.888717521058  8.510993134957  8.373360985277  2.683894677263  7.652116996953  2.707452994665  6.262309097940  9.795558072613  6.993113739776  499.853498696252  5.476029640824  9.006950322093  7.110111710435  1.358151496662
6.958267319756  4.243493010601  3.502162347860  1.796120624225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248625513  779.105530121353  5.408433627959  2.804680577518  1.265341452200  0.417706613533
1.833872476904  6.448557915865  4.848373390225  2.936800255033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743240423  314.213878543493  2.422563043763  5.119455099723  0.050861662507  5.468549317919
6.142141170366  8.130334328733  5.537515742994  3.790988560291  3.670264254590  2.020920846499  7.847149511774  6.745773404731  7.127472142198  1.592074304443  452.057027180413  5.240713032596  9.101443297452  7.982002431902  8.279281595623
4.072595476615  3.630086028561  4.031037902297  6.415151827411  3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193621605  208.994402417373  0.249960301015  7.774985554040  1.048555500035  3.317993483378
4.556721474887  7.289445592708  1.656592285748  3.901797650587  4.310467080093  3.986343950985  1.607812396408  5.274420834112  3.831811560490  7.969922702608  474.560273300641  3.824687356300  3.871310296193  1.424236966690  9.687564599646
6.131807231373  1.465787096209  8.763589245184  1.911355936960  9.637341410942  7.001484438813  8.404500644403  7.502060531697  6.634588422996  2.122011679507  809.500019367786  2.244931089892  2.387447250003  2.845038897059  6.111559071470
1.287396891159  5.135512223889  8.351398322170  3.725194897333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  057.738978098313  1.429748380530  0.581262932300  7.234396912262  7.003779370504
5.049478023468  2.817363225350  5.254405505064  1.006615912747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  386.450986026142  5.387621653428  6.529669287474  0.224993513656  7.966252727570
6.185626129000  4.461036260455  3.121071660658  3.657763186041  8.221079584562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  444.826025111154  9.021561386776  4.452770110405  1.691942534590  7.689256404170
9.512091500293  7.443546788213  8.426814348088  5.883466419326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  318.211003126376  5.212574967179  0.745769566562  6.230942794097  9.555844961369
9.311313987822  1.007217175235  5.475159553159  9.006499922093  7.110170310435  1.358115196662  6.958267308833  4.243493832924  3.502162169183  1.796121424225  327.243792182104  0.824494413470  0.356631386693  8.022052569284  2.603179285844
5.024802561550  1.359359600336  5.407563530284  2.804129177518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  917.071058822542  1.231416933842  0.762297111233  0.810750845256  0.747157698585
1.474364052514  6.467697022476  2.421693956098  5.119994699723  0.050820262507  5.468503017919  6.142141169627  8.130334141833  5.537515565094  3.790989360291  417.958061859020  2.093969911720  4.714421277467  4.577383473171  2.747251919815

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1030     1.8908     67   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1030     1.8908   1.8908     67   0.0000     0.0000      0        0     0.0000        0 1509326464
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1030     1.8908   1.8908     67   0.0000     0.0000      0        0     0.0000        0 1509326464     19853.73       5701        430        477
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.1030     1.8908   1.8908     67   0.0000     0.0000      0        0        0 1509326464     19853.73       5701

Place-opt command complete                CPU:   609 s (  0.17 hr )  ELAPSE:   378 s (  0.10 hr )  MEM-PEAK:  2489 MB
Place-opt command statistics  CPU=444 sec (0.12 hr) ELAPSED=149 sec (0.04 hr) MEM-PEAK=2.431 GB
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6275, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6275, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-11 21:49:09 / Session:  00:06:18 / Command:  00:02:42 / CPU:  00:07:46 / Memory: 2490 MB (FLW-8100)
Information: Saving 'MMU_lib:MMU.design' to 'MMU_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-11 21:49:10 / Session:  00:06:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2490 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-11 21:49:11 / Session:  00:06:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2490 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-11 21:49:11 / Session:  00:06:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2490 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-11 21:49:11 / Session:  00:06:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2490 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-11 21:49:11 / Session:  00:06:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2490 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: clk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: clk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 19 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 371 total shapes.
Layer M2: cached 118 shapes out of 118 total shapes.
Cached 25606 vias out of 71213 total vias.
Total 0.4700 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xc0e10fc0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xc0e10fc0): 2500
Total 0.1000 seconds to load 6422 cell instances into cellmap
Moveable cells: 5682; Application fixed cells: 0; Macro cells: 0; User fixed cells: 740
Average cell width 2.0721, cell height 1.6720, cell area 3.4645 for total 5682 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 548 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.65 sec, cpu time is 0 hr : 0 min : 0.64 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 4
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6256, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:slow)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 4.84187e-03
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.263373 / 0.263373)
ORB: Nominal = 0.0524849  Design MT = 0.475000  Target = 0.2633729 (5.018 nominal)  MaxRC = 0.173769
ORB: Fast Target = 0.094332 ( 1.797 nominal )
ORB: stageDelay=0.17328, stageLength=7295121
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 4.84187e-03
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.263373 / 0.263373)
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 4.84187e-03
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.263373 / 0.263373)
INFO: Using corner slow for worst leakage corner
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 4.84187e-03
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.263373 / 0.263373)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 548
 Number of Gates = 0
 Number of Loads = 548
 Added 14 Repeaters (B: 14 I: 0). Built 1 Repeater Levels for driver clk
Information: The RC mode used is VR for design 'MMU'. (NEX-022)
 Phase delay: (max r/f: 0.128822/nan  min r/f: 0.128822/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 5.74 sec, cpu time is 0 hr : 0 min : 6.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 14 buffers and 0 inverters added (total area 60.23) by Clock Tree Synthesis.
Information: 0 out of 14 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 11 out of 548, orientation changed without moving: 84
Clock sink displacement max = 2.128000 um, average = 0.032453 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'm21/wt_path_out_reg_7_' snapped from (375.86, 86.91) (R180) to (377.99, 86.91) (MX) displacement = 2.128000 um.
Clock sink inst 'acc_out_reg_106_' snapped from (545.19, 26.72) (R180) to (547.02, 26.72) (MX) displacement = 1.824000 um.
Clock sink inst 'm10/data_out_reg_6_' snapped from (357.62, 21.70) (R0) to (357.62, 20.03) (MX) displacement = 1.672000 um.
Clock sink inst 'm12/wt_path_out_reg_2_' snapped from (412.04, 50.13) (MX) to (413.71, 50.13) (MX) displacement = 1.672000 um.
Clock sink inst 'm13/acc_out_reg_2_' snapped from (510.38, 26.72) (MX) to (510.38, 28.39) (R0) displacement = 1.672000 um.
Clock sink inst 'm21/acc_out_reg_14_' snapped from (372.22, 85.24) (R0) to (372.22, 86.91) (MX) displacement = 1.672000 um.
Clock sink inst 'm21/acc_out_reg_13_' snapped from (370.70, 86.91) (MX) to (370.70, 88.58) (R0) displacement = 1.672000 um.
Clock sink inst 'm21/acc_out_reg_12_' snapped from (367.66, 88.58) (R0) to (367.66, 90.26) (MX) displacement = 1.672000 um.
Clock sink inst 'm21/acc_out_reg_1_' snapped from (373.58, 88.58) (R0) to (373.58, 90.26) (MX) displacement = 1.672000 um.
Clock sink inst 'm13/data_out_reg_7_' snapped from (441.22, 76.88) (R180) to (440.01, 76.88) (R180) displacement = 1.216000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_47475_6471 is placed overlapping with other cells at {{439.248 21.704} {441.528 23.376}}. (ZRT-763)
Performing initial clock net global routing ...
Information: The net parasitics of block MMU are cleared. (TIM-123)
Total number of global routed clock nets: 15
Information: The run time for clock net global routing is 0 hr : 0 min : 1.26 sec, cpu time is 0 hr : 0 min : 2.18 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6272 nets, 15 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6270, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1195, DR 0), data (VR 6448, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_47475_6471 is placed overlapping with other cells at {{439.248 21.704} {441.528 23.376}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.66     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: MMU; type: design; tot_drc_vio: 0; buf_ct: 14; buf_area: 60.232128; cell_area: 60.232128
start cto; name: func:clk; type: clock; latency: 0.127010; gskew: 0.025024; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 14; buf_area: 60.232128; cell_area: 60.232128
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0250; ID = 0.1270; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 60.2321; ClockCellArea = 60.2321; ClockWireLen = 2983.9570; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0005

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.19u 00:00:00.01s 00:00:00.19e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0250; ID = 0.1270; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 60.2321; ClockCellArea = 60.2321; ClockWireLen = 2983.9570; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.24 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func corner:  slow     
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0250; ID = 0.1270; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 60.2321; ClockCellArea = 60.2321; ClockWireLen = 2983.9570; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          7
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          5
        # Failed main graph committ          =          0
        # Successful main graph commit      =          2
        # Subgraph evaluation success rate in percent =     0.2857
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.1615
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.9061
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     2.3094
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.0765
        # The rest of flow speed up       =     1.1019

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          8
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          5
        # Failed main graph committ          =          0
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.3750
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted     relocation moves =        3

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.2986
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     1.8658
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.6772
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.1492
        # The rest of flow speed up       =     1.1746

-------------------------------------------------

Global latency and skew opt cpu time 00:00:01.48u 00:00:00.02s 00:00:01.24e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0185; ID = 0.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 64.8067; ClockCellArea = 64.8067; ClockWireLen = 3060.0100; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0110            0.0000          ZCTSBUF_54490_6473/A
  (1) 0.1226            0.1116          ZCTSBUF_54490_6473/Y
  (2) 0.1234            0.0008          m20/acc_out_reg_15_/CLK
Shortest path:
  (0) 0.0143            0.0000          ZCTSBUF_65185_6475/A
  (1) 0.1048            0.0904          ZCTSBUF_65185_6475/Y
  (2) 0.1050            0.0002          m12/acc_out_reg_15_/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.26 sec, cpu time is 0 hr : 0 min : 1.55 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 1.26 sec, cpu time is 0 hr : 0 min : 1.55 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func corner:  slow     
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         56
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         28
        # Failed main graph committ          =         28
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.3925

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0185; ID = 0.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 64.8067; ClockCellArea = 64.8067; ClockWireLen = 3060.0100; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.95u 00:00:00.02s 00:00:00.67e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.67 sec, cpu time is 0 hr : 0 min : 0.96 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.68 sec, cpu time is 0 hr : 0 min : 0.97 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0185; ID = 0.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 64.8067; ClockCellArea = 64.8067; ClockWireLen = 3060.0100; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9993

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0185; ID = 0.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 64.8067; ClockCellArea = 64.8067; ClockWireLen = 3060.0100; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.07 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 1: Dtor 

No. startProblems      =    43 

No. doRoutes           =   153 
No. doUnroutes         =   120 
No. redoRoutes         =     6 
No. redoUnroutes       =     6 
No. undoRoutes         =   153 
No. undoUnroutes       =   120 
No. commitRoutes       =     6 
No. commitUnroutes     =     6 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   39  Alloctr   41  Proc 9932 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   51  Proc 9932 
Net statistics:
Total number of nets     = 6465
Number of nets to route  = 15
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
15 nets are fully connected,
 of which 1 are detail routed and 14 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 76 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           76 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   57  Proc 9932 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.66     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  152  Alloctr  155  Proc 9932 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  152  Alloctr  155  Proc 9932 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2901.89
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 228.77
Initial. Layer M3 wire length = 1363.80
Initial. Layer M4 wire length = 1217.57
Initial. Layer M5 wire length = 86.73
Initial. Layer M6 wire length = 5.02
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1759
Initial. Via VIA12SQ_C count = 577
Initial. Via VIA23SQ_C count = 575
Initial. Via VIA34SQ_C count = 576
Initial. Via VIA45SQ_C count = 25
Initial. Via VIA56SQ_C count = 6
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  110  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  152  Alloctr  155  Proc 9932 

Congestion utilization per direction:
Average vertical track utilization   =  0.05 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  0.03 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used   84  Alloctr   85  Proc    0 
[End of Global Routing] Total (MB): Used  127  Alloctr  130  Proc 9932 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used   72  Alloctr   74  Proc 9932 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 548 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 666 total shapes.
Layer M2: cached 118 shapes out of 210 total shapes.
Cached 25606 vias out of 72972 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 153 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6436        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6436
number of references:               153
number of site rows:                370
number of locations attempted:   122473
number of locations failed:       30319  (24.8%)

Legality of references at locations:
118 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  1009      15060      2619 ( 17.4%)       8327      2061 ( 24.8%)  AND2X1_RVT
   400       6261      1852 ( 29.6%)       3384      1230 ( 36.3%)  FADDX1_LVT
   200       3282      1363 ( 41.5%)       2309      1015 ( 44.0%)  XOR3X2_LVT
   454       7112      1301 ( 18.3%)       3756       997 ( 26.5%)  AND2X1_LVT
   186       2938       926 ( 31.5%)       1694       670 ( 39.6%)  FADDX1_RVT
   200       3340       783 ( 23.4%)       1650       611 ( 37.0%)  OA21X1_LVT
   241       3913       707 ( 18.1%)       1462       480 ( 32.8%)  AO21X1_LVT
    91       1585       549 ( 34.6%)       1021       431 ( 42.2%)  FADDX2_LVT
   149       2502       508 ( 20.3%)       1198       393 ( 32.8%)  AO22X1_LVT
   153       2414       429 ( 17.8%)       1207       318 ( 26.3%)  OR2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     3         67        54 ( 80.6%)         67        49 ( 73.1%)  MUX41X2_LVT
     1          8         6 ( 75.0%)          0         0 (  0.0%)  NAND2X4_RVT
    10        178        94 ( 52.8%)        120        79 ( 65.8%)  MUX41X1_LVT
     2         26        11 ( 42.3%)          8         8 (100.0%)  OR3X1_LVT
     3         64        32 ( 50.0%)         56        30 ( 53.6%)  NOR2X1_LVT
     1         16         8 ( 50.0%)         16         7 ( 43.8%)  AND3X1_HVT
     1         24        11 ( 45.8%)         24        11 ( 45.8%)  INVX16_LVT
     3        118        45 ( 38.1%)         77        44 ( 57.1%)  NOR2X1_RVT
     1         16         7 ( 43.8%)          0         0 (  0.0%)  OAI221X1_RVT
     2         32        15 ( 46.9%)         32        13 ( 40.6%)  NBUFFX8_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5134 (58403 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.186 um ( 0.11 row height)
rms weighted cell displacement:   0.186 um ( 0.11 row height)
max cell displacement:            3.192 um ( 1.91 row height)
avg cell displacement:            0.019 um ( 0.01 row height)
avg weighted cell displacement:   0.019 um ( 0.01 row height)
number of cells moved:               79
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m12/ctmTdsLR_2_5872 (AO22X1_LVT)
  Input location: (395.472,50.128)
  Legal location: (392.28,50.128)
  Displacement:   3.192 um ( 1.91 row height)
Cell: m12/ctmTdsLR_8_878 (AND2X1_LVT)
  Input location: (387.72,50.128)
  Legal location: (384.528,50.128)
  Displacement:   3.192 um ( 1.91 row height)
Cell: m12/ctmTdsLR_3_5471 (OR2X1_LVT)
  Input location: (394.256,50.128)
  Legal location: (391.064,50.128)
  Displacement:   3.192 um ( 1.91 row height)
Cell: m20/ctmTdsLR_3_1222 (OR2X2_LVT)
  Input location: (391.216,21.704)
  Legal location: (394.256,21.704)
  Displacement:   3.040 um ( 1.82 row height)
Cell: m20/ctmTdsLR_5_1224 (AND2X1_LVT)
  Input location: (392.584,21.704)
  Legal location: (395.624,21.704)
  Displacement:   3.040 um ( 1.82 row height)
Cell: m12/ctmTdsLR_8_688 (OR2X1_LVT)
  Input location: (390.152,50.128)
  Legal location: (387.416,50.128)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m12/ctmTdsLR_4_684 (AND2X1_LVT)
  Input location: (392.584,50.128)
  Legal location: (389.848,50.128)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m12/ctmTdsLR_3_683 (AND2X1_LVT)
  Input location: (388.936,50.128)
  Legal location: (386.2,50.128)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m12/ctmTdsLR_3_5909 (AND2X1_LVT)
  Input location: (391.368,50.128)
  Legal location: (388.632,50.128)
  Displacement:   2.736 um ( 1.64 row height)
Cell: m20/ctmTdsLR_4_1223 (OR2X1_LVT)
  Input location: (394.256,21.704)
  Legal location: (396.84,21.704)
  Displacement:   2.584 um ( 1.55 row height)

Info: 548 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 2.32 sec, cpu time is 0 hr : 0 min : 2.32 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 15 flat clock tree nets.
There are 14 non-sink instances (total area 64.81) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 14 buffers and 0 inverters (total area 64.81).
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6272 nets, 15 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6270, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:22.71u 00:00:00.48s 00:00:17.03e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xa80bfc00): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 12.7728 XDim 19.4
INFO: number of GridCells (0xa80bfc00): 2500
Total 0.0700 seconds to load 6436 cell instances into cellmap
Moveable cells: 5682; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
Average cell width 2.0738, cell height 1.6720, cell area 3.4674 for total 5696 placed and application fixed cells
Information: Current block utilization is '0.03360', effective utilization is '0.03521'. (OPT-055)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6270, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 6270, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.188385, TNS = 9.708703, NVP = 159

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:38     0.188     9.709 20690.371     0.000     0.073       425       477         0     0.000      2804 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-11 21:49:29 / Session:  00:06:38 / Command:  00:00:18 / CPU:  00:00:25 / Memory: 2804 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-11 21:49:29 / Session:  00:06:38 / Command:  00:00:18 / CPU:  00:00:25 / Memory: 2804 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-11 21:49:29 / Session:  00:06:38 / Command:  00:00:18 / CPU:  00:00:25 / Memory: 2804 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-11 21:49:29 / Session:  00:06:38 / Command:  00:00:18 / CPU:  00:00:25 / Memory: 2804 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block MMU are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   39  Alloctr   40  Proc 9868 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 9868 
Net statistics:
Total number of nets     = 6465
Number of nets to route  = 15
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
16 nets are fully connected,
 of which 1 are detail routed and 15 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   54  Alloctr   56  Proc 9868 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.66     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   84  Alloctr   86  Proc 9868 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   84  Alloctr   86  Proc 9868 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 9868 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   84  Alloctr   86  Proc 9868 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  260  Alloctr  262  Proc 9868 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2901.89
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 228.77
Initial. Layer M3 wire length = 1363.80
Initial. Layer M4 wire length = 1217.57
Initial. Layer M5 wire length = 86.73
Initial. Layer M6 wire length = 5.02
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1759
Initial. Via VIA12SQ_C count = 577
Initial. Via VIA23SQ_C count = 575
Initial. Via VIA34SQ_C count = 576
Initial. Via VIA45SQ_C count = 25
Initial. Via VIA56SQ_C count = 6
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:49:31 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  260  Alloctr  262  Proc 9868 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2907.17
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 231.85
phase1. Layer M3 wire length = 1366.00
phase1. Layer M4 wire length = 1217.57
phase1. Layer M5 wire length = 86.73
phase1. Layer M6 wire length = 5.02
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1758
phase1. Via VIA12SQ_C count = 577
phase1. Via VIA23SQ_C count = 575
phase1. Via VIA34SQ_C count = 575
phase1. Via VIA45SQ_C count = 25
phase1. Via VIA56SQ_C count = 6
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 11 21:49:31 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  260  Alloctr  262  Proc 9868 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2907.17
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 231.85
phase2. Layer M3 wire length = 1366.00
phase2. Layer M4 wire length = 1217.57
phase2. Layer M5 wire length = 86.73
phase2. Layer M6 wire length = 5.02
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1758
phase2. Via VIA12SQ_C count = 577
phase2. Via VIA23SQ_C count = 575
phase2. Via VIA34SQ_C count = 575
phase2. Via VIA45SQ_C count = 25
phase2. Via VIA56SQ_C count = 6
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  217  Alloctr  218  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  260  Alloctr  262  Proc 9868 

Congestion utilization per direction:
Average vertical track utilization   =  0.04 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  0.03 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used  192  Alloctr  193  Proc    0 
[End of Global Routing] Total (MB): Used  235  Alloctr  237  Proc 9868 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used   72  Alloctr   74  Proc 9868 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: TA init] Total (MB): Used   39  Alloctr   40  Proc 9868 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 303 of 2040


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   40  Alloctr   42  Proc 9868 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   40  Alloctr   42  Proc 9868 

Number of wires with overlap after iteration 1 = 125 of 1835


Wire length and via report:
---------------------------
Number of M1 wires: 71            : 0
Number of M2 wires: 664                  VIA12SQ_C: 577
Number of M3 wires: 700                  VIA23SQ_C: 609
Number of M4 wires: 382                  VIA34SQ_C: 530
Number of M5 wires: 16           VIA45SQ_C: 26
Number of M6 wires: 2            VIA56SQ_C: 4
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1835              vias: 1746

Total M1 wire length: 20.0
Total M2 wire length: 402.8
Total M3 wire length: 1432.6
Total M4 wire length: 1114.5
Total M5 wire length: 85.7
Total M6 wire length: 2.4
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3058.0

Longest M1 wire length: 1.6
Longest M2 wire length: 18.4
Longest M3 wire length: 123.7
Longest M4 wire length: 49.6
Longest M5 wire length: 32.2
Longest M6 wire length: 1.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   37  Alloctr   39  Proc 9868 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   79  Proc 9868 
Total number of nets = 6465, of which 0 are not extracted
Total number of open nets = 6256, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2145/2262 Partitions, Violations =      0
Routed  2146/2262 Partitions, Violations =      0
Routed  2147/2262 Partitions, Violations =      0
Routed  2148/2262 Partitions, Violations =      0
Routed  2149/2262 Partitions, Violations =      0
Routed  2150/2262 Partitions, Violations =      0
Routed  2151/2262 Partitions, Violations =      0
Routed  2152/2262 Partitions, Violations =      0
Routed  2153/2262 Partitions, Violations =      1
Routed  2154/2262 Partitions, Violations =      1
Routed  2155/2262 Partitions, Violations =      1
Routed  2156/2262 Partitions, Violations =      1
Routed  2157/2262 Partitions, Violations =      1
Routed  2158/2262 Partitions, Violations =      1
Routed  2159/2262 Partitions, Violations =      2
Routed  2160/2262 Partitions, Violations =      2
Routed  2161/2262 Partitions, Violations =      3
Routed  2162/2262 Partitions, Violations =      2
Routed  2163/2262 Partitions, Violations =      2
Routed  2164/2262 Partitions, Violations =      4
Routed  2165/2262 Partitions, Violations =      5
Routed  2166/2262 Partitions, Violations =      5
Routed  2167/2262 Partitions, Violations =      7
Routed  2168/2262 Partitions, Violations =      6
Routed  2169/2262 Partitions, Violations =      6
Routed  2170/2262 Partitions, Violations =      6
Routed  2171/2262 Partitions, Violations =      9
Routed  2172/2262 Partitions, Violations =      9
Routed  2173/2262 Partitions, Violations =      9
Routed  2174/2262 Partitions, Violations =      9
Routed  2175/2262 Partitions, Violations =      9
Routed  2176/2262 Partitions, Violations =      9
Routed  2177/2262 Partitions, Violations =      9
Routed  2178/2262 Partitions, Violations =      9
Routed  2179/2262 Partitions, Violations =      9
Routed  2180/2262 Partitions, Violations =      13
Routed  2181/2262 Partitions, Violations =      13
Routed  2182/2262 Partitions, Violations =      16
Routed  2183/2262 Partitions, Violations =      16
Routed  2184/2262 Partitions, Violations =      18
Routed  2185/2262 Partitions, Violations =      18
Routed  2186/2262 Partitions, Violations =      18
Routed  2187/2262 Partitions, Violations =      18
Routed  2188/2262 Partitions, Violations =      19
Routed  2189/2262 Partitions, Violations =      19
Routed  2190/2262 Partitions, Violations =      20
Routed  2191/2262 Partitions, Violations =      20
Routed  2192/2262 Partitions, Violations =      20
Routed  2193/2262 Partitions, Violations =      20
Routed  2194/2262 Partitions, Violations =      20
Routed  2195/2262 Partitions, Violations =      20
Routed  2196/2262 Partitions, Violations =      19
Routed  2197/2262 Partitions, Violations =      19
Routed  2198/2262 Partitions, Violations =      19
Routed  2199/2262 Partitions, Violations =      16
Routed  2200/2262 Partitions, Violations =      16
Routed  2201/2262 Partitions, Violations =      17
Routed  2202/2262 Partitions, Violations =      14
Routed  2203/2262 Partitions, Violations =      14
Routed  2204/2262 Partitions, Violations =      13
Routed  2205/2262 Partitions, Violations =      13
Routed  2206/2262 Partitions, Violations =      13
Routed  2207/2262 Partitions, Violations =      13
Routed  2208/2262 Partitions, Violations =      13
Routed  2209/2262 Partitions, Violations =      13
Routed  2210/2262 Partitions, Violations =      13
Routed  2211/2262 Partitions, Violations =      10
Routed  2212/2262 Partitions, Violations =      14
Routed  2213/2262 Partitions, Violations =      9
Routed  2214/2262 Partitions, Violations =      9
Routed  2215/2262 Partitions, Violations =      10
Routed  2216/2262 Partitions, Violations =      14
Routed  2217/2262 Partitions, Violations =      8
Routed  2218/2262 Partitions, Violations =      9
Routed  2219/2262 Partitions, Violations =      9
Routed  2220/2262 Partitions, Violations =      9
Routed  2221/2262 Partitions, Violations =      9
Routed  2222/2262 Partitions, Violations =      9
Routed  2223/2262 Partitions, Violations =      9
Routed  2224/2262 Partitions, Violations =      9
Routed  2225/2262 Partitions, Violations =      9
Routed  2226/2262 Partitions, Violations =      9
Routed  2227/2262 Partitions, Violations =      9
Routed  2228/2262 Partitions, Violations =      6
Routed  2229/2262 Partitions, Violations =      6
Routed  2230/2262 Partitions, Violations =      6
Routed  2231/2262 Partitions, Violations =      6
Routed  2232/2262 Partitions, Violations =      7
Routed  2233/2262 Partitions, Violations =      7
Routed  2234/2262 Partitions, Violations =      9
Routed  2235/2262 Partitions, Violations =      9
Routed  2236/2262 Partitions, Violations =      9
Routed  2237/2262 Partitions, Violations =      9
Routed  2238/2262 Partitions, Violations =      7
Routed  2239/2262 Partitions, Violations =      7
Routed  2240/2262 Partitions, Violations =      7
Routed  2241/2262 Partitions, Violations =      6
Routed  2242/2262 Partitions, Violations =      6
Routed  2243/2262 Partitions, Violations =      8
Routed  2244/2262 Partitions, Violations =      8
Routed  2245/2262 Partitions, Violations =      8
Routed  2246/2262 Partitions, Violations =      8
Routed  2247/2262 Partitions, Violations =      6
Routed  2248/2262 Partitions, Violations =      2
Routed  2249/2262 Partitions, Violations =      2
Routed  2250/2262 Partitions, Violations =      2
Routed  2251/2262 Partitions, Violations =      2
Routed  2252/2262 Partitions, Violations =      2
Routed  2253/2262 Partitions, Violations =      2
Routed  2254/2262 Partitions, Violations =      2
Routed  2255/2262 Partitions, Violations =      2
Routed  2256/2262 Partitions, Violations =      2
Routed  2257/2262 Partitions, Violations =      1
Routed  2258/2262 Partitions, Violations =      1
Routed  2259/2262 Partitions, Violations =      0
Routed  2260/2262 Partitions, Violations =      0
Routed  2261/2262 Partitions, Violations =      0
Routed  2262/2262 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 0] Stage (MB): Used  102  Alloctr  102  Proc    0 
[Iter 0] Total (MB): Used  139  Alloctr  141  Proc 9868 

End DR iteration 0 with 2262 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   39  Alloctr   41  Proc 9868 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   39  Alloctr   41  Proc 9868 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    3064 micron
Total Number of Contacts =             1700
Total Number of Wires =                1779
Total Number of PtConns =              450
Total Number of Routed Wires =       1779
Total Routed Wire Length =           3037 micron
Total Number of Routed Contacts =       1700
        Layer             M1 :          0 micron
        Layer             M2 :        418 micron
        Layer             M3 :       1427 micron
        Layer             M4 :       1104 micron
        Layer             M5 :         86 micron
        Layer             M6 :          2 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :         26
        Via        VIA34SQ_C :        501
        Via   VIA23SQ_C(rot) :        593
        Via        VIA12SQ_C :        499
        Via   VIA12SQ_C(rot) :         77

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1700 vias)
 
    Layer VIA1       =  0.00% (0      / 576     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (576     vias)
    Layer VIA2       =  0.00% (0      / 593     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (593     vias)
    Layer VIA3       =  0.00% (0      / 501     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (501     vias)
    Layer VIA4       =  0.00% (0      / 26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (26      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 1700 vias)
 
    Layer VIA1       =  0.00% (0      / 576     vias)
    Layer VIA2       =  0.00% (0      / 593     vias)
    Layer VIA3       =  0.00% (0      / 501     vias)
    Layer VIA4       =  0.00% (0      / 26      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1700 vias)
 
    Layer VIA1       =  0.00% (0      / 576     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (576     vias)
    Layer VIA2       =  0.00% (0      / 593     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (593     vias)
    Layer VIA3       =  0.00% (0      / 501     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (501     vias)
    Layer VIA4       =  0.00% (0      / 26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (26      vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 6465
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6272 nets, 0 global routed, 15 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6270, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 15, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.1080  0.1080  0.1178  0.1178   slow

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-11 21:49:34 / Session:  00:06:43 / Command:  00:00:23 / CPU:  00:00:34 / Memory: 2804 MB (FLW-8100)

Information: The net parasitics of block MMU are cleared. (TIM-123)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-11 21:49:34 / Session:  00:06:43 / Command:  00:00:23 / CPU:  00:00:34 / Memory: 2804 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-11 21:49:34 / Session:  00:06:43 / Command:  00:00:23 / CPU:  00:00:34 / Memory: 2804 MB (FLW-8100)
Information: Saving 'MMU_lib:MMU.design' to 'MMU_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2025-06-11 21:49:36 / Session:  00:06:45 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2804 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6272 nets, 0 global routed, 15 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-11 21:49:37 / Session:  00:06:45 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2804 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6272 nets, 0 global routed, 15 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6270, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 6270, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   652 s (  0.18 hr )  ELAPSE:   406 s (  0.11 hr )  MEM-PEAK:  2804 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 7448 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[6436]
Info: update em.

Clock-opt timing update complete          CPU:   655 s (  0.18 hr )  ELAPSE:   407 s (  0.11 hr )  MEM-PEAK:  2804 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1893     9.7451    160   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1893     9.7451   9.7451    160   0.0000     0.0000      0        0     0.0000        1 1510740864
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1893     9.7451   9.7451    160   0.0000     0.0000      0        0     0.0000        1 1510740864     19750.04       5696        425        477
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.1893     9.7451   9.7451    160   0.0000     0.0000      0        0        1 1510740864     19750.04       5696
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   658 s (  0.18 hr )  ELAPSE:   408 s (  0.11 hr )  MEM-PEAK:  2804 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdee6000): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdee6000): 24832
Total 0.0600 seconds to load 6436 cell instances into cellmap
Moveable cells: 5682; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 6448 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 6463 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0738, cell height 1.6720, cell area 3.4674 for total 5696 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          9.75        9.75      0.00         0      19750.04  1510740864.00        5696              0.11      2804
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1          9.75        9.75      0.00         0      19750.04  1510740864.00        5696              0.11      2804
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          9.75        9.75      0.00         0      19750.04  1510740864.00        5696              0.11      2804
Clock-opt optimization Phase 4 Iter  3          9.75        9.75      0.00         0      19750.04  1510740864.00        5696              0.11      2804

Clock-opt optimization Phase 5 Iter  1          9.75        9.75      0.00         0      19750.04  1510740864.00        5696              0.11      2804
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 95 from GR congestion map (382/4)
INFO: Derive col count 145 from GR congestion map (580/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Clock-opt optimization Phase 6 Iter  2          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Clock-opt optimization Phase 6 Iter  3          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Clock-opt optimization Phase 6 Iter  4          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Clock-opt optimization Phase 6 Iter  6          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.11      2804
Clock-opt optimization Phase 6 Iter  7          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter  8          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter  9          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 10          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 11          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 12          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 13          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 14          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 15          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 16          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 17          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 18          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 19          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 20          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 21          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 22          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 23          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 24          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 25          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 26          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.12      2804
Clock-opt optimization Phase 6 Iter 27          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.13      2804
Clock-opt optimization Phase 6 Iter 28          9.75        9.75      0.00         0      19750.04  1508706176.00        5696              0.13      2804

Clock-opt optimization Phase 7 Iter  1          3.54        3.54      0.00         0      20691.39  1005906816.00        6052              0.13      2804
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          3.42        3.42      0.00         0      20476.89  841726848.00        6022              0.13      2804
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          3.42        3.42      0.00         0      20267.48  813798144.00        5940              0.13      2804
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 1.25198662 cumPct:    68.04 estdown: 0.58816636 cumUp: 1281 numDown: 4034 status= valid
Knee-Processing :  cumEst: 1.73895454 cumPct:    94.50 estdown: 0.10119775 cumUp: 3185 numDown: 2130 status= valid
Knee-Processing :  cumEst: 1.83711052 cumPct:    99.83 estdown: 0.00304173 cumUp: 5120 numDown:  195 status= valid
Knee-Processing :  cumEst: 1.84015226 cumPct:   100.00 estdown: 0.00000000 cumUp: 5378 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 1.30025244 cumPct:    68.33 estdown: 0.60252887 cumUp: 1328 numDown: 4019 status= valid
Knee-Processing :  cumEst: 1.80722165 cumPct:    94.98 estdown: 0.09555970 cumUp: 3309 numDown: 2038 status= valid
Knee-Processing :  cumEst: 1.85935986 cumPct:    97.72 estdown: 0.04342144 cumUp: 4025 numDown: 1322 status= valid
Knee-Processing :  cumEst: 1.90278125 cumPct:   100.00 estdown: 0.00000000 cumUp: 5378 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          3.42        3.42      0.00         0      20267.48  813798144.00        5940              0.13      2804
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 1.12917387 cumPct:    66.40 estdown: 0.57127601 cumUp: 1143 numDown: 4108 status= valid
Knee-Processing :  cumEst: 1.59950256 cumPct:    94.06 estdown: 0.10094625 cumUp: 2978 numDown: 2273 status= valid
Knee-Processing :  cumEst: 1.65232623 cumPct:    97.17 estdown: 0.04812257 cumUp: 3737 numDown: 1514 status= valid
Knee-Processing :  cumEst: 1.70044875 cumPct:   100.00 estdown: 0.00000000 cumUp: 5311 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         3.42        3.42      0.00         0      19846.87  688350784.00        5873              0.13      2804
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
bmap: stepx = stepy = 194000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         3.42        3.42      0.00         0      19846.87  688350784.00        5873              0.13      2804
Clock-opt optimization Phase 10 Iter  3         3.42        3.42      0.00         0      19846.87  688350784.00        5873              0.13      2804
Clock-opt optimization Phase 10 Iter  4         3.42        3.42      0.00         0      19846.87  688350784.00        5873              0.14      2804

Clock-opt optimization Phase 11 Iter  1         3.42        3.42      0.00         0      19872.28  688425536.00        5882              0.14      2804
Clock-opt optimization Phase 11 Iter  2         3.42        3.42      0.00         0      19872.28  688425536.00        5882              0.14      2804
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         3.42        3.42      0.00         0      19872.28  688425536.00        5882              0.14      2804
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         3.42        3.42      0.00         0      19872.28  688425536.00        5882              0.14      2804

Clock-opt optimization Phase 12 Iter  1         3.42        3.42      0.00         0      19872.28  688425536.00        5882              0.14      2804
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0x9fe929c0): 7700
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0x9fe929c0): 7700
Total 0.0800 seconds to load 6622 cell instances into cellmap
Moveable cells: 5868; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 7209 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 7224 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0206, cell height 1.6720, cell area 3.3785 for total 5882 placed and application fixed cells
Information: Current block utilization is '0.03380', effective utilization is '0.03541'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 5868 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9956 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell m10/ctmTdsLR_1_9192 is placed overlapping with other cells at {{305.488 11.672} {306.248 13.344}}. (ZRT-763)
Warning: Cell m20/ZBUF_285_inst_117 is placed overlapping with other cells at {{375.560 20.032} {377.840 21.704}}. (ZRT-763)
Warning: Cell m20/U11 is placed overlapping with other cells at {{403.680 18.360} {404.896 20.032}}. (ZRT-763)
Warning: Cell m30/ctmTdsLR_2_8685 is placed overlapping with other cells at {{485.000 11.672} {486.520 13.344}}. (ZRT-763)
Warning: Cell m01/ctmTdsLR_1_8883 is placed overlapping with other cells at {{609.792 16.688} {611.768 18.360}}. (ZRT-763)
Warning: Cell m21/U66 is placed overlapping with other cells at {{336.344 78.552} {337.560 80.224}}. (ZRT-763)
Warning: Cell m22/ZINV_4_inst_6449 is placed overlapping with other cells at {{399.880 86.912} {401.400 88.584}}. (ZRT-763)
Warning: Cell m33/U8 is placed overlapping with other cells at {{516.464 78.552} {517.680 80.224}}. (ZRT-763)
Warning: Cell m02/U24 is placed overlapping with other cells at {{590.184 78.552} {591.400 80.224}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   35  Alloctr   36  Proc  -24 
[End of Read DB] Total (MB): Used   43  Alloctr   44  Proc 9932 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   51  Proc 9932 
Net statistics:
Total number of nets     = 6595
Number of nets to route  = 6306
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
96 nets are fully connected,
 of which 96 are detail routed and 0 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 6306, Total Half Perimeter Wire Length (HPWL) 97753 microns
HPWL   0 ~   50 microns: Net Count     5989     Total HPWL        59761 microns
HPWL  50 ~  100 microns: Net Count      200     Total HPWL        13082 microns
HPWL 100 ~  200 microns: Net Count       65     Total HPWL         8275 microns
HPWL 200 ~  300 microns: Net Count       27     Total HPWL         6514 microns
HPWL 300 ~  400 microns: Net Count       22     Total HPWL         7691 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          821 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   57  Proc 9932 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.69     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion Map] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   41  Alloctr   42  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   87  Proc 9932 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  188  Alloctr  191  Proc 9932 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  192  Alloctr  195  Proc 9932 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   161 Max = 11 GRCs =   121 (0.03%)
Initial. H routing: Dmd-Cap  =   140 Max =  4 (GRCs =  2) GRCs =   115 (0.05%)
Initial. V routing: Dmd-Cap  =    21 Max = 11 (GRCs =  1) GRCs =     6 (0.00%)
Initial. Both Dirs: Overflow =   834 Max = 18 GRCs =   712 (0.16%)
Initial. H routing: Overflow =   483 Max =  8 (GRCs =  1) GRCs =   437 (0.20%)
Initial. V routing: Overflow =   350 Max = 18 (GRCs =  1) GRCs =   275 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   349 Max = 18 (GRCs =  1) GRCs =   274 (0.12%)
Initial. M3         Overflow =   466 Max =  8 (GRCs =  1) GRCs =   407 (0.18%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =    17 Max =  1 (GRCs = 30) GRCs =    30 (0.01%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 93588.17
Initial. Layer M1 wire length = 2.60
Initial. Layer M2 wire length = 25579.58
Initial. Layer M3 wire length = 41042.68
Initial. Layer M4 wire length = 10607.55
Initial. Layer M5 wire length = 14836.09
Initial. Layer M6 wire length = 182.49
Initial. Layer M7 wire length = 1337.18
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 39055
Initial. Via VIA12SQ_C count = 17779
Initial. Via VIA23SQ_C count = 16483
Initial. Via VIA34SQ_C count = 3400
Initial. Via VIA45SQ_C count = 1253
Initial. Via VIA56SQ_C count = 80
Initial. Via VIA67SQ_C count = 60
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:51:01 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  192  Alloctr  195  Proc 9932 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    65 Max =  8 GRCs =    42 (0.01%)
phase1. H routing: Dmd-Cap  =    54 Max =  4 (GRCs =  1) GRCs =    39 (0.02%)
phase1. V routing: Dmd-Cap  =    11 Max =  8 (GRCs =  1) GRCs =     3 (0.00%)
phase1. Both Dirs: Overflow =   315 Max = 12 GRCs =   221 (0.05%)
phase1. H routing: Overflow =   162 Max =  8 (GRCs =  1) GRCs =   105 (0.05%)
phase1. V routing: Overflow =   153 Max = 12 (GRCs =  1) GRCs =   116 (0.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   153 Max = 12 (GRCs =  1) GRCs =   116 (0.05%)
phase1. M3         Overflow =   162 Max =  8 (GRCs =  1) GRCs =   105 (0.05%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 94838.08
phase1. Layer M1 wire length = 8.97
phase1. Layer M2 wire length = 25482.96
phase1. Layer M3 wire length = 40510.61
phase1. Layer M4 wire length = 11856.62
phase1. Layer M5 wire length = 15685.82
phase1. Layer M6 wire length = 277.14
phase1. Layer M7 wire length = 1015.95
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 39812
phase1. Via VIA12SQ_C count = 17776
phase1. Via VIA23SQ_C count = 16426
phase1. Via VIA34SQ_C count = 3833
phase1. Via VIA45SQ_C count = 1585
phase1. Via VIA56SQ_C count = 132
phase1. Via VIA67SQ_C count = 60
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  149  Alloctr  150  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  192  Alloctr  195  Proc 9932 

Congestion utilization per direction:
Average vertical track utilization   =  1.08 %
Peak    vertical track utilization   = 140.00 %
Average horizontal track utilization =  1.15 %
Peak    horizontal track utilization = 300.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  124  Alloctr  125  Proc    0 
[End of Global Routing] Total (MB): Used  167  Alloctr  170  Proc 9932 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -48  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9932 
Using per-layer congestion maps for congestion reduction.
Information: 3.12% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.04% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 7.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.061 to 0.061. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ORB: Nominal = 0.0524849  Design MT = inf  Target = 0.2629384 (5.010 nominal)  MaxRC = 0.173437
ORB: Fast Target = 0.094186 ( 1.795 nominal )
ORB: stageDelay=0.17302, stageLength=7295121
nplLib: default vr hor dist = 1459
nplLib: default vr ver dist = 1459
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

****** eLpp estimated wire length 
2.83095% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.71158e+07
Total net wire length: 9.57834e+08
****** eLpp weights (with caps)
Number of nets: 6400, of which 6385 non-clock nets
Number of nets with 0 toggle rate: 18
Max toggle rate = 1, average toggle rate = 0.0613167
Max non-clock toggle rate = 0.290433
eLpp weight range = (0, 11.2962)
*** 826 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 6400
Amt power = 0.1
Non-default weight range: (0.9, 6.92962)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func_slow
Information: The net parasitics of block MMU are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.09024e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 7 
Moved 5320 out of 6622 cells, ratio = 0.803383
Total displacement = 13486.940430(um)
Max displacement = 44.650200(um), m13/ctmTdsLR_2_7940 (407.480011, 45.112000, 0) => (430.442993, 23.424801, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.68(um)
  0 ~  20% cells displacement <=      1.06(um)
  0 ~  30% cells displacement <=      1.38(um)
  0 ~  40% cells displacement <=      1.70(um)
  0 ~  50% cells displacement <=      2.07(um)
  0 ~  60% cells displacement <=      2.48(um)
  0 ~  70% cells displacement <=      3.00(um)
  0 ~  80% cells displacement <=      3.70(um)
  0 ~  90% cells displacement <=      4.89(um)
  0 ~ 100% cells displacement <=     44.65(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6402 nets, 0 global routed, 15 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6400, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 6400, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         3.55        3.55      0.00         2      19872.28  688425536.00        5882              0.14      2804
Clock-opt optimization Phase 12 Iter  3         3.55        3.55      0.00         2      19872.28  688425536.00        5882              0.14      2804
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x127f81400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x127f81400): 24832
Total 0.0700 seconds to load 6622 cell instances into cellmap, 5320 cells are off site row
Moveable cells: 5868; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 7209 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 7224 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0206, cell height 1.6720, cell area 3.3785 for total 5882 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         3.55        3.55      0.00         2      19872.28  688425536.00        5882              0.14      2804
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  5         3.55        3.55      0.00         2      19872.28  688425536.00        5882              0.14      2804
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0xa8518000): 7700
INFO: creating 77(r) x 100(c) GridCells YDim 8.36 XDim 9.7
INFO: number of GridCells (0xa8518000): 7700
Total 0.0700 seconds to load 6622 cell instances into cellmap, 5320 cells are off site row
Moveable cells: 5868; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 7209 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 7224 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0206, cell height 1.6720, cell area 3.3785 for total 5882 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 372 total shapes.
Layer M2: cached 118 shapes out of 1117 total shapes.
Cached 25606 vias out of 72913 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 157 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6622        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6622
number of references:               157
number of site rows:                370
number of locations attempted:   221515
number of locations failed:       68816  (31.1%)

Legality of references at locations:
131 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   946      21096      4737 ( 22.5%)      12053      4475 ( 37.1%)  AND2X1_RVT
   399       9107      2941 ( 32.3%)       5613      2487 ( 44.3%)  FADDX1_LVT
   425      10109      2103 ( 20.8%)       5697      1885 ( 33.1%)  AND2X1_LVT
   223       5280      2218 ( 42.0%)       3414      1702 ( 49.9%)  XOR3X2_LVT
   247       6364      1793 ( 28.2%)       3658      1630 ( 44.6%)  AO21X1_LVT
   204       5332      1434 ( 26.9%)       3058      1312 ( 42.9%)  OA21X1_LVT
   167       3855      1270 ( 32.9%)       2299      1076 ( 46.8%)  FADDX1_RVT
   204       3546      1357 ( 38.3%)       1924       725 ( 37.7%)  SDFFX1_RVT
   161       4194      1055 ( 25.2%)       2496      1002 ( 40.1%)  AO22X1_LVT
   174       3063      1233 ( 40.3%)       1823       652 ( 35.8%)  SDFFX2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        15 ( 62.5%)         16        14 ( 87.5%)  OAI221X1_RVT
     1         24        14 ( 58.3%)          8         7 ( 87.5%)  OAI221X1_LVT
     2        112        70 ( 62.5%)        104        68 ( 65.4%)  OA222X2_LVT
     2         72        40 ( 55.6%)         48        35 ( 72.9%)  AOI22X1_RVT
     1         24        12 ( 50.0%)         16        12 ( 75.0%)  AND3X1_HVT
     2         88        44 ( 50.0%)         64        45 ( 70.3%)  OAI22X2_LVT
     2         56        30 ( 53.6%)         48        29 ( 60.4%)  NOR2X0_LVT
    15        578       287 ( 49.7%)        424       277 ( 65.3%)  MUX41X1_LVT
     2         88        45 ( 51.1%)         72        45 ( 62.5%)  OAI222X1_RVT
     9        280       136 ( 48.6%)        224       132 ( 58.9%)  HADDX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5868 (77938 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.604 um ( 0.36 row height)
rms weighted cell displacement:   0.604 um ( 0.36 row height)
max cell displacement:            3.040 um ( 1.82 row height)
avg cell displacement:            0.455 um ( 0.27 row height)
avg weighted cell displacement:   0.455 um ( 0.27 row height)
number of cells moved:             5371
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m11/acc_out_reg_16_ (SDFFX2_LVT)
  Input location: (357.776,50.128)
  Legal location: (354.736,50.128)
  Displacement:   3.040 um ( 1.82 row height)
Cell: m31/ctmTdsLR_2_940 (OR2X2_LVT)
  Input location: (458.998,82.9234)
  Legal location: (456.424,81.896)
  Displacement:   2.772 um ( 1.66 row height)
Cell: m23/ZBUF_50_inst_4942 (NBUFFX2_RVT)
  Input location: (423.806,74.729)
  Legal location: (421.16,75.208)
  Displacement:   2.689 um ( 1.61 row height)
Cell: m23/ctmTdsLR_5_1846 (NAND2X0_RVT)
  Input location: (411.268,74.8191)
  Legal location: (408.848,75.208)
  Displacement:   2.451 um ( 1.47 row height)
Cell: m11/acc_out_reg_8_ (SDFFX1_RVT)
  Input location: (351.24,50.128)
  Legal location: (348.808,50.128)
  Displacement:   2.432 um ( 1.45 row height)
Cell: m11/acc_out_reg_6_ (SDFFX1_RVT)
  Input location: (346.072,50.128)
  Legal location: (343.64,50.128)
  Displacement:   2.432 um ( 1.45 row height)
Cell: m11/U85 (AND2X1_RVT)
  Input location: (343.845,50.6072)
  Legal location: (341.512,50.128)
  Displacement:   2.382 um ( 1.42 row height)
Cell: m11/ctmTdsLR_1_6695 (AO22X1_LVT)
  Input location: (327.951,65.5733)
  Legal location: (330.264,65.176)
  Displacement:   2.347 um ( 1.40 row height)
Cell: m01/ctmTdsLR_2_8520 (NBUFFX4_RVT)
  Input location: (609.176,45.2998)
  Legal location: (611.464,45.112)
  Displacement:   2.295 um ( 1.37 row height)
Cell: m13/ctmTdsLR_2_8856 (NAND2X0_RVT)
  Input location: (438.699,34.5649)
  Legal location: (436.512,35.08)
  Displacement:   2.247 um ( 1.34 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 2 
Moved 5371 out of 6622 cells, ratio = 0.811084
Total displacement = 3945.576904(um)
Max displacement = 3.601600(um), m31/ctmTdsLR_2_940 (460.366211, 82.923401, 6) => (457.791992, 81.896004, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.20(um)
  0 ~  20% cells displacement <=      0.34(um)
  0 ~  30% cells displacement <=      0.46(um)
  0 ~  40% cells displacement <=      0.57(um)
  0 ~  50% cells displacement <=      0.68(um)
  0 ~  60% cells displacement <=      0.78(um)
  0 ~  70% cells displacement <=      0.89(um)
  0 ~  80% cells displacement <=      1.06(um)
  0 ~  90% cells displacement <=      1.32(um)
  0 ~ 100% cells displacement <=      3.60(um)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6402 nets, 0 global routed, 15 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6400, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 6400, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x127f81400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x127f81400): 24832
Total 0.0400 seconds to load 6622 cell instances into cellmap
Moveable cells: 5868; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 7209 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 7224 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0206, cell height 1.6720, cell area 3.3785 for total 5882 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         4.79        4.79      0.00         2      19872.28  688250496.00        5882              0.14      2804

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


Information: The net parasitics of block MMU are cleared. (TIM-123)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6402 nets, 0 global routed, 15 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'MMU'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6400, routed nets = 15, across physical hierarchy nets = 0, parasitics cached nets = 6400, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00009 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 17 Iter  1         4.79        4.79      0.00         2      19872.28  688250496.00        5882              0.14      2804
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9932 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   35  Alloctr   36  Proc  -32 
[End of Read DB] Total (MB): Used   43  Alloctr   44  Proc 9900 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 9900 
Net statistics:
Total number of nets     = 6595
Number of nets to route  = 6398
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
12 nets are partially connected,
 of which 12 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 6398, Total Half Perimeter Wire Length (HPWL) 98995 microns
HPWL   0 ~   50 microns: Net Count     6067     Total HPWL        59892 microns
HPWL  50 ~  100 microns: Net Count      213     Total HPWL        14084 microns
HPWL 100 ~  200 microns: Net Count       66     Total HPWL         8341 microns
HPWL 200 ~  300 microns: Net Count       27     Total HPWL         6536 microns
HPWL 300 ~  400 microns: Net Count       22     Total HPWL         7712 microns
HPWL 400 ~  500 microns: Net Count        2     Total HPWL          820 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   57  Proc 9900 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   30  Proc    0 
[End of Build Congestion Map] Total (MB): Used   85  Alloctr   87  Proc 9900 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   85  Alloctr   87  Proc 9900 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Build Data] Total (MB): Used   85  Alloctr   87  Proc 9900 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  261  Alloctr  263  Proc 9900 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  265  Alloctr  267  Proc 9900 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   138 Max = 3 GRCs =   116 (0.03%)
Initial. H routing: Dmd-Cap  =   138 Max = 3 (GRCs =  6) GRCs =   116 (0.05%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   681 Max = 6 GRCs =   705 (0.16%)
Initial. H routing: Overflow =   506 Max = 4 (GRCs =  2) GRCs =   487 (0.22%)
Initial. V routing: Overflow =   175 Max = 6 (GRCs =  1) GRCs =   218 (0.10%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =   175 Max = 6 (GRCs =  1) GRCs =   218 (0.10%)
Initial. M3         Overflow =   466 Max = 4 (GRCs =  2) GRCs =   435 (0.20%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =    38 Max = 2 (GRCs =  1) GRCs =    51 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 93008.30
Initial. Layer M1 wire length = 8.16
Initial. Layer M2 wire length = 26003.46
Initial. Layer M3 wire length = 40547.69
Initial. Layer M4 wire length = 10678.75
Initial. Layer M5 wire length = 14648.76
Initial. Layer M6 wire length = 129.50
Initial. Layer M7 wire length = 991.99
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 40356
Initial. Via VIA12SQ_C count = 19133
Initial. Via VIA23SQ_C count = 16811
Initial. Via VIA34SQ_C count = 3278
Initial. Via VIA45SQ_C count = 1034
Initial. Via VIA56SQ_C count = 56
Initial. Via VIA67SQ_C count = 44
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:51:13 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  265  Alloctr  268  Proc 9900 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    34 Max = 3 GRCs =    31 (0.01%)
phase1. H routing: Dmd-Cap  =    34 Max = 3 (GRCs =  1) GRCs =    30 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow =   247 Max = 6 GRCs =   250 (0.06%)
phase1. H routing: Overflow =    94 Max = 3 (GRCs =  3) GRCs =    87 (0.04%)
phase1. V routing: Overflow =   153 Max = 6 (GRCs =  1) GRCs =   163 (0.07%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   153 Max = 6 (GRCs =  1) GRCs =   163 (0.07%)
phase1. M3         Overflow =    92 Max = 3 (GRCs =  3) GRCs =    82 (0.04%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 94312.79
phase1. Layer M1 wire length = 11.95
phase1. Layer M2 wire length = 26201.74
phase1. Layer M3 wire length = 39798.99
phase1. Layer M4 wire length = 11686.70
phase1. Layer M5 wire length = 15564.53
phase1. Layer M6 wire length = 181.80
phase1. Layer M7 wire length = 867.09
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 41175
phase1. Via VIA12SQ_C count = 19131
phase1. Via VIA23SQ_C count = 16800
phase1. Via VIA34SQ_C count = 3715
phase1. Via VIA45SQ_C count = 1389
phase1. Via VIA56SQ_C count = 82
phase1. Via VIA67SQ_C count = 58
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 11 21:51:14 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  265  Alloctr  268  Proc 9900 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    49 Max = 3 GRCs =    40 (0.01%)
phase2. H routing: Dmd-Cap  =    49 Max = 3 (GRCs =  1) GRCs =    40 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   210 Max = 4 GRCs =   184 (0.04%)
phase2. H routing: Overflow =   126 Max = 4 (GRCs =  1) GRCs =    97 (0.04%)
phase2. V routing: Overflow =    84 Max = 3 (GRCs =  3) GRCs =    87 (0.04%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    84 Max = 3 (GRCs =  3) GRCs =    87 (0.04%)
phase2. M3         Overflow =   126 Max = 4 (GRCs =  1) GRCs =    97 (0.04%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 94428.05
phase2. Layer M1 wire length = 11.95
phase2. Layer M2 wire length = 26217.72
phase2. Layer M3 wire length = 39784.98
phase2. Layer M4 wire length = 11769.95
phase2. Layer M5 wire length = 15594.57
phase2. Layer M6 wire length = 181.80
phase2. Layer M7 wire length = 867.09
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 41192
phase2. Via VIA12SQ_C count = 19131
phase2. Via VIA23SQ_C count = 16792
phase2. Via VIA34SQ_C count = 3740
phase2. Via VIA45SQ_C count = 1389
phase2. Via VIA56SQ_C count = 82
phase2. Via VIA67SQ_C count = 58
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jun 11 21:51:14 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  265  Alloctr  268  Proc 9900 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    33 Max = 3 GRCs =    27 (0.01%)
phase3. H routing: Dmd-Cap  =    33 Max = 3 (GRCs =  1) GRCs =    27 (0.01%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   182 Max = 4 GRCs =   157 (0.04%)
phase3. H routing: Overflow =    99 Max = 4 (GRCs =  1) GRCs =    72 (0.03%)
phase3. V routing: Overflow =    83 Max = 3 (GRCs =  3) GRCs =    85 (0.04%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    82 Max = 3 (GRCs =  3) GRCs =    84 (0.04%)
phase3. M3         Overflow =    99 Max = 4 (GRCs =  1) GRCs =    72 (0.03%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 94511.94
phase3. Layer M1 wire length = 13.04
phase3. Layer M2 wire length = 26333.29
phase3. Layer M3 wire length = 39718.85
phase3. Layer M4 wire length = 11734.00
phase3. Layer M5 wire length = 15663.87
phase3. Layer M6 wire length = 181.80
phase3. Layer M7 wire length = 867.09
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 41217
phase3. Via VIA12SQ_C count = 19134
phase3. Via VIA23SQ_C count = 16790
phase3. Via VIA34SQ_C count = 3741
phase3. Via VIA45SQ_C count = 1412
phase3. Via VIA56SQ_C count = 82
phase3. Via VIA67SQ_C count = 58
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  222  Alloctr  223  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  265  Alloctr  268  Proc 9900 

Congestion utilization per direction:
Average vertical track utilization   =  1.10 %
Peak    vertical track utilization   = 90.91 %
Average horizontal track utilization =  1.13 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  197  Alloctr  198  Proc    0 
[End of Global Routing] Total (MB): Used  240  Alloctr  242  Proc 9900 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -49  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9900 
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6402 nets, 6392 global routed, 8 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MMU'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6400, routed nets = 6400, across physical hierarchy nets = 0, parasitics cached nets = 6400, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1353     1.8588     50   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1353     1.8588   1.8588     50   0.0000     0.0000      0        0     0.0000        1  688250496
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1353     1.8588   1.8588     50   0.0000     0.0000      0        0     0.0000        1  688250496     19872.28       5882        350        608
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.1353     1.8588   1.8588     50   0.0000     0.0000      0        0        1  688250496     19872.28       5882

Clock-opt Global-routing complete         CPU:   954 s (  0.26 hr )  ELAPSE:   506 s (  0.14 hr )  MEM-PEAK:  2804 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         1.86        1.86      0.00         1      19872.28  688250496.00        5882              0.14      2879

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         1.86        1.86      0.00         1      19872.28  688250496.00        5882              0.14      2893
Clock-opt optimization Phase 20 Iter  2         1.86        1.86      0.00         1      19872.28  688250496.00        5882              0.14      2893
Clock-opt optimization Phase 20 Iter  3         1.86        1.86      0.00         0      19872.54  688223040.00        5882              0.14      2893
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 20 Iter  4         1.86        1.86      0.00         0      19872.54  688223040.00        5882              0.14      2893
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 20 Iter  5         1.86        1.86      0.00         0      19872.54  688223040.00        5882              0.14      2893
Clock-opt optimization Phase 20 Iter  6         1.86        1.86      0.00         0      19872.54  688223040.00        5882              0.14      2893

Clock-opt optimization Phase 21 Iter  1         1.86        1.86      0.00         0      19872.54  688223040.00        5882              0.14      2893
Clock-opt optimization Phase 21 Iter  2         1.86        1.86      0.00         0      19869.99  688630592.00        5882              0.14      2893
Clock-opt optimization Phase 21 Iter  3         1.86        1.86      0.00         0      19870.50  689034944.00        5882              0.14      2893
Clock-opt optimization Phase 21 Iter  4         1.86        1.86      0.00         0      19869.23  689210112.00        5882              0.14      2893
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 21 Iter  5         1.86        1.86      0.00         0      19869.23  689210112.00        5882              0.14      2893
Clock-opt optimization Phase 21 Iter  6         1.86        1.86      0.00         0      19869.23  689210112.00        5882              0.14      2893
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 21 Iter  7         1.86        1.86      0.00         0      19869.23  689210112.00        5882              0.14      2893

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7882 total shapes.
Layer M2: cached 118 shapes out of 12021 total shapes.
Cached 25606 vias out of 114122 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         1.81        1.81      0.00         0      19868.72  687333248.00        5882              0.14      2893
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         1.45        1.45      0.00         0      19860.08  702949952.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  2         1.36        1.36      0.00         0      19859.07  704696448.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  3         1.34        1.34      0.00         0      19859.07  704827456.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  4         1.33        1.33      0.00         0      19859.07  704850688.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  5         1.31        1.31      0.00         0      19857.29  705767232.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  6         1.29        1.29      0.00         0      19856.27  706022720.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  7         1.29        1.29      0.00         0      19856.53  706329472.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  8         1.21        1.21      0.00         0      19863.89  708589056.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter  9         1.19        1.19      0.00         0      19863.13  709361344.00        5882              0.14      2893
Clock-opt optimization Phase 23 Iter 10         1.19        1.19      0.00         0      19862.88  709502848.00        5882              0.14      2893
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 23 Iter 11         1.19        1.19      0.00         0      19862.88  709502848.00        5882              0.14      2898
Clock-opt optimization Phase 23 Iter 12         1.17        1.17      0.00         0      19878.63  706537088.00        5882              0.14      2898
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 23 Iter 13         1.14        1.14      0.00         0      19876.09  707179904.00        5882              0.14      2898
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 23 Iter 14         1.11        1.11      0.00         0      19892.11  706221952.00        5882              0.14      2915
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 23 Iter 15         1.11        1.11      0.00         0      19892.11  705739072.00        5882              0.14      2951
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 24 Iter  1         1.11        1.11      0.00         0      19890.33  705168064.00        5885              0.14      2988
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 25 Iter  1         1.11        1.11      0.00         0      19890.83  705051392.00        5885              0.15      2988
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 1.19960213 cumPct:    67.30 estdown: 0.58287394 cumUp: 1197 numDown: 4091 status= valid
Knee-Processing :  cumEst: 1.72829568 cumPct:    96.96 estdown: 0.05418002 cumUp: 3605 numDown: 1683 status= valid
Knee-Processing :  cumEst: 1.77771175 cumPct:    99.73 estdown: 0.00476394 cumUp: 4969 numDown:  319 status= valid
Knee-Processing :  cumEst: 1.78247571 cumPct:   100.00 estdown: 0.00000000 cumUp: 5323 numDown:    0 status= valid
Clock-opt optimization Phase 25 Iter  2         1.11        1.11      0.00         0      19656.26  644345856.00        5885              0.15      2998
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 1.08179617 cumPct:    66.32 estdown: 0.54942071 cumUp: 1086 numDown: 4115 status= valid
Knee-Processing :  cumEst: 1.57236385 cumPct:    96.39 estdown: 0.05885226 cumUp: 3368 numDown: 1833 status= valid
Knee-Processing :  cumEst: 1.62581050 cumPct:    99.67 estdown: 0.00540555 cumUp: 4842 numDown:  359 status= valid
Knee-Processing :  cumEst: 1.63121605 cumPct:   100.00 estdown: 0.00000000 cumUp: 5259 numDown:    0 status= valid

Clock-opt optimization Phase 26 Iter  1         1.11        1.11      0.00         0      19654.73  639692800.00        5821              0.15      2998
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 27 Iter  1         1.11        1.11      0.00         0      19652.70  636050496.00        5820              0.15      2998
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)

Clock-opt optimization Phase 28 Iter  1         1.11        1.11      0.00         0      19634.91  631575040.00        5810              0.15      2998

Clock-opt optimization Phase 29 Iter  1         1.11        1.11      0.00         0      19634.91  631575040.00        5810              0.15      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 29 Iter  2         1.11        1.11      0.00         0      19634.91  631575040.00        5810              0.15      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:  1024 s (  0.28 hr )  ELAPSE:   533 s (  0.15 hr )  MEM-PEAK:  2998 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 8288 total shapes.
Layer M2: cached 118 shapes out of 12192 total shapes.
Cached 25606 vias out of 114776 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6547        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6547
number of references:               156
number of site rows:                370
number of locations attempted:   109399
number of locations failed:       25592  (23.4%)

Legality of references at locations:
123 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   976      12384      2094 ( 16.9%)       6288      1435 ( 22.8%)  AND2X1_RVT
   395       5030      1529 ( 30.4%)       2530       985 ( 38.9%)  FADDX1_LVT
   224       2754      1137 ( 41.3%)       1630       688 ( 42.2%)  XOR3X2_LVT
   395       4999       826 ( 16.5%)       2633       597 ( 22.7%)  AND2X1_LVT
   169       2120       848 ( 40.0%)       1096       480 ( 43.8%)  SDFFX1_LVT
   159       1959       777 ( 39.7%)       1015       330 ( 32.5%)  SDFFX2_LVT
   184       2118       774 ( 36.5%)        906       287 ( 31.7%)  SDFFX1_RVT
   237       3168       616 ( 19.4%)       1426       392 ( 27.5%)  AO21X1_LVT
   169       2035       589 ( 28.9%)        944       332 ( 35.2%)  FADDX1_RVT
   201       2594       525 ( 20.2%)       1288       342 ( 26.6%)  OA21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        13 ( 81.2%)          8         7 ( 87.5%)  OAI221X1_RVT
     1         16         9 ( 56.2%)          8         8 (100.0%)  OA22X2_LVT
     2         16         9 ( 56.2%)          8         7 ( 87.5%)  NOR2X0_LVT
     6         64        37 ( 57.8%)         48        33 ( 68.8%)  IBUFFX2_HVT
     2         32        15 ( 46.9%)         16        11 ( 68.8%)  XOR2X2_LVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AND3X4_LVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AND3X1_HVT
     2         16         6 ( 37.5%)          8         6 ( 75.0%)  NAND3X2_RVT
    13        168        65 ( 38.7%)         72        51 ( 70.8%)  AO222X2_LVT
    11        184        77 ( 41.8%)         88        52 ( 59.1%)  XOR3X2_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5793 (76983 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.097 um ( 0.06 row height)
rms weighted cell displacement:   0.097 um ( 0.06 row height)
max cell displacement:            1.976 um ( 1.18 row height)
avg cell displacement:            0.011 um ( 0.01 row height)
avg weighted cell displacement:   0.011 um ( 0.01 row height)
number of cells moved:              125
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m22/ctmTdsLR_1_7363 (OA22X1_LVT)
  Input location: (370.24,117.008)
  Legal location: (368.264,117.008)
  Displacement:   1.976 um ( 1.18 row height)
Cell: m22/ZBUF_2_inst_5159 (DELLN1X2_RVT)
  Input location: (397.6,103.632)
  Legal location: (398.512,105.304)
  Displacement:   1.905 um ( 1.14 row height)
Cell: m13/U80 (FADDX2_LVT)
  Input location: (442.592,55.144)
  Legal location: (443.352,53.472)
  Displacement:   1.837 um ( 1.10 row height)
Cell: m01/gre_a_INV_6_inst_9428 (INVX2_LVT)
  Input location: (607.512,16.688)
  Legal location: (605.688,16.688)
  Displacement:   1.824 um ( 1.09 row height)
Cell: m10/gre_d_BUF_943_inst_9392 (NBUFFX4_LVT)
  Input location: (338.168,15.016)
  Legal location: (338.776,13.344)
  Displacement:   1.779 um ( 1.06 row height)
Cell: m21/gre_d_INV_14_inst_9400 (INVX2_LVT)
  Input location: (355.04,71.864)
  Legal location: (355.192,70.192)
  Displacement:   1.679 um ( 1.00 row height)
Cell: m02/ctmTdsLR_4_5307 (OR2X1_LVT)
  Input location: (576.504,66.848)
  Legal location: (578.176,66.848)
  Displacement:   1.672 um ( 1.00 row height)
Cell: m22/ctmTdsLR_2_7364 (NAND2X0_RVT)
  Input location: (366.44,117.008)
  Legal location: (364.92,117.008)
  Displacement:   1.520 um ( 0.91 row height)
Cell: m22/U88 (INVX1_RVT)
  Input location: (365.68,117.008)
  Legal location: (364.16,117.008)
  Displacement:   1.520 um ( 0.91 row height)
Cell: m22/ctmTdsLR_2_9003 (NAND2X0_RVT)
  Input location: (368.112,117.008)
  Legal location: (366.592,117.008)
  Displacement:   1.520 um ( 0.91 row height)

Legalization succeeded.
Total Legalizer CPU: 2.146
Total Legalizer Wall Time: 2.146
----------------------------------------------------------------

Clock-opt legalization complete           CPU:  1026 s (  0.29 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  2998 MB
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =  1716 

No. doRoutes           =   210 
No. doUnroutes         =   252 
No. redoRoutes         =     4 
No. redoUnroutes       =     8 
No. undoRoutes         =   211 
No. undoUnroutes       =   254 
No. commitRoutes       =     3 
No. commitUnroutes     =     6 
No. uncommitRoutes     =     3 
No. uncommitUnroutes   =     6 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 10127 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   39  Alloctr   40  Proc  -32 
[End of Read DB] Total (MB): Used   46  Alloctr   49  Proc 10095 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   54  Alloctr   56  Proc 10095 
Net statistics:
Total number of nets     = 6520
Number of nets to route  = 6324
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
6006 nets are fully connected,
 of which 3 are detail routed and 5990 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 655, Total Half Perimeter Wire Length (HPWL) 13528 microns
HPWL   0 ~   50 microns: Net Count      590     Total HPWL         6254 microns
HPWL  50 ~  100 microns: Net Count       52     Total HPWL         3506 microns
HPWL 100 ~  200 microns: Net Count        9     Total HPWL         1080 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        3     Total HPWL         1079 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   59  Alloctr   62  Proc 10095 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   89  Alloctr   92  Proc 10095 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   89  Alloctr   92  Proc 10095 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Build Data] Total (MB): Used   89  Alloctr   92  Proc 10095 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  265  Alloctr  268  Proc 10095 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  265  Alloctr  269  Proc 10095 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    32 Max = 3 GRCs =    26 (0.01%)
Initial. H routing: Dmd-Cap  =    32 Max = 3 (GRCs =  1) GRCs =    26 (0.01%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   203 Max = 4 GRCs =   180 (0.04%)
Initial. H routing: Overflow =   121 Max = 4 (GRCs =  1) GRCs =    95 (0.04%)
Initial. V routing: Overflow =    82 Max = 3 (GRCs =  3) GRCs =    85 (0.04%)
Initial. M1         Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M2         Overflow =    81 Max = 3 (GRCs =  3) GRCs =    84 (0.04%)
Initial. M3         Overflow =   107 Max = 4 (GRCs =  1) GRCs =    81 (0.04%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 94533.82
Initial. Layer M1 wire length = 13.04
Initial. Layer M2 wire length = 26310.44
Initial. Layer M3 wire length = 39815.66
Initial. Layer M4 wire length = 11682.72
Initial. Layer M5 wire length = 15663.08
Initial. Layer M6 wire length = 181.80
Initial. Layer M7 wire length = 867.09
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41070
Initial. Via VIA12SQ_C count = 19005
Initial. Via VIA23SQ_C count = 16783
Initial. Via VIA34SQ_C count = 3726
Initial. Via VIA45SQ_C count = 1416
Initial. Via VIA56SQ_C count = 82
Initial. Via VIA67SQ_C count = 58
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:51:49 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  265  Alloctr  269  Proc 10095 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    31 Max = 3 GRCs =    26 (0.01%)
phase1. H routing: Dmd-Cap  =    31 Max = 3 (GRCs =  1) GRCs =    26 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   179 Max = 3 GRCs =   159 (0.04%)
phase1. H routing: Overflow =   104 Max = 3 (GRCs =  3) GRCs =    80 (0.04%)
phase1. V routing: Overflow =    75 Max = 3 (GRCs =  3) GRCs =    79 (0.04%)
phase1. M1         Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase1. M2         Overflow =    75 Max = 3 (GRCs =  3) GRCs =    79 (0.04%)
phase1. M3         Overflow =    90 Max = 3 (GRCs =  3) GRCs =    66 (0.03%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 94543.57
phase1. Layer M1 wire length = 13.04
phase1. Layer M2 wire length = 26322.59
phase1. Layer M3 wire length = 39796.01
phase1. Layer M4 wire length = 11684.26
phase1. Layer M5 wire length = 15630.37
phase1. Layer M6 wire length = 188.41
phase1. Layer M7 wire length = 908.88
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 41038
phase1. Via VIA12SQ_C count = 19006
phase1. Via VIA23SQ_C count = 16773
phase1. Via VIA34SQ_C count = 3706
phase1. Via VIA45SQ_C count = 1407
phase1. Via VIA56SQ_C count = 86
phase1. Via VIA67SQ_C count = 60
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 11 21:51:50 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  266  Alloctr  269  Proc 10095 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    29 Max = 3 GRCs =    24 (0.01%)
phase2. H routing: Dmd-Cap  =    29 Max = 3 (GRCs =  1) GRCs =    24 (0.01%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   179 Max = 4 GRCs =   158 (0.04%)
phase2. H routing: Overflow =   104 Max = 4 (GRCs =  1) GRCs =    79 (0.04%)
phase2. V routing: Overflow =    75 Max = 3 (GRCs =  3) GRCs =    79 (0.04%)
phase2. M1         Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase2. M2         Overflow =    74 Max = 3 (GRCs =  3) GRCs =    78 (0.04%)
phase2. M3         Overflow =    90 Max = 4 (GRCs =  1) GRCs =    65 (0.03%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 94566.45
phase2. Layer M1 wire length = 13.04
phase2. Layer M2 wire length = 26340.69
phase2. Layer M3 wire length = 39838.70
phase2. Layer M4 wire length = 11693.15
phase2. Layer M5 wire length = 15585.17
phase2. Layer M6 wire length = 186.82
phase2. Layer M7 wire length = 908.88
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 41052
phase2. Via VIA12SQ_C count = 19007
phase2. Via VIA23SQ_C count = 16779
phase2. Via VIA34SQ_C count = 3717
phase2. Via VIA45SQ_C count = 1403
phase2. Via VIA56SQ_C count = 86
phase2. Via VIA67SQ_C count = 60
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jun 11 21:51:50 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  266  Alloctr  269  Proc 10095 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    29 Max = 3 GRCs =    24 (0.01%)
phase3. H routing: Dmd-Cap  =    29 Max = 3 (GRCs =  1) GRCs =    24 (0.01%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   179 Max = 4 GRCs =   158 (0.04%)
phase3. H routing: Overflow =   104 Max = 4 (GRCs =  1) GRCs =    79 (0.04%)
phase3. V routing: Overflow =    75 Max = 3 (GRCs =  3) GRCs =    79 (0.04%)
phase3. M1         Overflow =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase3. M2         Overflow =    74 Max = 3 (GRCs =  3) GRCs =    78 (0.04%)
phase3. M3         Overflow =    90 Max = 4 (GRCs =  1) GRCs =    65 (0.03%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 94569.57
phase3. Layer M1 wire length = 13.04
phase3. Layer M2 wire length = 26380.01
phase3. Layer M3 wire length = 39830.50
phase3. Layer M4 wire length = 11654.54
phase3. Layer M5 wire length = 15595.78
phase3. Layer M6 wire length = 186.82
phase3. Layer M7 wire length = 908.88
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 41055
phase3. Via VIA12SQ_C count = 19007
phase3. Via VIA23SQ_C count = 16779
phase3. Via VIA34SQ_C count = 3714
phase3. Via VIA45SQ_C count = 1409
phase3. Via VIA56SQ_C count = 86
phase3. Via VIA67SQ_C count = 60
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  219  Alloctr  219  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  266  Alloctr  269  Proc 10095 

Congestion utilization per direction:
Average vertical track utilization   =  1.10 %
Peak    vertical track utilization   = 90.91 %
Average horizontal track utilization =  1.14 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  193  Alloctr  194  Proc    0 
[End of Global Routing] Total (MB): Used  240  Alloctr  244  Proc 10095 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -49  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   38  Proc 10095 

Clock-opt Incremental Global-routing complete  CPU:  1035 s (  0.29 hr )  ELAPSE:   541 s (  0.15 hr )  MEM-PEAK:  2998 MB
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6327 nets, 6314 global routed, 11 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MMU'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6325, routed nets = 6325, across physical hierarchy nets = 0, parasitics cached nets = 6325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdee7400): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdee7400): 24832
Total 0.0700 seconds to load 6547 cell instances into cellmap
Moveable cells: 5793; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
0 out of 6533 data nets is detail routed, 15 out of 15 clock nets are detail routed and total 6548 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.0217, cell height 1.6720, cell area 3.3803 for total 5807 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (9600000 6286400)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 33 Iter  1         1.25        1.25      0.00         0      19629.57  631575040.00        5807              0.15      2998
Clock-opt optimization Phase 33 Iter  2         1.25        1.25      0.00         0      19629.57  631575040.00        5807              0.15      2998
Clock-opt optimization Phase 33 Iter  3         1.25        1.25      0.00         0      19629.57  631575040.00        5807              0.15      2998
Clock-opt optimization Phase 33 Iter  4         1.25        1.25      0.00         0      19629.57  631575040.00        5807              0.15      2998
Clock-opt optimization Phase 33 Iter  5         1.25        1.25      0.00         0      19628.56  631225216.00        5807              0.15      2998

Clock-opt optimization Phase 34 Iter  1         1.23        1.23      0.00         0      19625.25  629949888.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  2         1.21        1.21      0.00         0      19621.19  630658688.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  3         1.21        1.21      0.00         0      19620.68  631179200.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  4         1.21        1.21      0.00         0      19620.68  631179200.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  5         1.19        1.19      0.00         0      19620.93  632250816.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  6         1.18        1.18      0.00         0      19620.93  632501760.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  7         1.18        1.18      0.00         0      19620.93  632761024.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter  8         1.18        1.18      0.00         0      19620.93  632761024.00        5807              0.15      2998
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 34 Iter  9         1.18        1.18      0.00         0      19621.19  632831040.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter 10         1.18        1.18      0.00         0      19621.19  632831040.00        5807              0.15      2998
Clock-opt optimization Phase 34 Iter 11         1.17        1.17      0.00         0      19635.17  634669568.00        5807              0.15      2998

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Information: Design Average RC for design MMU  (NEX-011)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.068742 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081310 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 35 Iter  1         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Clock-opt optimization Phase 35 Iter  2         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 35 Iter  3         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21928e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.262938 / 0.262938)
Clock-opt optimization Phase 35 Iter  4         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Clock-opt optimization Phase 35 Iter  5         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998

Clock-opt optimization Phase 36 Iter  1         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 36 Iter  2         1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:  1056 s (  0.29 hr )  ELAPSE:   550 s (  0.15 hr )  MEM-PEAK:  2998 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-11 21:52:00 / Session:  00:09:09 / Command:  00:02:24 / CPU:  00:06:46 / Memory: 2999 MB (FLW-8100)


Clock-opt optimization complete                 1.17        1.17      0.00         0      19650.67  635748992.00        5807              0.15      2998
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 7799 total shapes.
Layer M2: cached 118 shapes out of 11978 total shapes.
Cached 25606 vias out of 113939 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6547        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6547
number of references:               156
number of site rows:                370
number of locations attempted:    74918
number of locations failed:       15570  (20.8%)

Legality of references at locations:
120 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   963       8490      1374 ( 16.2%)       3896       741 ( 19.0%)  AND2X1_RVT
   396       3468      1040 ( 30.0%)       1504       484 ( 32.2%)  FADDX1_LVT
   224       1952       792 ( 40.6%)        968       342 ( 35.3%)  XOR3X2_LVT
   407       3595       541 ( 15.0%)       1737       297 ( 17.1%)  AND2X1_LVT
   169       1480       606 ( 40.9%)        592       213 ( 36.0%)  SDFFX1_LVT
   159       1439       599 ( 41.6%)        647       161 ( 24.9%)  SDFFX2_LVT
   184       1584       544 ( 34.3%)        512       142 ( 27.7%)  SDFFX1_RVT
   168       1483       431 ( 29.1%)        584       187 ( 32.0%)  FADDX1_RVT
   200       1848       345 ( 18.7%)        848       171 ( 20.2%)  OA21X1_LVT
   237       2150       343 ( 16.0%)        880       150 ( 17.0%)  AO21X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  OAI221X1_LVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  OAI221X1_RVT
     2         16        12 ( 75.0%)          8         6 ( 75.0%)  XOR2X2_LVT
     2         16         9 ( 56.2%)          8         7 ( 87.5%)  NOR2X0_LVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AND3X4_LVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AND3X1_HVT
     2         16         6 ( 37.5%)          8         6 ( 75.0%)  NAND3X2_RVT
     5         56        24 ( 42.9%)         40        22 ( 55.0%)  AOI22X1_LVT
     4         32        13 ( 40.6%)         24        13 ( 54.2%)  AO221X2_LVT
     7         72        29 ( 40.3%)         40        21 ( 52.5%)  IBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5793 (77066 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.059 um ( 0.04 row height)
rms weighted cell displacement:   0.059 um ( 0.04 row height)
max cell displacement:            1.699 um ( 1.02 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:               27
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m12/ctmTdsLR_2_3792 (OR2X1_RVT)
  Input location: (396.84,41.768)
  Legal location: (396.536,40.096)
  Displacement:   1.699 um ( 1.02 row height)
Cell: m12/ctmTdsLR_2_9316 (NAND2X0_RVT)
  Input location: (399.728,41.768)
  Legal location: (399.728,43.44)
  Displacement:   1.672 um ( 1.00 row height)
Cell: m32/ctmTdsLR_3_7453 (AND2X1_LVT)
  Input location: (480.592,100.288)
  Legal location: (482.264,100.288)
  Displacement:   1.672 um ( 1.00 row height)
Cell: m02/U188 (FADDX2_RVT)
  Input location: (570.272,68.52)
  Legal location: (568.752,68.52)
  Displacement:   1.520 um ( 0.91 row height)
Cell: m12/U159 (AND2X1_RVT)
  Input location: (400.64,41.768)
  Legal location: (402.16,41.768)
  Displacement:   1.520 um ( 0.91 row height)
Cell: m32/U23 (AND2X1_RVT)
  Input location: (488.648,100.288)
  Legal location: (490.168,100.288)
  Displacement:   1.520 um ( 0.91 row height)
Cell: m21/ctmTdsLR_2_1707 (INVX0_LVT)
  Input location: (354.28,83.568)
  Legal location: (353.064,83.568)
  Displacement:   1.216 um ( 0.73 row height)
Cell: m32/ctmTdsLR_3_1868 (IBUFFX2_RVT)
  Input location: (479.072,100.288)
  Legal location: (480.288,100.288)
  Displacement:   1.216 um ( 0.73 row height)
Cell: m32/U27 (AND2X1_RVT)
  Input location: (490.168,100.288)
  Legal location: (491.384,100.288)
  Displacement:   1.216 um ( 0.73 row height)
Cell: m02/ctmTdsLR_1_7129 (AO21X2_LVT)
  Input location: (566.624,68.52)
  Legal location: (565.56,68.52)
  Displacement:   1.064 um ( 0.64 row height)

Legalization succeeded.
Total Legalizer CPU: 1.836
Total Legalizer Wall Time: 1.837
----------------------------------------------------------------

Clock-opt legalization complete           CPU:  1058 s (  0.29 hr )  ELAPSE:   552 s (  0.15 hr )  MEM-PEAK:  2998 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =   144 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10095 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   39  Alloctr   40  Proc  -32 
[End of Read DB] Total (MB): Used   46  Alloctr   48  Proc 10063 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   54  Alloctr   55  Proc 10063 
Net statistics:
Total number of nets     = 6520
Number of nets to route  = 6323
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
6262 nets are fully connected,
 of which 4 are detail routed and 6246 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 127, Total Half Perimeter Wire Length (HPWL) 2846 microns
HPWL   0 ~   50 microns: Net Count      117     Total HPWL         1338 microns
HPWL  50 ~  100 microns: Net Count        5     Total HPWL          299 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          450 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        2     Total HPWL          758 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   59  Alloctr   61  Proc 10063 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   89  Alloctr   91  Proc 10063 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   89  Alloctr   91  Proc 10063 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Build Data] Stage (MB): Used   42  Alloctr   43  Proc    0 
[End of Build Data] Total (MB): Used   89  Alloctr   91  Proc 10063 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  265  Alloctr  267  Proc 10063 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  265  Alloctr  268  Proc 10063 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    30 Max = 3 GRCs =    26 (0.01%)
Initial. H routing: Dmd-Cap  =    30 Max = 3 (GRCs =  1) GRCs =    26 (0.01%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   171 Max = 3 GRCs =   150 (0.03%)
Initial. H routing: Overflow =    97 Max = 3 (GRCs =  3) GRCs =    73 (0.03%)
Initial. V routing: Overflow =    74 Max = 3 (GRCs =  3) GRCs =    77 (0.03%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    74 Max = 3 (GRCs =  3) GRCs =    77 (0.03%)
Initial. M3         Overflow =    95 Max = 3 (GRCs =  3) GRCs =    71 (0.03%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 94566.38
Initial. Layer M1 wire length = 13.04
Initial. Layer M2 wire length = 26363.89
Initial. Layer M3 wire length = 39844.12
Initial. Layer M4 wire length = 11656.71
Initial. Layer M5 wire length = 15592.92
Initial. Layer M6 wire length = 186.82
Initial. Layer M7 wire length = 908.88
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41067
Initial. Via VIA12SQ_C count = 18995
Initial. Via VIA23SQ_C count = 16794
Initial. Via VIA34SQ_C count = 3722
Initial. Via VIA45SQ_C count = 1410
Initial. Via VIA56SQ_C count = 86
Initial. Via VIA67SQ_C count = 60
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:52:05 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  265  Alloctr  268  Proc 10063 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    29 Max = 3 GRCs =    24 (0.01%)
phase1. H routing: Dmd-Cap  =    29 Max = 3 (GRCs =  1) GRCs =    24 (0.01%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   163 Max = 3 GRCs =   142 (0.03%)
phase1. H routing: Overflow =    91 Max = 3 (GRCs =  3) GRCs =    67 (0.03%)
phase1. V routing: Overflow =    72 Max = 3 (GRCs =  3) GRCs =    75 (0.03%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =    72 Max = 3 (GRCs =  3) GRCs =    75 (0.03%)
phase1. M3         Overflow =    89 Max = 3 (GRCs =  3) GRCs =    65 (0.03%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 94548.53
phase1. Layer M1 wire length = 13.04
phase1. Layer M2 wire length = 26327.39
phase1. Layer M3 wire length = 39836.81
phase1. Layer M4 wire length = 11677.64
phase1. Layer M5 wire length = 15594.68
phase1. Layer M6 wire length = 190.09
phase1. Layer M7 wire length = 908.88
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 41052
phase1. Via VIA12SQ_C count = 18992
phase1. Via VIA23SQ_C count = 16786
phase1. Via VIA34SQ_C count = 3718
phase1. Via VIA45SQ_C count = 1408
phase1. Via VIA56SQ_C count = 88
phase1. Via VIA67SQ_C count = 60
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 11 21:52:06 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  265  Alloctr  268  Proc 10063 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    28 Max = 3 GRCs =    23 (0.01%)
phase2. H routing: Dmd-Cap  =    28 Max = 3 (GRCs =  1) GRCs =    23 (0.01%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   164 Max = 4 GRCs =   142 (0.03%)
phase2. H routing: Overflow =    91 Max = 4 (GRCs =  1) GRCs =    66 (0.03%)
phase2. V routing: Overflow =    73 Max = 3 (GRCs =  3) GRCs =    76 (0.03%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M2         Overflow =    72 Max = 3 (GRCs =  3) GRCs =    75 (0.03%)
phase2. M3         Overflow =    89 Max = 4 (GRCs =  1) GRCs =    64 (0.03%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 94584.19
phase2. Layer M1 wire length = 13.04
phase2. Layer M2 wire length = 26335.86
phase2. Layer M3 wire length = 39845.56
phase2. Layer M4 wire length = 11711.72
phase2. Layer M5 wire length = 15582.32
phase2. Layer M6 wire length = 186.82
phase2. Layer M7 wire length = 908.88
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 41061
phase2. Via VIA12SQ_C count = 18993
phase2. Via VIA23SQ_C count = 16788
phase2. Via VIA34SQ_C count = 3730
phase2. Via VIA45SQ_C count = 1404
phase2. Via VIA56SQ_C count = 86
phase2. Via VIA67SQ_C count = 60
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jun 11 21:52:06 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  265  Alloctr  268  Proc 10063 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    28 Max = 3 GRCs =    23 (0.01%)
phase3. H routing: Dmd-Cap  =    28 Max = 3 (GRCs =  1) GRCs =    23 (0.01%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =   164 Max = 4 GRCs =   142 (0.03%)
phase3. H routing: Overflow =    91 Max = 4 (GRCs =  1) GRCs =    66 (0.03%)
phase3. V routing: Overflow =    73 Max = 3 (GRCs =  3) GRCs =    76 (0.03%)
phase3. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M2         Overflow =    72 Max = 3 (GRCs =  3) GRCs =    75 (0.03%)
phase3. M3         Overflow =    89 Max = 4 (GRCs =  1) GRCs =    64 (0.03%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 94587.31
phase3. Layer M1 wire length = 13.04
phase3. Layer M2 wire length = 26375.17
phase3. Layer M3 wire length = 39837.39
phase3. Layer M4 wire length = 11673.09
phase3. Layer M5 wire length = 15592.92
phase3. Layer M6 wire length = 186.82
phase3. Layer M7 wire length = 908.88
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 41064
phase3. Via VIA12SQ_C count = 18993
phase3. Via VIA23SQ_C count = 16788
phase3. Via VIA34SQ_C count = 3727
phase3. Via VIA45SQ_C count = 1410
phase3. Via VIA56SQ_C count = 86
phase3. Via VIA67SQ_C count = 60
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  219  Alloctr  219  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  265  Alloctr  268  Proc 10063 

Congestion utilization per direction:
Average vertical track utilization   =  1.10 %
Peak    vertical track utilization   = 81.82 %
Average horizontal track utilization =  1.14 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used  194  Alloctr  194  Proc    0 
[End of Global Routing] Total (MB): Used  240  Alloctr  242  Proc 10063 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -49  Alloctr  -50  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10063 

Clock-opt Incremental Global-routing complete  CPU:  1067 s (  0.30 hr )  ELAPSE:   557 s (  0.15 hr )  MEM-PEAK:  2998 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421615342  6.578038252713  2.479639366250  7.744183240401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  460.399626493398  6.344835257912  7.812866508527  4.420877112383  1.811507190796
9.922502616243  6.462395970912  8.237022096192  8.718418961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510469609  788.315496342700  1.485303816746  4.500103003750  2.060573197663  4.588469696212
2.011679515678  6.784739541361  2.430567044901  3.879787500032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251909073334  587.472220986760  9.732597710285  4.385823566981  9.999703259148  7.347024463210
6.393266775826  8.063326857630  4.288630051389  5.817934323007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110227471  909.939521107466  5.307221241684  0.882537868572  5.367889091334  1.826391790279
2.637726006155  5.283406135923  3.867463780264  5.291907874740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577674960418  371.849191162469  7.563916720283  1.193480760867  3.380692988682  3.459419158902
4.093368490448  9.944897465522  0.206860493227  4.522007804051  6.919095345907  6.892197041709  5.120915900067  4.435466092308  4.268142690055  8.834607693265  324.314027979456  7.352446108302  1.168876801288  8.717389971851  0.993900070837
3.361785283311  3.894677505962  2.116996295477  7.452991165626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.064932020937  95.189615843513  5.813556245222  5.826332083342  4.349329792435  0.216279218317
9.612142438670  7.311156023241  0.823519482765  0.356168786693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123277518  93.922814922000  4.179629872987  8.338218650816  4.485517771884  8.483792325482
9.368010566546  6.714941597275  2.123053411120  0.076279401123  3.081071784525  6.074711099858  5.147436404232  7.646769794349  3.242169387701  5.511999799972  98.885898662507  5.469487693628  6.142628469627  8.130368241833  5.537575365094
3.790989376409  3.670264508041  2.020920190940  7.847146111774  6.745773404731  7.127472142198  1.592074004443  3.141463713804  1.352498436133  0.991019161974  10.530759703190  2.828801747687  3.407737747726  9.363033696336  7.403163584709
3.641515718959  1.336156720145  4.246976904074  9.565928687480  2.189647382389  4.401463832453  1.610419342160  5.155657803817  3.730247963928  7.277774718754  62.852938650000  3.534056783958  7.845045414754  5.872829454387  4.616525721217
8.639017943713  8.743104924351  9.339863783050  8.516075723964  0.852744208341  1.238318115604  9.079699225026  0.832464623950  0.641382370221  2.269387484029  29.773977894066  6.900564745914  6.466619007232  9.441490787932  2.478723389181
1.221911367374  9.609637710792  9.427001853710  8.138415300644  4.037502060531  6.976634588422  9.962122011679  5.077596784739  6.778622430567  1.704023179771  18.828223109589  7.050598379352  1.470606939689  2.720548551216  9.827895939826
8.118372525337  7.333443019106  4.586760342444  2.717390238536  4.966981999976  1.759148734708  7.763210639326  6.767907806332  6.983131428863  0.187880881792  41.055011943539  1.227157255441  7.050938694780  2.403953173631  6.139812344054
4.100210079636  1.274718664422  4.570746738830  5.624873808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676752919  59.699789824950  5.137444184330  0.275284385626  1.198169461036  1.814783921071
5.816753660283  4.860418306846  5.845624772339  0.417278871193  9.211608673380  6.504886823459  4.724589024093  3.684843949944  8.971115490206  8.601492544522  68.835444769190  9.535477986046  9.704658151209  1.590031744354  6.609290642681
4.269005591862  0.719326607259  4.446379531502  0.487075545116  8.271601288871  7.343371851099  3.956270837336  1.785277268389  4.677263765211  6.996953370745  87.761695862309  0.970386913673  0.726614193113  1.397798510072  1.709685054751
5.947417603580  9.322209456978  7.031043698358  1.519661269582  6.730883342434  9.383292435021  6.216918317961  2.142422527731  1.156782104082  3.519141628035  29.434160938022  0.196579095119  1.325336645024  8.025548631359  3.595273335407
5.634512026075  1.234775262474  3.000522181626  7.603139131833  8.724650816448  5.577371884848  3.731125482936  8.010550338671  4.941242254212  3.053166109007  20.450335033081  0.718721028435  7.110476785147  4.364077327646  7.697903293242
1.693877027148  9.998999867544  0.820262641085  8.503010419614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  41.689002946745  7.735923315320  4.721909181592  0.740079433141  4.637198841352
4.984361340917  0.198619856560  8.206103201573  7.924522862340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.156476694424  6.976650523956  29.726670202189  6.474702826018  4.638802031610  4.193456605155  6.578099273730
2.479639297293  7.744187651792  0.485050111644  3.179568133784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.104670800933  9.863439509851  30.286368840852  7.443962494526  3.181634549079  6.992285260832  4.646290600641
3.823702222283  3.871840309096  1.424294179593  9.687520499646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341410942  7.001484438813  47.904286444037  5.021560789303  6.345366329962  1.220135795077  5.967807096778
6.224305681728  0.238797828888  3.284509692583  9.611154837147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973162271  36.499324964966  9.810854931866  1.487829087763  2.106311166767  9.078023026983
1.314288640101  8.805817031101  0.072343642900  6.270030926705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  01.835582207826  8.573499175960  1.334663635409  0.279281672609  8.236577040626
1.425386756305  6.766529202965  4.740224063391  6.567969815027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  35.885215939211  6.087696297715  8.868715594724  5.890268833684  8.439448148971
1.154902078625  4.924445333889  0.405169203731  4.590761521970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  33.852955168271  6.013741108554  3.718091993956  2.708391261785  2.772632594677
2.637652126910  9.532707565772  6.656262412875  9.409798158072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  59.719199826730  8.834387730594  2.924831216216  9.183197512142  4.225226011156
7.821040833101  1.416280471228  2.866938147176  5.692846503132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000417760  94.400812338724  6.509026332999  3.718328183731  1.254847268010  5.503335114941
2.422542133644  1.661090199501  7.011233104300  7.845250574711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  8.999723005082  0.262507546850  92.063074942141  1.697130655625  1.418815237515  5.650961690989  3.602962070264
2.545902030502  8.464997953741  5.117746851375  4.047310627472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  8.619745279820  6.103190282792  08.769412607259  5.478124329795  6.963847103103  7.847011541515  7.027460736156
4.766944256558  6.505239671523  0.874802295249  3.823897901463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  4.187540401048  5.050000353317  58.122126045567  2.148400838581  4.543354316565  9.212196539017  9.375007143104
6.708009349445  4.395098622670  1.239640968346  2.083414738318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  38.742785666131  8.073284407152  7.879802178763  5.891839121911  3.510318009637
3.414109437683  4.844388244006  5.006444143104  0.605319476634  5.884229962122  0.116795077596  7.847396778622  4.305671704023  8.797715000328  4.509589705961  74.086160670128  7.397757786200  5.512649527835  1.398286018372  5.190946733443
6.408244596342  9.731622823981  4.385364072583  9.999764259148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  63.847056250450  4.948767469615  1.736896839852  5.440562000210  0.661150674718
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6327 nets, 6311 global routed, 14 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'MMU'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6325, routed nets = 6325, across physical hierarchy nets = 0, parasitics cached nets = 6325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1068     1.1595     35   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1068     1.1595   1.1595     35   0.0000     0.0000      0        0     0.0000        0  635748992
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1068     1.1595   1.1595     35   0.0000     0.0000      0        0     0.0000        0  635748992     19650.67       5807        289        594
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.1068     1.1595   1.1595     35   0.0000     0.0000      0        0        0  635748992     19650.67       5807

Clock-opt command complete                CPU:  1070 s (  0.30 hr )  ELAPSE:   558 s (  0.15 hr )  MEM-PEAK:  2998 MB
Clock-opt command statistics  CPU=418 sec (0.12 hr) ELAPSED=152 sec (0.04 hr) MEM-PEAK=2.928 GB
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[6547]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2025-06-11 21:52:10 / Session:  00:09:19 / Command:  00:02:33 / CPU:  00:07:03 / Memory: 2999 MB (FLW-8100)
Information: Saving 'MMU_lib:MMU.design' to 'MMU_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : MMU
Version: V-2023.12
Date   : Wed Jun 11 21:52:10 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 6547/6547
Ground net VSS                6547/6547
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-06-11 21:52:10 / Session:  00:09:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2999 MB (FLW-8100)
Information: The net parasitics of block MMU are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: TA init] Total (MB): Used   47  Alloctr   48  Proc 10063 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Number of wires with overlap after iteration 0 = 17920 of 56775


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   48  Alloctr   50  Proc 10063 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   48  Alloctr   50  Proc 10063 

Number of wires with overlap after iteration 1 = 9269 of 45761


Wire length and via report:
---------------------------
Number of M1 wires: 3730                  : 0
Number of M2 wires: 23080                VIA12SQ_C: 22322
Number of M3 wires: 14339                VIA23SQ_C: 21518
Number of M4 wires: 3078                 VIA34SQ_C: 4472
Number of M5 wires: 1436                 VIA45SQ_C: 1989
Number of M6 wires: 68           VIA56SQ_C: 100
Number of M7 wires: 30           VIA67SQ_C: 60
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 45761             vias: 50461

Total M1 wire length: 1903.9
Total M2 wire length: 29227.2
Total M3 wire length: 41268.9
Total M4 wire length: 11868.9
Total M5 wire length: 15832.5
Total M6 wire length: 198.8
Total M7 wire length: 924.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 101224.3

Longest M1 wire length: 3.3
Longest M2 wire length: 64.4
Longest M3 wire length: 290.3
Longest M4 wire length: 63.9
Longest M5 wire length: 213.7
Longest M6 wire length: 19.5
Longest M7 wire length: 98.5
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:08
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   41  Alloctr   43  Proc 10063 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   41  Alloctr   40  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   84  Proc 10063 
Total number of nets = 6520, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2088/2262 Partitions, Violations =      9
Routed  2089/2262 Partitions, Violations =      14
Routed  2090/2262 Partitions, Violations =      46
Routed  2091/2262 Partitions, Violations =      65
Routed  2092/2262 Partitions, Violations =      83
Routed  2093/2262 Partitions, Violations =      59
Routed  2094/2262 Partitions, Violations =      60
Routed  2095/2262 Partitions, Violations =      67
Routed  2096/2262 Partitions, Violations =      81
Routed  2097/2262 Partitions, Violations =      81
Routed  2098/2262 Partitions, Violations =      86
Routed  2099/2262 Partitions, Violations =      124
Routed  2100/2262 Partitions, Violations =      124
Routed  2101/2262 Partitions, Violations =      148
Routed  2102/2262 Partitions, Violations =      144
Routed  2103/2262 Partitions, Violations =      152
Routed  2104/2262 Partitions, Violations =      152
Routed  2105/2262 Partitions, Violations =      152
Routed  2106/2262 Partitions, Violations =      178
Routed  2107/2262 Partitions, Violations =      178
Routed  2108/2262 Partitions, Violations =      175
Routed  2109/2262 Partitions, Violations =      204
Routed  2110/2262 Partitions, Violations =      204
Routed  2111/2262 Partitions, Violations =      210
Routed  2112/2262 Partitions, Violations =      211
Routed  2113/2262 Partitions, Violations =      211
Routed  2114/2262 Partitions, Violations =      202
Routed  2115/2262 Partitions, Violations =      218
Routed  2116/2262 Partitions, Violations =      218
Routed  2117/2262 Partitions, Violations =      214
Routed  2118/2262 Partitions, Violations =      194
Routed  2119/2262 Partitions, Violations =      191
Routed  2120/2262 Partitions, Violations =      210
Routed  2121/2262 Partitions, Violations =      220
Routed  2122/2262 Partitions, Violations =      220
Routed  2123/2262 Partitions, Violations =      220
Routed  2124/2262 Partitions, Violations =      212
Routed  2125/2262 Partitions, Violations =      217
Routed  2126/2262 Partitions, Violations =      200
Routed  2127/2262 Partitions, Violations =      200
Routed  2128/2262 Partitions, Violations =      230
Routed  2129/2262 Partitions, Violations =      245
Routed  2130/2262 Partitions, Violations =      247
Routed  2131/2262 Partitions, Violations =      247
Routed  2132/2262 Partitions, Violations =      259
Routed  2133/2262 Partitions, Violations =      265
Routed  2134/2262 Partitions, Violations =      266
Routed  2135/2262 Partitions, Violations =      249
Routed  2136/2262 Partitions, Violations =      249
Routed  2137/2262 Partitions, Violations =      250
Routed  2138/2262 Partitions, Violations =      250
Routed  2139/2262 Partitions, Violations =      238
Routed  2140/2262 Partitions, Violations =      238
Routed  2141/2262 Partitions, Violations =      256
Routed  2142/2262 Partitions, Violations =      256
Routed  2143/2262 Partitions, Violations =      266
Routed  2144/2262 Partitions, Violations =      285
Routed  2145/2262 Partitions, Violations =      282
Routed  2146/2262 Partitions, Violations =      282
Routed  2147/2262 Partitions, Violations =      293
Routed  2148/2262 Partitions, Violations =      338
Routed  2149/2262 Partitions, Violations =      330
Routed  2150/2262 Partitions, Violations =      325
Routed  2151/2262 Partitions, Violations =      324
Routed  2152/2262 Partitions, Violations =      346
Routed  2153/2262 Partitions, Violations =      348
Routed  2154/2262 Partitions, Violations =      345
Routed  2155/2262 Partitions, Violations =      347
Routed  2156/2262 Partitions, Violations =      347
Routed  2157/2262 Partitions, Violations =      347
Routed  2158/2262 Partitions, Violations =      347
Routed  2159/2262 Partitions, Violations =      347
Routed  2160/2262 Partitions, Violations =      347
Routed  2161/2262 Partitions, Violations =      355
Routed  2162/2262 Partitions, Violations =      357
Routed  2163/2262 Partitions, Violations =      357
Routed  2164/2262 Partitions, Violations =      357
Routed  2165/2262 Partitions, Violations =      373
Routed  2166/2262 Partitions, Violations =      376
Routed  2167/2262 Partitions, Violations =      367
Routed  2168/2262 Partitions, Violations =      367
Routed  2169/2262 Partitions, Violations =      340
Routed  2170/2262 Partitions, Violations =      348
Routed  2171/2262 Partitions, Violations =      323
Routed  2172/2262 Partitions, Violations =      333
Routed  2173/2262 Partitions, Violations =      325
Routed  2174/2262 Partitions, Violations =      325
Routed  2175/2262 Partitions, Violations =      301
Routed  2176/2262 Partitions, Violations =      301
Routed  2177/2262 Partitions, Violations =      324
Routed  2178/2262 Partitions, Violations =      332
Routed  2179/2262 Partitions, Violations =      321
Routed  2180/2262 Partitions, Violations =      331
Routed  2181/2262 Partitions, Violations =      331
Routed  2182/2262 Partitions, Violations =      331
Routed  2183/2262 Partitions, Violations =      360
Routed  2184/2262 Partitions, Violations =      360
Routed  2185/2262 Partitions, Violations =      351
Routed  2186/2262 Partitions, Violations =      342
Routed  2187/2262 Partitions, Violations =      345
Routed  2188/2262 Partitions, Violations =      326
Routed  2189/2262 Partitions, Violations =      315
Routed  2190/2262 Partitions, Violations =      329
Routed  2191/2262 Partitions, Violations =      309
Routed  2192/2262 Partitions, Violations =      338
Routed  2193/2262 Partitions, Violations =      338
Routed  2194/2262 Partitions, Violations =      338
Routed  2195/2262 Partitions, Violations =      339
Routed  2196/2262 Partitions, Violations =      318
Routed  2197/2262 Partitions, Violations =      342
Routed  2198/2262 Partitions, Violations =      343
Routed  2199/2262 Partitions, Violations =      328
Routed  2200/2262 Partitions, Violations =      331
Routed  2201/2262 Partitions, Violations =      331
Routed  2202/2262 Partitions, Violations =      343
Routed  2203/2262 Partitions, Violations =      331
Routed  2204/2262 Partitions, Violations =      326
Routed  2205/2262 Partitions, Violations =      336
Routed  2206/2262 Partitions, Violations =      337
Routed  2207/2262 Partitions, Violations =      337
Routed  2208/2262 Partitions, Violations =      337
Routed  2209/2262 Partitions, Violations =      337
Routed  2210/2262 Partitions, Violations =      309
Routed  2211/2262 Partitions, Violations =      301
Routed  2212/2262 Partitions, Violations =      307
Routed  2213/2262 Partitions, Violations =      253
Routed  2214/2262 Partitions, Violations =      253
Routed  2215/2262 Partitions, Violations =      250
Routed  2216/2262 Partitions, Violations =      264
Routed  2217/2262 Partitions, Violations =      264
Routed  2218/2262 Partitions, Violations =      264
Routed  2219/2262 Partitions, Violations =      264
Routed  2220/2262 Partitions, Violations =      272
Routed  2221/2262 Partitions, Violations =      272
Routed  2222/2262 Partitions, Violations =      265
Routed  2223/2262 Partitions, Violations =      265
Routed  2224/2262 Partitions, Violations =      265
Routed  2225/2262 Partitions, Violations =      265
Routed  2226/2262 Partitions, Violations =      265
Routed  2227/2262 Partitions, Violations =      265
Routed  2228/2262 Partitions, Violations =      265
Routed  2229/2262 Partitions, Violations =      265
Routed  2230/2262 Partitions, Violations =      292
Routed  2231/2262 Partitions, Violations =      251
Routed  2232/2262 Partitions, Violations =      261
Routed  2233/2262 Partitions, Violations =      262
Routed  2234/2262 Partitions, Violations =      212
Routed  2235/2262 Partitions, Violations =      236
Routed  2236/2262 Partitions, Violations =      192
Routed  2237/2262 Partitions, Violations =      201
Routed  2238/2262 Partitions, Violations =      177
Routed  2239/2262 Partitions, Violations =      180
Routed  2240/2262 Partitions, Violations =      174
Routed  2241/2262 Partitions, Violations =      174
Routed  2242/2262 Partitions, Violations =      174
Routed  2243/2262 Partitions, Violations =      175
Routed  2244/2262 Partitions, Violations =      151
Routed  2245/2262 Partitions, Violations =      148
Routed  2246/2262 Partitions, Violations =      152
Routed  2247/2262 Partitions, Violations =      135
Routed  2248/2262 Partitions, Violations =      120
Routed  2249/2262 Partitions, Violations =      127
Routed  2250/2262 Partitions, Violations =      115
Routed  2251/2262 Partitions, Violations =      116
Routed  2252/2262 Partitions, Violations =      116
Routed  2253/2262 Partitions, Violations =      110
Routed  2254/2262 Partitions, Violations =      111
Routed  2255/2262 Partitions, Violations =      76
Routed  2256/2262 Partitions, Violations =      76
Routed  2257/2262 Partitions, Violations =      69
Routed  2258/2262 Partitions, Violations =      82
Routed  2259/2262 Partitions, Violations =      69
Routed  2260/2262 Partitions, Violations =      70
Routed  2261/2262 Partitions, Violations =      42
Routed  2262/2262 Partitions, Violations =      42

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      42
        Diff net spacing : 7
        Less than minimum area : 4
        Same net spacing : 20
        Short : 11

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Iter 0] Stage (MB): Used  103  Alloctr  103  Proc    0 
[Iter 0] Total (MB): Used  144  Alloctr  146  Proc 10063 

End DR iteration 0 with 2262 parts

Start DR iteration 1: non-uniform partition
Routed  1/25 Partitions, Violations =   41
Routed  2/25 Partitions, Violations =   39
Routed  3/25 Partitions, Violations =   39
Routed  4/25 Partitions, Violations =   37
Routed  5/25 Partitions, Violations =   36
Routed  6/25 Partitions, Violations =   36
Routed  7/25 Partitions, Violations =   33
Routed  8/25 Partitions, Violations =   30
Routed  9/25 Partitions, Violations =   30
Routed  10/25 Partitions, Violations =  29
Routed  11/25 Partitions, Violations =  25
Routed  12/25 Partitions, Violations =  25
Routed  13/25 Partitions, Violations =  21
Routed  14/25 Partitions, Violations =  21
Routed  15/25 Partitions, Violations =  15
Routed  16/25 Partitions, Violations =  15
Routed  17/25 Partitions, Violations =  13
Routed  18/25 Partitions, Violations =  13
Routed  19/25 Partitions, Violations =  12
Routed  20/25 Partitions, Violations =  11
Routed  21/25 Partitions, Violations =  5
Routed  22/25 Partitions, Violations =  5
Routed  23/25 Partitions, Violations =  3
Routed  24/25 Partitions, Violations =  3
Routed  25/25 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used  103  Alloctr  103  Proc    0 
[Iter 1] Total (MB): Used  144  Alloctr  146  Proc 10063 

End DR iteration 1 with 25 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used    2  Alloctr    3  Proc    0 
[DR] Total (MB): Used   44  Alloctr   46  Proc 10063 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    2  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   44  Alloctr   46  Proc 10063 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    104148 micron
Total Number of Contacts =             49583
Total Number of Wires =                46873
Total Number of PtConns =              7210
Total Number of Routed Wires =       46835
Total Routed Wire Length =           103413 micron
Total Number of Routed Contacts =       49583
        Layer             M1 :       1090 micron
        Layer             M2 :      29740 micron
        Layer             M3 :      42758 micron
        Layer             M4 :      13126 micron
        Layer             M5 :      15564 micron
        Layer             M6 :        200 micron
        Layer             M7 :        934 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         60
        Via        VIA56SQ_C :        110
        Via   VIA45SQ_C(rot) :       1700
        Via        VIA34SQ_C :       4901
        Via   VIA34SQ_C(rot) :         26
        Via        VIA23SQ_C :        185
        Via   VIA23SQ_C(rot) :      21121
        Via        VIA12SQ_C :      19348
        Via   VIA12SQ_C(rot) :       1946
        Via       VIA12BAR_C :        169
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.03% (15 / 49583 vias)
 
    Layer VIA1       =  0.07% (15     / 21480   vias)
        Weight 1     =  0.07% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.93% (21465   vias)
    Layer VIA2       =  0.00% (0      / 21306   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21306   vias)
    Layer VIA3       =  0.00% (0      / 4927    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4927    vias)
    Layer VIA4       =  0.00% (0      / 1700    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1700    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 
  Total double via conversion rate    =  0.03% (15 / 49583 vias)
 
    Layer VIA1       =  0.07% (15     / 21480   vias)
    Layer VIA2       =  0.00% (0      / 21306   vias)
    Layer VIA3       =  0.00% (0      / 4927    vias)
    Layer VIA4       =  0.00% (0      / 1700    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
 
  The optimized via conversion rate based on total routed via count =  0.03% (15 / 49583 vias)
 
    Layer VIA1       =  0.07% (15     / 21480   vias)
        Weight 1     =  0.07% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.93% (21465   vias)
    Layer VIA2       =  0.00% (0      / 21306   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21306   vias)
    Layer VIA3       =  0.00% (0      / 4927    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4927    vias)
    Layer VIA4       =  0.00% (0      / 1700    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1700    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 

Total number of nets = 6520
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2025-06-11 21:52:22 / Session:  00:09:31 / Command:  00:00:11 / CPU:  00:00:28 / Memory: 2999 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-11 21:52:22 / Session:  00:09:31 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2999 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  1103 s (  0.31 hr )  ELAPSE:   572 s (  0.16 hr )  MEM-PEAK:  2998 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6327 nets, 0 global routed, 6325 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MMU'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: MMU 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 6325 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6325, routed nets = 6325, across physical hierarchy nets = 0, parasitics cached nets = 6325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  1113 s (  0.31 hr )  ELAPSE:   574 s (  0.16 hr )  MEM-PEAK:  2998 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1332     5.0152    134   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1332     5.0152   5.0152    134   0.0000     0.0000      0        2     0.0062        5 1438066048
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1332     5.0152   5.0152    134   0.0000     0.0000      0        2     0.0062        5 1438066048     19650.67       5807
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.1332     5.0152   5.0152    134   0.0000     0.0000      0        2        5 1438066048     19650.67       5807
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Route-opt initialization complete         CPU:  1114 s (  0.31 hr )  ELAPSE:   575 s (  0.16 hr )  MEM-PEAK:  2998 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3049 total shapes.
Layer M2: cached 118 shapes out of 30234 total shapes.
Cached 25606 vias out of 120796 total vias.
Total 0.4700 seconds to build cellmap data
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xdc0d9800): 24832
INFO: creating 128(r) x 194(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xdc0d9800): 24832
Total 0.1200 seconds to load 6547 cell instances into cellmap
Moveable cells: 5793; Application fixed cells: 14; Macro cells: 0; User fixed cells: 740
6310 out of 6533 data nets are detail routed, 15 out of 15 clock nets are detail routed and total 6548 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.0239, cell height 1.6720, cell area 3.3840 for total 5807 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          7.32        7.32      0.00        42      19650.67  1438066048.00        5807              0.16      2998

Route-opt optimization Phase 3 Iter  1          7.32        7.32      0.00        42      19650.67  1438066048.00        5807              0.16      2998
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          7.32        7.32      0.00        42      19602.63  1330724992.00        5807              0.16      2998
Route-opt optimization Phase 4 Iter  2          7.32        7.32      0.00         7      19607.46  1330747008.00        5807              0.16      2998
Route-opt optimization Phase 4 Iter  3          7.32        7.32      0.00         7      19607.46  1330747008.00        5807              0.16      2998
Route-opt optimization Phase 4 Iter  4          7.32        7.32      0.00         7      19607.46  1330747008.00        5807              0.16      2998
Route-opt optimization Phase 4 Iter  5          7.32        7.32      0.00         7      19607.46  1330747008.00        5807              0.16      2998


Route-opt optimization Phase 6 Iter  1          7.32        7.32      0.00         0      19607.46  1330747008.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  2          7.32        7.32      0.00         0      19605.69  1330483840.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  3          7.32        7.32      0.00         0      19605.69  1330483840.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  4          7.32        7.32      0.00         0      19605.69  1330483840.00        5809              0.16      2998
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  5          7.32        7.32      0.00         0      19602.89  1329881216.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  6          7.32        7.32      0.00         0      19602.89  1329881216.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  7          7.32        7.32      0.00         0      19604.41  1375396736.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  8          7.32        7.32      0.00         0      19599.33  1389422976.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter  9          7.32        7.32      0.00         0      19600.35  1396490112.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter 10          7.32        7.32      0.00         0      19600.86  1410513792.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter 11          7.32        7.32      0.00         0      19605.43  1414148992.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter 12          7.32        7.32      0.00         0      19606.19  1415660672.00        5809              0.16      2998
Route-opt optimization Phase 6 Iter 13          7.32        7.32      0.00         0      19613.82  1421547392.00        5809              0.16      2998

Route-opt optimization Phase 7 Iter  1          7.32        7.32      0.00         0      19614.07  1422092288.00        5809              0.16      2998
Route-opt optimization Phase 7 Iter  2          7.32        7.32      0.00         0      19614.07  1422127360.00        5809              0.16      2998

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          6.57        6.57      0.00         0      19622.20  1421403520.00        5813              0.16      2998
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          5.15        5.15      0.00         0      19614.07  1441920256.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  2          4.87        4.87      0.00         0      19611.79  1444939008.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  3          4.65        4.65      0.00         0      19613.82  1446567168.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  4          4.60        4.60      0.00         0      19614.33  1448198784.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  5          4.55        4.55      0.00         0      19621.44  1451070976.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  6          4.41        4.41      0.00         0      19625.25  1453690240.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  7          4.41        4.41      0.00         0      19625.25  1453690240.00        5813              0.16      2998
Route-opt optimization Phase 9 Iter  8          4.24        4.24      0.00         0      19636.44  1457793920.00        5813              0.16      2998

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         4.16        4.16      0.00         0      19663.88  1459865856.00        5817              0.17      2998
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         4.16        4.16      0.00         0      19664.39  1459746944.00        5817              0.17      2998
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         4.16        4.16      0.00         0      19656.51  1445311360.00        5817              0.17      2998
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         4.16        4.16      0.00         0      19656.77  1444167168.00        5817              0.17      2998

Route-opt optimization Phase 13 Iter  1         4.15        4.15      0.00         0      19621.95  1440869376.00        5806              0.17      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         4.15        4.15      0.00         0      19621.95  1440869376.00        5806              0.17      2998
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:  1204 s (  0.33 hr )  ELAPSE:   602 s (  0.17 hr )  MEM-PEAK:  2998 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/MMU_22355_646655616.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3068 total shapes.
Layer M2: cached 118 shapes out of 30267 total shapes.
Cached 25606 vias out of 120906 total vias.

Legalizing Top Level Design MMU ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 169 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      587708         6546        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6546
number of references:               169
number of site rows:                370
number of locations attempted:   107879
number of locations failed:       25389  (23.5%)

Legality of references at locations:
135 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   800       9800      1589 ( 16.2%)       4664      1070 ( 22.9%)  AND2X1_RVT
   401       4716      1430 ( 30.3%)       2396       878 ( 36.6%)  FADDX1_LVT
   229       2722      1168 ( 42.9%)       1550       637 ( 41.1%)  XOR3X2_LVT
   207       2480      1083 ( 43.7%)       1376       537 ( 39.0%)  SDFFX1_LVT
   442       5371       909 ( 16.9%)       2777       609 ( 21.9%)  AND2X1_LVT
   152       1879       736 ( 39.2%)       1047       303 ( 28.9%)  SDFFX2_LVT
   161       1978       680 ( 34.4%)        824       298 ( 36.2%)  SDFFX1_RVT
   235       2944       536 ( 18.2%)       1322       315 ( 23.8%)  AO21X1_LVT
   202       2466       485 ( 19.7%)       1200       314 ( 26.2%)  OA21X1_LVT
   127       1586       469 ( 29.6%)        808       277 ( 34.3%)  FADDX1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        14 ( 87.5%)          0         0 (  0.0%)  OAI221X1_LVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  OR2X1_HVT
     1          8         7 ( 87.5%)          0         0 (  0.0%)  OAI221X1_RVT
     2         16         9 ( 56.2%)          8         7 ( 87.5%)  NOR2X0_LVT
     2         24        15 ( 62.5%)         16        11 ( 68.8%)  XOR2X2_LVT
     1         32        20 ( 62.5%)         32        19 ( 59.4%)  MUX41X2_LVT
     3         88        43 ( 48.9%)         64        43 ( 67.2%)  HADDX2_HVT
     1         24        10 ( 41.7%)         16        11 ( 68.8%)  OA21X1_HVT
     1         32        12 ( 37.5%)         16        12 ( 75.0%)  AO22X1_HVT
     8        104        43 ( 41.3%)         72        43 ( 59.7%)  AOI21X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5792 (76953 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.109 um ( 0.07 row height)
rms weighted cell displacement:   0.109 um ( 0.07 row height)
max cell displacement:            2.128 um ( 1.27 row height)
avg cell displacement:            0.011 um ( 0.01 row height)
avg weighted cell displacement:   0.011 um ( 0.01 row height)
number of cells moved:              115
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: m20/ctmTdsLR_1_8332 (AOI21X1_LVT)
  Input location: (378.144,13.344)
  Legal location: (376.016,13.344)
  Displacement:   2.128 um ( 1.27 row height)
Cell: m20/U97 (NAND2X0_LVT)
  Input location: (379.056,15.016)
  Legal location: (376.928,15.016)
  Displacement:   2.128 um ( 1.27 row height)
Cell: m31/U132 (INVX0_LVT)
  Input location: (474.208,61.832)
  Legal location: (472.232,61.832)
  Displacement:   1.976 um ( 1.18 row height)
Cell: m31/ctmTdsLR_9_7426 (INVX0_LVT)
  Input location: (474.968,61.832)
  Legal location: (472.992,61.832)
  Displacement:   1.976 um ( 1.18 row height)
Cell: m31/ctmTdsLR_3_700 (AO22X1_LVT)
  Input location: (482.264,61.832)
  Legal location: (480.288,61.832)
  Displacement:   1.976 um ( 1.18 row height)
Cell: m31/ctmTdsLR_1_9344 (OA21X1_LVT)
  Input location: (458.248,61.832)
  Legal location: (456.272,61.832)
  Displacement:   1.976 um ( 1.18 row height)
Cell: m22/U7 (AND2X1_RVT)
  Input location: (386.352,86.912)
  Legal location: (384.528,86.912)
  Displacement:   1.824 um ( 1.09 row height)
Cell: m20/ropt_d_inst_9445 (NBUFFX16_LVT)
  Input location: (362.792,23.376)
  Legal location: (362.336,21.704)
  Displacement:   1.733 um ( 1.04 row height)
Cell: m30/ropt_d_inst_9447 (NBUFFX16_LVT)
  Input location: (449.128,21.704)
  Legal location: (449.28,20.032)
  Displacement:   1.679 um ( 1.00 row height)
Cell: m20/ctmTdsLR_2_7818 (AND2X1_LVT)
  Input location: (380.272,15.016)
  Legal location: (380.12,13.344)
  Displacement:   1.679 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 2.228
Total Legalizer Wall Time: 2.230
----------------------------------------------------------------

Route-opt legalization complete           CPU:  1207 s (  0.34 hr )  ELAPSE:   605 s (  0.17 hr )  MEM-PEAK:  2998 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell MMU
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DbIn With Extraction] Stage (MB): Used   33  Alloctr   33  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   36  Alloctr   38  Proc 10127 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   33  Alloctr   33  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   36  Alloctr   38  Proc 10127 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   40  Alloctr   41  Proc 10127 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Analysis] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: Analysis] Total (MB): Used   40  Alloctr   41  Proc 10127 
Num of eco nets = 6519
Num of open eco nets = 435
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   39  Alloctr   40  Proc    0 
[ECO: Init] Total (MB): Used   42  Alloctr   44  Proc 10127 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 10127 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,970.00um,638.64um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   58  Proc 10127 
Net statistics:
Total number of nets     = 6519
Number of nets to route  = 435
Number of single or zero port nets = 193
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
435 nets are partially connected,
 of which 435 are detail routed and 12 are global routed.
5891 nets are fully connected,
 of which 5874 are detail routed and 0 are global routed.
1 nets have non-default rule clock_double_spacing
         1 non-user-specified nets, 1 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 435, Total Half Perimeter Wire Length (HPWL) 14172 microns
HPWL   0 ~   50 microns: Net Count      357     Total HPWL         4724 microns
HPWL  50 ~  100 microns: Net Count       55     Total HPWL         3648 microns
HPWL 100 ~  200 microns: Net Count       12     Total HPWL         1470 microns
HPWL 200 ~  300 microns: Net Count        7     Total HPWL         1764 microns
HPWL 300 ~  400 microns: Net Count        3     Total HPWL          958 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1609 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build All Nets] Total (MB): Used   61  Alloctr   63  Proc 10127 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Average gCell capacity  9.65     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  5.18     on layer (3)    M3
Average gCell capacity  5.26     on layer (4)    M4
Average gCell capacity  2.62     on layer (5)    M5
Average gCell capacity  2.64     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 11.00         on layer (2)    M2
Average number of tracks per gCell 5.50  on layer (3)    M3
Average number of tracks per gCell 5.50  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2215600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Build Congestion Map] Total (MB): Used   91  Alloctr   93  Proc 10127 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 382 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   91  Alloctr   93  Proc 10127 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   40  Alloctr   41  Proc    0 
[End of Build Data] Total (MB): Used   91  Alloctr   93  Proc 10127 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  267  Alloctr  269  Proc 10127 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  267  Alloctr  269  Proc 10127 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   134 Max =  6 GRCs =   110 (0.02%)
Initial. H routing: Dmd-Cap  =   120 Max =  2 (GRCs = 16) GRCs =   105 (0.05%)
Initial. V routing: Dmd-Cap  =    14 Max =  6 (GRCs =  2) GRCs =     5 (0.00%)
Initial. Both Dirs: Overflow =  1153 Max = 14 GRCs =   894 (0.20%)
Initial. H routing: Overflow =   538 Max =  3 (GRCs =  2) GRCs =   481 (0.22%)
Initial. V routing: Overflow =   615 Max = 14 (GRCs =  1) GRCs =   413 (0.19%)
Initial. M1         Overflow =     4 Max =  2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M2         Overflow =   612 Max = 14 (GRCs =  1) GRCs =   410 (0.19%)
Initial. M3         Overflow =   521 Max =  3 (GRCs =  2) GRCs =   466 (0.21%)
Initial. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M5         Overflow =    13 Max =  2 (GRCs =  1) GRCs =    12 (0.01%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 185.64
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 57.24
Initial. Layer M3 wire length = 124.62
Initial. Layer M4 wire length = 2.96
Initial. Layer M5 wire length = 0.82
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 354
Initial. Via VIA12SQ_C count = 164
Initial. Via VIA23SQ_C count = 182
Initial. Via VIA34SQ_C count = 6
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jun 11 21:52:58 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  267  Alloctr  269  Proc 10127 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   132 Max =  6 GRCs =   109 (0.02%)
phase1. H routing: Dmd-Cap  =   118 Max =  2 (GRCs = 15) GRCs =   104 (0.05%)
phase1. V routing: Dmd-Cap  =    14 Max =  6 (GRCs =  2) GRCs =     5 (0.00%)
phase1. Both Dirs: Overflow =  1151 Max = 14 GRCs =   893 (0.20%)
phase1. H routing: Overflow =   536 Max =  3 (GRCs =  2) GRCs =   480 (0.22%)
phase1. V routing: Overflow =   615 Max = 14 (GRCs =  1) GRCs =   413 (0.19%)
phase1. M1         Overflow =     4 Max =  2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M2         Overflow =   612 Max = 14 (GRCs =  1) GRCs =   410 (0.19%)
phase1. M3         Overflow =   519 Max =  3 (GRCs =  2) GRCs =   465 (0.21%)
phase1. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =    13 Max =  2 (GRCs =  1) GRCs =    12 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 196.59
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 61.06
phase1. Layer M3 wire length = 120.62
phase1. Layer M4 wire length = 10.08
phase1. Layer M5 wire length = 4.82
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 358
phase1. Via VIA12SQ_C count = 164
phase1. Via VIA23SQ_C count = 182
phase1. Via VIA34SQ_C count = 8
phase1. Via VIA45SQ_C count = 4
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jun 11 21:52:58 2025
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  267  Alloctr  269  Proc 10127 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =   132 Max =  6 GRCs =   109 (0.02%)
phase2. H routing: Dmd-Cap  =   118 Max =  2 (GRCs = 15) GRCs =   104 (0.05%)
phase2. V routing: Dmd-Cap  =    14 Max =  6 (GRCs =  2) GRCs =     5 (0.00%)
phase2. Both Dirs: Overflow =  1151 Max = 14 GRCs =   893 (0.20%)
phase2. H routing: Overflow =   536 Max =  3 (GRCs =  2) GRCs =   480 (0.22%)
phase2. V routing: Overflow =   615 Max = 14 (GRCs =  1) GRCs =   413 (0.19%)
phase2. M1         Overflow =     4 Max =  2 (GRCs =  1) GRCs =     3 (0.00%)
phase2. M2         Overflow =   612 Max = 14 (GRCs =  1) GRCs =   410 (0.19%)
phase2. M3         Overflow =   519 Max =  3 (GRCs =  2) GRCs =   465 (0.21%)
phase2. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M5         Overflow =    13 Max =  2 (GRCs =  1) GRCs =    12 (0.01%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 196.59
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 61.06
phase2. Layer M3 wire length = 120.62
phase2. Layer M4 wire length = 10.08
phase2. Layer M5 wire length = 4.82
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 358
phase2. Via VIA12SQ_C count = 164
phase2. Via VIA23SQ_C count = 182
phase2. Via VIA34SQ_C count = 8
phase2. Via VIA45SQ_C count = 4
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  216  Alloctr  217  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  267  Alloctr  269  Proc 10127 

Congestion utilization per direction:
Average vertical track utilization   =  1.22 %
Peak    vertical track utilization   = 131.58 %
Average horizontal track utilization =  1.20 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  191  Alloctr  192  Proc    0 
[End of Global Routing] Total (MB): Used  242  Alloctr  244  Proc 10127 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used   78  Alloctr   80  Proc 10127 
[ECO: GR] Elapsed real time: 0:00:02 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: GR] Stage (MB): Used   41  Alloctr   42  Proc    0 
[ECO: GR] Total (MB): Used   78  Alloctr   80  Proc 10127 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 4 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   46  Alloctr   48  Proc 10127 

Start initial assignment
Routed partition 1/1        

Number of wires with overlap after iteration 0 = 920 of 1825


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   48  Alloctr   50  Proc 10127 

Reroute to fix overlaps (iter = 1)
Routed partition 1/1        

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   48  Alloctr   50  Proc 10127 

Number of wires with overlap after iteration 1 = 568 of 1325


Wire length and via report:
---------------------------
Number of M1 wires: 441                   : 0
Number of M2 wires: 577                  VIA12SQ_C: 530
Number of M3 wires: 286                  VIA23SQ_C: 412
Number of M4 wires: 16           VIA34SQ_C: 24
Number of M5 wires: 5            VIA45SQ_C: 6
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1325              vias: 972

Total M1 wire length: 111.4
Total M2 wire length: 218.2
Total M3 wire length: 192.3
Total M4 wire length: 17.2
Total M5 wire length: 10.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 549.1

Longest M1 wire length: 1.3
Longest M2 wire length: 3.3
Longest M3 wire length: 4.6
Longest M4 wire length: 2.7
Longest M5 wire length: 4.9
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   41  Alloctr   44  Proc 10127 
[ECO: CDR] Elapsed real time: 0:00:03 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[ECO: CDR] Stage (MB): Used   38  Alloctr   40  Proc    0 
[ECO: CDR] Total (MB): Used   41  Alloctr   44  Proc 10127 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Total number of nets = 6519, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2088/2262 Partitions, Violations =      0
Routed  2089/2262 Partitions, Violations =      8
Routed  2090/2262 Partitions, Violations =      8
Routed  2091/2262 Partitions, Violations =      8
Routed  2092/2262 Partitions, Violations =      8
Routed  2093/2262 Partitions, Violations =      8
Routed  2094/2262 Partitions, Violations =      8
Routed  2095/2262 Partitions, Violations =      8
Routed  2096/2262 Partitions, Violations =      8
Routed  2097/2262 Partitions, Violations =      0
Routed  2098/2262 Partitions, Violations =      0
Routed  2099/2262 Partitions, Violations =      0
Routed  2100/2262 Partitions, Violations =      0
Routed  2101/2262 Partitions, Violations =      17
Routed  2102/2262 Partitions, Violations =      24
Routed  2103/2262 Partitions, Violations =      24
Routed  2104/2262 Partitions, Violations =      24
Routed  2105/2262 Partitions, Violations =      28
Routed  2106/2262 Partitions, Violations =      28
Routed  2107/2262 Partitions, Violations =      28
Routed  2108/2262 Partitions, Violations =      28
Routed  2109/2262 Partitions, Violations =      28
Routed  2110/2262 Partitions, Violations =      28
Routed  2111/2262 Partitions, Violations =      30
Routed  2112/2262 Partitions, Violations =      30
Routed  2113/2262 Partitions, Violations =      30
Routed  2114/2262 Partitions, Violations =      26
Routed  2115/2262 Partitions, Violations =      26
Routed  2116/2262 Partitions, Violations =      24
Routed  2117/2262 Partitions, Violations =      24
Routed  2118/2262 Partitions, Violations =      24
Routed  2119/2262 Partitions, Violations =      24
Routed  2120/2262 Partitions, Violations =      24
Routed  2121/2262 Partitions, Violations =      24
Routed  2122/2262 Partitions, Violations =      24
Routed  2123/2262 Partitions, Violations =      24
Routed  2124/2262 Partitions, Violations =      24
Routed  2125/2262 Partitions, Violations =      24
Routed  2126/2262 Partitions, Violations =      24
Routed  2127/2262 Partitions, Violations =      24
Routed  2128/2262 Partitions, Violations =      1
Routed  2129/2262 Partitions, Violations =      1
Routed  2130/2262 Partitions, Violations =      1
Routed  2131/2262 Partitions, Violations =      1
Routed  2132/2262 Partitions, Violations =      1
Routed  2133/2262 Partitions, Violations =      1
Routed  2134/2262 Partitions, Violations =      5
Routed  2135/2262 Partitions, Violations =      5
Routed  2136/2262 Partitions, Violations =      5
Routed  2137/2262 Partitions, Violations =      5
Routed  2138/2262 Partitions, Violations =      5
Routed  2139/2262 Partitions, Violations =      6
Routed  2140/2262 Partitions, Violations =      6
Routed  2141/2262 Partitions, Violations =      9
Routed  2142/2262 Partitions, Violations =      9
Routed  2143/2262 Partitions, Violations =      9
Routed  2144/2262 Partitions, Violations =      9
Routed  2145/2262 Partitions, Violations =      11
Routed  2146/2262 Partitions, Violations =      11
Routed  2147/2262 Partitions, Violations =      11
Routed  2148/2262 Partitions, Violations =      11
Routed  2149/2262 Partitions, Violations =      11
Routed  2150/2262 Partitions, Violations =      11
Routed  2151/2262 Partitions, Violations =      11
Routed  2152/2262 Partitions, Violations =      11
Routed  2153/2262 Partitions, Violations =      11
Routed  2154/2262 Partitions, Violations =      11
Routed  2155/2262 Partitions, Violations =      11
Routed  2156/2262 Partitions, Violations =      11
Routed  2157/2262 Partitions, Violations =      11
Routed  2158/2262 Partitions, Violations =      11
Routed  2159/2262 Partitions, Violations =      16
Routed  2160/2262 Partitions, Violations =      16
Routed  2161/2262 Partitions, Violations =      16
Routed  2162/2262 Partitions, Violations =      16
Routed  2163/2262 Partitions, Violations =      16
Routed  2164/2262 Partitions, Violations =      16
Routed  2165/2262 Partitions, Violations =      16
Routed  2166/2262 Partitions, Violations =      16
Routed  2167/2262 Partitions, Violations =      16
Routed  2168/2262 Partitions, Violations =      16
Routed  2169/2262 Partitions, Violations =      16
Routed  2170/2262 Partitions, Violations =      16
Routed  2171/2262 Partitions, Violations =      16
Routed  2172/2262 Partitions, Violations =      16
Routed  2173/2262 Partitions, Violations =      16
Routed  2174/2262 Partitions, Violations =      16
Routed  2175/2262 Partitions, Violations =      16
Routed  2176/2262 Partitions, Violations =      16
Routed  2177/2262 Partitions, Violations =      17
Routed  2178/2262 Partitions, Violations =      17
Routed  2179/2262 Partitions, Violations =      13
Routed  2180/2262 Partitions, Violations =      21
Routed  2181/2262 Partitions, Violations =      21
Routed  2182/2262 Partitions, Violations =      22
Routed  2183/2262 Partitions, Violations =      22
Routed  2184/2262 Partitions, Violations =      22
Routed  2185/2262 Partitions, Violations =      50
Routed  2186/2262 Partitions, Violations =      54
Routed  2187/2262 Partitions, Violations =      54
Routed  2188/2262 Partitions, Violations =      54
Routed  2189/2262 Partitions, Violations =      54
Routed  2190/2262 Partitions, Violations =      54
Routed  2191/2262 Partitions, Violations =      54
Routed  2192/2262 Partitions, Violations =      54
Routed  2193/2262 Partitions, Violations =      54
Routed  2194/2262 Partitions, Violations =      54
Routed  2195/2262 Partitions, Violations =      54
Routed  2196/2262 Partitions, Violations =      54
Routed  2197/2262 Partitions, Violations =      55
Routed  2198/2262 Partitions, Violations =      55
Routed  2199/2262 Partitions, Violations =      55
Routed  2200/2262 Partitions, Violations =      55
Routed  2201/2262 Partitions, Violations =      55
Routed  2202/2262 Partitions, Violations =      51
Routed  2203/2262 Partitions, Violations =      51
Routed  2204/2262 Partitions, Violations =      51
Routed  2205/2262 Partitions, Violations =      51
Routed  2206/2262 Partitions, Violations =      55
Routed  2207/2262 Partitions, Violations =      55
Routed  2208/2262 Partitions, Violations =      55
Routed  2209/2262 Partitions, Violations =      55
Routed  2210/2262 Partitions, Violations =      59
Routed  2211/2262 Partitions, Violations =      59
Routed  2212/2262 Partitions, Violations =      62
Routed  2213/2262 Partitions, Violations =      62
Routed  2214/2262 Partitions, Violations =      62
Routed  2215/2262 Partitions, Violations =      62
Routed  2216/2262 Partitions, Violations =      62
Routed  2217/2262 Partitions, Violations =      62
Routed  2218/2262 Partitions, Violations =      57
Routed  2219/2262 Partitions, Violations =      57
Routed  2220/2262 Partitions, Violations =      57
Routed  2221/2262 Partitions, Violations =      57
Routed  2222/2262 Partitions, Violations =      57
Routed  2223/2262 Partitions, Violations =      57
Routed  2224/2262 Partitions, Violations =      57
Routed  2225/2262 Partitions, Violations =      54
Routed  2226/2262 Partitions, Violations =      51
Routed  2227/2262 Partitions, Violations =      51
Routed  2228/2262 Partitions, Violations =      51
Routed  2229/2262 Partitions, Violations =      51
Routed  2230/2262 Partitions, Violations =      51
Routed  2231/2262 Partitions, Violations =      51
Routed  2232/2262 Partitions, Violations =      51
Routed  2233/2262 Partitions, Violations =      50
Routed  2234/2262 Partitions, Violations =      50
Routed  2235/2262 Partitions, Violations =      50
Routed  2236/2262 Partitions, Violations =      50
Routed  2237/2262 Partitions, Violations =      22
Routed  2238/2262 Partitions, Violations =      22
Routed  2239/2262 Partitions, Violations =      22
Routed  2240/2262 Partitions, Violations =      22
Routed  2241/2262 Partitions, Violations =      22
Routed  2242/2262 Partitions, Violations =      22
Routed  2243/2262 Partitions, Violations =      22
Routed  2244/2262 Partitions, Violations =      23
Routed  2245/2262 Partitions, Violations =      23
Routed  2246/2262 Partitions, Violations =      23
Routed  2247/2262 Partitions, Violations =      18
Routed  2248/2262 Partitions, Violations =      14
Routed  2249/2262 Partitions, Violations =      11
Routed  2250/2262 Partitions, Violations =      11
Routed  2251/2262 Partitions, Violations =      11
Routed  2252/2262 Partitions, Violations =      6
Routed  2253/2262 Partitions, Violations =      6
Routed  2254/2262 Partitions, Violations =      6
Routed  2255/2262 Partitions, Violations =      6
Routed  2256/2262 Partitions, Violations =      6
Routed  2257/2262 Partitions, Violations =      6
Routed  2258/2262 Partitions, Violations =      6
Routed  2259/2262 Partitions, Violations =      6
Routed  2260/2262 Partitions, Violations =      6
Routed  2261/2262 Partitions, Violations =      6
Routed  2262/2262 Partitions, Violations =      6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Same net spacing : 6

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used  102  Alloctr  103  Proc    0 
[Iter 0] Total (MB): Used  144  Alloctr  147  Proc 10127 

End DR iteration 0 with 2262 parts

Start DR iteration 1: non-uniform partition
Routed  1/6 Partitions, Violations =    4
Routed  2/6 Partitions, Violations =    4
Routed  3/6 Partitions, Violations =    2
Routed  4/6 Partitions, Violations =    0
Routed  5/6 Partitions, Violations =    0
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used  102  Alloctr  103  Proc    0 
[Iter 1] Total (MB): Used  144  Alloctr  147  Proc 10127 

End DR iteration 1 with 6 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = m11/HFSNET_0
Net 2 = m22/HFSNET_0
Net 3 = HFSNET_2
Net 4 = HFSNET_3
Net 5 = HFSNET_4
Net 6 = HFSNET_5
Net 7 = HFSNET_6
Net 8 = HFSNET_7
Net 9 = HFSNET_9
Net 10 = m31/HFSNET_0
Net 11 = HFSNET_10
Net 12 = HFSNET_12
Net 13 = HFSNET_13
Net 14 = HFSNET_14
Net 15 = HFSNET_15
Net 16 = m20/ropt_net_3772
Net 17 = ropt_net_3773
Net 18 = m22/ZBUF_644_41
Net 19 = m21/gre_d_INV_14_4
Net 20 = m22/ZBUF_182_0
Net 21 = m02/ZBUF_5_41
Net 22 = m32/ropt_net_3774
Net 23 = m33/tmp_net2006
Net 24 = m22/gre_BUF_690_4
Net 25 = m11/tmp_net2007
Net 26 = m20/ZBUF_285_4
Net 27 = ZCTSNET_21
Net 28 = m21/HFSNET_1
Net 29 = m01/ZBUF_5_4
Net 30 = m12/ZBUF_2272_4
Net 31 = m10/ZBUF_366_5
Net 32 = m32/gre_d_INV_63_4
Net 33 = m33/ZBUF_9_5
Net 34 = m01/ropt_net_3775
Net 35 = m13/ZBUF_369_6
Net 36 = m22/tmp_net3630
Net 37 = m23/ZBUF_72_6
Net 38 = m33/ZBUF_114_6
Net 39 = m11/ZBUF_346_6
Net 40 = m01/ZINV_231_7
Net 41 = m03/ZBUF_158_7
Net 42 = ZCTSNET_24
Net 43 = m10/ZBUF_993_23
Net 44 = m03/ZBUF_32_8
Net 45 = m20/ZBUF_17_9
Net 46 = m02/ZINV_552_9
Net 47 = m31/ropt_net_3778
Net 48 = m20/ropt_net_3779
Net 49 = m33/ZBUF_44_23
Net 50 = m31/tmp_net3641
Net 51 = ZCTSNET_26
Net 52 = m12/ZBUF_74_23
Net 53 = m22/ZINV_4_11
Net 54 = m11/ZBUF_9_11
Net 55 = m01/ZBUF_5_11
Net 56 = VSS
Net 57 = m12/gre_a_INV_118_4
Net 58 = m22/ropt_net_3780
Net 59 = m30/ropt_net_3781
Net 60 = ZCTSNET_28
Net 61 = m21/ZBUF_40_12
Net 62 = m20/ZBUF_24_45
Net 63 = m33/ZINV_601_15
Net 64 = ZCTSNET_30
Net 65 = m21/ZINV_522_15
Net 66 = m22/ZBUF_434_15
Net 67 = m12/ZINV_424_0
Net 68 = m10/ZINV_288_17
Net 69 = m31/popt_net_28
Net 70 = m33/popt_net_46
Net 71 = m12/popt_net_65
Net 72 = clk
Net 73 = data_arr[23]
Net 74 = data_arr[21]
Net 75 = data_arr[19]
Net 76 = data_arr[16]
Net 77 = data_arr[7]
Net 78 = data_arr[5]
Net 79 = data_arr[1]
Net 80 = data_arr[0]
Net 81 = wt_arr[26]
Net 82 = wt_arr[22]
Net 83 = wt_arr[20]
Net 84 = wt_arr[19]
Net 85 = wt_arr[17]
Net 86 = wt_arr[16]
Net 87 = wt_arr[12]
Net 88 = wt_arr[11]
Net 89 = wt_arr[10]
Net 90 = wt_arr[2]
Net 91 = wt_arr[1]
Net 92 = wt_arr[0]
Net 93 = m31/popt_net_75
Net 94 = m31/popt_net_76
Net 95 = N5
Net 96 = N11
Net 97 = N21
Net 98 = N47
Net 99 = N53
Net 100 = N84
.... and 489 other nets
Total number of changed nets = 589 (out of 6519)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   44  Alloctr   46  Proc 10127 
[ECO: DR] Elapsed real time: 0:00:08 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: DR] Stage (MB): Used   41  Alloctr   42  Proc    0 
[ECO: DR] Total (MB): Used   44  Alloctr   46  Proc 10127 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    104338 micron
Total Number of Contacts =             49627
Total Number of Wires =                47384
Total Number of PtConns =              7188
Total Number of Routed Wires =       47344
Total Routed Wire Length =           103603 micron
Total Number of Routed Contacts =       49627
        Layer             M1 :       1122 micron
        Layer             M2 :      29827 micron
        Layer             M3 :      42825 micron
        Layer             M4 :      13135 micron
        Layer             M5 :      15560 micron
        Layer             M6 :        200 micron
        Layer             M7 :        934 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         60
        Via        VIA56SQ_C :        110
        Via   VIA45SQ_C(rot) :       1704
        Via        VIA34SQ_C :       4917
        Via   VIA34SQ_C(rot) :         26
        Via        VIA23SQ_C :        186
        Via   VIA23SQ_C(rot) :      21226
        Via        VIA12SQ_C :      19213
        Via   VIA12SQ_C(rot) :       1990
        Via       VIA12BAR_C :        173
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :         20

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
        Weight 1     =  0.09% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.91% (21378   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 
  Total double via conversion rate    =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
        Weight 1     =  0.09% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.91% (21378   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 

Total number of nets = 6519
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    104338 micron
Total Number of Contacts =             49627
Total Number of Wires =                47384
Total Number of PtConns =              7188
Total Number of Routed Wires =       47344
Total Routed Wire Length =           103603 micron
Total Number of Routed Contacts =       49627
        Layer             M1 :       1122 micron
        Layer             M2 :      29827 micron
        Layer             M3 :      42825 micron
        Layer             M4 :      13135 micron
        Layer             M5 :      15560 micron
        Layer             M6 :        200 micron
        Layer             M7 :        934 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA67SQ_C(rot) :         60
        Via        VIA56SQ_C :        110
        Via   VIA45SQ_C(rot) :       1704
        Via        VIA34SQ_C :       4917
        Via   VIA34SQ_C(rot) :         26
        Via        VIA23SQ_C :        186
        Via   VIA23SQ_C(rot) :      21226
        Via        VIA12SQ_C :      19213
        Via   VIA12SQ_C(rot) :       1990
        Via       VIA12BAR_C :        173
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :         20

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
        Weight 1     =  0.09% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.91% (21378   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 
  Total double via conversion rate    =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
 
  The optimized via conversion rate based on total routed via count =  0.04% (20 / 49627 vias)
 
    Layer VIA1       =  0.09% (20     / 21398   vias)
        Weight 1     =  0.09% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.91% (21378   vias)
    Layer VIA2       =  0.00% (0      / 21412   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (21412   vias)
    Layer VIA3       =  0.00% (0      / 4943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4943    vias)
    Layer VIA4       =  0.00% (0      / 1704    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1704    vias)
    Layer VIA5       =  0.00% (0      / 110     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (110     vias)
    Layer VIA6       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 589 nets with eco mode
[ECO: End] Elapsed real time: 0:00:08 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 10127 

Route-opt ECO routing complete            CPU:  1226 s (  0.34 hr )  ELAPSE:   614 s (  0.17 hr )  MEM-PEAK:  2998 MB
Co-efficient Ratio Summary:
4.193421615723  6.578038288677  2.479639392114  7.744180040401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  94.510597209339  8.635250054203  0.781719340852  7.442001311238  3.181105449079
6.992250273155  4.646239001157  3.823702713775  3.871853696193  1.424294066690  9.687527899646  6.131807232944  1.465787132247  8.763589181730  1.911351536960  006.530745894270  0.149308847071  0.450544140375
0.206053172089  3.458842790137  2.201167451281  9.678486367786  2.243056717040  2.387977150003  2.845095897059  6.111512571470  1.287396892338  5.135512669827  978.935420611837  2.510954799031  3.640304158676
0.973162284051  9.438536997104  1.999976676420  8.734711176321  0.639326676790  7.806332698313  1.428863018788  0.581792032300  7.234353912870  7.003732170504  647.743406203928  1.737271195549  5.440024800210
0.661101298375  5.896556949156  6.530637093288  8.088213126857  2.536784759133  4.182635409027  9.263772609823  6.528340826142  5.386746381284  6.529199587474  155.467440565679  6.622462910438  8.562191681344
6.103618161036  2.107150538905  5.776740075551  2.107964756246  9.756204172738  7.119392116086  7.338065048868  2.345947245890  2.409336848439  4.994489811154  035.032301292444  5.221961786795  9.190433359076
8.921970431890  1.209151471043  4.354662394453  2.681432200558  8.346071932652  2.482444637945  6.735048707054  5.116827160128  8.871734337185  1.099395727083  866.681552572683  8.947632373831  1.169449432707
4.529946669265  3.090979857394  5.580726584592  1.131307363510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730983342  576.137547043502  1.622552238913  1.214722152773
1.115678223401  2.351914501466  5.616128008943  2.201966528426  0.313258584450  2.480255136313  5.935952135354  0.756345120128  0.412347751812  6.530005320004  219.743487331833  8.725512036751  5.577852184848
3.731125494782  8.010550680369  4.941242506900  3.053163009007  6.272701123308  1.071784525607  4.711099858514  7.436404232764  6.769794349324  2.169387801551  233.071912830050  8.203586472685  5.030650496142
1.411696280413  3.341418519197  5.155650127350  9.893608813670  2.642545902020  9.208464997847  1.495117746745  7.734047317127  4.721421981592  0.740044533141  508.699389735249  8.437099377382  9.861455227982
0.610319030552  2.452956418633  5.954772877291  0.869639574031  0.378470936415  1.570274113361  5.647669442469  7.665052395659  2.108748021896  4.738238044014  773.298125010419  3.422561584805  8.038654430247
9.639287289057  4.187540685603  5.050000537972  9.565839684556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509951607  956.702114327442  0.835077959839  1.560971496992
2.502608336929  2.395006697344  7.022122877392  8.402967831424  2.940666909687  5.278996466131  8.072329441465  7.879322478763  5.891811221911  3.510369709637  485.496879300148  4.439775934372  0.644983350206
0.531697675731  8.422996496722  1.679507933199  4.739673762243  0.567170402387  9.771500032845  0.958970596111  5.123714701287  3.968927205135  5.121698378351  432.244045972519  0.998295537562  8.244066360973
1.622717391711  5.364966165410  9.761759322255  7.087769110639  3.266767907806  3.326983131428  8.630187880581  7.928323007234  3.539122627003  7.326705145049  512.000966881736  3.162250619362  5.441582700661
Information: The net parasitics of block MMU are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
Information: Design MMU has 6326 nets, 0 global routed, 6324 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'MMU'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: MMU 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 6324 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6324, routed nets = 6324, across physical hierarchy nets = 0, parasitics cached nets = 6324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: INPUTS
9: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1243     2.9297     73   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1243     2.9297   2.9297     73   0.0000     0.0000      0        0     0.0000        2 1440869376
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1243     2.9297   2.9297     73   0.0000     0.0000      0        0     0.0000        2 1440869376     19621.95       5806
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.1243     2.9297   2.9297     73   0.0000     0.0000      0        0        2 1440869376     19621.95       5806

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization complete                 4.15        4.15      0.00         0      19621.95  1440869376.00        5806              0.17      2998

Route-opt command complete                CPU:  1237 s (  0.34 hr )  ELAPSE:   617 s (  0.17 hr )  MEM-PEAK:  2998 MB
Route-opt command statistics  CPU=135 sec (0.04 hr) ELAPSED=45 sec (0.01 hr) MEM-PEAK=2.928 GB
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[6546]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-11 21:53:08 / Session:  00:10:17 / Command:  00:00:46 / CPU:  00:02:18 / Memory: 2999 MB (FLW-8100)
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3240 total shapes.
Layer M2: cached 118 shapes out of 30437 total shapes.
Cached 25606 vias out of 120840 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Regular Filler Insertion Complete
... 16868 of regular filler SHFILL128_RVT inserted
... 391 of regular filler SHFILL64_RVT inserted
... 14361 of regular filler SHFILL3_RVT inserted
... 1554 of regular filler SHFILL2_RVT inserted
... 1273 of regular filler SHFILL1_RVT inserted
Information: Saving 'MMU_lib:MMU.design' to 'MMU_lib:route2.design'. (DES-028)
Information: Saving block 'MMU_lib:MMU.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design MMU has 6326 nets, 0 global routed, 6324 detail routed. (NEX-024)
NEX: extract design MMU
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned ON for design 'MMU_lib:MMU.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/MMU.route2.Cmax_125.spef.gz 
spefName ../outputs/MMU.route2.Cmax_125.spef.gz, corner name slow 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: SPEF output -mt with 4 threads (NEX-014)
NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 3718 out of 3728 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 46 out of 56 POW-080 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> gui_start
icc2_shell> gui_start
icc2_shell> 