$version Generated by VerilatedVcd $end
$date Thu Oct 27 18:54:58 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 & count [7:0] $end
  $var wire  1 % en $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire 32 ' WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire  8 & count [7:0] $end
   $var wire  1 % en $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00000000 &
b00000000000000000000000000001000 '
#1
0#
#24
1#
0$
1%
#25
0#
#42
1#
b00000001 &
#43
0#
#52
1#
b00000010 &
#53
0#
#66
1#
b00000011 &
#67
0#
#86
1#
b00000100 &
#87
0#
#140
1#
b00000101 &
#141
0#
#152
1#
b00000110 &
#153
0#
#168
1#
b00000111 &
#169
0#
#170
1#
b00001000 &
#171
0#
#172
1#
b00001001 &
#173
0#
#174
1#
b00001010 &
#175
0#
#182
1#
b00001011 &
#183
0#
#184
1#
b00001100 &
#185
0#
#186
1#
b00001101 &
#187
0#
#188
1#
b00001110 &
#189
0#
#190
1#
b00001111 &
#191
0#
#194
1#
b00010000 &
#195
0#
#196
1#
b00010001 &
#197
0#
#198
1#
b00010010 &
#199
0#
#556
1#
b00010011 &
#557
0#
