Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id A551E124022
	for <lists+linux-kernel@lfdr.de>; Wed, 18 Dec 2019 08:14:55 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726695AbfLRHOv (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Wed, 18 Dec 2019 02:14:51 -0500
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:12067 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725881AbfLRHOu (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 18 Dec 2019 02:14:50 -0500
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5df9d1df0000>; Tue, 17 Dec 2019 23:14:39 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Tue, 17 Dec 2019 23:14:48 -0800
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Tue, 17 Dec 2019 23:14:48 -0800
Received: from [10.2.164.84] (172.20.13.39) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 18 Dec
 2019 07:14:47 +0000
Subject: Re: [PATCH v4 13/19] ASoC: tegra: Add fallback implementation for
 audio mclk
To:     Dmitry Osipenko <digetx@gmail.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <mperttunen@nvidia.com>,
        <gregkh@linuxfoundation.org>, <sboyd@kernel.org>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>
CC:     <pdeschrijver@nvidia.com>, <pgaikwad@nvidia.com>,
        <spujar@nvidia.com>, <josephl@nvidia.com>,
        <daniel.lezcano@linaro.org>, <mmaddireddy@nvidia.com>,
        <markz@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
References: <1576613046-17159-1-git-send-email-skomatineni@nvidia.com>
 <1576613046-17159-14-git-send-email-skomatineni@nvidia.com>
 <e2f96102-33fa-cbe5-f488-666b7b7ffb06@gmail.com>
 <7e49fef8-112c-1694-9316-7a23db8a01a4@gmail.com>
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
Message-ID: <66a28f8a-82e8-5b12-464c-4c91441d1511@nvidia.com>
Date:   Tue, 17 Dec 2019 23:14:46 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.7.2
MIME-Version: 1.0
In-Reply-To: <7e49fef8-112c-1694-9316-7a23db8a01a4@gmail.com>
X-Originating-IP: [172.20.13.39]
X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To
 HQMAIL107.nvidia.com (172.20.187.13)
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Transfer-Encoding: quoted-printable
Content-Language: en-US
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1576653279; bh=wEz6Ay8yiQe2GsVV1wxRrNco2RvygXF2+yfjYUns7fQ=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding:
         Content-Language;
        b=KYmT4pnK+P+T6EgrAR8DilEBnQ4sf1uZoI0DjwAIIGozE9LvV3t18wMJMUp1ODUiZ
         YBx6CVnSAixFzeBVLhtPBHz3AM3uhLpcK4MbB4tkjfr9fFjKsCEbyeHERszl9YjS+d
         SFEY1Jc0KrvWj1c7hkbEIdcXtRatAxGrugDFx0Xux9Of+jT9burRmaHcryaOg3EkbC
         GF4CMb+haxcN+EPf2mc9hkj9QBLr8A3CX7wC+vp22ln9TdfhzI4oUCx/+7NuF5Qh6t
         jr6sRjJZEQDZl/7lwCJJDJ2+1SHM4PQxmhDamNF7WHvDsWZvmNlpV8CopekWVqP/J7
         LqAOtMltQc+NA==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 12/17/19 11:01 PM, Dmitry Osipenko wrote:
> 18.12.2019 09:59, Dmitry Osipenko =D0=BF=D0=B8=D1=88=D0=B5=D1=82:
>> 17.12.2019 23:04, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82:
>>> mclk is from clk_out_1 which is part of Tegra PMC block and pmc clocks
>>> are moved to Tegra PMC driver with pmc as clock provider and using pmc
>>> clock ids.
>>>
>>> New device tree uses clk_out_1 from pmc clock provider.
>>>
>>> So, this patch adds implementation for mclk fallback to extern1 when
>>> retrieving mclk returns -ENOENT to be backward compatible of new device
>>> tree with older kernels.
>>>
>>> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
>>> ---
>>>   sound/soc/tegra/tegra_asoc_utils.c | 11 ++++++++++-
>>>   1 file changed, 10 insertions(+), 1 deletion(-)
>>>
>>> diff --git a/sound/soc/tegra/tegra_asoc_utils.c b/sound/soc/tegra/tegra=
_asoc_utils.c
>>> index fe9ca8acd0fb..1b88c6043082 100644
>>> --- a/sound/soc/tegra/tegra_asoc_utils.c
>>> +++ b/sound/soc/tegra/tegra_asoc_utils.c
>>> @@ -191,7 +191,16 @@ int tegra_asoc_utils_init(struct tegra_asoc_utils_=
data *data,
>>>   	data->clk_cdev1 =3D devm_clk_get(dev, "mclk");
>>>   	if (IS_ERR(data->clk_cdev1)) {
>>>   		dev_err(data->dev, "Can't retrieve clk cdev1\n");
>>> -		return PTR_ERR(data->clk_cdev1);
>>> +		if (PTR_ERR(data->clk_cdev1) !=3D -ENOENT)
>>> +			return PTR_ERR(data->clk_cdev1);
>>> +		/* Fall back to extern1 */
>>> +		data->clk_cdev1 =3D devm_clk_get(dev, "extern1");
>>> +		if (IS_ERR(data->clk_cdev1)) {
>>> +			dev_err(data->dev, "Can't retrieve clk extern1\n");
>>> +			return PTR_ERR(data->clk_cdev1);
>>> +		}
>>> +
>>> +		dev_err(data->dev, "Falling back to extern1\n");
>>>   	}
>>>  =20
>>>   	/*
>>>
>> [    1.769091] ------------[ cut here ]------------
>> [    1.769249] WARNING: CPU: 2 PID: 1 at drivers/clk/clk.c:954
>> clk_core_disable+0xa5/0x1d4
>> [    1.769330] clk_out_1 already disabled
>> [    1.769459] Modules linked in:
>> [    1.769541] CPU: 2 PID: 1 Comm: swapper/0 Not tainted
>> 5.5.0-rc1-next-20191213-00167-g6b9fbcdac8f3-dirty #266
>> [    1.769676] Hardware name: NVIDIA Tegra SoC (Flattened Device Tree)
>> [    1.769775] [<c010e4bd>] (unwind_backtrace) from [<c010a0fd>]
>> (show_stack+0x11/0x14)
>> [    1.769918] [<c010a0fd>] (show_stack) from [<c09a37b1>]
>> (dump_stack+0x85/0x94)
>> [    1.770061] [<c09a37b1>] (dump_stack) from [<c011f3d1>]
>> (__warn+0xc1/0xc4)
>> [    1.770144] [<c011f3d1>] (__warn) from [<c011f691>]
>> (warn_slowpath_fmt+0x61/0x78)
>> [    1.770285] [<c011f691>] (warn_slowpath_fmt) from [<c04a0e7d>]
>> (clk_core_disable+0xa5/0x1d4)
>> [    1.770427] [<c04a0e7d>] (clk_core_disable) from [<c04a0fc3>]
>> (clk_core_disable_lock+0x17/0x20)
>> [    1.770516] [<c04a0fc3>] (clk_core_disable_lock) from [<c07792bb>]
>> (tegra_asoc_utils_set_rate+0x53/0x208)
>> [    1.770662] [<c07792bb>] (tegra_asoc_utils_set_rate) from
>> [<c077b8c5>] (tegra_rt5640_probe+0xd5/0x128)
>> [    1.770808] [<c077b8c5>] (tegra_rt5640_probe) from [<c0555eb7>]
>> (platform_drv_probe+0x33/0x68)
>> [    1.770958] [<c0555eb7>] (platform_drv_probe) from [<c055471d>]
>> (really_probe+0x14d/0x240)
>> [    1.771099] [<c055471d>] (really_probe) from [<c055493f>]
>> (driver_probe_device+0x43/0x11c)
>> [    1.771187] [<c055493f>] (driver_probe_device) from [<c0554b25>]
>> (device_driver_attach+0x3d/0x40)
>> [    1.771328] [<c0554b25>] (device_driver_attach) from [<c0554b5f>]
>> (__driver_attach+0x37/0x78)
>> [    1.771469] [<c0554b5f>] (__driver_attach) from [<c05532fb>]
>> (bus_for_each_dev+0x43/0x6c)
>> [    1.771609] [<c05532fb>] (bus_for_each_dev) from [<c0553e0f>]
>> (bus_add_driver+0xe3/0x148)
>> [    1.771692] [<c0553e0f>] (bus_add_driver) from [<c055531d>]
>> (driver_register+0x39/0xa0)
>> [    1.771833] [<c055531d>] (driver_register) from [<c0102c2f>]
>> (do_one_initcall+0x43/0x1bc)
>> [    1.771979] [<c0102c2f>] (do_one_initcall) from [<c1000ce5>]
>> (kernel_init_freeable+0x121/0x194)
>> [    1.772129] [<c1000ce5>] (kernel_init_freeable) from [<c09b40e9>]
>> (kernel_init+0xd/0xd0)
>> [    1.772215] [<c09b40e9>] (kernel_init) from [<c01010bd>]
>> (ret_from_fork+0x11/0x34)
>> [    1.772349] Exception stack(0xde907fb0 to 0xde907ff8)
>>
> Although, that's probably related to the "ASoC: tegra: Add initial
> parent configuration for audio mclk".
>
Actually I see these warnings of already unprepared and already disabled=20
for pll_a, pll_a_out0, and clk_out_1 even without this whole patch=20
series as well.

I think its from tegra_asoc_utils_set_rate() doing clk_disable_unprepare=20
and these clocks are already unprepared and disabled so its just warning=20
from clk_core_unprepare and clk_core_disable.


