===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 30.3596 seconds

  ----Wall Time----  ----Name----
    3.8490 ( 12.7%)  FIR Parser
   14.2991 ( 47.1%)  'firrtl.circuit' Pipeline
    1.3650 (  4.5%)    'firrtl.module' Pipeline
    1.2408 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1241 (  0.4%)      LowerCHIRRTL
    0.0947 (  0.3%)    InferWidths
    0.7061 (  2.3%)    InferResets
    0.0200 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6894 (  2.3%)    LowerFIRRTLTypes
    5.9921 ( 19.7%)    'firrtl.module' Pipeline
    0.8924 (  2.9%)      ExpandWhens
    5.0997 ( 16.8%)      Canonicalizer
    0.3941 (  1.3%)    Inliner
    1.1413 (  3.8%)    IMConstProp
    0.0300 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.9163 ( 12.9%)    'firrtl.module' Pipeline
    3.9162 ( 12.9%)      Canonicalizer
    2.3817 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    6.8175 ( 22.5%)  'hw.module' Pipeline
    0.0796 (  0.3%)    HWCleanup
    0.9907 (  3.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.6723 ( 18.7%)    Canonicalizer
    0.0749 (  0.2%)    HWLegalizeModules
    0.3004 (  1.0%)  HWLegalizeNames
    0.8423 (  2.8%)  'hw.module' Pipeline
    0.8423 (  2.8%)    PrettifyVerilog
    1.8678 (  6.2%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   30.3596 (100.0%)  Total

{
  totalTime: 30.385,
  maxMemory: 596324352
}
