

================================================================
== Vivado HLS Report for 'squeeze_out_1'
================================================================
* Date:           Sat Feb 15 08:00:35 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      575|      576| 2.875 us | 2.880 us |  575|  576|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |      575|      575|         1|          1|          1|   576|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    321|    -|
|Register         |        -|      -|      13|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      13|    352|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_361_p2           |     +    |      0|  0|  14|          10|           1|
    |icmp_ln122_fu_367_p2  |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  31|          22|          13|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |i_01_reg_347      |   9|          2|   10|         20|
    |in_0_V_V_blk_n    |   9|          2|    1|          2|
    |in_10_V_V_blk_n   |   9|          2|    1|          2|
    |in_11_V_V_blk_n   |   9|          2|    1|          2|
    |in_12_V_V_blk_n   |   9|          2|    1|          2|
    |in_13_V_V_blk_n   |   9|          2|    1|          2|
    |in_14_V_V_blk_n   |   9|          2|    1|          2|
    |in_15_V_V_blk_n   |   9|          2|    1|          2|
    |in_1_V_V_blk_n    |   9|          2|    1|          2|
    |in_2_V_V_blk_n    |   9|          2|    1|          2|
    |in_3_V_V_blk_n    |   9|          2|    1|          2|
    |in_4_V_V_blk_n    |   9|          2|    1|          2|
    |in_5_V_V_blk_n    |   9|          2|    1|          2|
    |in_6_V_V_blk_n    |   9|          2|    1|          2|
    |in_7_V_V_blk_n    |   9|          2|    1|          2|
    |in_8_V_V_blk_n    |   9|          2|    1|          2|
    |in_9_V_V_blk_n    |   9|          2|    1|          2|
    |out_0_V_V_blk_n   |   9|          2|    1|          2|
    |out_10_V_V_blk_n  |   9|          2|    1|          2|
    |out_11_V_V_blk_n  |   9|          2|    1|          2|
    |out_12_V_V_blk_n  |   9|          2|    1|          2|
    |out_13_V_V_blk_n  |   9|          2|    1|          2|
    |out_14_V_V_blk_n  |   9|          2|    1|          2|
    |out_15_V_V_blk_n  |   9|          2|    1|          2|
    |out_1_V_V_blk_n   |   9|          2|    1|          2|
    |out_2_V_V_blk_n   |   9|          2|    1|          2|
    |out_3_V_V_blk_n   |   9|          2|    1|          2|
    |out_4_V_V_blk_n   |   9|          2|    1|          2|
    |out_5_V_V_blk_n   |   9|          2|    1|          2|
    |out_6_V_V_blk_n   |   9|          2|    1|          2|
    |out_7_V_V_blk_n   |   9|          2|    1|          2|
    |out_8_V_V_blk_n   |   9|          2|    1|          2|
    |out_9_V_V_blk_n   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 321|         71|   44|         89|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |ap_done_reg   |   1|   0|    1|          0|
    |i_01_reg_347  |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  13|   0|   13|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | squeeze_out.1 | return value |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |    in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |    in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |    in_0_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |    in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |    in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |    in_1_V_V   |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |    in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |    in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |    in_2_V_V   |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |    in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |    in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |    in_3_V_V   |    pointer   |
|in_4_V_V_dout      |  in |   16|   ap_fifo  |    in_4_V_V   |    pointer   |
|in_4_V_V_empty_n   |  in |    1|   ap_fifo  |    in_4_V_V   |    pointer   |
|in_4_V_V_read      | out |    1|   ap_fifo  |    in_4_V_V   |    pointer   |
|in_5_V_V_dout      |  in |   16|   ap_fifo  |    in_5_V_V   |    pointer   |
|in_5_V_V_empty_n   |  in |    1|   ap_fifo  |    in_5_V_V   |    pointer   |
|in_5_V_V_read      | out |    1|   ap_fifo  |    in_5_V_V   |    pointer   |
|in_6_V_V_dout      |  in |   16|   ap_fifo  |    in_6_V_V   |    pointer   |
|in_6_V_V_empty_n   |  in |    1|   ap_fifo  |    in_6_V_V   |    pointer   |
|in_6_V_V_read      | out |    1|   ap_fifo  |    in_6_V_V   |    pointer   |
|in_7_V_V_dout      |  in |   16|   ap_fifo  |    in_7_V_V   |    pointer   |
|in_7_V_V_empty_n   |  in |    1|   ap_fifo  |    in_7_V_V   |    pointer   |
|in_7_V_V_read      | out |    1|   ap_fifo  |    in_7_V_V   |    pointer   |
|in_8_V_V_dout      |  in |   16|   ap_fifo  |    in_8_V_V   |    pointer   |
|in_8_V_V_empty_n   |  in |    1|   ap_fifo  |    in_8_V_V   |    pointer   |
|in_8_V_V_read      | out |    1|   ap_fifo  |    in_8_V_V   |    pointer   |
|in_9_V_V_dout      |  in |   16|   ap_fifo  |    in_9_V_V   |    pointer   |
|in_9_V_V_empty_n   |  in |    1|   ap_fifo  |    in_9_V_V   |    pointer   |
|in_9_V_V_read      | out |    1|   ap_fifo  |    in_9_V_V   |    pointer   |
|in_10_V_V_dout     |  in |   16|   ap_fifo  |   in_10_V_V   |    pointer   |
|in_10_V_V_empty_n  |  in |    1|   ap_fifo  |   in_10_V_V   |    pointer   |
|in_10_V_V_read     | out |    1|   ap_fifo  |   in_10_V_V   |    pointer   |
|in_11_V_V_dout     |  in |   16|   ap_fifo  |   in_11_V_V   |    pointer   |
|in_11_V_V_empty_n  |  in |    1|   ap_fifo  |   in_11_V_V   |    pointer   |
|in_11_V_V_read     | out |    1|   ap_fifo  |   in_11_V_V   |    pointer   |
|in_12_V_V_dout     |  in |   16|   ap_fifo  |   in_12_V_V   |    pointer   |
|in_12_V_V_empty_n  |  in |    1|   ap_fifo  |   in_12_V_V   |    pointer   |
|in_12_V_V_read     | out |    1|   ap_fifo  |   in_12_V_V   |    pointer   |
|in_13_V_V_dout     |  in |   16|   ap_fifo  |   in_13_V_V   |    pointer   |
|in_13_V_V_empty_n  |  in |    1|   ap_fifo  |   in_13_V_V   |    pointer   |
|in_13_V_V_read     | out |    1|   ap_fifo  |   in_13_V_V   |    pointer   |
|in_14_V_V_dout     |  in |   16|   ap_fifo  |   in_14_V_V   |    pointer   |
|in_14_V_V_empty_n  |  in |    1|   ap_fifo  |   in_14_V_V   |    pointer   |
|in_14_V_V_read     | out |    1|   ap_fifo  |   in_14_V_V   |    pointer   |
|in_15_V_V_dout     |  in |   16|   ap_fifo  |   in_15_V_V   |    pointer   |
|in_15_V_V_empty_n  |  in |    1|   ap_fifo  |   in_15_V_V   |    pointer   |
|in_15_V_V_read     | out |    1|   ap_fifo  |   in_15_V_V   |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V   |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V   |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V   |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V   |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V   |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V   |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V   |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V   |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V   |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V   |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V   |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V   |    pointer   |
|out_4_V_V_din      | out |   16|   ap_fifo  |   out_4_V_V   |    pointer   |
|out_4_V_V_full_n   |  in |    1|   ap_fifo  |   out_4_V_V   |    pointer   |
|out_4_V_V_write    | out |    1|   ap_fifo  |   out_4_V_V   |    pointer   |
|out_5_V_V_din      | out |   16|   ap_fifo  |   out_5_V_V   |    pointer   |
|out_5_V_V_full_n   |  in |    1|   ap_fifo  |   out_5_V_V   |    pointer   |
|out_5_V_V_write    | out |    1|   ap_fifo  |   out_5_V_V   |    pointer   |
|out_6_V_V_din      | out |   16|   ap_fifo  |   out_6_V_V   |    pointer   |
|out_6_V_V_full_n   |  in |    1|   ap_fifo  |   out_6_V_V   |    pointer   |
|out_6_V_V_write    | out |    1|   ap_fifo  |   out_6_V_V   |    pointer   |
|out_7_V_V_din      | out |   16|   ap_fifo  |   out_7_V_V   |    pointer   |
|out_7_V_V_full_n   |  in |    1|   ap_fifo  |   out_7_V_V   |    pointer   |
|out_7_V_V_write    | out |    1|   ap_fifo  |   out_7_V_V   |    pointer   |
|out_8_V_V_din      | out |   16|   ap_fifo  |   out_8_V_V   |    pointer   |
|out_8_V_V_full_n   |  in |    1|   ap_fifo  |   out_8_V_V   |    pointer   |
|out_8_V_V_write    | out |    1|   ap_fifo  |   out_8_V_V   |    pointer   |
|out_9_V_V_din      | out |   16|   ap_fifo  |   out_9_V_V   |    pointer   |
|out_9_V_V_full_n   |  in |    1|   ap_fifo  |   out_9_V_V   |    pointer   |
|out_9_V_V_write    | out |    1|   ap_fifo  |   out_9_V_V   |    pointer   |
|out_10_V_V_din     | out |   16|   ap_fifo  |   out_10_V_V  |    pointer   |
|out_10_V_V_full_n  |  in |    1|   ap_fifo  |   out_10_V_V  |    pointer   |
|out_10_V_V_write   | out |    1|   ap_fifo  |   out_10_V_V  |    pointer   |
|out_11_V_V_din     | out |   16|   ap_fifo  |   out_11_V_V  |    pointer   |
|out_11_V_V_full_n  |  in |    1|   ap_fifo  |   out_11_V_V  |    pointer   |
|out_11_V_V_write   | out |    1|   ap_fifo  |   out_11_V_V  |    pointer   |
|out_12_V_V_din     | out |   16|   ap_fifo  |   out_12_V_V  |    pointer   |
|out_12_V_V_full_n  |  in |    1|   ap_fifo  |   out_12_V_V  |    pointer   |
|out_12_V_V_write   | out |    1|   ap_fifo  |   out_12_V_V  |    pointer   |
|out_13_V_V_din     | out |   16|   ap_fifo  |   out_13_V_V  |    pointer   |
|out_13_V_V_full_n  |  in |    1|   ap_fifo  |   out_13_V_V  |    pointer   |
|out_13_V_V_write   | out |    1|   ap_fifo  |   out_13_V_V  |    pointer   |
|out_14_V_V_din     | out |   16|   ap_fifo  |   out_14_V_V  |    pointer   |
|out_14_V_V_full_n  |  in |    1|   ap_fifo  |   out_14_V_V  |    pointer   |
|out_14_V_V_write   | out |    1|   ap_fifo  |   out_14_V_V  |    pointer   |
|out_15_V_V_din     | out |   16|   ap_fifo  |   out_15_V_V  |    pointer   |
|out_15_V_V_full_n  |  in |    1|   ap_fifo  |   out_15_V_V  |    pointer   |
|out_15_V_V_write   | out |    1|   ap_fifo  |   out_15_V_V  |    pointer   |
+-------------------+-----+-----+------------+---------------+--------------+

