INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/synth/timing/xsim/mac_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
