<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › nvme.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>nvme.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for the NVM Express interface</span>
<span class="cm"> * Copyright (c) 2011, Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc., </span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _LINUX_NVME_H</span>
<span class="cp">#define _LINUX_NVME_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="k">struct</span> <span class="n">nvme_bar</span> <span class="p">{</span>
	<span class="n">__u64</span>			<span class="n">cap</span><span class="p">;</span>	<span class="cm">/* Controller Capabilities */</span>
	<span class="n">__u32</span>			<span class="n">vs</span><span class="p">;</span>	<span class="cm">/* Version */</span>
	<span class="n">__u32</span>			<span class="n">intms</span><span class="p">;</span>	<span class="cm">/* Interrupt Mask Set */</span>
	<span class="n">__u32</span>			<span class="n">intmc</span><span class="p">;</span>	<span class="cm">/* Interrupt Mask Clear */</span>
	<span class="n">__u32</span>			<span class="n">cc</span><span class="p">;</span>	<span class="cm">/* Controller Configuration */</span>
	<span class="n">__u32</span>			<span class="n">rsvd1</span><span class="p">;</span>	<span class="cm">/* Reserved */</span>
	<span class="n">__u32</span>			<span class="n">csts</span><span class="p">;</span>	<span class="cm">/* Controller Status */</span>
	<span class="n">__u32</span>			<span class="n">rsvd2</span><span class="p">;</span>	<span class="cm">/* Reserved */</span>
	<span class="n">__u32</span>			<span class="n">aqa</span><span class="p">;</span>	<span class="cm">/* Admin Queue Attributes */</span>
	<span class="n">__u64</span>			<span class="n">asq</span><span class="p">;</span>	<span class="cm">/* Admin SQ Base Address */</span>
	<span class="n">__u64</span>			<span class="n">acq</span><span class="p">;</span>	<span class="cm">/* Admin CQ Base Address */</span>
<span class="p">};</span>

<span class="cp">#define NVME_CAP_TIMEOUT(cap)	(((cap) &gt;&gt; 24) &amp; 0xff)</span>
<span class="cp">#define NVME_CAP_STRIDE(cap)	(((cap) &gt;&gt; 32) &amp; 0xf)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_CC_ENABLE</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_CC_CSS_NVM</span>		<span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_CC_MPS_SHIFT</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">NVME_CC_ARB_RR</span>		<span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">NVME_CC_ARB_WRRU</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">NVME_CC_ARB_VS</span>		<span class="o">=</span> <span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">NVME_CC_SHN_NONE</span>	<span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">NVME_CC_SHN_NORMAL</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">NVME_CC_SHN_ABRUPT</span>	<span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">NVME_CC_IOSQES</span>		<span class="o">=</span> <span class="mi">6</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">NVME_CC_IOCQES</span>		<span class="o">=</span> <span class="mi">4</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">NVME_CSTS_RDY</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_CSTS_CFS</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">NVME_CSTS_SHST_NORMAL</span>	<span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">NVME_CSTS_SHST_OCCUR</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">NVME_CSTS_SHST_CMPLT</span>	<span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_id_power_state</span> <span class="p">{</span>
	<span class="n">__le16</span>			<span class="n">max_power</span><span class="p">;</span>	<span class="cm">/* centiwatts */</span>
	<span class="n">__u16</span>			<span class="n">rsvd2</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">entry_lat</span><span class="p">;</span>	<span class="cm">/* microseconds */</span>
	<span class="n">__le32</span>			<span class="n">exit_lat</span><span class="p">;</span>	<span class="cm">/* microseconds */</span>
	<span class="n">__u8</span>			<span class="n">read_tput</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">read_lat</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">write_tput</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">write_lat</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd16</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define NVME_VS(major, minor)	(major &lt;&lt; 16 | minor)</span>

<span class="k">struct</span> <span class="n">nvme_id_ctrl</span> <span class="p">{</span>
	<span class="n">__le16</span>			<span class="n">vid</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">ssvid</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">sn</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span>
	<span class="kt">char</span>			<span class="n">mn</span><span class="p">[</span><span class="mi">40</span><span class="p">];</span>
	<span class="kt">char</span>			<span class="n">fr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">rab</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">ieee</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">mic</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">mdts</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd78</span><span class="p">[</span><span class="mi">178</span><span class="p">];</span>
	<span class="n">__le16</span>			<span class="n">oacs</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">acl</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">aerl</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">frmw</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">lpa</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">elpe</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">npss</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd264</span><span class="p">[</span><span class="mi">248</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">sqes</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">cqes</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd514</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le32</span>			<span class="n">nn</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">oncs</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">fuses</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">fna</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">vwc</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">awun</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">awupf</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd530</span><span class="p">[</span><span class="mi">1518</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nvme_id_power_state</span>	<span class="n">psd</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">vs</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_lbaf</span> <span class="p">{</span>
	<span class="n">__le16</span>			<span class="n">ms</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">ds</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rp</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_id_ns</span> <span class="p">{</span>
	<span class="n">__le64</span>			<span class="n">nsze</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">ncap</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">nuse</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">nsfeat</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">nlbaf</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flbas</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">mc</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">dpc</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">dps</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd30</span><span class="p">[</span><span class="mi">98</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nvme_lbaf</span>	<span class="n">lbaf</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">rsvd192</span><span class="p">[</span><span class="mi">192</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">vs</span><span class="p">[</span><span class="mi">3712</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_NS_FEAT_THIN</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_LBAF_RP_BEST</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_LBAF_RP_BETTER</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">NVME_LBAF_RP_GOOD</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">NVME_LBAF_RP_DEGRADED</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_lba_range_type</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">type</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">attributes</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">rsvd2</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>
	<span class="n">__u64</span>			<span class="n">slba</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">nlb</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">guid</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">__u8</span>			<span class="n">rsvd48</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_LBART_TYPE_FS</span>	<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">NVME_LBART_TYPE_RAID</span>	<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">NVME_LBART_TYPE_CACHE</span>	<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">NVME_LBART_TYPE_SWAP</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>

	<span class="n">NVME_LBART_ATTRIB_TEMP</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_LBART_ATTRIB_HIDE</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* I/O commands */</span>

<span class="k">enum</span> <span class="n">nvme_opcode</span> <span class="p">{</span>
	<span class="n">nvme_cmd_flush</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">nvme_cmd_write</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">nvme_cmd_read</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">nvme_cmd_write_uncor</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">nvme_cmd_compare</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">nvme_cmd_dsm</span>		<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_common_command</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">nsid</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">cdw2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">metadata</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp2</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">cdw10</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_rw_command</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">nsid</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">rsvd2</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">metadata</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp2</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">slba</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">length</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">control</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">dsmgmt</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">reftag</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">apptag</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">appmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_RW_LR</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">NVME_RW_FUA</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_UNSPEC</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_TYPICAL</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_RARE</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_READS</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_WRITES</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_RW</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_ONCE</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_PREFETCH</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_FREQ_TEMP</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_LATENCY_NONE</span>	<span class="o">=</span> <span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_LATENCY_IDLE</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_LATENCY_NORM</span>	<span class="o">=</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_LATENCY_LOW</span>		<span class="o">=</span> <span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_SEQ_REQ</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">NVME_RW_DSM_COMPRESSED</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Admin commands */</span>

<span class="k">enum</span> <span class="n">nvme_admin_opcode</span> <span class="p">{</span>
	<span class="n">nvme_admin_delete_sq</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">nvme_admin_create_sq</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">nvme_admin_get_log_page</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">nvme_admin_delete_cq</span>		<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">nvme_admin_create_cq</span>		<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">nvme_admin_identify</span>		<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">nvme_admin_abort_cmd</span>		<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">nvme_admin_set_features</span>		<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">nvme_admin_get_features</span>		<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">nvme_admin_async_event</span>		<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">nvme_admin_activate_fw</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">nvme_admin_download_fw</span>		<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span>
	<span class="n">nvme_admin_format_nvm</span>		<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="n">nvme_admin_security_send</span>	<span class="o">=</span> <span class="mh">0x81</span><span class="p">,</span>
	<span class="n">nvme_admin_security_recv</span>	<span class="o">=</span> <span class="mh">0x82</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_QUEUE_PHYS_CONTIG</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">NVME_CQ_IRQ_ENABLED</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NVME_SQ_PRIO_URGENT</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NVME_SQ_PRIO_HIGH</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NVME_SQ_PRIO_MEDIUM</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NVME_SQ_PRIO_LOW</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">NVME_FEAT_ARBITRATION</span>	<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">NVME_FEAT_POWER_MGMT</span>	<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">NVME_FEAT_LBA_RANGE</span>	<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">NVME_FEAT_TEMP_THRESH</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">NVME_FEAT_ERR_RECOVERY</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">NVME_FEAT_VOLATILE_WC</span>	<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">NVME_FEAT_NUM_QUEUES</span>	<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>
	<span class="n">NVME_FEAT_IRQ_COALESCE</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">NVME_FEAT_IRQ_CONFIG</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">NVME_FEAT_WRITE_ATOMIC</span>	<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">NVME_FEAT_ASYNC_EVENT</span>	<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>
	<span class="n">NVME_FEAT_SW_PROGRESS</span>	<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_identify</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">nsid</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">rsvd2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp2</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">cns</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd11</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_features</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">nsid</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">rsvd2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp2</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">fid</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">dword11</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd12</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_create_cq</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">rsvd8</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">cqid</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">qsize</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">cq_flags</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">irq_vector</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd12</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_create_sq</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__u64</span>			<span class="n">rsvd8</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">sqid</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">qsize</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">sq_flags</span><span class="p">;</span>
	<span class="n">__le16</span>			<span class="n">cqid</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd12</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_delete_queue</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd1</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>
	<span class="n">__le16</span>			<span class="n">qid</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">rsvd10</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd11</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_download_firmware</span> <span class="p">{</span>
	<span class="n">__u8</span>			<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>			<span class="n">command_id</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">__le64</span>			<span class="n">prp1</span><span class="p">;</span>
	<span class="n">__le64</span>			<span class="n">prp2</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">numd</span><span class="p">;</span>
	<span class="n">__le32</span>			<span class="n">offset</span><span class="p">;</span>
	<span class="n">__u32</span>			<span class="n">rsvd12</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_command</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nvme_common_command</span> <span class="n">common</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_rw_command</span> <span class="n">rw</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_identify</span> <span class="n">identify</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_features</span> <span class="n">features</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_create_cq</span> <span class="n">create_cq</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_create_sq</span> <span class="n">create_sq</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_delete_queue</span> <span class="n">delete_queue</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">nvme_download_firmware</span> <span class="n">dlfw</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">NVME_SC_SUCCESS</span>			<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_OPCODE</span>		<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_FIELD</span>		<span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">NVME_SC_CMDID_CONFLICT</span>		<span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">NVME_SC_DATA_XFER_ERROR</span>		<span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">NVME_SC_POWER_LOSS</span>		<span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>
	<span class="n">NVME_SC_INTERNAL</span>		<span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>
	<span class="n">NVME_SC_ABORT_REQ</span>		<span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
	<span class="n">NVME_SC_ABORT_QUEUE</span>		<span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">NVME_SC_FUSED_FAIL</span>		<span class="o">=</span> <span class="mh">0x9</span><span class="p">,</span>
	<span class="n">NVME_SC_FUSED_MISSING</span>		<span class="o">=</span> <span class="mh">0xa</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_NS</span>		<span class="o">=</span> <span class="mh">0xb</span><span class="p">,</span>
	<span class="n">NVME_SC_LBA_RANGE</span>		<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
	<span class="n">NVME_SC_CAP_EXCEEDED</span>		<span class="o">=</span> <span class="mh">0x81</span><span class="p">,</span>
	<span class="n">NVME_SC_NS_NOT_READY</span>		<span class="o">=</span> <span class="mh">0x82</span><span class="p">,</span>
	<span class="n">NVME_SC_CQ_INVALID</span>		<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="n">NVME_SC_QID_INVALID</span>		<span class="o">=</span> <span class="mh">0x101</span><span class="p">,</span>
	<span class="n">NVME_SC_QUEUE_SIZE</span>		<span class="o">=</span> <span class="mh">0x102</span><span class="p">,</span>
	<span class="n">NVME_SC_ABORT_LIMIT</span>		<span class="o">=</span> <span class="mh">0x103</span><span class="p">,</span>
	<span class="n">NVME_SC_ABORT_MISSING</span>		<span class="o">=</span> <span class="mh">0x104</span><span class="p">,</span>
	<span class="n">NVME_SC_ASYNC_LIMIT</span>		<span class="o">=</span> <span class="mh">0x105</span><span class="p">,</span>
	<span class="n">NVME_SC_FIRMWARE_SLOT</span>		<span class="o">=</span> <span class="mh">0x106</span><span class="p">,</span>
	<span class="n">NVME_SC_FIRMWARE_IMAGE</span>		<span class="o">=</span> <span class="mh">0x107</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_VECTOR</span>		<span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_LOG_PAGE</span>	<span class="o">=</span> <span class="mh">0x109</span><span class="p">,</span>
	<span class="n">NVME_SC_INVALID_FORMAT</span>		<span class="o">=</span> <span class="mh">0x10a</span><span class="p">,</span>
	<span class="n">NVME_SC_BAD_ATTRIBUTES</span>		<span class="o">=</span> <span class="mh">0x180</span><span class="p">,</span>
	<span class="n">NVME_SC_WRITE_FAULT</span>		<span class="o">=</span> <span class="mh">0x280</span><span class="p">,</span>
	<span class="n">NVME_SC_READ_ERROR</span>		<span class="o">=</span> <span class="mh">0x281</span><span class="p">,</span>
	<span class="n">NVME_SC_GUARD_CHECK</span>		<span class="o">=</span> <span class="mh">0x282</span><span class="p">,</span>
	<span class="n">NVME_SC_APPTAG_CHECK</span>		<span class="o">=</span> <span class="mh">0x283</span><span class="p">,</span>
	<span class="n">NVME_SC_REFTAG_CHECK</span>		<span class="o">=</span> <span class="mh">0x284</span><span class="p">,</span>
	<span class="n">NVME_SC_COMPARE_FAILED</span>		<span class="o">=</span> <span class="mh">0x285</span><span class="p">,</span>
	<span class="n">NVME_SC_ACCESS_DENIED</span>		<span class="o">=</span> <span class="mh">0x286</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_completion</span> <span class="p">{</span>
	<span class="n">__le32</span>	<span class="n">result</span><span class="p">;</span>		<span class="cm">/* Used by admin commands to return data */</span>
	<span class="n">__u32</span>	<span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__le16</span>	<span class="n">sq_head</span><span class="p">;</span>	<span class="cm">/* how much of this queue may be reclaimed */</span>
	<span class="n">__le16</span>	<span class="n">sq_id</span><span class="p">;</span>		<span class="cm">/* submission queue that generated this entry */</span>
	<span class="n">__u16</span>	<span class="n">command_id</span><span class="p">;</span>	<span class="cm">/* of the command which completed */</span>
	<span class="n">__le16</span>	<span class="n">status</span><span class="p">;</span>		<span class="cm">/* did the command fail, and if so, why? */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_user_io</span> <span class="p">{</span>
	<span class="n">__u8</span>	<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">control</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">nblocks</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">rsvd</span><span class="p">;</span>
	<span class="n">__u64</span>	<span class="n">metadata</span><span class="p">;</span>
	<span class="n">__u64</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="n">__u64</span>	<span class="n">slba</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">dsmgmt</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">reftag</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">apptag</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">appmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvme_admin_cmd</span> <span class="p">{</span>
	<span class="n">__u8</span>	<span class="n">opcode</span><span class="p">;</span>
	<span class="n">__u8</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="n">__u16</span>	<span class="n">rsvd1</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">nsid</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw2</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw3</span><span class="p">;</span>
	<span class="n">__u64</span>	<span class="n">metadata</span><span class="p">;</span>
	<span class="n">__u64</span>	<span class="n">addr</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">metadata_len</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">data_len</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw10</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw11</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw12</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw13</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw14</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">cdw15</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">timeout_ms</span><span class="p">;</span>
	<span class="n">__u32</span>	<span class="n">result</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define NVME_IOCTL_ID		_IO(&#39;N&#39;, 0x40)</span>
<span class="cp">#define NVME_IOCTL_ADMIN_CMD	_IOWR(&#39;N&#39;, 0x41, struct nvme_admin_cmd)</span>
<span class="cp">#define NVME_IOCTL_SUBMIT_IO	_IOW(&#39;N&#39;, 0x42, struct nvme_user_io)</span>

<span class="cp">#endif </span><span class="cm">/* _LINUX_NVME_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
