// Seed: 164691138
module module_0 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    input wor id_4#(
        .id_6 (-1'b0),
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(1),
        .id_12(-1'b0),
        .id_13(1)
    )
);
  wire id_14;
  wire [-1 : -1] id_15;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    output wire id_2,
    input tri1 id_3
    , id_15,
    input tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13
);
  wire [1 : 1] id_16;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_5,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
