{"files":[{"patch":"@@ -2492,1 +2492,3 @@\n-  VectorRegister tmp = stub.data<2>();\n+  VectorRegister vtmp = stub.data<2>();\n+  assert_different_registers(dst, src, vtmp);\n+\n@@ -2495,0 +2497,1 @@\n+  \/\/ Active elements (NaNs) are marked in v0 mask register.\n@@ -2517,1 +2520,1 @@\n-  \/\/ preserve the sign bit and exponent.\n+  \/\/ preserve the sign bit and exponent, clear mantissa.\n@@ -2530,1 +2533,1 @@\n-  __ vnsrl_wi(tmp, src, fp32_mantissa_2nd_part_bits + fp32_mantissa_3rd_part_bits, Assembler::v0_t);\n+  __ vnsrl_wi(vtmp, src, fp32_mantissa_2nd_part_bits + fp32_mantissa_3rd_part_bits, Assembler::v0_t);\n@@ -2532,2 +2535,2 @@\n-  __ vand_vx(tmp, tmp, t0, Assembler::v0_t);\n-  __ vor_vv(dst, dst, tmp, Assembler::v0_t);\n+  __ vand_vx(vtmp, vtmp, t0, Assembler::v0_t);\n+  __ vor_vv(dst, dst, vtmp, Assembler::v0_t);\n@@ -2535,1 +2538,1 @@\n-  __ vnsrl_wi(tmp, src, fp32_mantissa_3rd_part_bits, Assembler::v0_t);\n+  __ vnsrl_wi(vtmp, src, fp32_mantissa_3rd_part_bits, Assembler::v0_t);\n@@ -2537,2 +2540,2 @@\n-  __ vand_vx(tmp, tmp, t0, Assembler::v0_t);\n-  __ vor_vv(dst, dst, tmp, Assembler::v0_t);\n+  __ vand_vx(vtmp, vtmp, t0, Assembler::v0_t);\n+  __ vor_vv(dst, dst, vtmp, Assembler::v0_t);\n@@ -2541,3 +2544,3 @@\n-  __ vnsrl_wi(tmp, src, 0, Assembler::v0_t);\n-  __ vand_vi(tmp, tmp, 0xf, Assembler::v0_t);\n-  __ vor_vv(dst, dst, tmp, Assembler::v0_t);\n+  __ vnsrl_wi(vtmp, src, 0, Assembler::v0_t);\n+  __ vand_vi(vtmp, vtmp, 0xf, Assembler::v0_t);\n+  __ vor_vv(dst, dst, vtmp, Assembler::v0_t);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":14,"deletions":11,"binary":false,"changes":25,"status":"modified"}]}