{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510159774696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510159774702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 22:19:34 2017 " "Processing started: Wed Nov  8 22:19:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510159774702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159774702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_new -c FSM_new " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_new -c FSM_new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159774702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510159774833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510159774833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_control-Behave " "Found design unit 1: testbench_control-Behave" {  } { { "testbench_control.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/testbench_control.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510159784637 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_control " "Found entity 1: testbench_control" {  } { { "testbench_control.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/testbench_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510159784637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_new-rtl " "Found design unit 1: FSM_new-rtl" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510159784638 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_new " "Found entity 1: FSM_new" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510159784638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_new " "Elaborating entity \"FSM_new\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510159784680 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out FSM_new.vhd(17) " "VHDL Signal Declaration warning at FSM_new.vhd(17): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(147) " "VHDL Process Statement warning at FSM_new.vhd(147): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_7 FSM_new.vhd(170) " "VHDL Process Statement warning at FSM_new.vhd(170): signal \"IR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(182) " "VHDL Process Statement warning at FSM_new.vhd(182): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(198) " "VHDL Process Statement warning at FSM_new.vhd(198): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_new.vhd(109) " "VHDL Process Statement warning at FSM_new.vhd(109): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 FSM_new.vhd(109) " "Inferred latch for \"next_state.s20\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 FSM_new.vhd(109) " "Inferred latch for \"next_state.s19\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 FSM_new.vhd(109) " "Inferred latch for \"next_state.s18\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784681 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 FSM_new.vhd(109) " "Inferred latch for \"next_state.s17\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 FSM_new.vhd(109) " "Inferred latch for \"next_state.s16\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 FSM_new.vhd(109) " "Inferred latch for \"next_state.s15\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 FSM_new.vhd(109) " "Inferred latch for \"next_state.s14\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 FSM_new.vhd(109) " "Inferred latch for \"next_state.s13\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 FSM_new.vhd(109) " "Inferred latch for \"next_state.s12\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 FSM_new.vhd(109) " "Inferred latch for \"next_state.s11\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 FSM_new.vhd(109) " "Inferred latch for \"next_state.s10\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 FSM_new.vhd(109) " "Inferred latch for \"next_state.s9\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 FSM_new.vhd(109) " "Inferred latch for \"next_state.s8\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 FSM_new.vhd(109) " "Inferred latch for \"next_state.s7\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 FSM_new.vhd(109) " "Inferred latch for \"next_state.s6\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 FSM_new.vhd(109) " "Inferred latch for \"next_state.s5\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 FSM_new.vhd(109) " "Inferred latch for \"next_state.s4\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 FSM_new.vhd(109) " "Inferred latch for \"next_state.s3\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 FSM_new.vhd(109) " "Inferred latch for \"next_state.s2\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 FSM_new.vhd(109) " "Inferred latch for \"next_state.s1\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 FSM_new.vhd(109) " "Inferred latch for \"next_state.s0\" at FSM_new.vhd(109)" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159784682 "|FSM_new"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s1_1014 " "Latch next_state.s1_1014 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s4_948 " "Latch next_state.s4_948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s10_816 " "Latch next_state.s10_816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s9_838 " "Latch next_state.s9_838 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s5_926 " "Latch next_state.s5_926 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s14_728 " "Latch next_state.s14_728 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s20_596 " "Latch next_state.s20_596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s12_772 " "Latch next_state.s12_772 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s7_882 " "Latch next_state.s7_882 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s17_662 " "Latch next_state.s17_662 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s8_860 " "Latch next_state.s8_860 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s10 " "Ports D and ENA on the latch are fed by the same signal state.s10" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s11_794 " "Latch next_state.s11_794 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s7 " "Ports D and ENA on the latch are fed by the same signal state.s7" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s15_706 " "Latch next_state.s15_706 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s10 " "Ports D and ENA on the latch are fed by the same signal state.s10" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s3_970 " "Latch next_state.s3_970 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510159784911 ""}  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510159784911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510159784933 "|FSM_new|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510159784933 "|FSM_new|data_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510159784933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510159784971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510159785202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510159785202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510159785234 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510159785234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510159785234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510159785234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510159785241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 22:19:45 2017 " "Processing ended: Wed Nov  8 22:19:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510159785241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510159785241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510159785241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510159785241 ""}
