{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575903681547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575903681548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 12:01:21 2019 " "Processing started: Mon Dec 09 12:01:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575903681548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575903681548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575903681548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575903682267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4e/mux4e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux4e/mux4e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4E-dataflow " "Found design unit 1: MUX4E-dataflow" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683092 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4E " "Found entity 1: MUX4E" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux6e/mux6e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux6e/mux6e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6E-dataflow " "Found design unit 1: MUX6E-dataflow" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683097 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6E " "Found entity 1: MUX6E" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-behavioral " "Found design unit 1: REG16-behavioral" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683104 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavioral " "Found design unit 1: REG8-behavioral" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683112 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0-behavioral " "Found design unit 1: REG0-behavioral" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683119 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG0 " "Found entity 1: REG0" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/prgdata/prgdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/prgdata/prgdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prgdata-SYN " "Found design unit 1: prgdata-SYN" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683126 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRGDATA " "Found entity 1: PRGDATA" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683133 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux5e/mux5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux5e/mux5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5E-dataflow " "Found design unit 1: MUX5E-dataflow" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683140 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5E " "Found entity 1: MUX5E" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2e/mux2e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2e/mux2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2E-dataflow " "Found design unit 1: MUX2E-dataflow" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683147 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2E " "Found entity 1: MUX2E" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/memdata/memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/memdata/memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683155 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATA " "Found entity 1: MEMDATA" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comp/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comp/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-behavior " "Found design unit 1: COMP-behavior" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683162 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683168 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/add1/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/add1/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-dataflow " "Found design unit 1: ADD1-dataflow" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683175 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683184 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/gg210.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/gg210.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GG210-behavioral " "Found design unit 1: GG210-behavioral" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683191 ""} { "Info" "ISGN_ENTITY_NAME" "1 GG210 " "Found entity 1: GG210" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl2000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctl2000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTL2000-behavioral " "Found design unit 1: CTL2000-behavioral" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683197 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTL2000 " "Found entity 1: CTL2000" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_CU-behavioral " "Found design unit 1: teste_CU-behavioral" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683205 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_CU " "Found entity 1: teste_CU" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTL2000 " "Elaborating entity \"CTL2000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575903683343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control " "Elaborating entity \"CU\" for hierarchy \"CU:control\"" {  } { { "CTL2000.vhd" "control" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(82) " "VHDL Process Statement warning at CU.vhd(82): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683355 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(93) " "VHDL Process Statement warning at CU.vhd(93): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(95) " "VHDL Process Statement warning at CU.vhd(95): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(97) " "VHDL Process Statement warning at CU.vhd(97): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(99) " "VHDL Process Statement warning at CU.vhd(99): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(102) " "VHDL Process Statement warning at CU.vhd(102): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(104) " "VHDL Process Statement warning at CU.vhd(104): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(106) " "VHDL Process Statement warning at CU.vhd(106): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(108) " "VHDL Process Statement warning at CU.vhd(108): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(110) " "VHDL Process Statement warning at CU.vhd(110): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(112) " "VHDL Process Statement warning at CU.vhd(112): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(114) " "VHDL Process Statement warning at CU.vhd(114): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683356 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(116) " "VHDL Process Statement warning at CU.vhd(116): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(118) " "VHDL Process Statement warning at CU.vhd(118): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(120) " "VHDL Process Statement warning at CU.vhd(120): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(122) " "VHDL Process Statement warning at CU.vhd(122): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(124) " "VHDL Process Statement warning at CU.vhd(124): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(126) " "VHDL Process Statement warning at CU.vhd(126): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(128) " "VHDL Process Statement warning at CU.vhd(128): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(130) " "VHDL Process Statement warning at CU.vhd(130): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(132) " "VHDL Process Statement warning at CU.vhd(132): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp CU.vhd(138) " "VHDL Process Statement warning at CU.vhd(138): signal \"comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683357 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(139) " "VHDL Process Statement warning at CU.vhd(139): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(147) " "VHDL Process Statement warning at CU.vhd(147): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp CU.vhd(149) " "VHDL Process Statement warning at CU.vhd(149): signal \"comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(150) " "VHDL Process Statement warning at CU.vhd(150): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(158) " "VHDL Process Statement warning at CU.vhd(158): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp CU.vhd(160) " "VHDL Process Statement warning at CU.vhd(160): signal \"comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(161) " "VHDL Process Statement warning at CU.vhd(161): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(169) " "VHDL Process Statement warning at CU.vhd(169): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(171) " "VHDL Process Statement warning at CU.vhd(171): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(173) " "VHDL Process Statement warning at CU.vhd(173): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683358 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(175) " "VHDL Process Statement warning at CU.vhd(175): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(177) " "VHDL Process Statement warning at CU.vhd(177): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(184) " "VHDL Process Statement warning at CU.vhd(184): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(188) " "VHDL Process Statement warning at CU.vhd(188): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(189) " "VHDL Process Statement warning at CU.vhd(189): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(191) " "VHDL Process Statement warning at CU.vhd(191): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683359 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(193) " "VHDL Process Statement warning at CU.vhd(193): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(199) " "VHDL Process Statement warning at CU.vhd(199): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(200) " "VHDL Process Statement warning at CU.vhd(200): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(205) " "VHDL Process Statement warning at CU.vhd(205): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(207) " "VHDL Process Statement warning at CU.vhd(207): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(208) " "VHDL Process Statement warning at CU.vhd(208): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(210) " "VHDL Process Statement warning at CU.vhd(210): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(212) " "VHDL Process Statement warning at CU.vhd(212): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(217) " "VHDL Process Statement warning at CU.vhd(217): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(218) " "VHDL Process Statement warning at CU.vhd(218): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(219) " "VHDL Process Statement warning at CU.vhd(219): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(225) " "VHDL Process Statement warning at CU.vhd(225): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(231) " "VHDL Process Statement warning at CU.vhd(231): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683360 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(241) " "VHDL Process Statement warning at CU.vhd(241): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(243) " "VHDL Process Statement warning at CU.vhd(243): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(246) " "VHDL Process Statement warning at CU.vhd(246): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(248) " "VHDL Process Statement warning at CU.vhd(248): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(250) " "VHDL Process Statement warning at CU.vhd(250): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(252) " "VHDL Process Statement warning at CU.vhd(252): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(257) " "VHDL Process Statement warning at CU.vhd(257): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(258) " "VHDL Process Statement warning at CU.vhd(258): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(259) " "VHDL Process Statement warning at CU.vhd(259): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(265) " "VHDL Process Statement warning at CU.vhd(265): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(271) " "VHDL Process Statement warning at CU.vhd(271): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(282) " "VHDL Process Statement warning at CU.vhd(282): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683361 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(284) " "VHDL Process Statement warning at CU.vhd(284): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(287) " "VHDL Process Statement warning at CU.vhd(287): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(289) " "VHDL Process Statement warning at CU.vhd(289): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(291) " "VHDL Process Statement warning at CU.vhd(291): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(293) " "VHDL Process Statement warning at CU.vhd(293): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(298) " "VHDL Process Statement warning at CU.vhd(298): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(299) " "VHDL Process Statement warning at CU.vhd(299): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(300) " "VHDL Process Statement warning at CU.vhd(300): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(308) " "VHDL Process Statement warning at CU.vhd(308): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(314) " "VHDL Process Statement warning at CU.vhd(314): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(324) " "VHDL Process Statement warning at CU.vhd(324): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(326) " "VHDL Process Statement warning at CU.vhd(326): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683362 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(329) " "VHDL Process Statement warning at CU.vhd(329): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(331) " "VHDL Process Statement warning at CU.vhd(331): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(333) " "VHDL Process Statement warning at CU.vhd(333): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(335) " "VHDL Process Statement warning at CU.vhd(335): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(340) " "VHDL Process Statement warning at CU.vhd(340): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(341) " "VHDL Process Statement warning at CU.vhd(341): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(342) " "VHDL Process Statement warning at CU.vhd(342): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(350) " "VHDL Process Statement warning at CU.vhd(350): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(356) " "VHDL Process Statement warning at CU.vhd(356): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683363 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(366) " "VHDL Process Statement warning at CU.vhd(366): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(368) " "VHDL Process Statement warning at CU.vhd(368): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(371) " "VHDL Process Statement warning at CU.vhd(371): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(373) " "VHDL Process Statement warning at CU.vhd(373): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(375) " "VHDL Process Statement warning at CU.vhd(375): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(377) " "VHDL Process Statement warning at CU.vhd(377): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(382) " "VHDL Process Statement warning at CU.vhd(382): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(383) " "VHDL Process Statement warning at CU.vhd(383): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(384) " "VHDL Process Statement warning at CU.vhd(384): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(392) " "VHDL Process Statement warning at CU.vhd(392): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683364 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(398) " "VHDL Process Statement warning at CU.vhd(398): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(408) " "VHDL Process Statement warning at CU.vhd(408): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(411) " "VHDL Process Statement warning at CU.vhd(411): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(412) " "VHDL Process Statement warning at CU.vhd(412): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(414) " "VHDL Process Statement warning at CU.vhd(414): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(416) " "VHDL Process Statement warning at CU.vhd(416): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(421) " "VHDL Process Statement warning at CU.vhd(421): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(422) " "VHDL Process Statement warning at CU.vhd(422): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(423) " "VHDL Process Statement warning at CU.vhd(423): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(431) " "VHDL Process Statement warning at CU.vhd(431): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(437) " "VHDL Process Statement warning at CU.vhd(437): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(447) " "VHDL Process Statement warning at CU.vhd(447): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(449) " "VHDL Process Statement warning at CU.vhd(449): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(452) " "VHDL Process Statement warning at CU.vhd(452): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(454) " "VHDL Process Statement warning at CU.vhd(454): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(456) " "VHDL Process Statement warning at CU.vhd(456): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(458) " "VHDL Process Statement warning at CU.vhd(458): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(493) " "VHDL Process Statement warning at CU.vhd(493): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683366 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(494) " "VHDL Process Statement warning at CU.vhd(494): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(496) " "VHDL Process Statement warning at CU.vhd(496): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(498) " "VHDL Process Statement warning at CU.vhd(498): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(500) " "VHDL Process Statement warning at CU.vhd(500): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(505) " "VHDL Process Statement warning at CU.vhd(505): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(510) " "VHDL Process Statement warning at CU.vhd(510): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(512) " "VHDL Process Statement warning at CU.vhd(512): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(521) " "VHDL Process Statement warning at CU.vhd(521): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(522) " "VHDL Process Statement warning at CU.vhd(522): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(526) " "VHDL Process Statement warning at CU.vhd(526): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(529) " "VHDL Process Statement warning at CU.vhd(529): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(530) " "VHDL Process Statement warning at CU.vhd(530): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(540) " "VHDL Process Statement warning at CU.vhd(540): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683367 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(543) " "VHDL Process Statement warning at CU.vhd(543): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(546) " "VHDL Process Statement warning at CU.vhd(546): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(547) " "VHDL Process Statement warning at CU.vhd(547): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(549) " "VHDL Process Statement warning at CU.vhd(549): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(551) " "VHDL Process Statement warning at CU.vhd(551): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(557) " "VHDL Process Statement warning at CU.vhd(557): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(560) " "VHDL Process Statement warning at CU.vhd(560): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(563) " "VHDL Process Statement warning at CU.vhd(563): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(564) " "VHDL Process Statement warning at CU.vhd(564): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(566) " "VHDL Process Statement warning at CU.vhd(566): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(568) " "VHDL Process Statement warning at CU.vhd(568): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl_reset CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"ctrl_reset\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683368 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"r1_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"R2_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"R3_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"IR_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"Rin_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"Rout_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_adr CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"mem_adr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ld CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"pc_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux_pc CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"sel_mux_pc\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_in1 CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"mux2_in1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux5 CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"sel_mux5\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e2 CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"sel_5e2\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683369 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e1 CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"sel_5e1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp CU.vhd(56) " "VHDL Process Statement warning at CU.vhd(56): inferring latch(es) for signal or variable \"comp\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[0\] CU.vhd(56) " "Inferred latch for \"comp\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[1\] CU.vhd(56) " "Inferred latch for \"comp\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp\[2\] CU.vhd(56) " "Inferred latch for \"comp\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] CU.vhd(56) " "Inferred latch for \"alu_sel\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] CU.vhd(56) " "Inferred latch for \"alu_sel\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] CU.vhd(56) " "Inferred latch for \"alu_sel\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] CU.vhd(56) " "Inferred latch for \"alu_sel\[3\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[0\] CU.vhd(56) " "Inferred latch for \"sel_5e1\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[1\] CU.vhd(56) " "Inferred latch for \"sel_5e1\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[2\] CU.vhd(56) " "Inferred latch for \"sel_5e1\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[0\] CU.vhd(56) " "Inferred latch for \"sel_5e2\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683370 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[1\] CU.vhd(56) " "Inferred latch for \"sel_5e2\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[2\] CU.vhd(56) " "Inferred latch for \"sel_5e2\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[0\] CU.vhd(56) " "Inferred latch for \"sel_mux5\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[1\] CU.vhd(56) " "Inferred latch for \"sel_mux5\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[0\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[1\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[2\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[3\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[3\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[4\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[4\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[5\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[5\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[6\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[6\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[7\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[7\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[8\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[8\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[9\] CU.vhd(56) " "Inferred latch for \"mux2_in1\[9\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683371 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux_pc CU.vhd(56) " "Inferred latch for \"sel_mux_pc\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren CU.vhd(56) " "Inferred latch for \"wren\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ld CU.vhd(56) " "Inferred latch for \"pc_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[0\] CU.vhd(56) " "Inferred latch for \"mem_adr\[0\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[1\] CU.vhd(56) " "Inferred latch for \"mem_adr\[1\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[2\] CU.vhd(56) " "Inferred latch for \"mem_adr\[2\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[3\] CU.vhd(56) " "Inferred latch for \"mem_adr\[3\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[4\] CU.vhd(56) " "Inferred latch for \"mem_adr\[4\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[5\] CU.vhd(56) " "Inferred latch for \"mem_adr\[5\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[6\] CU.vhd(56) " "Inferred latch for \"mem_adr\[6\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[7\] CU.vhd(56) " "Inferred latch for \"mem_adr\[7\]\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout_ld CU.vhd(56) " "Inferred latch for \"Rout_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin_ld CU.vhd(56) " "Inferred latch for \"Rin_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683372 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ld CU.vhd(56) " "Inferred latch for \"IR_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683373 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ld CU.vhd(56) " "Inferred latch for \"R3_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683373 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ld CU.vhd(56) " "Inferred latch for \"R2_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683373 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_ld CU.vhd(56) " "Inferred latch for \"r1_ld\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683373 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reset CU.vhd(56) " "Inferred latch for \"ctrl_reset\" at CU.vhd(56)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683373 "|CTL2000|CU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GG210 GG210:datapath " "Elaborating entity \"GG210\" for hierarchy \"GG210:datapath\"" {  } { { "CTL2000.vhd" "datapath" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC GG210:datapath\|PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"GG210:datapath\|PC:pcounter\"" {  } { { "DATAPATH/GG210.vhd" "pcounter" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_ld PC.vhd(24) " "VHDL Process Statement warning at PC.vhd(24): signal \"pc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683382 "|CTL2000|GG210:datapath|PC:pcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRGDATA GG210:datapath\|PRGDATA:pmem " "Elaborating entity \"PRGDATA\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\"" {  } { { "DATAPATH/GG210.vhd" "pmem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575903683462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PRGDATA.mif " "Parameter \"init_file\" = \"PRGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683463 ""}  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575903683463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g181 " "Found entity 1: altsyncram_g181" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g181 GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated " "Elaborating entity \"altsyncram_g181\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 GG210:datapath\|ADD1:ad1 " "Elaborating entity \"ADD1\" for hierarchy \"GG210:datapath\|ADD1:ad1\"" {  } { { "DATAPATH/GG210.vhd" "ad1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0 GG210:datapath\|REG0:R0 " "Elaborating entity \"REG0\" for hierarchy \"GG210:datapath\|REG0:R0\"" {  } { { "DATAPATH/GG210.vhd" "R0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 GG210:datapath\|REG8:R1 " "Elaborating entity \"REG8\" for hierarchy \"GG210:datapath\|REG8:R1\"" {  } { { "DATAPATH/GG210.vhd" "R1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG8.vhd(22) " "VHDL Process Statement warning at REG8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683630 "|CTL2000|GG210:datapath|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2E GG210:datapath\|MUX2E:mux2 " "Elaborating entity \"MUX2E\" for hierarchy \"GG210:datapath\|MUX2E:mux2\"" {  } { { "DATAPATH/GG210.vhd" "mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 GG210:datapath\|REG16:IR " "Elaborating entity \"REG16\" for hierarchy \"GG210:datapath\|REG16:IR\"" {  } { { "DATAPATH/GG210.vhd" "IR" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683644 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG16.vhd(22) " "VHDL Process Statement warning at REG16.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683645 "|CTL2000|GG210:datapath|REG16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATA GG210:datapath\|MEMDATA:mem " "Elaborating entity \"MEMDATA\" for hierarchy \"GG210:datapath\|MEMDATA:mem\"" {  } { { "DATAPATH/GG210.vhd" "mem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575903683672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683673 ""}  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575903683673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575903683795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575903683795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4E GG210:datapath\|MUX4E:mux5 " "Elaborating entity \"MUX4E\" for hierarchy \"GG210:datapath\|MUX4E:mux5\"" {  } { { "DATAPATH/GG210.vhd" "mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5E GG210:datapath\|MUX5E:mux5E1 " "Elaborating entity \"MUX5E\" for hierarchy \"GG210:datapath\|MUX5E:mux5E1\"" {  } { { "DATAPATH/GG210.vhd" "mux5E1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6E GG210:datapath\|MUX6E:mux5E2 " "Elaborating entity \"MUX6E\" for hierarchy \"GG210:datapath\|MUX6E:mux5E2\"" {  } { { "DATAPATH/GG210.vhd" "mux5E2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GG210:datapath\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"GG210:datapath\|ALU:ula\"" {  } { { "DATAPATH/GG210.vhd" "ula" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683817 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575903683818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575903683818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575903683819 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP GG210:datapath\|COMP:compa " "Elaborating entity \"COMP\" for hierarchy \"GG210:datapath\|COMP:compa\"" {  } { { "DATAPATH/GG210.vhd" "compa" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575903683822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1575903685245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|pc_ld " "Latch CU:control\|pc_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.fetch " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.fetch" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685351 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux5\[1\] " "Latch CU:control\|sel_mux5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685351 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux5\[0\] " "Latch CU:control\|sel_mux5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685351 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[0\] " "Latch GG210:datapath\|ALU:ula\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[1\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685352 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|ctrl_reset " "Latch CU:control\|ctrl_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_rst " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_rst" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685352 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|r1_ld " "Latch CU:control\|r1_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr2" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685352 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[1\] " "Latch GG210:datapath\|ALU:ula\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685352 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[2\] " "Latch GG210:datapath\|ALU:ula\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685352 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[3\] " "Latch GG210:datapath\|ALU:ula\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685353 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[4\] " "Latch GG210:datapath\|ALU:ula\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685353 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[5\] " "Latch GG210:datapath\|ALU:ula\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685353 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[6\] " "Latch GG210:datapath\|ALU:ula\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685353 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[7\] " "Latch GG210:datapath\|ALU:ula\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685353 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e2\[1\] " "Latch CU:control\|sel_5e2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[0\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e2\[2\] " "Latch CU:control\|sel_5e2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr19" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e2\[0\] " "Latch CU:control\|sel_5e2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr19" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[0\] " "Latch CU:control\|mem_adr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[1\] " "Latch CU:control\|mem_adr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[2\] " "Latch CU:control\|mem_adr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685354 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[3\] " "Latch CU:control\|mem_adr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685355 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[4\] " "Latch CU:control\|mem_adr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685355 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[5\] " "Latch CU:control\|mem_adr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685355 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[6\] " "Latch CU:control\|mem_adr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685355 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[7\] " "Latch CU:control\|mem_adr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685355 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[0\] " "Latch CU:control\|mux2_in1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685356 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux_pc " "Latch CU:control\|sel_mux_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_goto " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_goto" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685356 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[1\] " "Latch CU:control\|mux2_in1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685356 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[2\] " "Latch CU:control\|mux2_in1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685356 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[3\] " "Latch CU:control\|mux2_in1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685356 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685356 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[4\] " "Latch CU:control\|mux2_in1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685357 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[5\] " "Latch CU:control\|mux2_in1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685357 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[6\] " "Latch CU:control\|mux2_in1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685357 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[7\] " "Latch CU:control\|mux2_in1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685357 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|IR_ld " "Latch CU:control\|IR_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.fetch " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.fetch" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685357 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e1\[1\] " "Latch CU:control\|sel_5e1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ixor " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ixor" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685358 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e1\[0\] " "Latch CU:control\|sel_5e1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[9\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[9\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685358 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|Rout_ld " "Latch CU:control\|Rout_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_pinout " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_pinout" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685358 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|Rin_ld " "Latch CU:control\|Rin_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.decode " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.decode" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685358 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|wren " "Latch CU:control\|wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ld " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ld" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685358 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[2\] " "Latch CU:control\|alu_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ior " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ior" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685359 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[1\] " "Latch CU:control\|alu_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_iand " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_iand" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685359 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[3\] " "Latch CU:control\|alu_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shr " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shr" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685359 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[0\] " "Latch CU:control\|alu_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685359 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|R3_ld " "Latch CU:control\|R3_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr2" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685359 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685359 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|R2_ld " "Latch CU:control\|R2_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr2" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685360 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[8\] " "Latch CU:control\|mux2_in1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685360 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mux2_in1\[9\] " "Latch CU:control\|mux2_in1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[13\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[13\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575903685360 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575903685360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575903691465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575903691465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "573 " "Implemented 573 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575903691666 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575903691666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "487 " "Implemented 487 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575903691666 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575903691666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575903691666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 255 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 255 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575903691797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 12:01:31 2019 " "Processing ended: Mon Dec 09 12:01:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575903691797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575903691797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575903691797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575903691797 ""}
