// Seed: 2405139987
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5
);
  supply0 id_7, id_8;
  assign id_7 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    id_32 = -1,
    input tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input wand id_9,
    output tri0 id_10,
    input uwire id_11,
    id_33,
    output tri id_12,
    output wor id_13,
    output tri0 id_14,
    output supply1 id_15,
    output tri id_16,
    input tri id_17,
    input wire id_18,
    output tri0 id_19,
    output tri1 id_20,
    output wire id_21,
    input wand id_22,
    input tri id_23,
    input tri id_24,
    input wire id_25,
    output uwire id_26,
    input wor id_27,
    input wor id_28,
    output tri id_29,
    output uwire id_30
);
  wire id_34;
  assign id_16 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_28,
      id_17,
      id_22,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_16 = 1'b0;
  assign id_19 = id_23;
endmodule
