// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// ==============================================================

#include <systemc>
#include <iostream>
#include <cstdlib>
#include <cstddef>
#include <stdint.h>
#include "SysCFileHandler.h"
#include "ap_int.h"
#include "ap_fixed.h"
#include <complex>
#include <stdbool.h>
#include "autopilot_cbe.h"
#include "ap_stream.h"
#include "hls_stream.h"
#include "hls_half.h"

using namespace std;
using namespace sc_core;
using namespace sc_dt;


// [dump_struct_tree [build_nameSpaceTree] dumpedStructList] ---------->


// [dump_enumeration [get_enumeration_list]] ---------->


// wrapc file define: "output_M_real"
#define AUTOTB_TVOUT_output_M_real  "../tv/cdatafile/c.TopAdder.autotvout_output_M_real.dat"
// wrapc file define: "output_M_imag"
#define AUTOTB_TVOUT_output_M_imag  "../tv/cdatafile/c.TopAdder.autotvout_output_M_imag.dat"
// wrapc file define: "input1_M_real"
#define AUTOTB_TVIN_input1_M_real  "../tv/cdatafile/c.TopAdder.autotvin_input1_M_real.dat"
// wrapc file define: "input1_M_imag"
#define AUTOTB_TVIN_input1_M_imag  "../tv/cdatafile/c.TopAdder.autotvin_input1_M_imag.dat"
// wrapc file define: "input2_M_real"
#define AUTOTB_TVIN_input2_M_real  "../tv/cdatafile/c.TopAdder.autotvin_input2_M_real.dat"
// wrapc file define: "input2_M_imag"
#define AUTOTB_TVIN_input2_M_imag  "../tv/cdatafile/c.TopAdder.autotvin_input2_M_imag.dat"
// wrapc file define: "ap_return"
#define AUTOTB_TVOUT_ap_return  "../tv/cdatafile/c.TopAdder.autotvout_ap_return.dat"

#define INTER_TCL  "../tv/cdatafile/ref.tcl"

// tvout file define: "output_M_real"
#define AUTOTB_TVOUT_PC_output_M_real  "../tv/rtldatafile/rtl.TopAdder.autotvout_output_M_real.dat"
// tvout file define: "output_M_imag"
#define AUTOTB_TVOUT_PC_output_M_imag  "../tv/rtldatafile/rtl.TopAdder.autotvout_output_M_imag.dat"
// tvout file define: "ap_return"
#define AUTOTB_TVOUT_PC_ap_return  "../tv/rtldatafile/rtl.TopAdder.autotvout_ap_return.dat"

class INTER_TCL_FILE {
	public:
		INTER_TCL_FILE(const char* name) {
			mName = name;
			output_M_real_depth = 0;
			output_M_imag_depth = 0;
			input1_M_real_depth = 0;
			input1_M_imag_depth = 0;
			input2_M_real_depth = 0;
			input2_M_imag_depth = 0;
			ap_return_depth = 0;
			trans_num =0;
		}

		~INTER_TCL_FILE() {
			mFile.open(mName);
			if (!mFile.good()) {
				cout << "Failed to open file ref.tcl" << endl;
				exit (1);
			}
			string total_list = get_depth_list();
			mFile << "set depth_list {\n";
			mFile << total_list;
			mFile << "}\n";
			mFile << "set trans_num "<<trans_num<<endl;
			mFile.close();
		}

		string get_depth_list () {
			stringstream total_list;
			total_list << "{output_M_real " << output_M_real_depth << "}\n";
			total_list << "{output_M_imag " << output_M_imag_depth << "}\n";
			total_list << "{input1_M_real " << input1_M_real_depth << "}\n";
			total_list << "{input1_M_imag " << input1_M_imag_depth << "}\n";
			total_list << "{input2_M_real " << input2_M_real_depth << "}\n";
			total_list << "{input2_M_imag " << input2_M_imag_depth << "}\n";
			total_list << "{ap_return " << ap_return_depth << "}\n";
			return total_list.str();
		}

		void set_num (int num , int* class_num) {
			(*class_num) = (*class_num) > num ? (*class_num) : num;
		}
	public:
		int output_M_real_depth;
		int output_M_imag_depth;
		int input1_M_real_depth;
		int input1_M_imag_depth;
		int input2_M_real_depth;
		int input2_M_imag_depth;
		int ap_return_depth;
		int trans_num;

	private:
		ofstream mFile;
		const char* mName;
};


#define TopAdder AESL_ORIG_DUT_TopAdder
extern int TopAdder (
std::complex<float > output[3],
std::complex<float > input1[3][5],
std::complex<float > input2[3]);
#undef TopAdder

int TopAdder (
std::complex<float > output[3],
std::complex<float > input1[3][5],
std::complex<float > input2[3])
{
	fstream wrapc_switch_file_token;
	wrapc_switch_file_token.open(".hls_cosim_wrapc_switch.log");
	int AESL_i;
	if (wrapc_switch_file_token.good())
	{
		static unsigned AESL_transaction_pc = 0;
		string AESL_token;
		string AESL_num;
		static AESL_FILE_HANDLER aesl_fh;

		int AESL_return;

		// output port post check: "output_M_real"
		aesl_fh.read(AUTOTB_TVOUT_PC_output_M_real, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_output_M_real, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_output_M_real, AESL_token); // data

			sc_bv<32> *output_M_real_pc_buffer = new sc_bv<32>[3];
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'output_M_real', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'output_M_real', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					output_M_real_pc_buffer[i] = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_output_M_real, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_output_M_real))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: output_M_real
				{
					// bitslice(31, 0)
					// {
						// celement: output._M_real(31, 0)
						// {
							sc_lv<32>* output__M_real_lv0_0_2_1 = new sc_lv<32>[3];
						// }
					// }

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: output._M_real(31, 0)
						{
							// carray: (0) => (2) @ (1)
							for (int i_0 = 0; i_0 <= 2; i_0 += 1)
							{
								if (&(output[0].real()) != NULL) // check the null address if the c port is array or others
								{
									output__M_real_lv0_0_2_1[hls_map_index++].range(31, 0) = sc_bv<32>(output_M_real_pc_buffer[hls_map_index].range(31, 0));
								}
							}
						}
					}

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: output._M_real(31, 0)
						{
							// carray: (0) => (2) @ (1)
							for (int i_0 = 0; i_0 <= 2; i_0 += 1)
							{
								// sub                    : i_0
								// ori_name               : output[i_0].real()
								// sub_1st_elem           : 0
								// ori_name_1st_elem      : output[0].real()
								// output_left_conversion : *(int*)&output[i_0].real()
								// output_type_conversion : (output__M_real_lv0_0_2_1[hls_map_index++]).to_uint64()
								if (&(output[0].real()) != NULL) // check the null address if the c port is array or others
								{
									*(int*)&output[i_0].real() = (output__M_real_lv0_0_2_1[hls_map_index++]).to_uint64();
								}
							}
						}
					}
				}
			}

			// release memory allocation
			delete [] output_M_real_pc_buffer;
		}

		// output port post check: "output_M_imag"
		aesl_fh.read(AUTOTB_TVOUT_PC_output_M_imag, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_output_M_imag, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_output_M_imag, AESL_token); // data

			sc_bv<32> *output_M_imag_pc_buffer = new sc_bv<32>[3];
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'output_M_imag', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'output_M_imag', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					output_M_imag_pc_buffer[i] = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_output_M_imag, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_output_M_imag))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: output_M_imag
				{
					// bitslice(31, 0)
					// {
						// celement: output._M_imag(31, 0)
						// {
							sc_lv<32>* output__M_imag_lv0_0_2_1 = new sc_lv<32>[3];
						// }
					// }

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: output._M_imag(31, 0)
						{
							// carray: (0) => (2) @ (1)
							for (int i_0 = 0; i_0 <= 2; i_0 += 1)
							{
								if (&(output[0].imag()) != NULL) // check the null address if the c port is array or others
								{
									output__M_imag_lv0_0_2_1[hls_map_index++].range(31, 0) = sc_bv<32>(output_M_imag_pc_buffer[hls_map_index].range(31, 0));
								}
							}
						}
					}

					// bitslice(31, 0)
					{
						int hls_map_index = 0;
						// celement: output._M_imag(31, 0)
						{
							// carray: (0) => (2) @ (1)
							for (int i_0 = 0; i_0 <= 2; i_0 += 1)
							{
								// sub                    : i_0
								// ori_name               : output[i_0].imag()
								// sub_1st_elem           : 0
								// ori_name_1st_elem      : output[0].imag()
								// output_left_conversion : *(int*)&output[i_0].imag()
								// output_type_conversion : (output__M_imag_lv0_0_2_1[hls_map_index++]).to_uint64()
								if (&(output[0].imag()) != NULL) // check the null address if the c port is array or others
								{
									*(int*)&output[i_0].imag() = (output__M_imag_lv0_0_2_1[hls_map_index++]).to_uint64();
								}
							}
						}
					}
				}
			}

			// release memory allocation
			delete [] output_M_imag_pc_buffer;
		}

		// output port post check: "ap_return"
		aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // [[transaction]]
		if (AESL_token != "[[transaction]]")
		{
			exit(1);
		}
		aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_num); // transaction number

		if (atoi(AESL_num.c_str()) == AESL_transaction_pc)
		{
			aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // data

			sc_bv<32> ap_return_pc_buffer;
			int i = 0;

			while (AESL_token != "[[/transaction]]")
			{
				bool no_x = false;
				bool err = false;

				// search and replace 'X' with "0" from the 1st char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('X');
					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'ap_return', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				no_x = false;

				// search and replace 'x' with "0" from the 3rd char of token
				while (!no_x)
				{
					size_t x_found = AESL_token.find('x', 2);

					if (x_found != string::npos)
					{
						if (!err)
						{
							cerr << "@W [SIM-201] RTL produces unknown value 'X' on port 'ap_return', possible cause: There are uninitialized variables in the C design." << endl;
							err = true;
						}
						AESL_token.replace(x_found, 1, "0");
					}
					else
					{
						no_x = true;
					}
				}

				// push token into output port buffer
				if (AESL_token != "")
				{
					ap_return_pc_buffer = AESL_token.c_str();
					i++;
				}

				aesl_fh.read(AUTOTB_TVOUT_PC_ap_return, AESL_token); // data or [[/transaction]]

				if (AESL_token == "[[[/runtime]]]" || aesl_fh.eof(AUTOTB_TVOUT_PC_ap_return))
				{
					exit(1);
				}
			}

			// ***********************************
			if (i > 0)
			{
				// RTL Name: ap_return
				{
					// bitslice(31, 0)
					// {
						// celement: return(31, 0)
						// {
							sc_lv<32> return_lv0_0_1_0;
						// }
					// }

					// bitslice(31, 0)
					{
						// celement: return(31, 0)
						{
							// carray: (0) => (1) @ (0)
							{
								if (&(AESL_return) != NULL) // check the null address if the c port is array or others
								{
									return_lv0_0_1_0.range(31, 0) = sc_bv<32>(ap_return_pc_buffer.range(31, 0));
								}
							}
						}
					}

					// bitslice(31, 0)
					{
						// celement: return(31, 0)
						{
							// carray: (0) => (1) @ (0)
							{
								// sub                    : 
								// ori_name               : AESL_return
								// sub_1st_elem           : 
								// ori_name_1st_elem      : AESL_return
								// output_left_conversion : AESL_return
								// output_type_conversion : (return_lv0_0_1_0).to_uint64()
								if (&(AESL_return) != NULL) // check the null address if the c port is array or others
								{
									AESL_return = (return_lv0_0_1_0).to_uint64();
								}
							}
						}
					}
				}
			}
		}

		AESL_transaction_pc++;

		return AESL_return;
	}
	else
	{
		static unsigned AESL_transaction;

		static AESL_FILE_HANDLER aesl_fh;

		// "output_M_real"
		char* tvout_output_M_real = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_output_M_real);

		// "output_M_imag"
		char* tvout_output_M_imag = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_output_M_imag);

		// "input1_M_real"
		char* tvin_input1_M_real = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_input1_M_real);

		// "input1_M_imag"
		char* tvin_input1_M_imag = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_input1_M_imag);

		// "input2_M_real"
		char* tvin_input2_M_real = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_input2_M_real);

		// "input2_M_imag"
		char* tvin_input2_M_imag = new char[50];
		aesl_fh.touch(AUTOTB_TVIN_input2_M_imag);

		// "ap_return"
		char* tvout_ap_return = new char[50];
		aesl_fh.touch(AUTOTB_TVOUT_ap_return);

		static INTER_TCL_FILE tcl_file(INTER_TCL);
		int leading_zero;

		// [[transaction]]
		sprintf(tvin_input1_M_real, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_input1_M_real, tvin_input1_M_real);

		sc_bv<32>* input1_M_real_tvin_wrapc_buffer = new sc_bv<32>[15];

		// RTL Name: input1_M_real
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: input1._M_real(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// carray: (0) => (4) @ (1)
						for (int i_1 = 0; i_1 <= 4; i_1 += 1)
						{
							// sub                   : i_0 i_1
							// ori_name              : input1[i_0][i_1].real()
							// sub_1st_elem          : 0 0
							// ori_name_1st_elem     : input1[0][0].real()
							// regulate_c_name       : input1__M_real
							// input_type_conversion : *(int*)&input1[i_0][i_1].real()
							if (&(input1[0][0].real()) != NULL) // check the null address if the c port is array or others
							{
								sc_lv<32> input1__M_real_tmp_mem;
								input1__M_real_tmp_mem = *(int*)&input1[i_0][i_1].real();
								input1_M_real_tvin_wrapc_buffer[hls_map_index++].range(31, 0) = input1__M_real_tmp_mem.range(31, 0);
							}
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 15; i++)
		{
			sprintf(tvin_input1_M_real, "%s\n", (input1_M_real_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_input1_M_real, tvin_input1_M_real);
		}

		tcl_file.set_num(15, &tcl_file.input1_M_real_depth);
		sprintf(tvin_input1_M_real, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_input1_M_real, tvin_input1_M_real);

		// release memory allocation
		delete [] input1_M_real_tvin_wrapc_buffer;

		// [[transaction]]
		sprintf(tvin_input1_M_imag, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_input1_M_imag, tvin_input1_M_imag);

		sc_bv<32>* input1_M_imag_tvin_wrapc_buffer = new sc_bv<32>[15];

		// RTL Name: input1_M_imag
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: input1._M_imag(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// carray: (0) => (4) @ (1)
						for (int i_1 = 0; i_1 <= 4; i_1 += 1)
						{
							// sub                   : i_0 i_1
							// ori_name              : input1[i_0][i_1].imag()
							// sub_1st_elem          : 0 0
							// ori_name_1st_elem     : input1[0][0].imag()
							// regulate_c_name       : input1__M_imag
							// input_type_conversion : *(int*)&input1[i_0][i_1].imag()
							if (&(input1[0][0].imag()) != NULL) // check the null address if the c port is array or others
							{
								sc_lv<32> input1__M_imag_tmp_mem;
								input1__M_imag_tmp_mem = *(int*)&input1[i_0][i_1].imag();
								input1_M_imag_tvin_wrapc_buffer[hls_map_index++].range(31, 0) = input1__M_imag_tmp_mem.range(31, 0);
							}
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 15; i++)
		{
			sprintf(tvin_input1_M_imag, "%s\n", (input1_M_imag_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_input1_M_imag, tvin_input1_M_imag);
		}

		tcl_file.set_num(15, &tcl_file.input1_M_imag_depth);
		sprintf(tvin_input1_M_imag, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_input1_M_imag, tvin_input1_M_imag);

		// release memory allocation
		delete [] input1_M_imag_tvin_wrapc_buffer;

		// [[transaction]]
		sprintf(tvin_input2_M_real, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_input2_M_real, tvin_input2_M_real);

		sc_bv<32>* input2_M_real_tvin_wrapc_buffer = new sc_bv<32>[3];

		// RTL Name: input2_M_real
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: input2._M_real(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : input2[i_0].real()
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : input2[0].real()
						// regulate_c_name       : input2__M_real
						// input_type_conversion : *(int*)&input2[i_0].real()
						if (&(input2[0].real()) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> input2__M_real_tmp_mem;
							input2__M_real_tmp_mem = *(int*)&input2[i_0].real();
							input2_M_real_tvin_wrapc_buffer[hls_map_index++].range(31, 0) = input2__M_real_tmp_mem.range(31, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 3; i++)
		{
			sprintf(tvin_input2_M_real, "%s\n", (input2_M_real_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_input2_M_real, tvin_input2_M_real);
		}

		tcl_file.set_num(3, &tcl_file.input2_M_real_depth);
		sprintf(tvin_input2_M_real, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_input2_M_real, tvin_input2_M_real);

		// release memory allocation
		delete [] input2_M_real_tvin_wrapc_buffer;

		// [[transaction]]
		sprintf(tvin_input2_M_imag, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVIN_input2_M_imag, tvin_input2_M_imag);

		sc_bv<32>* input2_M_imag_tvin_wrapc_buffer = new sc_bv<32>[3];

		// RTL Name: input2_M_imag
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: input2._M_imag(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : input2[i_0].imag()
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : input2[0].imag()
						// regulate_c_name       : input2__M_imag
						// input_type_conversion : *(int*)&input2[i_0].imag()
						if (&(input2[0].imag()) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> input2__M_imag_tmp_mem;
							input2__M_imag_tmp_mem = *(int*)&input2[i_0].imag();
							input2_M_imag_tvin_wrapc_buffer[hls_map_index++].range(31, 0) = input2__M_imag_tmp_mem.range(31, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 3; i++)
		{
			sprintf(tvin_input2_M_imag, "%s\n", (input2_M_imag_tvin_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVIN_input2_M_imag, tvin_input2_M_imag);
		}

		tcl_file.set_num(3, &tcl_file.input2_M_imag_depth);
		sprintf(tvin_input2_M_imag, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVIN_input2_M_imag, tvin_input2_M_imag);

		// release memory allocation
		delete [] input2_M_imag_tvin_wrapc_buffer;

// [call_c_dut] ---------->

		int AESL_return = AESL_ORIG_DUT_TopAdder(output, input1, input2);


		// [[transaction]]
		sprintf(tvout_output_M_real, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_output_M_real, tvout_output_M_real);

		sc_bv<32>* output_M_real_tvout_wrapc_buffer = new sc_bv<32>[3];

		// RTL Name: output_M_real
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: output._M_real(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : output[i_0].real()
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : output[0].real()
						// regulate_c_name       : output__M_real
						// input_type_conversion : *(int*)&output[i_0].real()
						if (&(output[0].real()) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> output__M_real_tmp_mem;
							output__M_real_tmp_mem = *(int*)&output[i_0].real();
							output_M_real_tvout_wrapc_buffer[hls_map_index++].range(31, 0) = output__M_real_tmp_mem.range(31, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 3; i++)
		{
			sprintf(tvout_output_M_real, "%s\n", (output_M_real_tvout_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_output_M_real, tvout_output_M_real);
		}

		tcl_file.set_num(3, &tcl_file.output_M_real_depth);
		sprintf(tvout_output_M_real, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_output_M_real, tvout_output_M_real);

		// release memory allocation
		delete [] output_M_real_tvout_wrapc_buffer;

		// [[transaction]]
		sprintf(tvout_output_M_imag, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_output_M_imag, tvout_output_M_imag);

		sc_bv<32>* output_M_imag_tvout_wrapc_buffer = new sc_bv<32>[3];

		// RTL Name: output_M_imag
		{
			// bitslice(31, 0)
			{
				int hls_map_index = 0;
				// celement: output._M_imag(31, 0)
				{
					// carray: (0) => (2) @ (1)
					for (int i_0 = 0; i_0 <= 2; i_0 += 1)
					{
						// sub                   : i_0
						// ori_name              : output[i_0].imag()
						// sub_1st_elem          : 0
						// ori_name_1st_elem     : output[0].imag()
						// regulate_c_name       : output__M_imag
						// input_type_conversion : *(int*)&output[i_0].imag()
						if (&(output[0].imag()) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> output__M_imag_tmp_mem;
							output__M_imag_tmp_mem = *(int*)&output[i_0].imag();
							output_M_imag_tvout_wrapc_buffer[hls_map_index++].range(31, 0) = output__M_imag_tmp_mem.range(31, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 3; i++)
		{
			sprintf(tvout_output_M_imag, "%s\n", (output_M_imag_tvout_wrapc_buffer[i]).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_output_M_imag, tvout_output_M_imag);
		}

		tcl_file.set_num(3, &tcl_file.output_M_imag_depth);
		sprintf(tvout_output_M_imag, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_output_M_imag, tvout_output_M_imag);

		// release memory allocation
		delete [] output_M_imag_tvout_wrapc_buffer;

		// [[transaction]]
		sprintf(tvout_ap_return, "[[transaction]] %d\n", AESL_transaction);
		aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);

		sc_bv<32> ap_return_tvout_wrapc_buffer;

		// RTL Name: ap_return
		{
			// bitslice(31, 0)
			{
				// celement: return(31, 0)
				{
					// carray: (0) => (1) @ (0)
					{
						// sub                   : 
						// ori_name              : AESL_return
						// sub_1st_elem          : 
						// ori_name_1st_elem     : AESL_return
						// regulate_c_name       : return
						// input_type_conversion : AESL_return
						if (&(AESL_return) != NULL) // check the null address if the c port is array or others
						{
							sc_lv<32> return_tmp_mem;
							return_tmp_mem = AESL_return;
							ap_return_tvout_wrapc_buffer.range(31, 0) = return_tmp_mem.range(31, 0);
						}
					}
				}
			}
		}

		// dump tv to file
		for (int i = 0; i < 1; i++)
		{
			sprintf(tvout_ap_return, "%s\n", (ap_return_tvout_wrapc_buffer).to_string(SC_HEX).c_str());
			aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);
		}

		tcl_file.set_num(1, &tcl_file.ap_return_depth);
		sprintf(tvout_ap_return, "[[/transaction]] \n");
		aesl_fh.write(AUTOTB_TVOUT_ap_return, tvout_ap_return);

		// release memory allocation: "output_M_real"
		delete [] tvout_output_M_real;
		// release memory allocation: "output_M_imag"
		delete [] tvout_output_M_imag;
		// release memory allocation: "input1_M_real"
		delete [] tvin_input1_M_real;
		// release memory allocation: "input1_M_imag"
		delete [] tvin_input1_M_imag;
		// release memory allocation: "input2_M_real"
		delete [] tvin_input2_M_real;
		// release memory allocation: "input2_M_imag"
		delete [] tvin_input2_M_imag;
		// release memory allocation: "ap_return"
		delete [] tvout_ap_return;

		AESL_transaction++;

		tcl_file.set_num(AESL_transaction , &tcl_file.trans_num);

		return AESL_return;
	}
}

