// Seed: 4003656868
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri   id_3,
    input  tri   id_4
);
  wire id_6;
  supply1 id_7;
  wire id_8;
  tri0 id_9, id_10;
  assign id_8 = 1;
  wire id_11;
  assign id_10 = id_8;
  assign id_9  = 1;
  assign id_9  = 1 == id_7;
endmodule
module module_1 (
    output tri1 id_0
    , id_18,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    output logic id_9,
    input tri0 id_10,
    input logic id_11,
    input wand id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    output wor id_16
);
  assign id_9 = 1;
  always id_9 <= id_11;
  module_0(
      id_4, id_2, id_6, id_16, id_2
  );
endmodule
