$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Sat May 26 16:08:46 2018
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module REGISTRADOR2bits_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " CLRN $end
$var reg 2 # D [1:0] $end
$var reg 1 $ ENA $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end
$var wire 1 ' sampler $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / CLK~input_o $end
$var wire 1 0 CLK~inputCLKENA0_outclk $end
$var wire 1 1 D[1]~input_o $end
$var wire 1 2 inst1~feeder_combout $end
$var wire 1 3 CLRN~input_o $end
$var wire 1 4 ENA~input_o $end
$var wire 1 5 inst1~q $end
$var wire 1 6 D[0]~input_o $end
$var wire 1 7 inst~feeder_combout $end
$var wire 1 8 inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b10 #
1$
0&
0%
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
11
12
13
14
05
06
07
08
$end
#50000
1!
1/
0'
10
15
1%
#100000
0!
0/
1'
00
#150000
b0 #
1!
01
1/
0'
10
02
#200000
b1 #
b11 #
0!
16
11
0/
1'
00
12
17
#250000
b10 #
1!
06
1/
0'
10
07
18
1&
#300000
b0 #
b1 #
0!
16
01
0/
1'
00
02
17
#350000
b0 #
1!
06
1/
0'
10
07
05
0%
#400000
b1 #
0!
16
0/
1'
00
17
#450000
b11 #
1!
11
1/
0'
10
12
#500000
b1 #
0!
01
0/
1'
00
02
#550000
1!
1/
0'
10
#600000
b11 #
0!
11
0/
1'
00
12
#650000
b1 #
1!
01
1/
0'
10
02
15
1%
#700000
b11 #
0!
11
0/
1'
00
12
#750000
b10 #
1!
06
1/
0'
10
07
#800000
0!
0/
1'
00
#850000
b11 #
1!
16
1/
0'
10
17
08
0&
#900000
b1 #
b0 #
0!
06
01
0/
1'
00
02
07
#950000
b1 #
1!
16
1/
0'
10
17
05
0%
#1000000
