Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 24 17:03:42 2020
| Host         : ASUS-NICO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MP3_top_level_control_sets_placed.rpt
| Design       : MP3_top_level
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            2 |
|      7 |            3 |
|      8 |            3 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           19 |
| No           | No                    | Yes                    |              85 |           27 |
| No           | Yes                   | No                     |              16 |            9 |
| Yes          | No                    | No                     |              34 |           15 |
| Yes          | No                    | Yes                    |             400 |          163 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                        Enable Signal                       |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                    | btnCpuReset_IBUF                                           | i_top_level_part2/i_gen_audio/i_cpt_timebase/ce0              |                1 |              1 |
|  i_top_level_part1/i_transcodeur/seg_cod_4_reg[3]/G0              |                                                            |                                                               |                1 |              1 |
|  i_top_level_part1/i_transcodeur/seg_cod_4_reg[6]/G0              |                                                            |                                                               |                1 |              1 |
|  i_top_level_part1/i_FSM_MP3/FSM_onehot_current_state_reg[1]_2[0] |                                                            | i_top_level_part1/i_FSM_MP3/AR[0]                             |                1 |              2 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_full_UART_recv/receiver/nbbits         | i_top_level_part2/i_full_UART_recv/receiver/nbbits[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                    | i_top_level_part1/i_cpt_1_9/cnt[3]_i_1_n_0                 | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |                1 |              4 |
|  i_top_level_part1/i_transcodeur/seg_value_2_reg[6]_i_2_n_0       |                                                            |                                                               |                2 |              7 |
|  i_top_level_part1/i_cpt_1_599/E[0]                               |                                                            |                                                               |                2 |              7 |
|  i_top_level_part1/i_cpt_1_9/output_reg[1]_1[0]                   |                                                            |                                                               |                3 |              7 |
|  clk_IBUF_BUFG                                                    |                                                            |                                                               |                7 |              8 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_full_UART_recv/receiver/shift0         |                                                               |                3 |              8 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_full_UART_recv/receiver/dat[7]_i_1_n_0 |                                                               |                6 |              8 |
|  i_top_level_part1/i_FSM_MP3/next_state                           |                                                            |                                                               |                3 |             10 |
|  clk_IBUF_BUFG                                                    | i_top_level_part1/i_FSM_MP3/E[0]                           | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |                4 |             10 |
|  clk_IBUF_BUFG                                                    | i_top_level_part1/i_cpt_1_9/E[0]                           | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |                5 |             11 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_gen_audio/i_cpt_timebase/sel           | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |                3 |             12 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_full_UART_recv/receiver/E[0]           | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |               15 |             17 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_gen_audio/i_cpt_address/MAX0           |                                                               |                6 |             18 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_gen_audio/i_cpt_timebase/ce_reg_0      | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |               10 |             47 |
|  clk_IBUF_BUFG                                                    |                                                            | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |               35 |             99 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_gen_audio/i_cpt_timebase/cnt           | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |               56 |            143 |
|  clk_IBUF_BUFG                                                    | i_top_level_part2/i_full_UART_recv/merger/READ_WRITE       | i_top_level_part2/i_gen_audio/i_cpt_address/btnCpuReset       |               69 |            156 |
+-------------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


