// Seed: 3090493182
module module_0;
  wire id_2;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0();
endmodule
module module_2;
  always_comb @(posedge ~id_1 or posedge id_1) id_1 <= 1;
endmodule
macromodule module_3 (
    input  tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  assign id_1 = 1'b0 - 1;
  module_2();
endmodule
