-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\middle_ear_filter\ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter
-- Source Path: middle_ear_filter
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        stimulus                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        middle_ear_filter_output          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter;


ARCHITECTURE rtl OF ur_ear_fpga_sim_middle_ear_filter_middle_ear_filter IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic;  -- ufix1
          nfp_in3                         :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    USE ENTITY work.ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single(rtl);

  FOR ALL : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    USE ENTITY work.ur_ear_fpga_sim_middle_ear_filter_nfp_add_single(rtl);

  FOR ALL : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    USE ENTITY work.ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single(rtl);

  FOR ALL : ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single
    USE ENTITY work.ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single(rtl);

  -- Signals
  SIGNAL Constant6_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant3_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant1_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant2_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product3_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product2_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay1_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum1_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum2_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant9_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant10_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum3_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay3_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain2_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product1_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum3_out1_1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain1_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product4_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum_out1                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant4_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product7_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant5_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product8_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product5_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum5_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum6_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant11_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant13_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum7_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay5_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain5_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product6_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum7_out1_1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain3_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product9_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum4_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant7_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product12_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant8_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant12_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product13_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product10_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum9_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum10_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant14_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum11_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay7_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain8_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product11_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum11_out1_1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Gain7_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product14_out1                   : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Sum8_out1                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL pw2_sign_const                   : std_logic;  -- ufix1
  SIGNAL pw2_shift_const                  : signed(8 DOWNTO 0);  -- sfix9
  SIGNAL output                           : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Middle Ear Filter
  -- 
  -- Input: Pressure Stimulus Waveform (pin or px)
  -- 
  -- Output: Filtered Signal (meout)
  -- 
  -- - 6th Order IIR Lowpass Filter
  -- 
  -- - Coefficients are determined in    				   AN_Get_Parameters init script

  u_nfp_mul_comp : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant_out1,  -- ufix32
              nfp_in2 => stimulus,  -- ufix32
              nfp_out => Product3_out1  -- ufix32
              );

  u_nfp_mul_comp_1 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant1_out1,  -- ufix32
              nfp_in2 => Unit_Delay_out1,  -- ufix32
              nfp_out => Product2_out1  -- ufix32
              );

  u_nfp_mul_comp_2 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant2_out1,  -- ufix32
              nfp_in2 => Unit_Delay1_out1,  -- ufix32
              nfp_out => Product_out1  -- ufix32
              );

  u_nfp_add_comp : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product2_out1,  -- ufix32
              nfp_in2 => Product_out1,  -- ufix32
              nfp_out => Sum1_out1  -- ufix32
              );

  u_nfp_add_comp_1 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product3_out1,  -- ufix32
              nfp_in2 => Sum1_out1,  -- ufix32
              nfp_out => Sum2_out1  -- ufix32
              );

  u_nfp_uminus_comp : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Unit_Delay3_out1,  -- ufix32
              nfp_out => Gain2_out1  -- ufix32
              );

  u_nfp_mul_comp_3 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant10_out1,  -- ufix32
              nfp_in2 => Gain2_out1,  -- ufix32
              nfp_out => Product1_out1  -- ufix32
              );

  u_nfp_uminus_comp_1 : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Sum3_out1,  -- ufix32
              nfp_out => Gain1_out1  -- ufix32
              );

  u_nfp_mul_comp_4 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant9_out1,  -- ufix32
              nfp_in2 => Gain1_out1,  -- ufix32
              nfp_out => Product4_out1  -- ufix32
              );

  u_nfp_add_comp_2 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product4_out1,  -- ufix32
              nfp_in2 => Product1_out1,  -- ufix32
              nfp_out => Sum_out1  -- ufix32
              );

  u_nfp_add_comp_3 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Sum2_out1,  -- ufix32
              nfp_in2 => Sum_out1,  -- ufix32
              nfp_out => Sum3_out1_1  -- ufix32
              );

  u_nfp_mul_comp_5 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant4_out1,  -- ufix32
              nfp_in2 => Sum3_out1,  -- ufix32
              nfp_out => Product7_out1  -- ufix32
              );

  u_nfp_mul_comp_6 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant3_out1,  -- ufix32
              nfp_in2 => Sum3_out1_1,  -- ufix32
              nfp_out => Product8_out1  -- ufix32
              );

  u_nfp_mul_comp_7 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant5_out1,  -- ufix32
              nfp_in2 => Unit_Delay3_out1,  -- ufix32
              nfp_out => Product5_out1  -- ufix32
              );

  u_nfp_add_comp_4 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product7_out1,  -- ufix32
              nfp_in2 => Product5_out1,  -- ufix32
              nfp_out => Sum5_out1  -- ufix32
              );

  u_nfp_add_comp_5 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product8_out1,  -- ufix32
              nfp_in2 => Sum5_out1,  -- ufix32
              nfp_out => Sum6_out1  -- ufix32
              );

  u_nfp_uminus_comp_2 : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Unit_Delay5_out1,  -- ufix32
              nfp_out => Gain5_out1  -- ufix32
              );

  u_nfp_mul_comp_8 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant13_out1,  -- ufix32
              nfp_in2 => Gain5_out1,  -- ufix32
              nfp_out => Product6_out1  -- ufix32
              );

  u_nfp_uminus_comp_3 : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Sum7_out1,  -- ufix32
              nfp_out => Gain3_out1  -- ufix32
              );

  u_nfp_mul_comp_9 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant11_out1,  -- ufix32
              nfp_in2 => Gain3_out1,  -- ufix32
              nfp_out => Product9_out1  -- ufix32
              );

  u_nfp_add_comp_6 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product9_out1,  -- ufix32
              nfp_in2 => Product6_out1,  -- ufix32
              nfp_out => Sum4_out1  -- ufix32
              );

  u_nfp_add_comp_7 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Sum6_out1,  -- ufix32
              nfp_in2 => Sum4_out1,  -- ufix32
              nfp_out => Sum7_out1_1  -- ufix32
              );

  u_nfp_mul_comp_10 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant7_out1,  -- ufix32
              nfp_in2 => Sum7_out1,  -- ufix32
              nfp_out => Product12_out1  -- ufix32
              );

  u_nfp_mul_comp_11 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant6_out1,  -- ufix32
              nfp_in2 => Sum7_out1_1,  -- ufix32
              nfp_out => Product13_out1  -- ufix32
              );

  u_nfp_mul_comp_12 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant8_out1,  -- ufix32
              nfp_in2 => Unit_Delay5_out1,  -- ufix32
              nfp_out => Product10_out1  -- ufix32
              );

  u_nfp_add_comp_8 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product12_out1,  -- ufix32
              nfp_in2 => Product10_out1,  -- ufix32
              nfp_out => Sum9_out1  -- ufix32
              );

  u_nfp_add_comp_9 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product13_out1,  -- ufix32
              nfp_in2 => Sum9_out1,  -- ufix32
              nfp_out => Sum10_out1  -- ufix32
              );

  u_nfp_uminus_comp_4 : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Unit_Delay7_out1,  -- ufix32
              nfp_out => Gain8_out1  -- ufix32
              );

  u_nfp_mul_comp_13 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant14_out1,  -- ufix32
              nfp_in2 => Gain8_out1,  -- ufix32
              nfp_out => Product11_out1  -- ufix32
              );

  u_nfp_uminus_comp_5 : ur_ear_fpga_sim_middle_ear_filter_nfp_uminus_single
    PORT MAP( nfp_in => Sum11_out1,  -- ufix32
              nfp_out => Gain7_out1  -- ufix32
              );

  u_nfp_mul_comp_14 : ur_ear_fpga_sim_middle_ear_filter_nfp_mul_single
    PORT MAP( nfp_in1 => Constant12_out1,  -- ufix32
              nfp_in2 => Gain7_out1,  -- ufix32
              nfp_out => Product14_out1  -- ufix32
              );

  u_nfp_add_comp_10 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Product14_out1,  -- ufix32
              nfp_in2 => Product11_out1,  -- ufix32
              nfp_out => Sum8_out1  -- ufix32
              );

  u_nfp_add_comp_11 : ur_ear_fpga_sim_middle_ear_filter_nfp_add_single
    PORT MAP( nfp_in1 => Sum10_out1,  -- ufix32
              nfp_in2 => Sum8_out1,  -- ufix32
              nfp_out => Sum11_out1_1  -- ufix32
              );

  u_nfp_gain_pow2_single : ur_ear_fpga_sim_middle_ear_filter_nfp_gain_pow2_single
    PORT MAP( nfp_in1 => Sum11_out1_1,  -- ufix32
              nfp_in2 => pw2_sign_const,  -- ufix1
              nfp_in3 => std_logic_vector(pw2_shift_const),  -- ufix9
              nfp_out => output  -- ufix32
              );

  Constant6_out1 <= X"3e8573f6";

  Constant3_out1 <= X"3f822af2";

  Constant1_out1 <= X"bfd2c938";

  Unit_Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Unit_Delay_out1 <= stimulus;
      END IF;
    END IF;
  END PROCESS Unit_Delay_process;


  Constant2_out1 <= X"3f2cf926";

  Constant_out1 <= X"3f78994b";

  Unit_Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay1_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Unit_Delay1_out1 <= Unit_Delay_out1;
      END IF;
    END IF;
  END PROCESS Unit_Delay1_process;


  Constant9_out1 <= X"bfcd7367";

  Constant10_out1 <= X"3f303e14";

  Unit_Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay3_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Unit_Delay3_out1 <= Sum3_out1;
      END IF;
    END IF;
  END PROCESS Unit_Delay3_process;


  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Sum3_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Sum3_out1 <= Sum3_out1_1;
      END IF;
    END IF;
  END PROCESS delayMatch_process;


  Constant4_out1 <= X"bf9c50f6";

  Constant5_out1 <= X"3f3d3b8e";

  Constant11_out1 <= X"bfa3dc93";

  Constant13_out1 <= X"3f327a39";

  Unit_Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay5_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Unit_Delay5_out1 <= Sum7_out1;
      END IF;
    END IF;
  END PROCESS Unit_Delay5_process;


  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Sum7_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Sum7_out1 <= Sum7_out1_1;
      END IF;
    END IF;
  END PROCESS delayMatch1_process;


  Constant7_out1 <= X"3ee9ed9d";

  Constant8_out1 <= X"3e48f34f";

  Constant12_out1 <= X"3e368baa";

  Constant14_out1 <= X"3ef85ffc";

  Unit_Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay7_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Unit_Delay7_out1 <= Sum11_out1;
      END IF;
    END IF;
  END PROCESS Unit_Delay7_process;


  delayMatch2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Sum11_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Sum11_out1 <= Sum11_out1_1;
      END IF;
    END IF;
  END PROCESS delayMatch2_process;


  pw2_sign_const <= '0';

  pw2_shift_const <= to_signed(-16#001#, 9);

  middle_ear_filter_output <= output;

END rtl;

