Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 13 20:36:08 2024
| Host         : v78-g109b-w0027 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FFT_control_sets_placed.rpt
| Design       : FFT
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           19 |
| Yes          | No                    | No                     |             384 |          162 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1109 |          549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                 Enable Signal                 |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  main_vga/horizontal/newline_out_reg_0 |                                               |                                                 |                1 |              1 |         1.00 |
|  main_vga/horizontal/newline_out_reg_0 | main_vga/vertical/vsync_out_i_2_n_0           | main_vga/vertical/p_0_in                        |                1 |              1 |         1.00 |
| ~system_clk_BUFG                       |                                               |                                                 |                1 |              1 |         1.00 |
|  vga_clk_BUFG                          | main_vga/horizontal/hsync_out_i_2_n_0         | main_vga/horizontal/hsync_out_i_1_n_0           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         |                                               |                                                 |                3 |              4 |         1.33 |
| ~system_clk_BUFG                       |                                               | main_translator/bit_cnt[4]_i_1_n_0              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                         |                                               | mic_clock/clk_counter[0]_i_1__1_n_0             |                2 |              6 |         3.00 |
|  vga_clk_BUFG                          |                                               |                                                 |                4 |              6 |         1.50 |
|  system_clk_BUFG                       |                                               |                                                 |                6 |              7 |         1.17 |
|  system_clk_BUFG                       |                                               | main_processor/BFU2/SR[0]                       |                5 |              8 |         1.60 |
|  vga_clk_BUFG                          |                                               | main_vga/horizontal/g_reg0                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                         |                                               | main_clock/clk_counter[0]_i_1__0_n_0            |                3 |              9 |         3.00 |
|  main_vga/horizontal/newline_out_reg_0 |                                               | main_vga/vertical/counter[9]_i_1_n_0            |                3 |             10 |         3.33 |
|  system_clk_BUFG                       | main_processor/cycles_counter[2]              | main_processor/BFU6/cycles_counter_reg[2]_inv_0 |                9 |             10 |         1.11 |
|  vga_clk_BUFG                          |                                               | main_vga/horizontal/counter[9]_i_1__0_n_0       |                3 |             10 |         3.33 |
|  system_clk_BUFG                       | main_translator/data_buffer[17]_i_2_n_0       | main_translator/data_buffer[17]_i_1_n_0         |                7 |             18 |         2.57 |
|  system_clk_BUFG                       | main_processor/cycles_counter[2]              | main_processor/W5[21]_i_1_n_0                   |               27 |             27 |         1.00 |
|  system_clk_BUFG                       | main_translator/t0_reg[17]_i_1_n_0            | main_processor/BFU2/SR[0]                       |              122 |            288 |         2.36 |
|  system_clk_BUFG                       | main_processor/cycles_counter[2]              | main_processor/BFU7/new_t_reg_reg               |              199 |            362 |         1.82 |
|  vga_clk_BUFG                          | main_processor/E[0]                           |                                                 |              162 |            384 |         2.37 |
|  system_clk_BUFG                       | main_processor/BFU2/cycles_counter_reg[2]_inv | main_processor/BFU2/SR[0]                       |              183 |            402 |         2.20 |
+----------------------------------------+-----------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


