

================================================================
== Vivado HLS Report for 'copy_weight_fmem2buf'
================================================================
* Date:           Sun Apr 28 15:57:34 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|  297|   41|  297|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   40|  296|  10 ~ 74 |          -|          -|       4|    no    |
        | + Loop 1.1  |    0|   64|         3|          1|          1| 0 ~ 63 |    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond1)
	11  / (!exitcond1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nLoops)"   --->   Operation 14 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %n)"   --->   Operation 15 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 16 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_offset_cast = zext i31 %weights_offset_read to i32"   --->   Operation 17 'zext' 'weights_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%n_cast_cast = zext i10 %n_read to i12"   --->   Operation 20 'zext' 'n_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [7 x i8]* @p_str59, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = zext i6 %nLoops_read to i32"   --->   Operation 23 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:1349]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%base_addr_d = phi i12 [ %n_cast_cast, %0 ], [ %base_addr_d1, %4 ]"   --->   Operation 25 'phi' 'base_addr_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tm = phi i3 [ 0, %0 ], [ %tm_1, %4 ]"   --->   Operation 26 'phi' 'tm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %tm, -4" [mobile_net_hls_v1/conv.hpp:1349]   --->   Operation 28 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.67ns)   --->   "%tm_1 = add i3 %tm, 1" [mobile_net_hls_v1/conv.hpp:1349]   --->   Operation 29 'add' 'tm_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %.preheader" [mobile_net_hls_v1/conv.hpp:1349]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i12 %base_addr_d to i32" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 31 'zext' 'tmp_65_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%sum = add i32 %weights_offset_cast, %tmp_65_cast" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 32 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_cast = zext i32 %sum to i64" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 33 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr half* %weights, i64 %sum_cast" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 34 'getelementptr' 'weights_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.83ns)   --->   "%full_n_i2_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %weight_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:1360]   --->   Operation 35 'nbwrite' 'full_n_i2_0' <Predicate = (exitcond)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1361]   --->   Operation 36 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 37 [7/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 37 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 38 [6/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 38 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 39 [5/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 39 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 40 [4/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 40 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 41 [3/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 41 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 42 [2/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 42 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 43 [1/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 %tmp_s)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 43 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 44 [1/1] (0.65ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:1352]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.65>

State 10 <SV = 9> <Delay = 0.78>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_1, %3 ], [ 0, %.preheader ]"   --->   Operation 45 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 63, i64 0)"   --->   Operation 46 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.78ns)   --->   "%exitcond1 = icmp eq i6 %i, %nLoops_read" [mobile_net_hls_v1/conv.hpp:1352]   --->   Operation 47 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.78ns)   --->   "%i_1 = add i6 %i, 1" [mobile_net_hls_v1/conv.hpp:1352]   --->   Operation 48 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %3" [mobile_net_hls_v1/conv.hpp:1352]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.67>
ST_11 : Operation 50 [1/1] (3.67ns)   --->   "%tmp = call half @_ssdm_op_Read.m_axi.halfP(half* %weights_addr)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 50 'read' 'tmp' <Predicate = (!exitcond1)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.63>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str79)" [mobile_net_hls_v1/conv.hpp:1353]   --->   Operation 51 'specregionbegin' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1355]   --->   Operation 52 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_V, half %tmp)" [mobile_net_hls_v1/conv.hpp:1356]   --->   Operation 53 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str79, i32 %tmp_17)" [mobile_net_hls_v1/conv.hpp:1357]   --->   Operation 54 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:1352]   --->   Operation 55 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.80>
ST_13 : Operation 56 [1/1] (0.80ns)   --->   "%base_addr_d1 = add i12 %base_addr_d, 512" [mobile_net_hls_v1/conv.hpp:1358]   --->   Operation 56 'add' 'base_addr_d1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:1349]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('base_addr_d1') with incoming values : ('n_cast_cast') ('base_addr_d1', mobile_net_hls_v1/conv.hpp:1358) [19]  (0.656 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write on port 'weight_cntl_V' (mobile_net_hls_v1/conv.hpp:1360) [49]  (1.84 ns)

 <State 3>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 4>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 6>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 8>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [30]  (3.67 ns)

 <State 10>: 0.785ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mobile_net_hls_v1/conv.hpp:1352) [33]  (0 ns)
	'icmp' operation ('exitcond1', mobile_net_hls_v1/conv.hpp:1352) [35]  (0.785 ns)

 <State 11>: 3.67ns
The critical path consists of the following:
	bus read on port 'weights' (mobile_net_hls_v1/conv.hpp:1356) [41]  (3.67 ns)

 <State 12>: 1.64ns
The critical path consists of the following:
	fifo write on port 'weight_buffer_V' (mobile_net_hls_v1/conv.hpp:1356) [42]  (1.64 ns)

 <State 13>: 0.809ns
The critical path consists of the following:
	'add' operation ('base_addr_d1', mobile_net_hls_v1/conv.hpp:1358) [46]  (0.809 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
