{
  "module_name": "pinctrl-sc7280.c",
  "hash_id": "e4f91aaedccef62da6798dfee29dd3feed846c90cb9264124ec8389a6b3e6a4f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sc7280.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 * id,\t\t\t\\\n\t\t.io_reg = 0x1000 * id + 0x4,\t\t\\\n\t\t.intr_cfg_reg = 0x1000 * id + 0x8,\t\\\n\t\t.intr_status_reg = 0x1000 * id + 0xc,\t\\\n\t\t.intr_target_reg = 0x1000 * id + 0x8,\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.egpio_enable = 12,\t\t\\\n\t\t.egpio_present = 11,\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sc7280_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"GPIO_156\"),\n\tPINCTRL_PIN(157, \"GPIO_157\"),\n\tPINCTRL_PIN(158, \"GPIO_158\"),\n\tPINCTRL_PIN(159, \"GPIO_159\"),\n\tPINCTRL_PIN(160, \"GPIO_160\"),\n\tPINCTRL_PIN(161, \"GPIO_161\"),\n\tPINCTRL_PIN(162, \"GPIO_162\"),\n\tPINCTRL_PIN(163, \"GPIO_163\"),\n\tPINCTRL_PIN(164, \"GPIO_164\"),\n\tPINCTRL_PIN(165, \"GPIO_165\"),\n\tPINCTRL_PIN(166, \"GPIO_166\"),\n\tPINCTRL_PIN(167, \"GPIO_167\"),\n\tPINCTRL_PIN(168, \"GPIO_168\"),\n\tPINCTRL_PIN(169, \"GPIO_169\"),\n\tPINCTRL_PIN(170, \"GPIO_170\"),\n\tPINCTRL_PIN(171, \"GPIO_171\"),\n\tPINCTRL_PIN(172, \"GPIO_172\"),\n\tPINCTRL_PIN(173, \"GPIO_173\"),\n\tPINCTRL_PIN(174, \"GPIO_174\"),\n\tPINCTRL_PIN(175, \"UFS_RESET\"),\n\tPINCTRL_PIN(176, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(177, \"SDC1_CLK\"),\n\tPINCTRL_PIN(178, \"SDC1_CMD\"),\n\tPINCTRL_PIN(179, \"SDC1_DATA\"),\n\tPINCTRL_PIN(180, \"SDC2_CLK\"),\n\tPINCTRL_PIN(181, \"SDC2_CMD\"),\n\tPINCTRL_PIN(182, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\nDECLARE_MSM_GPIO_PINS(151);\nDECLARE_MSM_GPIO_PINS(152);\nDECLARE_MSM_GPIO_PINS(153);\nDECLARE_MSM_GPIO_PINS(154);\nDECLARE_MSM_GPIO_PINS(155);\nDECLARE_MSM_GPIO_PINS(156);\nDECLARE_MSM_GPIO_PINS(157);\nDECLARE_MSM_GPIO_PINS(158);\nDECLARE_MSM_GPIO_PINS(159);\nDECLARE_MSM_GPIO_PINS(160);\nDECLARE_MSM_GPIO_PINS(161);\nDECLARE_MSM_GPIO_PINS(162);\nDECLARE_MSM_GPIO_PINS(163);\nDECLARE_MSM_GPIO_PINS(164);\nDECLARE_MSM_GPIO_PINS(165);\nDECLARE_MSM_GPIO_PINS(166);\nDECLARE_MSM_GPIO_PINS(167);\nDECLARE_MSM_GPIO_PINS(168);\nDECLARE_MSM_GPIO_PINS(169);\nDECLARE_MSM_GPIO_PINS(170);\nDECLARE_MSM_GPIO_PINS(171);\nDECLARE_MSM_GPIO_PINS(172);\nDECLARE_MSM_GPIO_PINS(173);\nDECLARE_MSM_GPIO_PINS(174);\n\nstatic const unsigned int ufs_reset_pins[] = { 175 };\nstatic const unsigned int sdc1_rclk_pins[] = { 176 };\nstatic const unsigned int sdc1_clk_pins[] = { 177 };\nstatic const unsigned int sdc1_cmd_pins[] = { 178 };\nstatic const unsigned int sdc1_data_pins[] = { 179 };\nstatic const unsigned int sdc2_clk_pins[] = { 180 };\nstatic const unsigned int sdc2_cmd_pins[] = { 181 };\nstatic const unsigned int sdc2_data_pins[] = { 182 };\n\nenum sc7280_functions {\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_usb0,\n\tmsm_mux_atest_usb00,\n\tmsm_mux_atest_usb01,\n\tmsm_mux_atest_usb02,\n\tmsm_mux_atest_usb03,\n\tmsm_mux_atest_usb1,\n\tmsm_mux_atest_usb10,\n\tmsm_mux_atest_usb11,\n\tmsm_mux_atest_usb12,\n\tmsm_mux_atest_usb13,\n\tmsm_mux_audio_ref,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cmu_rng0,\n\tmsm_mux_cmu_rng1,\n\tmsm_mux_cmu_rng2,\n\tmsm_mux_cmu_rng3,\n\tmsm_mux_coex_uart1,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_dp_hot,\n\tmsm_mux_dp_lcd,\n\tmsm_mux_edp_hot,\n\tmsm_mux_edp_lcd,\n\tmsm_mux_egpio,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gpio,\n\tmsm_mux_host2wlan_sol,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_lpass_slimbus,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync0,\n\tmsm_mux_mdp_vsync1,\n\tmsm_mux_mdp_vsync2,\n\tmsm_mux_mdp_vsync3,\n\tmsm_mux_mdp_vsync4,\n\tmsm_mux_mdp_vsync5,\n\tmsm_mux_mi2s0_data0,\n\tmsm_mux_mi2s0_data1,\n\tmsm_mux_mi2s0_sck,\n\tmsm_mux_mi2s0_ws,\n\tmsm_mux_mi2s1_data0,\n\tmsm_mux_mi2s1_data1,\n\tmsm_mux_mi2s1_sck,\n\tmsm_mux_mi2s1_ws,\n\tmsm_mux_mi2s2_data0,\n\tmsm_mux_mi2s2_data1,\n\tmsm_mux_mi2s2_sck,\n\tmsm_mux_mi2s2_ws,\n\tmsm_mux_mss_grfc0,\n\tmsm_mux_mss_grfc1,\n\tmsm_mux_mss_grfc10,\n\tmsm_mux_mss_grfc11,\n\tmsm_mux_mss_grfc12,\n\tmsm_mux_mss_grfc2,\n\tmsm_mux_mss_grfc3,\n\tmsm_mux_mss_grfc4,\n\tmsm_mux_mss_grfc5,\n\tmsm_mux_mss_grfc6,\n\tmsm_mux_mss_grfc7,\n\tmsm_mux_mss_grfc8,\n\tmsm_mux_mss_grfc9,\n\tmsm_mux_nav_gpio0,\n\tmsm_mux_nav_gpio1,\n\tmsm_mux_nav_gpio2,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pcie0_clkreqn,\n\tmsm_mux_pcie1_clkreqn,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_clk,\n\tmsm_mux_pll_reset,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qlink0_enable,\n\tmsm_mux_qlink0_request,\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_qlink1_enable,\n\tmsm_mux_qlink1_request,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qspi_data,\n\tmsm_mux_qup00,\n\tmsm_mux_qup01,\n\tmsm_mux_qup02,\n\tmsm_mux_qup03,\n\tmsm_mux_qup04,\n\tmsm_mux_qup05,\n\tmsm_mux_qup06,\n\tmsm_mux_qup07,\n\tmsm_mux_qup10,\n\tmsm_mux_qup11,\n\tmsm_mux_qup12,\n\tmsm_mux_qup13,\n\tmsm_mux_qup14,\n\tmsm_mux_qup15,\n\tmsm_mux_qup16,\n\tmsm_mux_qup17,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdc40,\n\tmsm_mux_sdc41,\n\tmsm_mux_sdc42,\n\tmsm_mux_sdc43,\n\tmsm_mux_sdc4_clk,\n\tmsm_mux_sdc4_cmd,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_tb_trig,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_uim0_clk,\n\tmsm_mux_uim0_data,\n\tmsm_mux_uim0_present,\n\tmsm_mux_uim0_reset,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vfr_0,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\", \"gpio150\", \"gpio151\", \"gpio152\",\n\t\"gpio153\", \"gpio154\", \"gpio155\", \"gpio156\", \"gpio157\", \"gpio158\",\n\t\"gpio159\", \"gpio160\", \"gpio161\", \"gpio162\", \"gpio163\", \"gpio164\",\n\t\"gpio165\", \"gpio166\", \"gpio167\", \"gpio168\", \"gpio169\", \"gpio170\",\n\t\"gpio171\", \"gpio172\", \"gpio173\", \"gpio174\",\n};\nstatic const char * const egpio_groups[] = {\n\t\"gpio144\", \"gpio145\", \"gpio146\", \"gpio147\", \"gpio148\", \"gpio149\",\n\t\"gpio150\", \"gpio151\", \"gpio152\", \"gpio153\", \"gpio154\", \"gpio155\",\n\t\"gpio156\", \"gpio157\", \"gpio158\", \"gpio159\", \"gpio160\", \"gpio161\",\n\t\"gpio162\", \"gpio163\", \"gpio164\", \"gpio165\", \"gpio166\", \"gpio167\",\n\t\"gpio168\", \"gpio169\", \"gpio170\", \"gpio171\", \"gpio172\", \"gpio173\",\n\t\"gpio174\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const atest_usb0_groups[] = {\n\t\"gpio107\",\n};\nstatic const char * const atest_usb00_groups[] = {\n\t\"gpio106\",\n};\nstatic const char * const atest_usb01_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const atest_usb02_groups[] = {\n\t\"gpio104\",\n};\nstatic const char * const atest_usb03_groups[] = {\n\t\"gpio103\",\n};\nstatic const char * const atest_usb1_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const atest_usb10_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const atest_usb11_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const atest_usb12_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const atest_usb13_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio93\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio78\", \"gpio79\", \"gpio93\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\",\n\t\"gpio76\",\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio20\",\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const cmu_rng0_groups[] = {\n\t\"gpio120\",\n};\nstatic const char * const cmu_rng1_groups[] = {\n\t\"gpio119\",\n};\nstatic const char * const cmu_rng2_groups[] = {\n\t\"gpio118\",\n};\nstatic const char * const cmu_rng3_groups[] = {\n\t\"gpio117\",\n};\nstatic const char * const coex_uart1_groups[] = {\n\t\"gpio127\", \"gpio128\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio124\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio121\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio122\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio38\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio56\", \"gpio57\", \"gpio58\", \"gpio59\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio14\", \"gpio15\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio12\", \"gpio13\",\n};\nstatic const char * const dp_hot_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const dp_lcd_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const edp_hot_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const edp_lcd_groups[] = {\n\t\"gpio46\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio76\", \"gpio105\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio77\", \"gpio106\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio78\", \"gpio107\",\n};\nstatic const char * const host2wlan_sol_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const ibi_i3c_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio4\", \"gpio5\", \"gpio36\", \"gpio37\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const lpass_slimbus_groups[] = {\n\t\"gpio94\", \"gpio95\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio14\", \"gpio16\", \"gpio79\", \"gpio80\", \"gpio81\",\n};\nstatic const char * const mdp_vsync0_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const mdp_vsync1_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const mdp_vsync2_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const mdp_vsync3_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const mdp_vsync4_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const mdp_vsync5_groups[] = {\n\t\"gpio81\",\n};\nstatic const char * const mi2s0_data0_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const mi2s0_data1_groups[] = {\n\t\"gpio99\",\n};\nstatic const char * const mi2s0_sck_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const mi2s0_ws_groups[] = {\n\t\"gpio100\",\n};\nstatic const char * const mi2s1_data0_groups[] = {\n\t\"gpio107\",\n};\nstatic const char * const mi2s1_data1_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const mi2s1_sck_groups[] = {\n\t\"gpio106\",\n};\nstatic const char * const mi2s1_ws_groups[] = {\n\t\"gpio108\",\n};\nstatic const char * const mi2s2_data0_groups[] = {\n\t\"gpio102\",\n};\nstatic const char * const mi2s2_data1_groups[] = {\n\t\"gpio104\",\n};\nstatic const char * const mi2s2_sck_groups[] = {\n\t\"gpio101\",\n};\nstatic const char * const mi2s2_ws_groups[] = {\n\t\"gpio103\",\n};\nstatic const char * const mss_grfc0_groups[] = {\n\t\"gpio117\", \"gpio132\",\n};\nstatic const char * const mss_grfc1_groups[] = {\n\t\"gpio118\",\n};\nstatic const char * const mss_grfc10_groups[] = {\n\t\"gpio127\",\n};\nstatic const char * const mss_grfc11_groups[] = {\n\t\"gpio128\",\n};\nstatic const char * const mss_grfc12_groups[] = {\n\t\"gpio131\",\n};\nstatic const char * const mss_grfc2_groups[] = {\n\t\"gpio119\",\n};\nstatic const char * const mss_grfc3_groups[] = {\n\t\"gpio120\",\n};\nstatic const char * const mss_grfc4_groups[] = {\n\t\"gpio121\",\n};\nstatic const char * const mss_grfc5_groups[] = {\n\t\"gpio122\",\n};\nstatic const char * const mss_grfc6_groups[] = {\n\t\"gpio123\",\n};\nstatic const char * const mss_grfc7_groups[] = {\n\t\"gpio124\",\n};\nstatic const char * const mss_grfc8_groups[] = {\n\t\"gpio125\",\n};\nstatic const char * const mss_grfc9_groups[] = {\n\t\"gpio126\",\n};\nstatic const char * const nav_gpio0_groups[] = {\n\t\"gpio129\",\n};\nstatic const char * const nav_gpio1_groups[] = {\n\t\"gpio130\",\n};\nstatic const char * const nav_gpio2_groups[] = {\n\t\"gpio131\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio131\",\n};\nstatic const char * const pcie0_clkreqn_groups[] = {\n\t\"gpio88\",\n};\nstatic const char * const pcie1_clkreqn_groups[] = {\n\t\"gpio79\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\", \"gpio16\",\n\t\"gpio17\", \"gpio18\", \"gpio19\", \"gpio56\", \"gpio57\",\n\t\"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\",\n\t\"gpio63\", \"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\",\n\t\"gpio121\", \"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\",\n\t\"gpio126\", \"gpio127\", \"gpio128\", \"gpio129\", \"gpio130\",\n\t\"gpio131\", \"gpio132\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio66\",\n};\nstatic const char * const pll_clk_groups[] = {\n\t\"gpio140\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio67\",\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio123\",\n};\nstatic const char * const qdss_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio8\", \"gpio9\", \"gpio10\",\n\t\"gpio11\", \"gpio12\", \"gpio13\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\",\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio58\", \"gpio59\",\n\t\"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\",\n\t\"gpio106\", \"gpio107\", \"gpio108\", \"gpio150\", \"gpio151\",\n\t\"gpio152\", \"gpio153\", \"gpio171\", \"gpio172\", \"gpio173\",\n\t\"gpio174\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio15\", \"gpio16\", \"gpio18\", \"gpio19\", \"gpio156\", \"gpio157\",\n\t\"gpio165\", \"gpio166\",\n};\nstatic const char * const qlink0_enable_groups[] = {\n\t\"gpio134\",\n};\nstatic const char * const qlink0_request_groups[] = {\n\t\"gpio133\",\n};\nstatic const char * const qlink0_wmss_groups[] = {\n\t\"gpio135\",\n};\nstatic const char * const qlink1_enable_groups[] = {\n\t\"gpio137\",\n};\nstatic const char * const qlink1_request_groups[] = {\n\t\"gpio136\",\n};\nstatic const char * const qlink1_wmss_groups[] = {\n\t\"gpio138\",\n};\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio15\", \"gpio19\",\n};\nstatic const char * const qspi_data_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio16\", \"gpio17\",\n};\nstatic const char * const qup00_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const qup01_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const qup02_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const qup03_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const qup04_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const qup05_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\nstatic const char * const qup06_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\nstatic const char * const qup07_groups[] = {\n\t\"gpio2\", \"gpio3\", \"gpio6\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\nstatic const char * const qup10_groups[] = {\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\nstatic const char * const qup11_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\nstatic const char * const qup12_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n};\nstatic const char * const qup13_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\nstatic const char * const qup14_groups[] = {\n\t\"gpio38\", \"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\", \"gpio54\", \"gpio55\",\n};\nstatic const char * const qup15_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n};\nstatic const char * const qup16_groups[] = {\n\t\"gpio50\", \"gpio56\", \"gpio57\", \"gpio58\", \"gpio59\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const qup17_groups[] = {\n\t\"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const sdc40_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const sdc41_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const sdc42_groups[] = {\n\t\"gpio16\",\n};\nstatic const char * const sdc43_groups[] = {\n\t\"gpio17\",\n};\nstatic const char * const sdc4_clk_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const sdc4_cmd_groups[] = {\n\t\"gpio19\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio105\",\n};\nstatic const char * const tb_trig_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio15\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio66\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const uim0_clk_groups[] = {\n\t\"gpio114\",\n};\nstatic const char * const uim0_data_groups[] = {\n\t\"gpio113\",\n};\nstatic const char * const uim0_present_groups[] = {\n\t\"gpio116\",\n};\nstatic const char * const uim0_reset_groups[] = {\n\t\"gpio115\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio110\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio109\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio112\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio111\",\n};\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio84\", \"gpio85\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio140\",\n};\nstatic const char * const vfr_0_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio103\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio100\",\n};\n\nstatic const struct pinfunction sc7280_functions[] = {\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_usb0),\n\tMSM_PIN_FUNCTION(atest_usb00),\n\tMSM_PIN_FUNCTION(atest_usb01),\n\tMSM_PIN_FUNCTION(atest_usb02),\n\tMSM_PIN_FUNCTION(atest_usb03),\n\tMSM_PIN_FUNCTION(atest_usb1),\n\tMSM_PIN_FUNCTION(atest_usb10),\n\tMSM_PIN_FUNCTION(atest_usb11),\n\tMSM_PIN_FUNCTION(atest_usb12),\n\tMSM_PIN_FUNCTION(atest_usb13),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cmu_rng0),\n\tMSM_PIN_FUNCTION(cmu_rng1),\n\tMSM_PIN_FUNCTION(cmu_rng2),\n\tMSM_PIN_FUNCTION(cmu_rng3),\n\tMSM_PIN_FUNCTION(coex_uart1),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(dp_hot),\n\tMSM_PIN_FUNCTION(dp_lcd),\n\tMSM_PIN_FUNCTION(edp_hot),\n\tMSM_PIN_FUNCTION(edp_lcd),\n\tMSM_PIN_FUNCTION(egpio),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(host2wlan_sol),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(lpass_slimbus),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync0),\n\tMSM_PIN_FUNCTION(mdp_vsync1),\n\tMSM_PIN_FUNCTION(mdp_vsync2),\n\tMSM_PIN_FUNCTION(mdp_vsync3),\n\tMSM_PIN_FUNCTION(mdp_vsync4),\n\tMSM_PIN_FUNCTION(mdp_vsync5),\n\tMSM_PIN_FUNCTION(mi2s0_data0),\n\tMSM_PIN_FUNCTION(mi2s0_data1),\n\tMSM_PIN_FUNCTION(mi2s0_sck),\n\tMSM_PIN_FUNCTION(mi2s0_ws),\n\tMSM_PIN_FUNCTION(mi2s1_data0),\n\tMSM_PIN_FUNCTION(mi2s1_data1),\n\tMSM_PIN_FUNCTION(mi2s1_sck),\n\tMSM_PIN_FUNCTION(mi2s1_ws),\n\tMSM_PIN_FUNCTION(mi2s2_data0),\n\tMSM_PIN_FUNCTION(mi2s2_data1),\n\tMSM_PIN_FUNCTION(mi2s2_sck),\n\tMSM_PIN_FUNCTION(mi2s2_ws),\n\tMSM_PIN_FUNCTION(mss_grfc0),\n\tMSM_PIN_FUNCTION(mss_grfc1),\n\tMSM_PIN_FUNCTION(mss_grfc10),\n\tMSM_PIN_FUNCTION(mss_grfc11),\n\tMSM_PIN_FUNCTION(mss_grfc12),\n\tMSM_PIN_FUNCTION(mss_grfc2),\n\tMSM_PIN_FUNCTION(mss_grfc3),\n\tMSM_PIN_FUNCTION(mss_grfc4),\n\tMSM_PIN_FUNCTION(mss_grfc5),\n\tMSM_PIN_FUNCTION(mss_grfc6),\n\tMSM_PIN_FUNCTION(mss_grfc7),\n\tMSM_PIN_FUNCTION(mss_grfc8),\n\tMSM_PIN_FUNCTION(mss_grfc9),\n\tMSM_PIN_FUNCTION(nav_gpio0),\n\tMSM_PIN_FUNCTION(nav_gpio1),\n\tMSM_PIN_FUNCTION(nav_gpio2),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pcie0_clkreqn),\n\tMSM_PIN_FUNCTION(pcie1_clkreqn),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_clk),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qlink0_enable),\n\tMSM_PIN_FUNCTION(qlink0_request),\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(qlink1_enable),\n\tMSM_PIN_FUNCTION(qlink1_request),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qspi_data),\n\tMSM_PIN_FUNCTION(qup00),\n\tMSM_PIN_FUNCTION(qup01),\n\tMSM_PIN_FUNCTION(qup02),\n\tMSM_PIN_FUNCTION(qup03),\n\tMSM_PIN_FUNCTION(qup04),\n\tMSM_PIN_FUNCTION(qup05),\n\tMSM_PIN_FUNCTION(qup06),\n\tMSM_PIN_FUNCTION(qup07),\n\tMSM_PIN_FUNCTION(qup10),\n\tMSM_PIN_FUNCTION(qup11),\n\tMSM_PIN_FUNCTION(qup12),\n\tMSM_PIN_FUNCTION(qup13),\n\tMSM_PIN_FUNCTION(qup14),\n\tMSM_PIN_FUNCTION(qup15),\n\tMSM_PIN_FUNCTION(qup16),\n\tMSM_PIN_FUNCTION(qup17),\n\tMSM_PIN_FUNCTION(sdc40),\n\tMSM_PIN_FUNCTION(sdc41),\n\tMSM_PIN_FUNCTION(sdc42),\n\tMSM_PIN_FUNCTION(sdc43),\n\tMSM_PIN_FUNCTION(sdc4_clk),\n\tMSM_PIN_FUNCTION(sdc4_cmd),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(tb_trig),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(uim0_clk),\n\tMSM_PIN_FUNCTION(uim0_data),\n\tMSM_PIN_FUNCTION(uim0_present),\n\tMSM_PIN_FUNCTION(uim0_reset),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vfr_0),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\n \nstatic const struct msm_pingroup sc7280_groups[] = {\n\t[0] = PINGROUP(0, qup00, ibi_i3c, _, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, qup00, ibi_i3c, _, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, qup00, qup07, _, qdss, _, _, _, _, _),\n\t[3] = PINGROUP(3, qup00, qup07, _, qdss, _, _, _, _, _),\n\t[4] = PINGROUP(4, qup01, ibi_i3c, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, qup01, ibi_i3c, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, qup01, qup07, _, _, _, _, _, _, _),\n\t[7] = PINGROUP(7, qup01, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, qup02, _, qdss, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, qup02, _, qdss, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, qup02, _, qdss, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, qup02, _, qdss, _, _, _, _, _, _),\n\t[12] = PINGROUP(12, qup03, qspi_data, sdc40, tb_trig, phase_flag, qdss, ddr_pxi1, _, _),\n\t[13] = PINGROUP(13, qup03, qspi_data, sdc41, tb_trig, phase_flag, qdss, ddr_pxi1, _, _),\n\t[14] = PINGROUP(14, qup03, qspi_clk, sdc4_clk, mdp_vsync, phase_flag, ddr_pxi0, _, _, _),\n\t[15] = PINGROUP(15, qup03, qspi_cs, tb_trig, phase_flag, qdss_cti, ddr_pxi0, _, _, _),\n\t[16] = PINGROUP(16, qup04, qspi_data, sdc42, mdp_vsync, phase_flag, qdss_cti, _, _, _),\n\t[17] = PINGROUP(17, qup04, qspi_data, sdc43, _, phase_flag, _, _, _, _),\n\t[18] = PINGROUP(18, qup04, _, phase_flag, qdss_cti, _, _, _, _, _),\n\t[19] = PINGROUP(19, qup04, qspi_cs, sdc4_cmd, _, phase_flag, qdss_cti, _, _, _),\n\t[20] = PINGROUP(20, qup05, cci_timer0, _, qdss, _, _, _, _, _),\n\t[21] = PINGROUP(21, qup05, cci_timer1, _, qdss, _, _, _, _, _),\n\t[22] = PINGROUP(22, qup05, _, qdss, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, qup05, _, qdss, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, qup06, _, qdss, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, qup06, _, qdss, _, _, _, _, _, _),\n\t[26] = PINGROUP(26, qup06, host2wlan_sol, _, qdss, _, _, _, _, _),\n\t[27] = PINGROUP(27, qup06, _, qdss, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, qup07, _, qdss, _, _, _, _, _, _),\n\t[29] = PINGROUP(29, qup07, qdss, _, _, _, _, _, _, _),\n\t[30] = PINGROUP(30, qup07, _, _, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, qup07, _, _, _, _, _, _, _, _),\n\t[32] = PINGROUP(32, qup10, _, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, qup10, _, _, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, qup10, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, qup10, _, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, qup11, ibi_i3c, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, qup11, ibi_i3c, _, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, qup11, qup14, dbg_out, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, qup11, _, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, qup12, _, _, _, _, _, _, _, _),\n\t[41] = PINGROUP(41, qup12, _, _, _, _, _, _, _, _),\n\t[42] = PINGROUP(42, qup12, _, _, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, qup12, _, _, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, qup13, _, _, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, qup13, _, _, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, qup13, edp_lcd, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, qup13, dp_hot, _, _, _, _, _, _, _),\n\t[48] = PINGROUP(48, qup14, _, _, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, qup14, _, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, qup14, qup16, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, qup14, _, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, qup15, _, _, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, qup15, _, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, qup15, qup14, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, qup15, qup14, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, qup16, ddr_bist, phase_flag, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, qup16, ddr_bist, phase_flag, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, qup16, ddr_bist, phase_flag, qdss, _, _, _, _, _),\n\t[59] = PINGROUP(59, qup16, ddr_bist, phase_flag, qdss, _, _, _, _, _),\n\t[60] = PINGROUP(60, qup17, edp_hot, _, phase_flag, _, _, _, _, _),\n\t[61] = PINGROUP(61, qup17, sd_write, phase_flag, tsense_pwm1, tsense_pwm2, _, _, _, _),\n\t[62] = PINGROUP(62, qup17, qup16, phase_flag, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, qup17, qup16, phase_flag, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, cam_mclk, _, _, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, cam_mclk, tgu_ch0, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, cam_mclk, pll_bypassnl, tgu_ch1, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, cam_mclk, pll_reset, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, cam_mclk, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, cci_i2c, _, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, cci_i2c, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, cci_i2c, _, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, cci_i2c, _, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, cci_i2c, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, cci_i2c, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, cci_i2c, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, cci_i2c, gcc_gp1, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, cci_timer2, gcc_gp2, _, atest_usb13, atest_char0, _, _, _, _),\n\t[78] = PINGROUP(78, cci_timer3, cci_async, gcc_gp3, _, atest_usb12, atest_char1, _, _, _),\n\t[79] = PINGROUP(79, cci_timer4, cci_async, pcie1_clkreqn, mdp_vsync, jitter_bist, atest_usb11, atest_char2, _, _),\n\t[80] = PINGROUP(80, mdp_vsync, vfr_0, mdp_vsync0, mdp_vsync1, mdp_vsync4, pll_bist, atest_usb10, atest_char3, _),\n\t[81] = PINGROUP(81, mdp_vsync, dp_lcd, mdp_vsync2, mdp_vsync3, mdp_vsync5, atest_usb1, atest_char, _, _),\n\t[82] = PINGROUP(82, _, _, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, _, _, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, usb2phy_ac, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, usb2phy_ac, _, _, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, _, _, _, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, _, _, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, pcie0_clkreqn, _, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, _, _, _, _, _, _, _, _, _),\n\t[90] = PINGROUP(90, _, _, _, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, _, _, _, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, _, _, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, cam_mclk, cci_async, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, lpass_slimbus, _, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, lpass_slimbus, _, _, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, pri_mi2s, _, _, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, mi2s0_sck, _, _, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, mi2s0_data0, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, mi2s0_data1, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, mi2s0_ws, _, vsense_trigger, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, mi2s2_sck, _, qdss, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, mi2s2_data0, _, _, qdss, _, _, _, _, _),\n\t[103] = PINGROUP(103, mi2s2_ws, vfr_1, _, _, qdss, _, atest_usb03, _, _),\n\t[104] = PINGROUP(104, mi2s2_data1, _, _, qdss, _, atest_usb02, _, _, _),\n\t[105] = PINGROUP(105, sec_mi2s, mi2s1_data1, audio_ref, gcc_gp1, _, qdss, atest_usb01, _, _),\n\t[106] = PINGROUP(106, mi2s1_sck, gcc_gp2, _, qdss, atest_usb00, _, _, _, _),\n\t[107] = PINGROUP(107, mi2s1_data0, gcc_gp3, _, qdss, atest_usb0, _, _, _, _),\n\t[108] = PINGROUP(108, mi2s1_ws, _, qdss, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, uim1_data, _, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, uim1_clk, _, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, uim1_reset, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, uim1_present, _, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, uim0_data, _, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, uim0_clk, _, _, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, uim0_reset, _, _, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, uim0_present, _, _, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, _, mss_grfc0, cmu_rng3, phase_flag, _, _, _, _, _),\n\t[118] = PINGROUP(118, _, mss_grfc1, cmu_rng2, phase_flag, _, _, _, _, _),\n\t[119] = PINGROUP(119, _, mss_grfc2, cmu_rng1, phase_flag, _, _, _, _, _),\n\t[120] = PINGROUP(120, _, mss_grfc3, cmu_rng0, phase_flag, _, _, _, _, _),\n\t[121] = PINGROUP(121, _, mss_grfc4, cri_trng0, phase_flag, _, _, _, _, _),\n\t[122] = PINGROUP(122, _, mss_grfc5, cri_trng1, phase_flag, _, _, _, _, _),\n\t[123] = PINGROUP(123, _, mss_grfc6, prng_rosc, phase_flag, _, _, _, _, _),\n\t[124] = PINGROUP(124, _, mss_grfc7, cri_trng, phase_flag, _, _, _, _, _),\n\t[125] = PINGROUP(125, _, mss_grfc8, phase_flag, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, _, mss_grfc9, phase_flag, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, coex_uart1, mss_grfc10, phase_flag, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, coex_uart1, mss_grfc11, phase_flag, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, nav_gpio0, phase_flag, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, nav_gpio1, phase_flag, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, mss_grfc12, nav_gpio2, pa_indicator, phase_flag, _, _, _, _, _),\n\t[132] = PINGROUP(132, mss_grfc0, phase_flag, _, _, _, _, _, _, _),\n\t[133] = PINGROUP(133, qlink0_request, _, _, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, qlink0_enable, _, _, _, _, _, _, _, _),\n\t[135] = PINGROUP(135, qlink0_wmss, _, _, _, _, _, _, _, _),\n\t[136] = PINGROUP(136, qlink1_request, _, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, qlink1_enable, _, _, _, _, _, _, _, _),\n\t[138] = PINGROUP(138, qlink1_wmss, _, _, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, _, _, _, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, usb_phy, pll_clk, _, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, _, _, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, _, _, _, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, _, _, _, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, _, _, _, _, _, _, _, _, egpio),\n\t[145] = PINGROUP(145, _, _, _, _, _, _, _, _, egpio),\n\t[146] = PINGROUP(146, _, _, _, _, _, _, _, _, egpio),\n\t[147] = PINGROUP(147, _, _, _, _, _, _, _, _, egpio),\n\t[148] = PINGROUP(148, _, _, _, _, _, _, _, _, egpio),\n\t[149] = PINGROUP(149, _, _, _, _, _, _, _, _, egpio),\n\t[150] = PINGROUP(150, qdss, _, _, _, _, _, _, _, egpio),\n\t[151] = PINGROUP(151, qdss, _, _, _, _, _, _, _, egpio),\n\t[152] = PINGROUP(152, qdss, _, _, _, _, _, _, _, egpio),\n\t[153] = PINGROUP(153, qdss, _, _, _, _, _, _, _, egpio),\n\t[154] = PINGROUP(154, _, _, _, _, _, _, _, _, egpio),\n\t[155] = PINGROUP(155, _, _, _, _, _, _, _, _, egpio),\n\t[156] = PINGROUP(156, qdss_cti, _, _, _, _, _, _, _, egpio),\n\t[157] = PINGROUP(157, qdss_cti, _, _, _, _, _, _, _, egpio),\n\t[158] = PINGROUP(158, _, _, _, _, _, _, _, _, egpio),\n\t[159] = PINGROUP(159, _, _, _, _, _, _, _, _, egpio),\n\t[160] = PINGROUP(160, _, _, _, _, _, _, _, _, egpio),\n\t[161] = PINGROUP(161, _, _, _, _, _, _, _, _, egpio),\n\t[162] = PINGROUP(162, _, _, _, _, _, _, _, _, egpio),\n\t[163] = PINGROUP(163, _, _, _, _, _, _, _, _, egpio),\n\t[164] = PINGROUP(164, _, _, _, _, _, _, _, _, egpio),\n\t[165] = PINGROUP(165, qdss_cti, _, _, _, _, _, _, _, egpio),\n\t[166] = PINGROUP(166, qdss_cti, _, _, _, _, _, _, _, egpio),\n\t[167] = PINGROUP(167, _, _, _, _, _, _, _, _, egpio),\n\t[168] = PINGROUP(168, _, _, _, _, _, _, _, _, egpio),\n\t[169] = PINGROUP(169, _, _, _, _, _, _, _, _, egpio),\n\t[170] = PINGROUP(170, _, _, _, _, _, _, _, _, egpio),\n\t[171] = PINGROUP(171, qdss, _, _, _, _, _, _, _, egpio),\n\t[172] = PINGROUP(172, qdss, _, _, _, _, _, _, _, egpio),\n\t[173] = PINGROUP(173, qdss, _, _, _, _, _, _, _, egpio),\n\t[174] = PINGROUP(174, qdss, _, _, _, _, _, _, _, egpio),\n\t[175] = UFS_RESET(ufs_reset, 0xbe000),\n\t[176] = SDC_QDSD_PINGROUP(sdc1_rclk, 0xb3004, 0, 6),\n\t[177] = SDC_QDSD_PINGROUP(sdc1_clk, 0xb3000, 13, 6),\n\t[178] = SDC_QDSD_PINGROUP(sdc1_cmd, 0xb3000, 11, 3),\n\t[179] = SDC_QDSD_PINGROUP(sdc1_data, 0xb3000, 9, 0),\n\t[180] = SDC_QDSD_PINGROUP(sdc2_clk, 0xb4000, 14, 6),\n\t[181] = SDC_QDSD_PINGROUP(sdc2_cmd, 0xb4000, 11, 3),\n\t[182] = SDC_QDSD_PINGROUP(sdc2_data, 0xb4000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sc7280_pdc_map[] = {\n\t{ 0, 134 }, { 3, 131 }, { 4, 121 }, { 7, 103 }, { 8, 155 },\n\t{ 11, 93 }, { 12, 78 }, { 15, 79 }, { 16, 80 }, { 18, 81 },\n\t{ 19, 107 }, { 20, 82 }, { 21, 83 }, { 23, 99 }, { 24, 86 },\n\t{ 25, 95 }, { 27, 158 }, { 28, 159 }, { 31, 90 }, { 32, 144 },\n\t{ 34, 77 }, { 35, 92 }, { 36, 157 }, { 39, 73 }, { 40, 97 },\n\t{ 41, 98 }, { 43, 85 }, { 44, 100 }, { 45, 101 }, { 47, 102 },\n\t{ 48, 74 }, { 51, 112 }, { 52, 156 }, { 54, 117 }, { 55, 84 },\n\t{ 56, 108 }, { 59, 110 }, { 60, 111 }, { 61, 123 }, { 63, 104 },\n\t{ 68, 127 }, { 72, 150 }, { 75, 133 }, { 77, 125 }, { 78, 105 },\n\t{ 79, 106 }, { 80, 118 }, { 81, 119 }, { 82, 162 }, { 83, 122 },\n\t{ 86, 75 }, { 88, 154 }, { 89, 124 }, { 90, 149 }, { 91, 76 },\n\t{ 93, 128 }, { 95, 160 }, { 101, 126 }, { 102, 96 }, { 103, 116 },\n\t{ 104, 114 }, { 112, 72 }, { 116, 135 }, { 117, 163 }, { 119, 137 },\n\t{ 121, 138 }, { 123, 139 }, { 125, 140 }, { 127, 141 }, { 128, 165 },\n\t{ 129, 143 }, { 130, 94 }, { 131, 145 }, { 133, 146 }, { 136, 147 },\n\t{ 140, 148 }, { 141, 115 }, { 142, 113 }, { 145, 130 }, { 148, 132 },\n\t{ 150, 87 }, { 151, 88 }, { 153, 89 }, { 155, 164 }, { 156, 129 },\n\t{ 157, 161 }, { 158, 120 }, { 161, 136 }, { 163, 142 }, { 172, 166 },\n\t{ 174, 167 },\n};\n\nstatic const struct msm_pinctrl_soc_data sc7280_pinctrl = {\n\t.pins = sc7280_pins,\n\t.npins = ARRAY_SIZE(sc7280_pins),\n\t.functions = sc7280_functions,\n\t.nfunctions = ARRAY_SIZE(sc7280_functions),\n\t.groups = sc7280_groups,\n\t.ngroups = ARRAY_SIZE(sc7280_groups),\n\t.ngpios = 176,\n\t.wakeirq_map = sc7280_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sc7280_pdc_map),\n\t.egpio_func = 9,\n};\n\nstatic int sc7280_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sc7280_pinctrl);\n}\n\nstatic const struct of_device_id sc7280_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sc7280-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver sc7280_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sc7280-pinctrl\",\n\t\t.pm = &msm_pinctrl_dev_pm_ops,\n\t\t.of_match_table = sc7280_pinctrl_of_match,\n\t},\n\t.probe = sc7280_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sc7280_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sc7280_pinctrl_driver);\n}\narch_initcall(sc7280_pinctrl_init);\n\nstatic void __exit sc7280_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sc7280_pinctrl_driver);\n}\nmodule_exit(sc7280_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI sc7280 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sc7280_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}