(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2c7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire4;
  input wire signed [(5'h15):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire90;
  wire [(2'h2):(1'h0)] wire89;
  wire [(4'h9):(1'h0)] wire87;
  wire [(5'h15):(1'h0)] wire72;
  wire [(4'h9):(1'h0)] wire27;
  wire signed [(3'h7):(1'h0)] wire26;
  reg signed [(3'h7):(1'h0)] reg5 = (1'h0);
  reg [(4'hf):(1'h0)] reg6 = (1'h0);
  reg [(5'h12):(1'h0)] reg7 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg8 = (1'h0);
  reg [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg10 = (1'h0);
  reg [(2'h2):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg15 = (1'h0);
  reg signed [(4'he):(1'h0)] reg16 = (1'h0);
  reg [(4'h8):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg20 = (1'h0);
  reg [(5'h12):(1'h0)] reg22 = (1'h0);
  reg [(3'h7):(1'h0)] reg23 = (1'h0);
  reg [(2'h2):(1'h0)] reg24 = (1'h0);
  reg [(2'h3):(1'h0)] reg25 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg [(2'h3):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(2'h3):(1'h0)] reg36 = (1'h0);
  reg [(5'h12):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg39 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg42 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg43 = (1'h0);
  reg [(5'h13):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg47 = (1'h0);
  reg [(4'hf):(1'h0)] reg48 = (1'h0);
  reg [(3'h7):(1'h0)] reg49 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg52 = (1'h0);
  reg [(2'h2):(1'h0)] reg53 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg55 = (1'h0);
  reg [(4'h9):(1'h0)] reg56 = (1'h0);
  reg [(3'h6):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg58 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg59 = (1'h0);
  reg [(3'h4):(1'h0)] reg60 = (1'h0);
  reg [(2'h2):(1'h0)] reg61 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg63 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg64 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg65 = (1'h0);
  reg [(4'he):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg67 = (1'h0);
  reg [(4'hb):(1'h0)] reg69 = (1'h0);
  reg [(4'h8):(1'h0)] reg70 = (1'h0);
  reg [(3'h4):(1'h0)] reg71 = (1'h0);
  reg signed [(3'h4):(1'h0)] forvar68 = (1'h0);
  reg signed [(5'h15):(1'h0)] forvar62 = (1'h0);
  reg [(5'h10):(1'h0)] reg50 = (1'h0);
  reg [(3'h4):(1'h0)] reg45 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg40 = (1'h0);
  reg [(4'h9):(1'h0)] reg35 = (1'h0);
  reg [(4'hc):(1'h0)] reg33 = (1'h0);
  reg [(4'h8):(1'h0)] forvar30 = (1'h0);
  reg [(5'h15):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg19 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg17 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg13 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(4'hb):(1'h0)] reg11 = (1'h0);
  assign y = {wire90,
                 wire89,
                 wire87,
                 wire72,
                 wire27,
                 wire26,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg14,
                 reg15,
                 reg16,
                 reg18,
                 reg20,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg28,
                 reg29,
                 reg31,
                 reg32,
                 reg34,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg30,
                 reg51,
                 reg52,
                 reg53,
                 reg54,
                 reg55,
                 reg56,
                 reg57,
                 reg58,
                 reg59,
                 reg60,
                 reg61,
                 reg63,
                 reg64,
                 reg65,
                 reg66,
                 reg67,
                 reg69,
                 reg70,
                 reg71,
                 forvar68,
                 forvar62,
                 reg50,
                 reg45,
                 reg40,
                 reg35,
                 reg33,
                 forvar30,
                 reg21,
                 reg19,
                 reg17,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ($signed(("nCR01" < $unsigned((wire4 * {wire3, wire2})))))
        begin
          reg5 <= (((wire3 * $unsigned(wire4)) || (~"xv")) & "fh");
          reg6 <= "o";
          if ((^~reg5))
            begin
              reg7 <= $unsigned({wire1, (~^$unsigned((wire2 ^ wire4)))});
              reg8 <= (wire3[(5'h15):(4'hc)] <= $unsigned(wire4));
              reg9 <= ((reg6[(3'h5):(2'h2)] < ($unsigned(wire3) ?
                      (reg7 ?
                          wire1[(3'h4):(1'h1)] : $signed(wire0)) : (!wire2))) ?
                  reg8[(3'h7):(1'h0)] : "NsJ2BZxGCwYxgC");
            end
          else
            begin
              reg7 <= (reg7 == (~($signed($signed(wire0)) ^ reg9)));
              reg8 <= $unsigned({("MplNTs4" ?
                      (-wire4[(4'hd):(4'hc)]) : (-reg6)),
                  (!($unsigned(wire2) != (reg8 ? (8'hb2) : reg8)))});
              reg9 <= reg5[(2'h3):(2'h2)];
              reg10 <= (reg8[(4'hb):(4'h8)] < ((($unsigned(reg5) ?
                          reg5[(1'h1):(1'h0)] : reg6) ?
                      $unsigned((|wire4)) : reg7) ?
                  ({wire4} ?
                      (-(~&wire3)) : $unsigned((|reg9))) : ($signed(reg9[(2'h3):(1'h0)]) ?
                      (8'hb8) : wire3)));
            end
        end
      else
        begin
          reg5 <= (~|$signed($signed(($signed(reg5) == {reg7, reg10}))));
          reg11 = (8'hbc);
          reg12 = wire0;
        end
      if ((-($signed(wire4) & $unsigned(reg9))))
        begin
          reg13 = reg8;
          if ($unsigned(reg10))
            begin
              reg14 <= ($unsigned(wire2[(1'h0):(1'h0)]) ?
                  reg9[(4'h8):(1'h0)] : (!reg10));
              reg15 <= $unsigned($unsigned($unsigned(($signed(reg10) < reg6))));
              reg16 <= ($unsigned(($signed((reg13 + (8'h9f))) ?
                  $unsigned(reg5) : "OzmpCcS7LMulU9SR")) <= (reg15 ?
                  {((reg13 * (7'h41)) * reg6), wire4} : reg9));
            end
          else
            begin
              reg17 = ($unsigned({reg9,
                  ($signed((8'hb0)) - "inpNlU70")}) && (reg10[(3'h7):(1'h1)] ?
                  $signed(wire0) : (8'ha2)));
              reg18 <= $signed($unsigned($signed((&(8'h9c)))));
              reg19 = ((~|(~^(&"zqgYn6N7L9gSXY34WQ2p"))) ?
                  {"r6aLw3ZVZh8dd"} : $unsigned(reg7));
              reg20 <= (|$unsigned((8'ha0)));
              reg21 = $signed({reg19[(4'h8):(3'h6)]});
            end
          if ($unsigned(({($signed(reg9) ?
                  $unsigned(reg21) : (~|reg17))} * ($signed((reg19 ?
              wire2 : reg10)) >>> $signed("r")))))
            begin
              reg22 <= (8'ha6);
              reg23 <= $unsigned(reg11);
              reg24 <= ((&reg20[(4'hf):(4'hd)]) ? reg8 : reg9[(3'h7):(3'h5)]);
              reg25 <= $unsigned(reg7[(3'h6):(2'h3)]);
            end
          else
            begin
              reg22 <= (wire2 ? "TepGP7Qn" : "OQG1JB");
              reg23 <= reg11;
            end
        end
      else
        begin
          reg14 <= wire2[(2'h3):(2'h2)];
          reg15 <= "LLwOZkp";
          reg17 = "Hevuz";
        end
    end
  assign wire26 = {reg7[(4'h8):(2'h2)],
                      ((~&wire1[(3'h5):(2'h3)]) ?
                          $signed($unsigned($unsigned(reg6))) : ("1afsQc2UKFzM" ^ ("apGq" <<< {reg9})))};
  assign wire27 = ((^$signed($unsigned({reg22, reg6}))) ?
                      $signed(wire26) : $signed(($signed(((8'hb4) ?
                          (8'hbe) : (8'hb5))) < ("kpMo1f" ^~ "lwDGHOweqnPJJ4FqE"))));
  always
    @(posedge clk) begin
      reg28 <= ($signed($unsigned($unsigned(reg5))) >= "ThxUobIiPa0f");
      reg29 <= $unsigned($unsigned($unsigned(wire0)));
      if ("SEz27OicdwN5FE4ubR")
        begin
          for (forvar30 = (1'h0); (forvar30 < (2'h2)); forvar30 = (forvar30 + (1'h1)))
            begin
              reg31 <= ("VATVsf0" || {($signed({reg23, reg5}) ?
                      reg20 : reg7[(3'h7):(3'h4)]),
                  reg10});
              reg32 <= ("d736v3zRyfwz" && $unsigned($signed(wire0)));
              reg33 = reg15[(3'h5):(3'h5)];
              reg34 <= (~&wire1[(1'h0):(1'h0)]);
            end
          if ({$signed(wire1), reg20[(4'hd):(2'h3)]})
            begin
              reg35 = (!reg15[(2'h3):(1'h0)]);
              reg36 <= (~(reg9 || wire27[(4'h9):(1'h0)]));
              reg37 <= $signed((($unsigned((reg32 ?
                      wire3 : wire27)) || reg14[(1'h0):(1'h0)]) ?
                  ($unsigned("1aie3F3hYcf7IU") ?
                      ((wire4 - reg36) + $unsigned(wire1)) : $unsigned((reg15 ?
                          reg6 : reg22))) : reg20));
              reg38 <= (($unsigned((~|$unsigned((8'hb2)))) << $unsigned("Hx79wL")) < $unsigned($unsigned(reg9[(2'h2):(1'h1)])));
              reg39 <= $signed(((~|{$signed((8'hbb)), $signed((8'ha5))}) ?
                  $unsigned($signed(reg6[(2'h2):(2'h2)])) : $unsigned(($unsigned(wire4) + ""))));
            end
          else
            begin
              reg36 <= wire4;
              reg37 <= $signed(reg6[(3'h4):(1'h1)]);
              reg38 <= "S7EIen";
            end
          if ({($signed($unsigned(reg34[(5'h10):(1'h1)])) ?
                  reg25[(2'h3):(2'h2)] : ($unsigned($unsigned(reg36)) | ((reg23 == (8'had)) ?
                      $signed(wire3) : "DIxpF4Id2skFG"))),
              wire3})
            begin
              reg40 = "Ey02BZbUZLcXahCsqUHp";
              reg41 <= "eIT";
              reg42 <= reg33[(3'h5):(3'h5)];
              reg43 <= $signed("79P1iJFHm");
              reg44 <= (($unsigned(wire0) > (+(^(reg43 ?
                  reg41 : reg22)))) ^~ ((8'h9d) ?
                  wire27[(4'h9):(1'h1)] : ((~|$signed((8'hb0))) && $signed(reg32))));
            end
          else
            begin
              reg41 <= (($unsigned($unsigned((wire27 ?
                      reg8 : reg32))) >= (|$unsigned("3ma9G"))) ?
                  reg20 : ((reg8[(3'h5):(1'h0)] ?
                          $unsigned("B8HPayfQNoSMId2DB") : $signed((!reg9))) ?
                      $signed(wire2) : $signed(({reg16, wire27} <<< (reg38 ?
                          reg43 : wire0)))));
            end
          reg45 = (~|reg31[(2'h3):(1'h0)]);
          if (("t7zIgbRSEmwP" <= $unsigned(reg35)))
            begin
              reg46 <= wire26;
              reg47 <= (reg46 | (((((8'haf) >>> reg38) - (8'had)) ?
                  $signed($signed((8'had))) : ((~&reg46) << $unsigned(reg10))) ^ $signed((|"uzmMVfGFlh"))));
              reg48 <= (~$unsigned(reg37[(3'h6):(1'h1)]));
              reg49 <= ("M4" != (reg10 ? reg31 : "0H3D9zpazC"));
            end
          else
            begin
              reg50 = ($unsigned((&((~^wire3) >= (reg7 ? reg43 : reg31)))) ?
                  {(("k" >> (wire27 ? reg23 : reg31)) >> reg49),
                      "bd"} : ($signed({reg29}) ?
                      $unsigned(reg16[(2'h3):(1'h1)]) : "Xs9"));
            end
        end
      else
        begin
          reg30 <= reg39;
          if ($unsigned(($unsigned({(reg30 << reg48)}) << (~&reg44[(3'h5):(3'h5)]))))
            begin
              reg31 <= (reg14[(1'h0):(1'h0)] ?
                  ($signed(reg25[(1'h0):(1'h0)]) ?
                      (((|reg10) ?
                          reg28[(2'h2):(1'h0)] : $unsigned((8'hb8))) * $unsigned((wire3 ^ reg7))) : "8IcuMm6WZdBE7kDxp") : (~&{({reg22} ?
                          reg31 : (wire0 ? reg22 : reg15))}));
              reg32 <= reg41[(2'h3):(1'h0)];
            end
          else
            begin
              reg31 <= (reg32 ? "cVUd" : reg10[(3'h7):(3'h6)]);
              reg32 <= $signed(((-$unsigned($unsigned(reg23))) != "TmP71oXorsKB4h43oW"));
              reg34 <= reg47[(5'h10):(3'h4)];
              reg35 = reg22;
              reg36 <= ($unsigned((reg14[(1'h0):(1'h0)] ~^ $unsigned(reg50[(3'h5):(1'h1)]))) >= (8'ha5));
            end
          if ((8'hbe))
            begin
              reg37 <= ("7HQyPcu3E" & reg46);
              reg38 <= (reg10 ?
                  "UVSs3Syd" : ((~reg18) ?
                      (|((reg48 > reg28) >>> (reg33 ?
                          reg45 : reg38))) : ({reg45} - $signed({reg20,
                          reg10}))));
              reg39 <= "JvQi3CGXtWm6rQqKqDGN";
              reg41 <= {$signed((((|reg32) && (reg34 ? reg28 : reg16)) ?
                      (+$signed((8'hb0))) : (reg15 ?
                          $signed(wire0) : reg45[(1'h1):(1'h0)])))};
            end
          else
            begin
              reg37 <= (8'hbb);
              reg38 <= ($signed("PXWwmnYQHIUCI") != $unsigned(reg46[(4'hd):(2'h3)]));
            end
        end
      reg51 <= (^~((((~|reg5) >>> $signed((8'hba))) >>> (-reg9[(2'h3):(2'h2)])) ?
          ((~"75YPdAlTSXsltR5J") | reg38) : {("uQyS1ppMEW7Wk0riNv" ?
                  $unsigned(reg44) : "66fN0bKAnHHAeG")}));
      reg52 <= "FHAOc6F7t";
    end
  always
    @(posedge clk) begin
      reg53 <= $unsigned("JXqaoX");
      if (reg16[(2'h3):(2'h3)])
        begin
          if (((8'hb6) ?
              reg38 : {$unsigned(reg6), (|(reg32 ? $signed(reg20) : reg14))}))
            begin
              reg54 <= ("AVzpq10QgXJnK" ?
                  ($unsigned($unsigned($signed(wire27))) ?
                      $signed($unsigned(reg36[(1'h1):(1'h1)])) : reg49) : ($signed($unsigned((wire27 < reg14))) ?
                      "AFLKtVLAnyTyAcq" : $signed($signed($unsigned(reg22)))));
            end
          else
            begin
              reg54 <= (&((^~{$signed(wire2), $signed(reg5)}) ?
                  "A7CEeLrgqW61nhJgZuRw" : $signed($unsigned((wire0 >= reg52)))));
              reg55 <= $signed((($signed((reg22 && (8'hbc))) > reg32) ?
                  $unsigned(wire26) : $unsigned((~&$signed(reg36)))));
              reg56 <= ((|"rQTXVr3R3NIZ") == $signed((~|$signed(((8'ha2) ~^ reg43)))));
              reg57 <= $unsigned({($signed($signed(reg28)) > reg41)});
            end
          reg58 <= (({reg57[(2'h2):(1'h0)],
                  $unsigned(reg36[(2'h2):(1'h1)])} ~^ $unsigned("YcDVOMUFn")) ?
              (!(8'hbe)) : reg48);
          reg59 <= reg6[(4'ha):(3'h4)];
        end
      else
        begin
          if ((reg37[(3'h4):(1'h0)] ?
              (^~reg44) : $unsigned((!{(~&reg6),
                  (reg10 ? (8'hab) : (8'ha6))}))))
            begin
              reg54 <= reg23[(3'h5):(3'h4)];
              reg55 <= reg24;
            end
          else
            begin
              reg54 <= $unsigned((((~(reg32 ? reg52 : reg16)) ?
                  wire0 : $signed((reg10 ?
                      reg56 : reg7))) + wire2[(3'h6):(1'h0)]));
              reg55 <= (~(reg16[(3'h4):(1'h0)] & $signed(((~|reg32) ^ reg24[(1'h1):(1'h0)]))));
            end
          reg56 <= $unsigned((reg14 ?
              reg18[(3'h5):(2'h2)] : reg37[(3'h4):(1'h1)]));
          if ($signed("pzzTTZgg"))
            begin
              reg57 <= reg24;
              reg58 <= ("rbakxYQoWz" > ($unsigned((reg46 || "Ip4vuq")) <<< "yMmYNMSRnwTJKbUv"));
              reg59 <= $unsigned($signed($unsigned(wire26[(3'h7):(3'h4)])));
            end
          else
            begin
              reg57 <= reg42;
              reg58 <= $signed($unsigned(wire26));
            end
          reg60 <= reg8[(4'hd):(1'h0)];
        end
      reg61 <= $unsigned("h0");
      for (forvar62 = (1'h0); (forvar62 < (2'h3)); forvar62 = (forvar62 + (1'h1)))
        begin
          if ((8'ha5))
            begin
              reg63 <= ((($signed(((8'hbc) & reg49)) - (8'hbe)) && "fvma8iE3uqwHcG6CM2IZ") | (forvar62[(4'hb):(3'h5)] ?
                  "gHlA" : $unsigned((((8'hb2) <<< reg48) ?
                      ((7'h41) != reg31) : reg24[(1'h1):(1'h0)]))));
              reg64 <= reg18;
            end
          else
            begin
              reg63 <= (!"tkJEpu3W36SUNRe58pZm");
              reg64 <= reg64;
            end
          if ({($signed((^~$signed(reg47))) && "29NXY")})
            begin
              reg65 <= (-$signed(((reg58 ? $signed(reg36) : $unsigned(reg49)) ?
                  wire1[(1'h0):(1'h0)] : "EX")));
              reg66 <= (((reg64[(4'hd):(3'h4)] | ($signed((8'h9f)) ?
                      reg48[(4'h8):(3'h4)] : (reg61 ?
                          reg54 : reg20))) & ($signed((reg52 ?
                      reg10 : (7'h43))) + reg36)) ?
                  $signed(reg51[(1'h1):(1'h0)]) : reg9[(1'h1):(1'h0)]);
              reg67 <= {$unsigned($signed($signed((reg55 >> reg59))))};
            end
          else
            begin
              reg65 <= (reg8[(4'ha):(4'h8)] && ($signed(reg25[(2'h3):(1'h0)]) ?
                  reg42[(2'h2):(1'h0)] : (^(+$signed(reg15)))));
              reg66 <= "ymDHoww";
              reg67 <= $signed(reg63);
            end
          for (forvar68 = (1'h0); (forvar68 < (1'h0)); forvar68 = (forvar68 + (1'h1)))
            begin
              reg69 <= "KV7";
            end
          reg70 <= (!((($unsigned((8'hac)) ?
                  (~^reg9) : (|(8'h9e))) || reg47[(3'h4):(2'h2)]) ?
              reg25 : "0LxIQtE"));
          reg71 = {reg49[(2'h3):(1'h0)]};
        end
    end
  assign wire72 = reg44;
  module73 #() modinst88 (wire87, clk, reg44, reg34, reg7, reg47, reg67);
  assign wire89 = ("xPXakYvH2DSW2VcWGr" < reg9);
  assign wire90 = "QbpQon7UBMD34EBmZLNm";
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module73
#(parameter param85 = (-(7'h40)), 
parameter param86 = param85)
(y, clk, wire78, wire77, wire76, wire75, wire74);
  output wire [(32'h47):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h13):(1'h0)] wire78;
  input wire [(4'hd):(1'h0)] wire77;
  input wire [(4'hd):(1'h0)] wire76;
  input wire [(5'h12):(1'h0)] wire75;
  input wire signed [(5'h12):(1'h0)] wire74;
  wire [(5'h12):(1'h0)] wire84;
  wire signed [(3'h7):(1'h0)] wire83;
  wire [(4'h9):(1'h0)] wire82;
  wire signed [(3'h5):(1'h0)] wire81;
  wire [(5'h10):(1'h0)] wire80;
  reg [(4'hf):(1'h0)] reg79 = (1'h0);
  assign y = {wire84, wire83, wire82, wire81, wire80, reg79, (1'h0)};
  always
    @(posedge clk) begin
      reg79 <= (!wire74);
    end
  assign wire80 = (wire76 ? (8'ha7) : wire76);
  assign wire81 = $signed(wire78[(4'he):(1'h0)]);
  assign wire82 = $unsigned((($signed((wire81 == wire75)) ?
                          wire74[(4'he):(1'h1)] : ((reg79 ? wire75 : wire75) ?
                              (-reg79) : wire74)) ?
                      $unsigned((wire78[(4'h9):(2'h2)] - $unsigned(wire78))) : ($unsigned(wire76[(3'h7):(3'h5)]) + (8'hb5))));
  assign wire83 = (~$signed($unsigned($signed(wire81[(2'h2):(1'h0)]))));
  assign wire84 = (+"SiJAQ81s4T");
endmodule