Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:39:10 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[1]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[2]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[3]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[4]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[5]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[5]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[6]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[7]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[7]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg[8]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[2]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.593ns (23.844%)  route 1.894ns (76.156%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=2, unplaced)         0.361     1.314    bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.153     1.467 r  bd_0_i/hls_inst/inst/matrix_ce0_INST_0_i_2/O
                         net (fo=61, unplaced)        0.427     1.894    bd_0_i/hls_inst/inst/matrix_address0173_out
                         LUT6 (Prop_lut6_I4_O)        0.053     1.947 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5/O
                         net (fo=1, unplaced)         0.340     2.287    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.340 f  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_3/O
                         net (fo=5, unplaced)         0.368     2.708    bd_0_i/hls_inst/inst/ap_condition_pp0_exit_iter0_state2
                         LUT2 (Prop_lut2_I1_O)        0.053     2.761 r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757[8]_i_1/O
                         net (fo=15, unplaced)        0.398     3.159    bd_0_i/hls_inst/inst/add_ln102_reg_1752_reg0
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=1629, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.241     4.362    bd_0_i/hls_inst/inst/or_ln102_1_reg_1757_reg[3]
  -------------------------------------------------------------------
                         required time                          4.362    
                         arrival time                          -3.159    
  -------------------------------------------------------------------
                         slack                                  1.203    




