# mypy: disable-error-code="unreachable,comparison-overlap"
import os
from typing import Dict

import pytest
from utils import save_results

from netlist_carpentry import WIRE_SEGMENT_X, Port, SignalArray
from netlist_carpentry.core.enums.direction import Direction
from netlist_carpentry.core.enums.element_type import EType
from netlist_carpentry.core.enums.signal import Signal
from netlist_carpentry.core.exceptions import (
    InvalidSignalError,
    ObjectNotFoundError,
    SignalAssignmentError,
    UnsupportedOperationError,
    WidthMismatchError,
)
from netlist_carpentry.core.netlist_elements.element_path import PortPath, WireSegmentPath
from netlist_carpentry.core.netlist_elements.instance import Instance
from netlist_carpentry.core.netlist_elements.module import Module
from netlist_carpentry.core.netlist_elements.wire_segment import WIRE_SEGMENT_1
from netlist_carpentry.utils.gate_lib import (
    ADFF,
    ADFFE,
    ALDFF,
    ALDFFE,
    DFF,
    DFFE,
    DFFSR,
    DFFSRE,
    SDFF,
    SDFFCE,
    SDFFE,
    BinaryGate,
    BinaryNto1Gate,
    Demultiplexer,
    DLatch,
    Multiplexer,
    PrimitiveGate,
    ReduceGate,
    ScanADFF,
    ScanADFFE,
    ScanDFF,
    ScanDFFE,
    StorageGate,
    UnaryGate,
)
from netlist_carpentry.utils.gate_mixins import ClkMixin
from netlist_carpentry.utils.log import LOG


@pytest.fixture
def primitive_gate() -> Instance:
    m = Module(name='m')
    m.create_wire('w', width=4)
    with pytest.warns(FutureWarning):
        p = PrimitiveGate(name='primitive_gate_inst', instance_type='primitive_gate')
    m.add_instance(p)
    return p


@pytest.fixture
def unary_gate() -> Instance:
    with pytest.warns(FutureWarning):
        return UnaryGate(name='unary_gate_inst', instance_type='unary_gate', module=None)


@pytest.fixture
def reduce_gate() -> Instance:
    with pytest.warns(FutureWarning):
        return ReduceGate(name='reduce_gate_inst', instance_type='reduce_gate', parameters={'A_WIDTH': 4}, module=None)


@pytest.fixture
def binary_gate() -> Instance:
    with pytest.warns(FutureWarning):
        return BinaryGate(name='binary_gate_inst', instance_type='binary_gate', module=None)


@pytest.fixture()
def simple_module() -> Module:
    from utils import empty_module

    m = empty_module()
    m.name = 'a'
    m.create_wire('wire', 4)
    m.create_wire('wireA1', 3)
    m.create_wire('wireA2', 1)
    m.create_wire('wireB', 4)
    m.create_wire('wireC', 4)
    for i in range(8):
        m.create_wire(f'wmuxD_{i}', 4)
        m.create_wire(f'wmuxY_{i}', 4)
    m.create_wire('wmuxS', 3)
    m.create_wire('carry')
    m.create_wire('clk')
    m.create_wire('rst')
    m.create_wire('en')
    m.create_wire('load_en')
    m.create_wire('clr', 4)
    m.create_wire('set', 4)
    return m


def test_gate_lib_map(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import _build_gate_lib_map, _gate_lib_map

    _build_gate_lib_map()
    assert len(_gate_lib_map) == 59  # Currently 59 gates in library


def test_primitive_gate(primitive_gate: PrimitiveGate) -> None:
    assert primitive_gate.name == 'primitive_gate_inst'
    assert primitive_gate.type is EType.INSTANCE
    assert primitive_gate.instance_type == 'primitive_gate'
    with pytest.raises(NotImplementedError):
        primitive_gate.output_port
    assert not primitive_gate.is_blackbox
    assert not primitive_gate.is_module_instance
    assert primitive_gate.is_primitive
    assert primitive_gate.is_combinational
    assert not primitive_gate.is_sequential
    assert primitive_gate.verilog_template == 'assign\t{out} = {in1};'
    assert primitive_gate.verilog_net_map == {}

    with pytest.warns(DeprecationWarning, match='is deprecated and will be removed in v1.0.0'):
        assert primitive_gate.y_width == 1
        assert primitive_gate.a_width == 1
        assert primitive_gate.b_width == 1

        primitive_gate.parameters.Y_WIDTH = 8
        assert primitive_gate.y_width == 8
        assert primitive_gate.a_width == 8
        assert primitive_gate.b_width == 8
        assert primitive_gate.parameters.Y_WIDTH == 8
        assert 'A_WIDTH' not in primitive_gate.parameters
        assert 'B_WIDTH' not in primitive_gate.parameters

        primitive_gate.parameters.A_WIDTH = 4
        assert primitive_gate.y_width == 8
        assert primitive_gate.a_width == 4
        assert primitive_gate.b_width == 8
        assert primitive_gate.parameters.Y_WIDTH == 8
        assert primitive_gate.parameters.A_WIDTH == 4
        assert 'B_WIDTH' not in primitive_gate.parameters

        primitive_gate.parameters.B_WIDTH = 1
        assert primitive_gate.y_width == 8
        assert primitive_gate.a_width == 4
        assert primitive_gate.b_width == 1
        assert primitive_gate.parameters.Y_WIDTH == 8
        assert primitive_gate.parameters.A_WIDTH == 4
        assert primitive_gate.parameters.B_WIDTH == 1


def test_primitive_gate_sync_parameters(primitive_gate: PrimitiveGate) -> None:
    with pytest.warns(DeprecationWarning, match='is deprecated and will be removed in version 1.0.0.'):
        params = primitive_gate.sync_parameters()
        assert params == primitive_gate.parameters


def test_primitive_gate_p2v(primitive_gate: PrimitiveGate) -> None:
    p = Port(name='A', direction=Direction.IN, module_or_instance=primitive_gate)
    p.create_port_segments(8, 4)
    primitive_gate.ports['A'] = p
    p[4].tie_signal('0')
    p[5].tie_signal('1')
    p[6].tie_signal('0')
    p[7].tie_signal('1')
    m = primitive_gate.module
    m.connect(m.wires['w'][0], p[8])
    m.connect(m.wires['w'][1], p[9])
    m.connect(m.wires['w'][2], p[10])
    m.connect(m.wires['w'][3], p[11])
    v_a = primitive_gate.p2v(primitive_gate.ports['A'])
    assert v_a == "{w, 4'b1010}"
    v_a = primitive_gate.p2v(primitive_gate.ports['A'], exclude_indices=[4, 5, 6, 7])
    assert v_a == 'w'
    v_a = primitive_gate.p2v(primitive_gate.ports['A'], include_indices=[4, 5, 6, 7])
    assert v_a == "4'b1010"
    with pytest.raises(UnsupportedOperationError):
        primitive_gate.p2v(primitive_gate.ports['A'], exclude_indices=[4, 5, 6, 7], include_indices=[4, 5, 6, 7])


def test_primitive_gate_set(primitive_gate: PrimitiveGate) -> None:
    p = Port(name='A', direction=Direction.IN, module_or_instance=primitive_gate)
    p.create_port_segments(8, 4)
    primitive_gate.ports['A'] = p
    p.tie_signal(0, 4)
    p.tie_signal(0, 5)
    p.tie_signal(0, 6)
    p.tie_signal(0, 7)
    assert primitive_gate.ports['A'].offset == 4  # 4 bit offset, but signals dict still starts from 0 to 8 (2^0 to 2^8)
    assert primitive_gate.ports['A'].signal_array.signals == {idx: Signal.LOW if idx < 4 else Signal.FLOATING for idx in range(0, 8)}
    primitive_gate.module.connect(primitive_gate.module.wires['w'][0], p[8])
    primitive_gate.module.connect(primitive_gate.module.wires['w'][1], p[9])
    primitive_gate.module.connect(primitive_gate.module.wires['w'][2], p[10])
    primitive_gate.module.connect(primitive_gate.module.wires['w'][3], p[11])
    assert primitive_gate.ports['A'].signal_array.signals == {idx: Signal.LOW if idx < 4 else Signal.UNDEFINED for idx in range(0, 8)}

    with pytest.raises(IndexError):
        primitive_gate.set('A', 1)

    with pytest.raises(SignalAssignmentError):
        primitive_gate.set('A', 1, [4])

    primitive_gate.set('A', 0, 8)
    assert primitive_gate.ports['A'].signal_array.signals == {idx: Signal.LOW if idx <= 4 else Signal.UNDEFINED for idx in range(0, 8)}
    primitive_gate.set('A', 1, [9, 10, 11])
    assert primitive_gate.ports['A'].signal_array.signals == {idx: Signal.LOW if idx <= 4 else Signal.HIGH for idx in range(0, 8)}


def test_unary_gate(unary_gate: UnaryGate) -> None:
    assert unary_gate.name == 'unary_gate_inst'
    assert unary_gate.type is EType.INSTANCE
    assert unary_gate.instance_type == 'unary_gate'
    assert len(unary_gate.connections) == 2
    assert unary_gate.connections['A'] == {0: WIRE_SEGMENT_X.path}
    assert unary_gate.connections['Y'] == {0: WIRE_SEGMENT_X.path}
    assert len(unary_gate.ports) == 2
    assert unary_gate.output_port == unary_gate.ports['Y']
    assert unary_gate.input_port == unary_gate.ports['A']
    assert unary_gate.a_signed is False
    assert unary_gate.ports['A'].path == PortPath(raw=f'{unary_gate.path.raw}.A')
    assert unary_gate.ports['Y'].path == PortPath(raw=f'{unary_gate.path.raw}.Y')
    assert unary_gate.is_primitive
    assert unary_gate.verilog_template == 'assign\t{out} = {in1};'
    assert unary_gate.verilog == ''
    assert unary_gate.signal_in(0) is Signal.FLOATING
    assert unary_gate.signal_out(0) is Signal.UNDEFINED
    unary_gate.update_parameters()
    assert unary_gate.parameters == {'A_SIGNED': False, 'A_WIDTH': 1, 'Y_WIDTH': 1}

    unary_gate.ports['Y'].create_port_segments(3, 1)
    assert unary_gate.y_width == 4
    assert unary_gate.a_width == 1

    unary_gate.ports['A'].create_port_segments(7, 1)
    assert unary_gate.y_width == 4
    assert unary_gate.a_width == 8

    unary_gate.ports['A'].parameters['signed'] = True
    warns = LOG.warns_quantity
    assert unary_gate.a_signed is False
    assert unary_gate.parameters.A_SIGNED is False
    assert LOG.warns_quantity == warns + 1

    with pytest.raises(UnsupportedOperationError):
        unary_gate.truth_table


def test_unary_gate_8bit(simple_module: Module) -> None:
    g = UnaryGate(name='unary_gate_inst', instance_type='unary_gate', parameters={'Y_WIDTH': 8}, module=simple_module)
    assert len(g.connections) == 2
    assert len(g.connections['A']) == 8
    assert len(g.connections['Y']) == 8
    assert len(g.ports) == 2
    assert g.output_port == g.ports['Y']
    assert g.input_port == g.ports['A']
    assert g.output_port.width == 8
    assert g.input_port.width == 8
    assert list(range(8)) == list(g.output_port.segments.keys())
    assert list(range(8)) == list(g.input_port.segments.keys())
    g.update_parameters()
    assert g.parameters == {'A_SIGNED': False, 'A_WIDTH': 8, 'Y_WIDTH': 8}

    simple_module.remove_instance(g)
    g = UnaryGate(name='unary_gate_inst', instance_type='unary_gate', parameters={'Y_WIDTH': 8, 'A_WIDTH': 4}, module=simple_module)
    assert len(g.connections['A']) == 4
    assert len(g.connections['Y']) == 8
    assert g.output_port.width == 8
    assert g.input_port.width == 4
    assert list(range(8)) == list(g.output_port.segments.keys())
    assert list(range(4)) == list(g.input_port.segments.keys())
    g.update_parameters()
    assert g.parameters == {'A_SIGNED': False, 'A_WIDTH': 4, 'Y_WIDTH': 8}


def test_unary_gate_split(simple_module: Module) -> None:
    g = UnaryGate(name='unary_gate_inst', instance_type='unary_gate', parameters={'Y_WIDTH': 8}, module=simple_module)
    a = simple_module.create_port('A', Direction.IN, width=8)
    y = simple_module.create_port('Y', Direction.OUT, width=8)
    simple_module.connect(a, g.ports['A'])
    simple_module.connect(g.ports['Y'], y)
    connections = g.connections
    assert g.splittable
    assert g.name in simple_module.instances
    splitted = g.split()
    assert g.name not in simple_module.instances
    assert len(splitted) == 8
    for idx, inst in splitted.items():
        assert inst.name in simple_module.instances
        assert inst.y_width == 1
        assert inst.ports['A'].width == 1
        assert inst.ports['Y'].width == 1
        assert inst.ports['A'][0].ws_path == connections['A'][idx]
        assert inst.ports['Y'][0].ws_path == connections['Y'][idx]


def test_unary_gate_eval(unary_gate: UnaryGate) -> None:
    assert unary_gate.output_port.signal is Signal.UNDEFINED
    unary_gate._set_output(SignalArray(signals={0: Signal.HIGH}))
    assert unary_gate.output_port.signal is Signal.HIGH

    with pytest.raises(UnsupportedOperationError):
        unary_gate._calc_output()


def _test_signal_conf1(gate: UnaryGate, sin: Signal, sout_prev: Signal, sout_new: Signal, idx: int = 0) -> None:
    assert gate.signal_out(idx) == sout_prev
    gate.input_port.set_signal(sin, index=idx)
    assert gate.signal_in(idx) == sin
    assert gate.signal_out(idx) == sout_prev
    gate.evaluate()
    assert gate.signal_out(idx) == sout_new


def _test_signal_conf1_n(gate: UnaryGate, sin: Signal, sout_prev: Signal, sout_new: Signal) -> None:
    for i in range(gate.y_width):
        if i == 1:
            if not gate.input_port[i].is_tied:
                assert gate.signal_in(i) is Signal.HIGH
                gate.input_port.set_signal(sin, index=i)
                assert gate.signal_in(i) is Signal.HIGH
                gate.evaluate()
        elif i == 2:
            if not gate.input_port[i].is_tied:
                assert gate.signal_out(i) is Signal.UNDEFINED
                gate.input_port.set_signal(sin, index=i)
                assert gate.signal_in(i) is Signal.FLOATING
                gate.evaluate()
                assert gate.signal_out(i) is Signal.UNDEFINED
        else:
            _test_signal_conf1(gate, sin, sout_prev, sout_new, i)


def test_buffer(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Buffer

    g = Buffer(name='buf_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'buf_inst'
    assert g.instance_type == '§buf'
    assert g.verilog_template == 'assign\t{out} = {in1};'

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]};"
    assert g.verilog_net_map == {'Y': '{wire[3], wire[1:0]}', 'A': "{wireA2, 1'b1, wireA1[0]}"}

    _test_signal_conf1_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf1_n(g, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf1_n(g, Signal.HIGH, Signal.LOW, Signal.HIGH)
    _test_signal_conf1_n(g, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED)


def test_not_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import NotGate

    g = NotGate(name='not_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.verilog_template == 'assign\t{out} = ~{in1};'
    assert g.name == 'not_inst'
    assert g.instance_type == '§not'

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = ~{wireA2, 1'b1, wireA1[0]};"

    _test_signal_conf1_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf1_n(g, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf1_n(g, Signal.HIGH, Signal.HIGH, Signal.LOW)
    _test_signal_conf1_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED)


def test_pos_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import PosGate

    g = PosGate(name='pos_inst', parameters={'Y_WIDTH': 8, 'A_WIDTH': 4}, module=simple_module)
    assert g.verilog_template == 'assign\t{out} = +{in1};'
    assert g.name == 'pos_inst'
    assert g.instance_type == '§pos'

    simple_module.create_wire('wire2_4', width=4)

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire2_4.0'), index=4)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire2_4.1'), index=5)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire2_4.2'), index=6)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire2_4.3'), index=7)
    assert g.verilog == "assign\t{wire2_4, wire[3], wire[1:0]} = +{wireA2, 1'b1, wireA1[0]};"

    g.ports['A'][0].set_signal(Signal.HIGH)
    g.ports['A'][2].tie_signal(Signal.HIGH)
    g.ports['A'][3].set_signal(Signal.LOW)  # 0111 -> 7 ==> pos makes it sign-extended ==> 00000111
    g.evaluate()
    assert g.output_port.signal_array.signals == {
        0: Signal.HIGH,
        1: Signal.HIGH,
        2: Signal.HIGH,
        3: Signal.LOW,
        4: Signal.LOW,
        5: Signal.LOW,
        6: Signal.LOW,
        7: Signal.LOW,
    }
    g.ports['A'].set_signed(True)
    g.ports['A'][0].set_signal(Signal.HIGH)
    g.ports['A'][2].tie_signal(Signal.HIGH)
    g.ports['A'][3].set_signal(Signal.HIGH)  # 1111 -> -1 ==> pos makes it sign-extended ==> 11111111
    g.evaluate()
    assert g.output_port.signal_array.signals == {
        0: Signal.HIGH,
        1: Signal.HIGH,
        2: Signal.HIGH,
        3: Signal.HIGH,
        4: Signal.HIGH,
        5: Signal.HIGH,
        6: Signal.HIGH,
        7: Signal.HIGH,
    }

    g.ports['A'][3].set_signal(Signal.UNDEFINED)  # x111 -> x ==> whole signal array becomes undefined
    g.evaluate()
    assert g.output_port.signal_array.signals == {
        0: Signal.UNDEFINED,
        1: Signal.UNDEFINED,
        2: Signal.UNDEFINED,
        3: Signal.UNDEFINED,
        4: Signal.UNDEFINED,
        5: Signal.UNDEFINED,
        6: Signal.UNDEFINED,
        7: Signal.UNDEFINED,
    }


def test_neg_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import NegGate

    g = NegGate(name='neg_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.verilog_template == 'assign\t{out} = -{in1};'
    assert g.name == 'neg_inst'
    assert g.instance_type == '§neg'

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = -{wireA2, 1'b1, wireA1[0]};"

    g.ports['A'][0].set_signal(Signal.HIGH)
    g.ports['A'][2].tie_signal(Signal.HIGH)
    g.ports['A'][3].set_signal(Signal.LOW)  # 0111 -> 7 ==> neg makes it -7 ==> 1001
    g.evaluate()
    assert g.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}

    g.ports['A'][0].set_signal(Signal.HIGH)
    g.ports['A'][2].tie_signal(Signal.HIGH)
    g.ports['A'][3].set_signal(Signal.HIGH)  # 1111 -> 15 ==> neg makes it -15 ==> 10001, but the upper 1 is cut off ==> 0001
    g.evaluate()
    assert g.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}  # 4: Signal.HIGH
    g.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    g.evaluate()
    assert g.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW, 4: Signal.HIGH}

    g.ports['A'][3].set_signal(Signal.UNDEFINED)  # x111 -> x ==> whole signal array becomes undefined
    g.evaluate()
    assert g.output_port.signal_array.signals == {
        0: Signal.UNDEFINED,
        1: Signal.UNDEFINED,
        2: Signal.UNDEFINED,
        3: Signal.UNDEFINED,
        4: Signal.UNDEFINED,
    }


def _test_signal_confr_n(gate: UnaryGate, sin: str, sout_prev: Signal, sout_new: Signal) -> None:
    gate.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    gate.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    assert gate.signal_out() == sout_prev
    gate.input_port.set_signals(sin)
    for idx, sig in enumerate(sin):
        assert gate.signal_in(gate.a_width - 1 - idx).value == sig
    assert gate.signal_out() is sout_prev
    gate.evaluate()
    assert gate.signal_out() is sout_new
    gate.modify_connection('A', WIRE_SEGMENT_1.path, index=1)
    gate.modify_connection('A', WIRE_SEGMENT_X.path, index=2)


def test_reducer(reduce_gate: ReduceGate) -> None:
    assert reduce_gate.name == 'reduce_gate_inst'
    assert reduce_gate.type is EType.INSTANCE
    assert reduce_gate.instance_type == 'reduce_gate'
    assert len(reduce_gate.connections) == 2
    assert reduce_gate.connections['A'] == {0: WIRE_SEGMENT_X.path, 1: WIRE_SEGMENT_X.path, 2: WIRE_SEGMENT_X.path, 3: WIRE_SEGMENT_X.path}
    assert reduce_gate.connections['Y'] == {0: WIRE_SEGMENT_X.path}
    assert len(reduce_gate.ports) == 2
    assert reduce_gate.output_port == reduce_gate.ports['Y']
    assert reduce_gate.input_port == reduce_gate.ports['A']
    assert reduce_gate.ports['A'].path == PortPath(raw=f'{reduce_gate.path.raw}.A')
    assert reduce_gate.ports['Y'].path == PortPath(raw=f'{reduce_gate.path.raw}.Y')
    assert reduce_gate.is_primitive
    assert reduce_gate.verilog_template == 'assign\t{out} = {operator}{in1};'
    assert all(reduce_gate.signal_in(i) is Signal.FLOATING for i in reduce_gate.ports['A'].segments)
    assert reduce_gate.signal_out() is Signal.UNDEFINED
    reduce_gate.ports['A'].parameters['signed'] = 1
    reduce_gate.update_parameters()
    assert reduce_gate.parameters == {'A_WIDTH': 4, 'A_SIGNED': True, 'Y_WIDTH': 1}
    assert not reduce_gate.splittable

    with pytest.raises(UnsupportedOperationError):
        reduce_gate.reduce_operation


def test_reduce_and(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceAnd

    r = ReduceAnd(name='reduce_and_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert r.verilog_template == 'assign\t{out} = &{in1};'
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    r.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert r.verilog == "assign\twire[0] = &{wireA2, 1'b1, wireA1[0]};"
    assert r.verilog_net_map == {'Y': 'wire[0]', 'A': "{wireA2, 1'b1, wireA1[0]}"}

    _test_signal_confr_n(r, '01xz', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(r, '0000', Signal.LOW, Signal.LOW)
    _test_signal_confr_n(r, '1111', Signal.LOW, Signal.HIGH)
    _test_signal_confr_n(r, 'xxxx', Signal.HIGH, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '00zz', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(r, '11xx', Signal.LOW, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzxx', Signal.UNDEFINED, Signal.UNDEFINED)


def test_reduce_and_bad_verilog(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceAnd

    r = ReduceAnd(name='reduce_and_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    assert r.verilog == ''  # No output specified -> useless instance


def test_reduce_or(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceOr

    r = ReduceOr(name='reduce_or_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert r.verilog_template == 'assign\t{out} = |{in1};'
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    r.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert r.verilog == "assign\twire[0] = |{wireA2, 1'b1, wireA1[0]};"

    _test_signal_confr_n(r, '01xz', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, '0000', Signal.HIGH, Signal.LOW)
    _test_signal_confr_n(r, '1111', Signal.LOW, Signal.HIGH)
    _test_signal_confr_n(r, 'xxxx', Signal.HIGH, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '00zz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '11xx', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, 'zzxx', Signal.HIGH, Signal.UNDEFINED)


def test_reduce_bool(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceBool

    r = ReduceBool(name='reduce_bool_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert r.verilog_template == 'assign\t{out} = |{in1};'  # TODO EQY unable to prove equality for !(!wire), but can prove equality for |wire
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    r.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert (
        r.verilog == "assign\twire[0] = |{wireA2, 1'b1, wireA1[0]};"
    )  # TODO EQY unable to prove equality for !(!wire), but can prove equality for |wire

    _test_signal_confr_n(r, '01xz', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, '0000', Signal.HIGH, Signal.LOW)
    _test_signal_confr_n(r, '1111', Signal.LOW, Signal.HIGH)
    _test_signal_confr_n(r, 'xxxx', Signal.HIGH, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '00zz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '11xx', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, 'zzxx', Signal.HIGH, Signal.UNDEFINED)


def test_reduce_xor(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceXor

    r = ReduceXor(name='reduce_xor_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert r.verilog_template == 'assign\t{out} = ^{in1};'
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    r.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert r.verilog == "assign\twire[0] = ^{wireA2, 1'b1, wireA1[0]};"

    _test_signal_confr_n(r, '01xz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '0000', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(r, '1111', Signal.LOW, Signal.LOW)
    _test_signal_confr_n(r, 'xxxx', Signal.LOW, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '00zz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '11xx', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzxx', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '1000', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, '1101', Signal.HIGH, Signal.HIGH)


def test_reduce_xnor(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ReduceXnor

    r = ReduceXnor(name='reduce_xnor_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert r.verilog_template == 'assign\t{out} = ~^{in1};'
    r.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    r.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    r.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    r.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert r.verilog == "assign\twire[0] = ~^{wireA2, 1'b1, wireA1[0]};"

    _test_signal_confr_n(r, '01xz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '0000', Signal.UNDEFINED, Signal.HIGH)
    _test_signal_confr_n(r, '1111', Signal.HIGH, Signal.HIGH)
    _test_signal_confr_n(r, 'xxxx', Signal.HIGH, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '00zz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '11xx', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, 'zzxx', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(r, '1000', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(r, '1101', Signal.LOW, Signal.LOW)


def test_logic_not(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import LogicNot

    ln = LogicNot(name='logic_not_inst', parameters={'A_WIDTH': 4}, module=simple_module)
    assert ln.verilog_template == 'assign\t{out} = !{in1};'
    ln.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    ln.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: r.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    ln.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    ln.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert ln.verilog == "assign\twire[0] = !{wireA2, 1'b1, wireA1[0]};"

    _test_signal_confr_n(ln, '01xz', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(ln, '0000', Signal.LOW, Signal.HIGH)
    _test_signal_confr_n(ln, '1111', Signal.HIGH, Signal.LOW)
    _test_signal_confr_n(ln, 'xxxx', Signal.LOW, Signal.UNDEFINED)
    _test_signal_confr_n(ln, 'zzzz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(ln, '00zz', Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_confr_n(ln, '11xx', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(ln, 'zzxx', Signal.LOW, Signal.UNDEFINED)
    _test_signal_confr_n(ln, '1000', Signal.UNDEFINED, Signal.LOW)
    _test_signal_confr_n(ln, '1101', Signal.LOW, Signal.LOW)


def test_binary_gate(binary_gate: BinaryGate) -> None:
    assert binary_gate.name == 'binary_gate_inst'
    assert binary_gate.type is EType.INSTANCE
    assert binary_gate.instance_type == 'binary_gate'
    assert len(binary_gate.connections) == 3
    assert binary_gate.connections['A'] == {0: WIRE_SEGMENT_X.path}
    assert binary_gate.connections['B'] == {0: WIRE_SEGMENT_X.path}
    assert binary_gate.connections['Y'] == {0: WIRE_SEGMENT_X.path}
    assert len(binary_gate.ports) == 3
    assert binary_gate.output_port == binary_gate.ports['Y']
    assert binary_gate.input_ports == (binary_gate.ports['A'], binary_gate.ports['B'])
    assert binary_gate.a_signed is False
    assert binary_gate.b_signed is False
    assert binary_gate.ports['A'].path == PortPath(raw=f'{binary_gate.path.raw}.A')
    assert binary_gate.ports['B'].path == PortPath(raw=f'{binary_gate.path.raw}.B')
    assert binary_gate.ports['Y'].path == PortPath(raw=f'{binary_gate.path.raw}.Y')
    assert binary_gate.is_primitive
    assert binary_gate.verilog_template == 'assign\t{out} = {in1} {operator} {in2};'
    assert binary_gate.verilog == ''
    assert binary_gate.signals_in(0) == (Signal.FLOATING, Signal.FLOATING)
    assert binary_gate.signal_out(0) is Signal.UNDEFINED
    binary_gate.ports['B'].parameters['signed'] = '1'
    binary_gate.update_parameters()
    assert binary_gate.parameters == {'A_WIDTH': 1, 'A_SIGNED': False, 'B_SIGNED': True, 'B_WIDTH': 1, 'Y_WIDTH': 1}
    assert binary_gate.splittable

    binary_gate.ports['A'].parameters['signed'] = True
    binary_gate.ports['B'].parameters['signed'] = False
    warns = LOG.warns_quantity
    assert binary_gate.a_signed is False
    assert binary_gate.b_signed is True
    assert binary_gate.parameters.A_SIGNED is False
    assert binary_gate.parameters.B_SIGNED is True
    assert LOG.warns_quantity == warns + 2

    with pytest.raises(UnsupportedOperationError):
        binary_gate.get_result(Signal.LOW, Signal.LOW)


def test_binary_gate_8bit(simple_module: Module) -> None:
    g = BinaryGate(name='binary_gate_inst', instance_type='binary_gate', parameters={'Y_WIDTH': 8}, module=simple_module)
    assert len(g.connections) == 3
    assert len(g.connections['A']) == 8
    assert len(g.connections['B']) == 8
    assert len(g.connections['Y']) == 8
    assert len(g.ports) == 3
    assert g.output_port == g.ports['Y']
    assert g.input_ports == (g.ports['A'], g.ports['B'])
    assert g.output_port.width == 8
    assert g.input_ports[0].width == 8
    assert g.input_ports[1].width == 8
    assert list(range(8)) == list(g.output_port.segments.keys())
    assert list(range(8)) == list(g.input_ports[0].segments.keys())
    assert list(range(8)) == list(g.input_ports[1].segments.keys())

    simple_module.remove_instance(g)
    g = BinaryGate(name='binary_gate_inst', instance_type='binary_gate', parameters={'Y_WIDTH': 8, 'A_WIDTH': 4, 'B_WIDTH': 6}, module=simple_module)
    assert len(g.connections['A']) == 4
    assert len(g.connections['B']) == 6
    assert len(g.connections['Y']) == 8
    assert g.output_port.width == 8
    assert g.input_ports[0].width == 4
    assert g.input_ports[1].width == 6
    assert list(range(8)) == list(g.output_port.segments.keys())
    assert list(range(4)) == list(g.input_ports[0].segments.keys())
    assert list(range(6)) == list(g.input_ports[1].segments.keys())


def test_binary_gate_split(simple_module: Module) -> None:
    g = BinaryGate(name='binary_gate_inst', instance_type='binary_gate', parameters={'Y_WIDTH': 8}, module=simple_module)
    a = simple_module.create_port('A', Direction.IN, width=8)
    b = simple_module.create_port('B', Direction.IN, width=8)
    y = simple_module.create_port('Y', Direction.OUT, width=8)
    simple_module.connect(a, g.ports['A'])
    simple_module.connect(b, g.ports['B'])
    simple_module.connect(g.ports['Y'], y)
    connections = g.connections
    assert g.splittable
    assert g.name in simple_module.instances
    splitted = g.split()
    assert g.name not in simple_module.instances
    assert len(splitted) == 8
    for idx, inst in splitted.items():
        assert inst.name in simple_module.instances
        assert inst.y_width == 1
        assert inst.ports['A'].width == 1
        assert inst.ports['B'].width == 1
        assert inst.ports['Y'].width == 1
        assert inst.ports['A'][0].ws_path == connections['A'][idx]
        assert inst.ports['B'][0].ws_path == connections['B'][idx]
        assert inst.ports['Y'][0].ws_path == connections['Y'][idx]


def test_binary_gate_eval(binary_gate: BinaryGate) -> None:
    assert binary_gate.output_port.signal is Signal.UNDEFINED
    binary_gate._set_output(SignalArray(signals={0: Signal.HIGH}))
    assert binary_gate.output_port.signal is Signal.HIGH

    with pytest.raises(UnsupportedOperationError):
        binary_gate._calc_output()


def _test_signal_conf2(gate: BinaryGate, sin1: Signal, sin2: Signal, sout_prev: Signal, sout_new: Signal, idx: int = 0) -> None:
    if idx == 1:
        assert gate.signals_in(idx)[0] == Signal.HIGH
        # Ignore because tied: gate.input_ports[0].set_signal(sin1, index=idx)
        gate.input_ports[1].set_signal(sin2, index=idx)
        assert gate.signals_in(idx) == (Signal.HIGH, sin2)
    elif idx == 2:
        assert gate.signals_in(idx) == (Signal.FLOATING, Signal.FLOATING)
        # Ignore because tied: gate.input_ports[0].set_signal(sin1, index=idx)
        # Ignore because tied: gate.input_ports[1].set_signal(sin2, index=idx)
    else:
        assert gate.signal_out(idx) == sout_prev
        gate.input_ports[0].set_signal(sin1, index=idx)
        gate.input_ports[1].set_signal(sin2, index=idx)
        assert gate.signals_in(idx) == (sin1, sin2)
        assert gate.signal_out(idx) == sout_prev
        gate.evaluate()
        assert gate.signal_out(idx) == sout_new


def _test_signal_conf2_n(gate: BinaryGate, sin1: Signal, sin2: Signal, sout_prev: Signal, sout_new: Signal) -> None:
    for i in range(gate.y_width):
        _test_signal_conf2(gate, sin1, sin2, sout_prev, sout_new, i)


def test_and_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import AndGate

    g = AndGate(name='and_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'and_inst'
    assert g.instance_type == '§and'
    assert g.verilog_template == 'assign\t{out} = {in1} & {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} & {wireB[3], wireB[1:0]};"
    assert g.verilog_net_map == {'Y': '{wire[3], wire[1:0]}', 'A': "{wireA2, 1'b1, wireA1[0]}", 'B': '{wireB[3], wireB[1:0]}'}

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.LOW, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.LOW, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.LOW, Signal.LOW)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.LOW, Signal.HIGH)


def test_and_gate_signed(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import AndGate

    g = AndGate(name='and_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    g.parameters.A_SIGNED = True
    g.parameters.B_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) & $signed({wireB[3], wireB[1:0]});"
    assert g.verilog_net_map == {'Y': '{wire[3], wire[1:0]}', 'A': "{wireA2, 1'b1, wireA1[0]}", 'B': '{wireB[3], wireB[1:0]}'}


def test_or_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import OrGate

    g = OrGate(name='or_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'or_inst'
    assert g.instance_type == '§or'
    assert g.verilog_template == 'assign\t{out} = {in1} | {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} | {wireB[3], wireB[1:0]};"

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.LOW, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.HIGH, Signal.HIGH)


def test_xor_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import XorGate

    g = XorGate(name='xor_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'xor_inst'
    assert g.instance_type == '§xor'
    assert g.verilog_template == 'assign\t{out} = {in1} ^ {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} ^ {wireB[3], wireB[1:0]};"

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.LOW, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.HIGH, Signal.LOW)


def test_xnor_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import XnorGate

    g = XnorGate(name='xnor_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'xnor_inst'
    assert g.instance_type == '§xnor'
    assert g.verilog_template == 'assign\t{out} = {in1} ^~ {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} ^~ {wireB[3], wireB[1:0]};"

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.HIGH, Signal.LOW)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.LOW, Signal.HIGH)


def test_nor_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import NorGate

    g = NorGate(name='nor_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'nor_inst'
    assert g.instance_type == '§nor'
    assert g.verilog_template == 'assign\t{out} = ~({in1} | {in2});'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = ~({wireA2, 1'b1, wireA1[0]} | {wireB[3], wireB[1:0]});"

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.UNDEFINED, Signal.LOW)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.HIGH, Signal.LOW)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.LOW, Signal.LOW)


def test_nand_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import NandGate

    g = NandGate(name='nand_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'nand_inst'
    assert g.instance_type == '§nand'
    assert g.verilog_template == 'assign\t{out} = ~({in1} & {in2});'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = ~({wireA2, 1'b1, wireA1[0]} & {wireB[3], wireB[1:0]});"

    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.HIGH, Signal.HIGH, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.UNDEFINED, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.HIGH, Signal.HIGH, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.FLOATING, Signal.FLOATING, Signal.UNDEFINED, Signal.UNDEFINED)
    _test_signal_conf2_n(g, Signal.LOW, Signal.LOW, Signal.UNDEFINED, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.LOW, Signal.HIGH, Signal.HIGH, Signal.HIGH)
    _test_signal_conf2_n(g, Signal.HIGH, Signal.HIGH, Signal.HIGH, Signal.LOW)


def test_bitwise_case_equality_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import BitwiseCaseEquality

    g = BitwiseCaseEquality(name='bweqx_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'bweqx_inst'
    assert g.instance_type == '§bweqx'
    assert g.verilog_template == 'assign\t{out} = {in1} === {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} === {wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('01xz')
    assert g.ports['Y'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.HIGH, 3: Signal.LOW}

    g.ports['A'].set_signals('00xx')
    g.ports['B'].set_signals('0xxz')
    assert g.ports['Y'].signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.HIGH, 3: Signal.LOW}
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.HIGH}

    g.ports['A'].set_signals('0zzz')
    g.ports['B'].set_signals('zzzz')
    assert g.ports['Y'].signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.HIGH}
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}


def test_shift_signed_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ShiftSigned

    g = ShiftSigned(name='shift_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'shift_inst'
    assert g.instance_type == '§shift'
    assert not g.splittable
    assert g.verilog_template == 'assign\t{out} = {in1} >> {in2};'
    g.parameters.B_SIGNED = True
    assert g.b_signed is True
    assert g.verilog_template == 'assign\t{out} = {in1} << -{in2};'
    assert g.verilog == ''
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} << -{wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = False
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} >> {wireB[3], wireB[1:0]};"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) >> {wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) << -{wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)

    # A unsigned, B unsigned: logical right shift
    g.ports['A'].set_signals('0110')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.HIGH, 0: Signal.HIGH}

    # A signed, B unsigned: right shift, but A is signed
    g.ports['A'].set_signed(True)
    g.ports['A'].set_signals('0110')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.HIGH, 0: Signal.HIGH}
    g.ports['A'].set_signed(True)
    g.ports['A'].set_signals('1011')  # -5
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.LOW}

    # A signed, B signed: left shift, but A is signed
    g.ports['B'].set_signed(True)
    g.ports['A'].set_signals('1011')  # -5
    g.ports['B'].set_signals('0001')  # B == 1 > 0: Right Shift by 1: '1011' >> 1 = '1101' in signed context
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.LOW, 0: Signal.HIGH}
    g.ports['A'].set_signed(True)
    g.ports['A'].set_signals('1011')  # -5
    g.ports['B'].set_signals('1111')  # B == -1 < 0: Left Shift by 1: '1011' << 1 = '0110'
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.LOW}

    # A unsigned, B signed: logical left shift
    g.ports['A'].set_signed(False)
    g.ports['A'].set_signals('1011')  # 11
    g.ports['B'].set_signals('0001')  # B == 1 > 0: Right Shift by 1: '1011' >> 1 = '0101' since A is unsigned
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.HIGH, 1: Signal.LOW, 0: Signal.HIGH}
    g.ports['A'].set_signed(True)
    g.ports['A'].set_signals('1011')  # -5
    g.ports['B'].set_signals('1111')  # B == -1 < 0: Left Shift by 1: '1011' << 1 = '0110'
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.LOW}

    g.ports['A'].parameters['signed'] = '0'
    g.ports['B'].parameters['signed'] = '1'
    g.update_parameters()
    assert g.parameters == {'A_WIDTH': 4, 'A_SIGNED': False, 'B_WIDTH': 4, 'B_SIGNED': True, 'Y_WIDTH': 4}

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000x')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('1111')  # B == -1 < 0: Left Shift by 1
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '1xz0'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000z')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'


def test_shl_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ShiftLeft

    g = ShiftLeft(name='shl_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'shl_inst'
    assert g.instance_type == '§shl'
    assert g.verilog_template == 'assign\t{out} = {in1} << {in2};'
    assert g.verilog == ''
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} << {wireB[3], wireB[1:0]};"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) << {wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = True  # B_SIGNED == 1 should not change Verilog output
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) << {wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0011')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0100')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.LOW}

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000x')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('0001')  # Left Shift by 1
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '1xz0'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000z')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'


def test_shr_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ShiftRight

    g = ShiftRight(name='shr_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'shr_inst'
    assert g.instance_type == '§shr'
    assert g.verilog_template == 'assign\t{out} = {in1} >> {in2};'
    assert g.verilog == ''
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} >> {wireB[3], wireB[1:0]};"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) >> {wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = True  # B_SIGNED == 1 should not change Verilog output
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) >> {wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)

    g.ports['A'].set_signals('1100')  # Port is marked as signed, but shr shifts bit-by-bit
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '0011'

    g.ports['A'].set_signed(False)  # Should not change anything for the logical right shift
    g.ports['A'].set_signals('1100')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '0011'
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signals('1100')
    g.ports['B'].set_signals('0011')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.HIGH}

    g.ports['A'].set_signals('1100')
    g.ports['B'].set_signals('0100')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000x')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'

    g.ports['A'].set_signals('xz10')
    g.ports['B'].set_signals('0001')  # Left Shift by 1
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '0xz1'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000z')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'


def test_sshl_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ArithmeticShiftLeft

    g = ArithmeticShiftLeft(name='sshl_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'sshl_inst'
    assert g.instance_type == '§sshl'
    assert g.verilog_template == 'assign\t{out} = {in1} <<< {in2};'
    assert g.verilog == ''
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} <<< {wireB[3], wireB[1:0]};"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) <<< {wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = True  # B_SIGNED == 1 should not change Verilog output
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) <<< {wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0011')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('0011')
    g.ports['B'].set_signals('0100')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.LOW}

    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.LOW}

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000x')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('0001')  # Left Shift by 1
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '1xz0'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000z')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'


def test_sshr_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ArithmeticShiftRight

    g = ArithmeticShiftRight(name='sshr_inst', parameters={'Y_WIDTH': 4}, module=simple_module)
    assert g.name == 'sshr_inst'
    assert g.instance_type == '§sshr'
    assert g.verilog_template == 'assign\t{out} = {in1} >>> {in2};'
    assert g.verilog == ''
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]} >>> {wireB[3], wireB[1:0]};"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) >>> {wireB[3], wireB[1:0]};"
    g.parameters.B_SIGNED = True  # B_SIGNED == 1 should not change Verilog output
    assert g.verilog == "assign\t{wire[3], wire[1:0]} = $signed({wireA2, 1'b1, wireA1[0]}) >>> {wireB[3], wireB[1:0]};"

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)

    g.ports['A'].set_signals('1100')  # Port is marked as signed, sshr shifts sign bit as well
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '1111'

    g.ports['A'].set_signed(False)  # Now port is marked as unsigned, 0s are shifted in
    g.ports['A'].set_signals('1100')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '0011'
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signed(True)
    g.ports['A'].set_signals('1100')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signals('0100')
    g.ports['B'].set_signals('0010')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.LOW, 1: Signal.LOW, 0: Signal.HIGH}

    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.HIGH, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signed(False)  # Now port is marked as unsigned, 0s are shifted in
    g.ports['A'].set_signals('1111')
    g.ports['B'].set_signals('0001')
    g.evaluate()
    assert g.ports['Y'].signal_array.signals == {3: Signal.LOW, 2: Signal.HIGH, 1: Signal.HIGH, 0: Signal.HIGH}

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000x')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'

    g.ports['A'].set_signals('xz10')
    g.ports['B'].set_signals('0001')  # Left Shift by 1
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == '0xz1'

    g.ports['A'].set_signals('01xz')
    g.ports['B'].set_signals('000z')  # everything becomes undefined
    g.evaluate()
    assert str(g.ports['Y'].signal_array) == 'xxxx'


def test_shiftx_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import ShiftX

    g = ShiftX(name='shiftx_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)
    assert g.name == 'shiftx_inst'
    assert g.instance_type == '§shiftx'
    assert g.verilog_template == 'assign\t{out} = {in1}[{in2} +: {width}];'
    assert g.verilog == ''

    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: g.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    g.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: g.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    g.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    assert g.verilog == "wire [4:0] shiftx_inst_A0 = {wireA2, 2'bx1, wireA1[0]};\nassign\twire = shiftx_inst_A0[{wireB[3], 1'bx, wireB[1:0]} +: 4];"
    simple_module.disconnect(g.ports['A'])
    simple_module.connect(simple_module.create_wire('w4', 4), g.ports['A'])
    assert g.verilog == "assign\twire = w4[{wireB[3], 1'bx, wireB[1:0]} +: 4];"
    g.parameters.A_SIGNED = True
    assert g.verilog == "assign\twire = $signed(w4)[{wireB[3], 1'bx, wireB[1:0]} +: 4];"
    g.parameters.B_SIGNED = True  # B_SIGNED == 1 should not change Verilog output
    assert g.verilog == "assign\twire = $signed(w4)[$signed({wireB[3], 1'bx, wireB[1:0]}) +: 4];"


def test_comparison_gate(simple_module: Module) -> None:
    g = BinaryNto1Gate(name='comp_inst', module=simple_module)
    assert g.verilog == ''
    assert not g.splittable


def _test_signal_conf2_arith(gate: BinaryGate, sins1: Dict[int, Signal], sins2: Dict[int, Signal], sout: Signal) -> None:
    for i, s in sins1.items():
        if not gate.input_ports[0][i].is_tied:
            gate.input_ports[0].set_signal(s, i)
            if i == 1:
                assert gate.input_ports[0][i].signal == Signal.HIGH
            else:
                assert gate.input_ports[0][i].signal == s
    for i, s in sins2.items():
        if not gate.input_ports[1][i].is_tied:
            gate.input_ports[1].set_signal(s, i)
            assert gate.input_ports[1][i].signal == s
    gate.modify_connection('A', WireSegmentPath(raw='a.wireA1.1'), index=1)
    gate.input_ports[0].set_signal(sins1[1], 1)
    gate.evaluate()
    assert gate.output_port.signal == sout
    gate.ports['A'][1].set_ws_path('')
    gate.tie_port('A', index=1, sig_value='1')


def test_logic_and_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import LogicAnd

    g = LogicAnd(name='logic_and_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'logic_and_inst'
    assert g.instance_type == '§logic_and'
    assert g.verilog_template == 'assign\t{out} = {in1} && {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} && wireB[1:0];"
    assert g.verilog_net_map == {'Y': 'wire[0]', 'A': "{1'b1, wireA1[0]}", 'B': 'wireB[1:0]'}

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)


def test_logic_or_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import LogicOr

    g = LogicOr(name='logic_or_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'logic_or_inst'
    assert g.instance_type == '§logic_or'
    assert g.verilog_template == 'assign\t{out} = {in1} || {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} || wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.HIGH)


def test_lt_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import LessThan

    g = LessThan(name='lt_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'lt_inst'
    assert g.instance_type == '§lt'
    assert g.verilog_template == 'assign\t{out} = {in1} < {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} < wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.LOW)


def test_le_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import LessEqual

    g = LessEqual(name='le_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'le_inst'
    assert g.instance_type == '§le'
    assert g.verilog_template == 'assign\t{out} = {in1} <= {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} <= wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.LOW)


def test_eq_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Equal

    g = Equal(name='eq_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'eq_inst'
    assert g.instance_type == '§eq'
    assert g.verilog_template == 'assign\t{out} = {in1} == {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} == wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.LOW)


def test_eqx_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import CaseEqual

    g = CaseEqual(name='eqx_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'eqx_inst'
    assert g.instance_type == '§eqx'
    assert g.verilog_template == 'assign\t{out} = {in1} === {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} === wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.UNDEFINED}, {1: Signal.LOW, 0: Signal.UNDEFINED}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.UNDEFINED}, {1: Signal.HIGH, 0: Signal.UNDEFINED}, Signal.HIGH)


def test_ne_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import NotEqual

    g = NotEqual(name='ne_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'ne_inst'
    assert g.instance_type == '§ne'
    assert g.verilog_template == 'assign\t{out} = {in1} != {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} != wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.HIGH)


def test_nex_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import CaseNotEqual

    g = CaseNotEqual(name='nex_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'nex_inst'
    assert g.instance_type == '§nex'
    assert g.verilog_template == 'assign\t{out} = {in1} !== {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} !== wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.UNDEFINED}, {1: Signal.LOW, 0: Signal.UNDEFINED}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.UNDEFINED}, {1: Signal.HIGH, 0: Signal.UNDEFINED}, Signal.LOW)


def test_gt_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import GreaterThan

    g = GreaterThan(name='gt_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'gt_inst'
    assert g.instance_type == '§gt'
    assert g.verilog_template == 'assign\t{out} = {in1} > {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} > wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.HIGH)


def test_ge_gate(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import GreaterEqual

    g = GreaterEqual(name='ge_inst', parameters={'A_WIDTH': 2}, module=simple_module)
    assert g.name == 'ge_inst'
    assert g.instance_type == '§ge'
    assert g.verilog_template == 'assign\t{out} = {in1} >= {in2};'
    g.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    g.tie_port('A', index=1, sig_value='1')

    g.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    g.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)

    g.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    assert g.verilog == "assign\twire[0] = {1'b1, wireA1[0]} >= wireB[1:0];"

    _test_signal_conf2_arith(g, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, {1: Signal.UNDEFINED, 0: Signal.UNDEFINED}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.FLOATING, 0: Signal.FLOATING}, {1: Signal.FLOATING, 0: Signal.FLOATING}, Signal.UNDEFINED)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.LOW}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.HIGH}, Signal.HIGH)
    _test_signal_conf2_arith(g, {1: Signal.LOW, 0: Signal.HIGH}, {1: Signal.HIGH, 0: Signal.LOW}, Signal.LOW)
    _test_signal_conf2_arith(g, {1: Signal.HIGH, 0: Signal.LOW}, {1: Signal.LOW, 0: Signal.HIGH}, Signal.HIGH)


def _init_mux_structure(m: Multiplexer) -> None:
    for i in range(8):
        m.modify_connection(f'D{i}', WireSegmentPath(raw=f'a.wmuxD_{i}.0'), index=0)
        # 2nd is missing on purpose: m.modify_connection(f'D{i}', WireSegmentPath(raw=f'a.wmuxD_{i}.1'), index=1)
        m.modify_connection(f'D{i}', WireSegmentPath(raw=f'a.wmuxD_{i}.2'), index=2)
        m.modify_connection(f'D{i}', WireSegmentPath(raw=f'a.wmuxD_{i}.3'), index=3)

    m.modify_connection('Y', WireSegmentPath(raw='a.wmuxY_1.0'), index=0)
    # 2nd is missing on purpose: m.modify_connection('Y', WireSegmentPath(raw='a.wmuxY_1.1'), index=1)
    m.modify_connection('Y', WireSegmentPath(raw='a.wmuxY_1.2'), index=2)
    m.modify_connection('Y', WireSegmentPath(raw='a.wmuxY_1.3'), index=3)

    for i in range(3):
        m.modify_connection('S', WireSegmentPath(raw=f'a.wmuxS.{i}'), index=i)


def test_mux_structure(simple_module: Module) -> None:
    m = Multiplexer(name='mux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)

    assert m.name == 'mux_inst'
    assert m.instance_type == '§mux'
    assert m.bit_width == 3
    assert len(m.d_ports) == 8
    assert m.s_port == m.ports['S']
    assert m.output_port == m.ports['Y']
    assert len(m.ports) == 8 + 1 + 1  # 8 data inputs, 1 control input (3-bit wide) and 1 output
    assert len(m.connections) == 8 + 1 + 1  # 8 inputs, 1 control input (3-bit wide) and 1 output
    assert 'D0' in m.ports
    assert 'D7' in m.ports
    assert 'D8' not in m.ports
    assert 'S' in m.ports
    assert 'Y' in m.ports
    assert m.ports['D0'].width == 4
    assert m.ports['S'].width == 3
    assert m.ports['Y'].width == 4
    with pytest.warns(DeprecationWarning):
        assert not m.s_defined
    with pytest.warns(DeprecationWarning):
        assert m.s_val == -1
    assert m.active_input is None
    assert m.verilog_template == 'always @(*) begin\n\tcase ({sel})\n{cases}\n\tendcase\nend'
    assert m.output_port.signal is Signal.UNDEFINED
    assert m.splittable

    with pytest.raises(ObjectNotFoundError):
        m.get_result_vector(SignalArray.create(1), {})

    _init_mux_structure(m)
    case_str = ''
    for i in range(8):
        case_str += f"\t\t3'b{format(i, '03b')} : " + '{wmuxY_1[3:2], wmuxY_1[0]} <= {' + f'wmuxD_{i}[3:2], wmuxD_{i}[0]' + '};\n'
    target_str = 'always @(*) begin\n\tcase (wmuxS)\n' + case_str + '\tendcase\nend'
    save_results(target_str + '\n\n\n' + m.verilog, 'txt')
    assert m.verilog == target_str
    assert m.verilog_net_map == {
        'Y': '{wmuxY_1[3:2], wmuxY_1[0]}',
        'S': 'wmuxS',
        'D0': '{wmuxD_0[3:2], wmuxD_0[0]}',
        'D1': '{wmuxD_1[3:2], wmuxD_1[0]}',
        'D2': '{wmuxD_2[3:2], wmuxD_2[0]}',
        'D3': '{wmuxD_3[3:2], wmuxD_3[0]}',
        'D4': '{wmuxD_4[3:2], wmuxD_4[0]}',
        'D5': '{wmuxD_5[3:2], wmuxD_5[0]}',
        'D6': '{wmuxD_6[3:2], wmuxD_6[0]}',
        'D7': '{wmuxD_7[3:2], wmuxD_7[0]}',
    }

    m.y_width = 16
    m.bit_width = 32
    assert m.y_width == 16
    assert m.parameters.WIDTH == 16
    assert m.bit_width == 32
    assert m.parameters.BIT_WIDTH == 32


def test_mux_split(simple_module: Module) -> None:
    m = Multiplexer(name='mux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)
    d0 = simple_module.create_port('D0', Direction.IN, width=4)
    d1 = simple_module.create_port('D1', Direction.IN, width=4)
    d2 = simple_module.create_port('D2', Direction.IN, width=4)
    d3 = simple_module.create_port('D3', Direction.IN, width=4)
    d4 = simple_module.create_port('D4', Direction.IN, width=4)
    d5 = simple_module.create_port('D5', Direction.IN, width=4)
    d6 = simple_module.create_port('D6', Direction.IN, width=4)
    d7 = simple_module.create_port('D7', Direction.IN, width=4)
    s = simple_module.create_port('S', Direction.OUT, width=3)
    y = simple_module.create_port('Y', Direction.OUT, width=4)
    simple_module.connect(d0, m.ports['D0'])
    simple_module.connect(d1, m.ports['D1'])
    simple_module.connect(d2, m.ports['D2'])
    simple_module.connect(d3, m.ports['D3'])
    simple_module.connect(d4, m.ports['D4'])
    simple_module.connect(d5, m.ports['D5'])
    simple_module.connect(d6, m.ports['D6'])
    simple_module.connect(d7, m.ports['D7'])
    simple_module.connect(s, m.ports['S'])
    simple_module.connect(m.ports['Y'], y)
    connections = m.connections
    assert m.splittable
    assert m.name in simple_module.instances
    splitted = m.split()
    assert m.name not in simple_module.instances
    assert len(splitted) == 4
    for idx, inst in splitted.items():
        assert inst.name in simple_module.instances
        assert inst.y_width == 1
        assert inst.ports['D0'].width == 1
        assert inst.ports['D7'].width == 1
        assert inst.ports['S'].width == 3
        assert inst.ports['Y'].width == 1
        assert inst.ports['D0'][0].ws_path == connections['D0'][idx]
        assert inst.ports['D7'][0].ws_path == connections['D7'][idx]
        assert inst.ports['S'][0].ws_path == connections['S'][0]
        assert inst.ports['S'][1].ws_path == connections['S'][1]
        assert inst.ports['S'][2].ws_path == connections['S'][2]
        assert inst.ports['Y'][0].ws_path == connections['Y'][idx]


def test_mux_behavior(simple_module: Module) -> None:
    m = Multiplexer(name='mux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)
    _init_mux_structure(m)

    # Select Ports
    m.ports['S'].set_signal(Signal.HIGH, 0)  # 1 => 1
    m.ports['S'].set_signal(Signal.HIGH, 1)  # 2 => 1
    m.ports['S'].set_signal(Signal.LOW, 2)  # 4 => 0

    with pytest.warns(DeprecationWarning):
        assert m.s_defined
    with pytest.warns(DeprecationWarning):
        assert m.s_val == 3  # S_0 + S_1 = 1 + 2 => s_val = 3
    assert m.active_input == m.ports['D3']
    m.evaluate()
    assert m.output_port.signal is Signal.UNDEFINED

    for i in range(8):
        m.modify_connection(f'D{i}', WireSegmentPath(raw=f'a.wmuxD{i}.1'), index=1)
    m.modify_connection('Y', WireSegmentPath(raw='a.wmuxY_1.1'), index=1)

    # Data Ports
    m.ports['D0'].set_signal(Signal.HIGH, index=0)
    m.ports['D1'].set_signal(Signal.LOW, index=1)
    m.ports['D2'].set_signal(Signal.FLOATING, index=2)

    # Change S
    m.ports['S'].set_signal(Signal.LOW, 1)  # => s_val = 1
    assert m.active_input == m.ports['D1']
    m.evaluate()
    assert m.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.LOW, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    m.ports['S'].set_signal(Signal.LOW, 0)  # => s_val = 0
    assert m.active_input == m.ports['D0']
    m.evaluate()
    assert m.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    m.ports['S'].set_signal(Signal.HIGH, 1)  # => s_val = 2
    assert m.active_input == m.ports['D2']
    m.evaluate()
    assert m.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}


def _init_demux_structure(d: Demultiplexer) -> None:
    for i in range(8):
        d.modify_connection(f'Y{i}', WireSegmentPath(raw=f'a.wmuxY_{i}.0'), index=0)
        # 2nd is missing on purpose: d.modify_connection(f'Y{i}', WireSegmentPath(raw=f'a.wmuxY_{i}.1'), index=1)
        d.modify_connection(f'Y{i}', WireSegmentPath(raw=f'a.wmuxY_{i}.2'), index=2)
        d.modify_connection(f'Y{i}', WireSegmentPath(raw=f'a.wmuxY_{i}.3'), index=3)

    d.modify_connection('D', WireSegmentPath(raw='a.wmuxD_1.0'), index=0)
    # 2nd is missing on purpose: d.modify_connection('D', WireSegmentPath(raw='a.wmuxD_1.1'), index=1)
    d.modify_connection('D', WireSegmentPath(raw='a.wmuxD_1.2'), index=2)
    d.modify_connection('D', WireSegmentPath(raw='a.wmuxD_1.3'), index=3)

    for i in range(3):
        d.modify_connection('S', WireSegmentPath(raw=f'a.wmuxS.{i}'), index=i)


def test_demux_structure(simple_module: Module) -> None:
    d = Demultiplexer(name='demux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)

    assert d.name == 'demux_inst'
    assert d.instance_type == '§demux'
    assert d.bit_width == 3
    assert len(d.y_ports) == 8
    assert d.s_port == d.ports['S']
    assert d.input_port == d.ports['D']
    assert len(d.ports) == 8 + 1 + 1  # 8 data outputs, 1 control input (3-bit wide) and 1 input
    assert len(d.connections) == 8 + 1 + 1  # 8 outputs, 1 control input (3-bit wide) and 1 input
    assert 'Y0' in d.ports
    assert 'Y7' in d.ports
    assert 'Y8' not in d.ports
    assert 'S' in d.ports
    assert 'D' in d.ports
    assert d.ports['Y0'].width == 4
    assert d.ports['S'].width == 3
    assert d.ports['D'].width == 4
    with pytest.warns(DeprecationWarning):
        assert not d.s_defined
    with pytest.warns(DeprecationWarning):
        assert d.s_val == -1
    assert d.active_output is None
    assert d.verilog_template == 'always @(*) begin\n\tcase ({sel})\n{cases}\n\tendcase\nend'
    assert d.input_port.signal is Signal.UNDEFINED
    assert d.splittable
    with pytest.raises(NotImplementedError):
        d.output_port.signal

    _init_demux_structure(d)
    case_str = ''
    for i in range(8):
        case_str += f"\t\t3'b{format(i, '03b')} : " + '{' + f'wmuxY_{i}[3:2], wmuxY_{i}[0]' + '} <= {wmuxD_1[3:2], wmuxD_1[0]};\n'
    target_str = 'always @(*) begin\n\tcase (wmuxS)\n' + case_str + '\tendcase\nend'
    save_results(target_str + '\n\n\n' + d.verilog, 'txt')
    assert d.verilog == target_str
    assert d.verilog_net_map == {
        'D': '{wmuxD_1[3:2], wmuxD_1[0]}',
        'S': 'wmuxS',
        'Y0': '{wmuxY_0[3:2], wmuxY_0[0]}',
        'Y1': '{wmuxY_1[3:2], wmuxY_1[0]}',
        'Y2': '{wmuxY_2[3:2], wmuxY_2[0]}',
        'Y3': '{wmuxY_3[3:2], wmuxY_3[0]}',
        'Y4': '{wmuxY_4[3:2], wmuxY_4[0]}',
        'Y5': '{wmuxY_5[3:2], wmuxY_5[0]}',
        'Y6': '{wmuxY_6[3:2], wmuxY_6[0]}',
        'Y7': '{wmuxY_7[3:2], wmuxY_7[0]}',
    }

    d.y_width = 16
    d.bit_width = 32
    assert d.y_width == 16
    assert d.parameters.WIDTH == 16
    assert d.bit_width == 32
    assert d.parameters.BIT_WIDTH == 32


def test_demux_split(simple_module: Module) -> None:
    dm = Demultiplexer(name='mux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)
    d = simple_module.create_port('D', Direction.OUT, width=4)
    s = simple_module.create_port('S', Direction.OUT, width=3)
    y0 = simple_module.create_port('Y0', Direction.OUT, width=4)
    y1 = simple_module.create_port('Y1', Direction.OUT, width=4)
    y2 = simple_module.create_port('Y2', Direction.OUT, width=4)
    y3 = simple_module.create_port('Y3', Direction.OUT, width=4)
    y4 = simple_module.create_port('Y4', Direction.OUT, width=4)
    y5 = simple_module.create_port('Y5', Direction.OUT, width=4)
    y6 = simple_module.create_port('Y6', Direction.OUT, width=4)
    y7 = simple_module.create_port('Y7', Direction.OUT, width=4)
    simple_module.connect(d, dm.ports['D'])
    simple_module.connect(s, dm.ports['S'])
    simple_module.connect(dm.ports['Y0'], y0)
    simple_module.connect(dm.ports['Y1'], y1)
    simple_module.connect(dm.ports['Y2'], y2)
    simple_module.connect(dm.ports['Y3'], y3)
    simple_module.connect(dm.ports['Y4'], y4)
    simple_module.connect(dm.ports['Y5'], y5)
    simple_module.connect(dm.ports['Y6'], y6)
    simple_module.connect(dm.ports['Y7'], y7)
    connections = dm.connections
    assert dm.splittable
    assert dm.name in simple_module.instances
    splitted = dm.split()
    assert dm.name not in simple_module.instances
    assert len(splitted) == 4
    for idx, inst in splitted.items():
        assert inst.name in simple_module.instances
        assert inst.y_width == 1
        assert inst.ports['D'].width == 1
        assert inst.ports['S'].width == 3
        assert inst.ports['Y0'].width == 1
        assert inst.ports['Y7'].width == 1
        assert inst.ports['D'][0].ws_path == connections['D'][idx]
        assert inst.ports['S'][0].ws_path == connections['S'][0]
        assert inst.ports['S'][1].ws_path == connections['S'][1]
        assert inst.ports['S'][2].ws_path == connections['S'][2]
        assert inst.ports['Y0'][0].ws_path == connections['Y0'][idx]
        assert inst.ports['Y7'][0].ws_path == connections['Y7'][idx]


def test_demux_behavior(simple_module: Module) -> None:
    d = Demultiplexer(name='demux_inst', parameters={'BIT_WIDTH': 3, 'WIDTH': 4}, module=simple_module)
    _init_demux_structure(d)

    # Select Ports
    d.ports['S'].set_signal(Signal.HIGH, 0)  # 1 => 1
    d.ports['S'].set_signal(Signal.HIGH, 1)  # 2 => 1
    d.ports['S'].set_signal(Signal.LOW, 2)  # 4 => 0

    with pytest.warns(DeprecationWarning):
        assert d.s_defined
    with pytest.warns(DeprecationWarning):
        assert d.s_val == 3  # S_0 + S_1 = 1 + 2 => s_val = 3
    assert d.active_output == d.ports['Y3']
    d.evaluate()
    with pytest.raises(NotImplementedError):
        d.output_port

    d.ports['D'].set_signal(Signal.HIGH, index=0)

    # Change S
    d.ports['S'].set_signal(Signal.LOW, 1)  # => s_val = 1
    assert d.active_output == d.ports['Y1']
    assert d.ports['Y1'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    d.evaluate()
    assert d.ports['Y0'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y1'].signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y2'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    d.ports['S'].set_signal(Signal.LOW, 0)  # => s_val = 0
    assert d.active_output == d.ports['Y0']
    assert d.ports['Y0'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    d.evaluate()
    assert d.ports['Y0'].signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y1'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y2'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    d.ports['S'].set_signal(Signal.HIGH, 1)  # => s_val = 2
    assert d.active_output == d.ports['Y2']
    assert d.ports['Y2'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    d.evaluate()
    assert d.ports['Y0'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y1'].signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert d.ports['Y2'].signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}


def test_adder_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Adder

    a = Adder(name='adder_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in a.ports
    assert 'B' in a.ports
    assert 'Y' in a.ports
    assert a.ports['A'].width == 4
    assert a.ports['B'].width == 4
    assert a.ports['Y'].width == 4
    assert a.input_ports == (a.ports['A'], a.ports['B'])
    assert a.output_port == a.ports['Y']
    assert a.verilog_template == 'assign\t{out} = {in1} + {in2};'
    a.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    a.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    a.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    a.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    a.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    a.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    a.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    a.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    a.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    a.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    assert a.ports['Y'].width == 5
    with pytest.raises(ValueError):
        a.verilog
    a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\t{carry, wire} = {wireA2, 2'bx1, wireA1[0]} + {wireB[3], 1'bx, wireB[1:0]};"
    assert a.verilog == target_str

    with pytest.raises(InvalidSignalError):
        a._calc_output()

    a.ports['A'].parameters['signed'] = '0'
    a.ports['B'].parameters['signed'] = '1'
    a.update_parameters()
    assert a.parameters == {'A_WIDTH': 4, 'A_SIGNED': False, 'B_WIDTH': 4, 'B_SIGNED': True, 'Y_WIDTH': 5}
    assert not a.splittable

    a.disconnect('Y', 4)
    a.disconnect('Y', 3)
    assert a.verilog == "assign\twire[2:0] = {2'bx1, wireA1[0]} + $signed({1'bx, wireB[1:0]});"
    assert a.verilog_net_map == {'Y': 'wire[2:0]', 'A': "{2'bx1, wireA1[0]}", 'B': "{1'bx, wireB[1:0]}"}


def test_adder_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Adder

    a = Adder(name='adder_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    a.tie_port('A', 0, '0')
    a.tie_port('A', 1, '0')
    a.tie_port('A', 2, '0')
    a.tie_port('A', 3, '0')
    a.tie_port('B', 0, '0')
    a.tie_port('B', 1, '1')
    a.tie_port('B', 2, '1')
    a.tie_port('B', 3, '0')
    assert a.ports['Y'].width == 4

    a.evaluate()  # 0 + 6 = 6
    assert a.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    a.tie_port('A', 2, '1')
    a.tie_port('A', 3, '1')
    a.evaluate()  # 12 + 6 = 18 (but no carry => 10010 ==> 0010 => 2)
    assert a.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.LOW}  # 4: Signal.HIGH

    # Add fifth output connection
    a.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    a.evaluate()  # 12 + 6 = 18
    assert a.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.LOW, 4: Signal.HIGH}

    a.ports['B'].set_signed(True)
    a.tie_port('B', 0, '0')
    a.tie_port('B', 1, '1')
    a.tie_port('B', 2, '0')
    a.tie_port('B', 3, '1')  # 1010 in two's complement: -6
    a.evaluate()  # 12 + (-6) = 6
    assert a.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW, 4: Signal.LOW}
    a.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        a.evaluate()


def test_subtractor_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Subtractor

    s = Subtractor(name='subtractor_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in s.ports
    assert 'B' in s.ports
    assert 'Y' in s.ports
    assert s.ports['A'].width == 4
    assert s.ports['B'].width == 4
    assert s.ports['Y'].width == 4
    assert s.input_ports == (s.ports['A'], s.ports['B'])
    assert s.output_port == s.ports['Y']
    assert s.verilog_template == 'assign\t{out} = {in1} - {in2};'
    s.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    s.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    s.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    s.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    s.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    s.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    s.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    s.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    s.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    with pytest.raises(ValueError):
        s.verilog
    s.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\twire = {wireA2, 2'bx1, wireA1[0]} - {wireB[3], 1'bx, wireB[1:0]};"
    assert s.verilog == target_str


def test_subtractor_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Subtractor

    s = Subtractor(name='subtractor_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    s.tie_port('A', 0, '0')
    s.tie_port('A', 1, '0')
    s.tie_port('A', 2, '1')
    s.tie_port('A', 3, '1')
    s.tie_port('B', 0, '0')
    s.tie_port('B', 1, '1')
    s.tie_port('B', 2, '1')
    s.tie_port('B', 3, '0')
    assert s.ports['Y'].width == 4

    s.evaluate()  # 12 - 6 = 6
    assert s.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    s.tie_port('B', 3, '1')
    s.evaluate()  # 12 - 14 = -2 (but no carry and unsigned: -2 = 11110 ==> 1110 => 14)
    assert s.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}  # 4: Signal.HIGH

    # Add fifth output connection
    s.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    s.evaluate()
    assert s.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH, 4: Signal.HIGH}
    s.ports['B'].set_signed(True)
    s.tie_port('B', 0, '1')
    s.tie_port('B', 1, '0')
    s.tie_port('B', 2, '1')
    s.tie_port('B', 3, '1')  # 1101 in two's complement: -3
    s.evaluate()  # 12 - (-3) = 15 ==> 01111
    assert s.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH, 4: Signal.LOW}
    s.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        s.evaluate()


def test_multiplier_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Multiplier

    m = Multiplier(name='multiplier_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in m.ports
    assert 'B' in m.ports
    assert 'Y' in m.ports
    assert m.ports['A'].width == 4
    assert m.ports['B'].width == 4
    assert m.ports['Y'].width == 4
    assert m.input_ports == (m.ports['A'], m.ports['B'])
    assert m.output_port == m.ports['Y']
    assert m.verilog_template == 'assign\t{out} = {in1} * {in2};'
    m.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    m.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    m.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    m.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    m.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    m.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    assert m.ports['Y'].width == 5
    with pytest.raises(ValueError):
        m.verilog
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\t{carry, wire} = {wireA2, 2'bx1, wireA1[0]} * {wireB[3], 1'bx, wireB[1:0]};"
    assert m.verilog == target_str


def test_multiplier_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Multiplier

    m = Multiplier(name='multiplier_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    m.tie_port('A', 0, '0')
    m.tie_port('A', 1, '0')
    m.tie_port('A', 2, '0')
    m.tie_port('A', 3, '0')
    m.tie_port('B', 0, '0')
    m.tie_port('B', 1, '1')
    m.tie_port('B', 2, '1')
    m.tie_port('B', 3, '0')
    assert m.ports['Y'].width == 4

    m.evaluate()  # 0 * 6 = 0
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    m.tie_port('A', 2, '1')
    m.evaluate()  # 4 * 6 = 24 (but no carry => 11000 ==> 1000 => 16)
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}  # 4: Signal.HIGH

    # Add fifth output connection
    m.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    m.evaluate()
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH, 4: Signal.HIGH}
    m.ports['B'].set_signed(True)
    m.tie_port('B', 0, '1')
    m.tie_port('B', 1, '0')
    m.tie_port('B', 2, '1')
    m.tie_port('B', 3, '1')  # 1101 in two's complement: -3
    m.evaluate()  # 4 * (-3) = -12 ==> 10100 in two's complement
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.HIGH, 3: Signal.LOW, 4: Signal.HIGH}
    m.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        m.evaluate()


def test_divider_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Divider

    d = Divider(name='divider_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in d.ports
    assert 'B' in d.ports
    assert 'Y' in d.ports
    assert d.ports['A'].width == 4
    assert d.ports['B'].width == 4
    assert d.ports['Y'].width == 4
    assert d.input_ports == (d.ports['A'], d.ports['B'])
    assert d.output_port == d.ports['Y']
    assert d.verilog_template == 'assign\t{out} = {in1} / {in2};'
    d.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    d.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    d.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    d.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    d.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    d.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    d.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    d.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    d.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    d.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    assert d.ports['Y'].width == 5
    with pytest.raises(ValueError):
        d.verilog
    d.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\t{carry, wire} = {wireA2, 2'bx1, wireA1[0]} / {wireB[3], 1'bx, wireB[1:0]};"
    assert d.verilog == target_str


def test_divider_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Divider

    d = Divider(name='divider_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    d.tie_port('A', 0, '0')
    d.tie_port('A', 1, '0')
    d.tie_port('A', 2, '0')
    d.tie_port('A', 3, '0')
    d.tie_port('B', 0, '0')
    d.tie_port('B', 1, '1')
    d.tie_port('B', 2, '1')
    d.tie_port('B', 3, '0')
    assert d.ports['Y'].width == 4

    d.evaluate()  # 0 / 6 = 0
    assert d.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    d.tie_port('A', 2, '1')
    d.tie_port('B', 1, '0')
    d.evaluate()  # 4 / 4 = 1
    assert d.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}

    d.tie_port('B', 0, '1')
    d.evaluate()  # 4 / 5 = 0 (truncating division)
    assert d.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}

    d.ports['B'].set_signed(True)
    d.tie_port('B', 0, '1')
    d.tie_port('B', 1, '0')
    d.tie_port('B', 2, '1')
    d.tie_port('B', 3, '1')  # 1101 in two's complement: -3
    d.tie_port('A', 1, '1')  # A is now 6
    d.evaluate()  # 6 / (-3) = -2 ==> 1110 in two's complement
    assert d.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}
    d.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        d.evaluate()


def test_modulo_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Modulo

    m = Modulo(name='modulo_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in m.ports
    assert 'B' in m.ports
    assert 'Y' in m.ports
    assert m.ports['A'].width == 4
    assert m.ports['B'].width == 4
    assert m.ports['Y'].width == 4
    assert m.input_ports == (m.ports['A'], m.ports['B'])
    assert m.output_port == m.ports['Y']
    assert m.verilog_template == 'assign\t{out} = {in1} % {in2};'
    m.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    m.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    m.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    m.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    m.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    m.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    assert m.ports['Y'].width == 5
    with pytest.raises(ValueError):
        m.verilog
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\t{carry, wire} = {wireA2, 2'bx1, wireA1[0]} % {wireB[3], 1'bx, wireB[1:0]};"
    assert m.verilog == target_str


def test_modulo_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Modulo

    m = Modulo(name='modulo_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    m.tie_port('A', 0, '0')
    m.tie_port('A', 1, '0')
    m.tie_port('A', 2, '0')
    m.tie_port('A', 3, '0')
    m.tie_port('B', 0, '0')
    m.tie_port('B', 1, '1')
    m.tie_port('B', 2, '1')
    m.tie_port('B', 3, '0')
    assert m.ports['Y'].width == 4

    m.evaluate()  # 0 % 6 = 0
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    m.tie_port('A', 2, '1')
    m.tie_port('B', 1, '0')
    m.evaluate()  # 4 % 4 = 0
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}

    m.tie_port('B', 0, '1')
    m.evaluate()  # 4 % 5 = 4
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.HIGH, 3: Signal.LOW}

    m.ports['B'].set_signed(True)
    m.tie_port('B', 0, '1')
    m.tie_port('B', 1, '0')
    m.tie_port('B', 2, '1')
    m.tie_port('B', 3, '1')  # 1101 in two's complement: -3
    m.tie_port('A', 0, '1')
    m.tie_port('A', 1, '1')  # A is now 7
    m.evaluate()  # 7 % (-3) = -2 ==> 1110 in two's complement
    assert m.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}
    m.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        m.evaluate()


def test_exponentiator_structure(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Exponentiator

    m = Exponentiator(name='exponentiator_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    assert 'A' in m.ports
    assert 'B' in m.ports
    assert 'Y' in m.ports
    assert m.ports['A'].width == 4
    assert m.ports['B'].width == 4
    assert m.ports['Y'].width == 4
    assert m.input_ports == (m.ports['A'], m.ports['B'])
    assert m.output_port == m.ports['Y']
    assert m.verilog_template == 'assign\t{out} = {in1} ** {in2};'
    m.modify_connection('A', WireSegmentPath(raw='a.wireA1.0'), index=0)
    m.tie_port('A', index=1, sig_value='1')
    # 2nd is missing on purpose: a.modify_connection('A', WireSegmentPath(raw='a.wireA1.2'), index=2)
    m.modify_connection('A', WireSegmentPath(raw='a.wireA2.0'), index=3)

    m.modify_connection('B', WireSegmentPath(raw='a.wireB.0'), index=0)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('B', WireSegmentPath(raw='a.wireB.2'), index=2)
    m.modify_connection('B', WireSegmentPath(raw='a.wireB.3'), index=3)

    m.modify_connection('Y', WireSegmentPath(raw='a.wire.0'), index=0)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: a.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.3'), index=3)
    m.modify_connection('Y', WireSegmentPath(raw='a.carry.0'), index=4)
    assert m.ports['Y'].width == 5
    with pytest.raises(ValueError):
        m.verilog
    m.modify_connection('Y', WireSegmentPath(raw='a.wire.2'), index=2)
    target_str = "assign\t{carry, wire} = {wireA2, 2'bx1, wireA1[0]} ** {wireB[3], 1'bx, wireB[1:0]};"
    assert m.verilog == target_str


def test_exponentiator_behavior(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import Exponentiator

    e = Exponentiator(name='exponentiator_inst', parameters={'Y_WIDTH': 4, 'A_WIDTH': 4, 'B_WIDTH': 4}, module=simple_module)

    e.tie_port('A', 0, '0')
    e.tie_port('A', 1, '0')
    e.tie_port('A', 2, '0')
    e.tie_port('A', 3, '0')
    e.tie_port('B', 0, '0')
    e.tie_port('B', 1, '0')
    e.tie_port('B', 2, '0')
    e.tie_port('B', 3, '0')
    assert e.ports['Y'].width == 4

    e.evaluate()  # 0 ** 0 = 1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    e.tie_port('A', 1, '1')
    e.evaluate()  # 2 ** 0 = 1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    e.tie_port('A', 1, '0')
    e.tie_port('B', 1, '1')
    e.evaluate()  # 0 ** 2 = 0
    assert e.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    e.tie_port('A', 0, '1')
    e.evaluate()  # 1 ** 2 = 1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    e.tie_port('A', 1, '1')
    e.evaluate()  # 3 ** 2 = 9 ( ==> 1001)
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    e.tie_port('A', 2, '1')
    e.evaluate()  # 7 ** 2 = 49 ( ==> 110001)
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}  # 4: HIGH, 5: HIGH
    assert not e.output_port.signed

    e.tie_port('A', 3, '1')  # ==> 15
    e.ports['A'].set_signed(True)  # ==> A is now -1
    e.evaluate()  # -1 ** 2
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    assert e.output_port.signed
    assert e.output_port.signal_int == 1
    e.tie_port('B', 0, '1')  # ==> 3
    e.evaluate()  # -1 ** 3
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}
    assert e.output_port.signed
    assert e.output_port.signal_int == -1
    e.ports['B'].set_signed(True)
    e.tie_port('A', 0, '0')
    e.tie_port('A', 1, '0')
    e.tie_port('A', 2, '0')
    e.tie_port('A', 3, '0')
    e.tie_port('B', 0, '1')
    e.tie_port('B', 1, '1')
    e.tie_port('B', 2, '1')
    e.tie_port('B', 3, '1')
    e.evaluate()  # 0 ** -1 = UNDEFINED, division by zero
    assert e.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert e.output_port.signal_int is None
    e.tie_port('A', 0, '1')
    e.evaluate()  # 1 ** -1 = 1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    assert e.output_port.signal_int == 1
    e.tie_port('A', 1, '1')
    e.tie_port('A', 2, '1')
    e.tie_port('A', 3, '1')
    e.evaluate()  # -1 ** -1 = -1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}
    assert e.output_port.signal_int == -1
    e.tie_port('B', 0, '0')
    e.evaluate()  # -1 ** -2 = 1
    assert e.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    assert e.output_port.signal_int == 1
    e.tie_port('A', 0, '0')
    e.evaluate()  # -2 ** -2 = 0 ==> Truncating towards 0
    assert e.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    assert e.output_port.signal_int == 0
    e.tie_port('A', 3, 'Z')
    with pytest.raises(InvalidSignalError):
        e.evaluate()


def test_clocked_gate(simple_module: Module) -> None:
    class ClockedGate(ClkMixin, StorageGate):
        pass

    g = ClockedGate(
        instance_type='clocked_gate',
        name='clocked_gate_inst',
        parameters={'CLK_POLARITY': Signal.LOW, 'RST_POLARITY': Signal.LOW, 'WIDTH': 1},
        module=simple_module,
    )

    assert g.name == 'clocked_gate_inst'
    assert g.instance_type == 'clocked_gate'
    assert g.clk_polarity is Signal.LOW
    assert 'CLK' in g.ports
    assert g.ports['CLK'].is_input
    assert g.ports['CLK'] is g.clk_port
    assert g.clk_port.width == 1
    assert g.clk_port.signal is Signal.FLOATING
    assert not g.is_combinational
    assert g.is_sequential
    assert g.splittable

    assert g._v_header(g.ports['CLK'], Signal.LOW) == ''
    g.modify_connection('CLK', WireSegmentPath(raw='a.clk.0'), index=0)
    assert g._v_header(g.ports['CLK'], Signal.LOW) == 'negedge clk'
    g.modify_connection('CLK', WireSegmentPath(raw='a.clk.0'), index=1)  # now g.ports['CLK'] has a 2nd bit
    with pytest.raises(WidthMismatchError):
        g._v_header(g.ports['CLK'], Signal.LOW)


def test_clocked_gate_split(simple_module: Module) -> None:
    dff = ADFFE(
        instance_type='clocked_gate',
        name='clocked_gate_inst',
        parameters={'CLK_POLARITY': Signal.LOW, 'RST_POLARITY': Signal.LOW, 'WIDTH': 8},
        module=simple_module,
    )
    d = simple_module.create_port('D', Direction.IN, width=8)
    q = simple_module.create_port('Q', Direction.OUT, width=8)
    clk = simple_module.create_port('clk', Direction.OUT)
    rst = simple_module.create_port('rst', Direction.OUT)
    en = simple_module.create_port('en', Direction.OUT)
    simple_module.connect(d, dff.ports['D'])
    simple_module.connect(clk, dff.ports['CLK'])
    simple_module.connect(rst, dff.ports['RST'])
    simple_module.connect(en, dff.ports['EN'])
    simple_module.connect(dff.ports['Q'], q)
    connections = dff.connections
    assert dff.splittable
    assert dff.name in simple_module.instances
    splitted = dff.split()
    assert dff.name not in simple_module.instances
    assert len(splitted) == 8
    for idx, inst in splitted.items():
        assert inst.name in simple_module.instances
        assert inst.width == 1
        assert inst.ports['D'].width == 1
        assert inst.ports['CLK'].width == 1
        assert inst.ports['RST'].width == 1
        assert inst.ports['EN'].width == 1
        assert inst.ports['Q'].width == 1
        assert inst.ports['D'][0].ws_path == connections['D'][idx]
        assert inst.ports['CLK'][0].ws_path == connections['CLK'][0]
        assert inst.ports['RST'][0].ws_path == connections['RST'][0]
        assert inst.ports['EN'][0].ws_path == connections['EN'][0]
        assert inst.ports['Q'][0].ws_path == connections['Q'][idx]


def _init_dff_structure(ff: DFF, init_rst_en: bool = False, init_all_in: bool = False) -> None:
    ff.modify_connection('D', WireSegmentPath(raw='a.wireA1.0'), index=0)
    ff.tie_port('D', index=1, sig_value='1')
    # 2nd is missing on purpose: ff.modify_connection('D', WireSegmentPath(raw='a.wireA1.2'), index=2)
    ff.modify_connection('D', WireSegmentPath(raw='a.wireA2.0'), index=3)

    ff.modify_connection('Q', WireSegmentPath(raw='a.wire.0'), index=0)
    ff.modify_connection('Q', WireSegmentPath(raw='a.wire.1'), index=1)
    ff.modify_connection('Q', WireSegmentPath(raw='a.wire.2'), index=2)
    ff.modify_connection('Q', WireSegmentPath(raw='a.wire.3'), index=3)

    ff.modify_connection('CLK', WireSegmentPath(raw='a.clk.0'))

    if init_all_in:
        ff.modify_connection('D', WireSegmentPath(raw='a.wireA1.1'), index=1)
        ff.modify_connection('D', WireSegmentPath(raw='a.wireA1.2'), index=2)

    if init_rst_en:
        ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
        ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))


def _clk(ff: DFF, cycles: int = 1) -> None:
    for i in range(cycles):
        ff.set_clk(Signal.HIGH)
        assert ff.clk_port.signal is Signal.HIGH
        ff.set_clk(Signal.LOW)
        assert ff.clk_port.signal is Signal.LOW


def test_dff_structure(simple_module: Module) -> None:
    ff = DFF(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§dff'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 3
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert not ff.has_en
    assert not ff.has_rst
    assert ff.scan_ff_equivalent == ScanDFF
    assert ff.verilog_template == 'always @({header}) begin\n\t{set_out}\nend'

    _init_dff_structure(ff)
    target_v = "always @(posedge clk) begin\n\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v
    assert ff.verilog_net_map == {'D': "{wireA2, 2'bx1, wireA1[0]}", 'Q': 'wire', 'CLK': 'clk'}


def test_dff_behaviour(simple_module: Module) -> None:
    ff = DFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}

    ff.output_port.create_port_segments(1, 4)
    ff.input_port.create_port_segments(1, 4)
    assert len(ff._curr_out) == 4
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW, 4: Signal.UNDEFINED}
    _clk(ff)
    assert len(ff._curr_out) == 5


def test_dff_to_scan(simple_module: Module) -> None:
    ff = DFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)

    with pytest.warns(FutureWarning):
        scan_ff = ff.get_scanff()
    assert scan_ff.name == 'dff_inst_scan'
    assert scan_ff.parameters == ff.parameters


def test_adff_structure(simple_module: Module) -> None:
    ff = ADFF(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§adff'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.rst_polarity is Signal.LOW

    assert len(ff.ports) == 4
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert not ff.has_en
    assert ff.has_rst
    assert ff.scan_ff_equivalent == ScanADFF
    assert ff.verilog_template == 'always @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    target_v = "always @(posedge clk or negedge rst) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0000;\n\tend else begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v
    assert ff.verilog_net_map == {'D': "{wireA2, 2'bx1, wireA1[0]}", 'Q': 'wire', 'CLK': 'clk', 'RST': 'rst'}


def test_adff_behaviour(simple_module: Module) -> None:
    ff = ADFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    assert ff.rst_polarity is Signal.HIGH
    assert ff.rst_val_int == 0
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_dffe_structure(simple_module: Module) -> None:
    ff = DFFE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§dffe'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 4
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert not ff.has_rst
    assert ff.scan_ff_equivalent == ScanDFFE
    assert ff.verilog_template == 'always @({header}) begin\n\tif ({en}) begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    target_v = "always @(posedge clk) begin\n\tif (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_dffe_behaviour(simple_module: Module) -> None:
    ff = DFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_adffe_structure(simple_module: Module) -> None:
    ff = ADFFE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§adffe'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.en_polarity is Signal.HIGH
    assert ff.rst_polarity is Signal.LOW
    assert ff.rst_val == SignalArray(signals={0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW})

    assert len(ff.ports) == 5
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert ff.has_rst
    assert ff.scan_ff_equivalent == ScanADFFE

    _init_dff_structure(ff, True)
    save_results(ff.verilog, 'txt')
    assert (
        ff.verilog_template == 'always @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else if ({en}) begin\n\t\t{set_out}\n\tend\nend'
    )
    target_v = "always @(posedge clk or negedge rst) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0000;\n\tend else if (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    assert ff.verilog == target_v
    assert ff.verilog_net_map == {'D': "{wireA2, 2'bx1, wireA1[0]}", 'Q': 'wire', 'CLK': 'clk', 'RST': 'rst', 'EN': 'en'}


def test_adffe_behavior_init(simple_module: Module) -> None:
    ff = ADFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, True, True)

    assert not ff.in_reset
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    ff.set_rst(Signal.HIGH)
    assert ff.in_reset
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    ff.set_rst(Signal.LOW)
    assert not ff.in_reset
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    ff.rst_val_int = 0xF
    ff.set_rst(Signal.HIGH)
    assert ff.in_reset
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}
    _clk(ff)
    ff.set_rst(Signal.LOW)
    assert not ff.in_reset
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}


def test_adffe_behavior_clk(simple_module: Module) -> None:
    ff = ADFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, True, True)

    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    ff.set_rst(Signal.HIGH)
    _clk(ff)
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_en(Signal.HIGH)

    ff.input_port.set_signal(Signal.HIGH, index=0)
    ff.input_port.set_signal(Signal.HIGH, index=1)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}

    ff.input_port.set_signal(Signal.LOW, index=1)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}


def test_adffe_behavior_4bit(simple_module: Module) -> None:
    ff = ADFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, True, True)

    assert ff.output_port.signal is Signal.UNDEFINED
    _clk(ff)
    ff.set_rst(Signal.HIGH)
    _clk(ff)
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_en(Signal.HIGH)

    # Set first bit, others are still undefined
    ff.input_port.set_signal(Signal.HIGH, index=0)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}

    ff.input_port.set_signal(Signal.LOW, index=0)
    ff.input_port.set_signal(Signal.HIGH, index=1)
    ff.input_port.set_signal(Signal.HIGH, index=2)
    ff.input_port.set_signal(Signal.HIGH, index=3)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.HIGH}


def test_adffe_behavior_en(simple_module: Module) -> None:
    ff = ADFFE(name='dff_inst', module=simple_module)
    ff.modify_connection('D', WireSegmentPath(raw='a.wireA1.0'), index=0)
    ff.modify_connection('Q', WireSegmentPath(raw='a.wire.0'), index=0)
    ff.modify_connection('CLK', WireSegmentPath(raw='a.clk.0'))
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    ff.modify_connection('EN', WireSegmentPath(raw='a.enable_signal.0'))

    assert ff.output_port.signal is Signal.UNDEFINED

    # Reset
    _clk(ff)
    ff.set_rst(Signal.HIGH)
    _clk(ff)
    ff.set_rst(Signal.LOW)
    _clk(ff)
    assert ff.output_port.signal is Signal.UNDEFINED

    # EN Unconnected -> Undefined enable signal -> do not enable
    ff.modify_connection('EN', WireSegmentPath(raw=''))
    assert ff.en_port.signal is Signal.FLOATING
    ff.input_port.set_signal(Signal.HIGH)
    assert ff.output_port.signal is Signal.UNDEFINED
    _clk(ff)
    assert ff.output_port.signal is Signal.UNDEFINED

    # EN High
    ff.modify_connection('EN', WireSegmentPath(raw='a.enable_signal.0'))
    ff.set_en(Signal.HIGH)
    assert ff.en_port.signal is Signal.HIGH
    assert ff.output_port.signal is Signal.UNDEFINED

    ff.input_port.set_signal(Signal.HIGH)
    assert ff.output_port.signal is Signal.UNDEFINED
    _clk(ff)
    assert ff.output_port.signal is Signal.HIGH

    # EN Low
    ff.set_en(Signal.LOW)
    ff.input_port.set_signal(Signal.LOW)
    assert ff.output_port.signal is Signal.HIGH
    _clk(ff)
    assert ff.output_port.signal is Signal.HIGH

    ff.en_polarity = Signal.LOW
    assert ff.output_port.signal is Signal.HIGH
    _clk(ff)
    assert ff.output_port.signal is Signal.LOW


def test_sdff_structure(simple_module: Module) -> None:
    ff = SDFF(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW, 'RST_VALUE': 5}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§sdff'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.rst_polarity is Signal.LOW

    assert len(ff.ports) == 4
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert not ff.has_en
    assert ff.has_rst
    assert ff.verilog_template == 'always @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    target_v = "always @(posedge clk) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0101;\n\tend else begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_sdff_behaviour(simple_module: Module) -> None:
    ff = SDFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_rst(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}


def test_sdffce_structure(simple_module: Module) -> None:
    ff = SDFFCE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW, 'RST_VALUE': 5}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§sdffce'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.rst_polarity is Signal.LOW

    assert len(ff.ports) == 5
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert ff.has_rst
    assert (
        ff.verilog_template
        == 'always @({header}) begin\n\tif ({en}) begin\n\t\tif ({is_rst}) begin\n\t\t\t{rst_out}\n\t\tend else begin\n\t\t\t{set_out}\n\t\tend\n\tend\nend'
    )

    _init_dff_structure(ff)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    target_v = "always @(posedge clk) begin\n\tif (en) begin\n\t\tif (~rst) begin\n\t\t\twire\t<=\t4'b0101;\n\t\tend else begin\n\t\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\t\tend\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_sdffce_behaviour(simple_module: Module) -> None:
    ff = SDFFCE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_sdffe_structure(simple_module: Module) -> None:
    ff = SDFFE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW, 'RST_VALUE': 5}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§sdffe'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.rst_polarity is Signal.LOW

    assert len(ff.ports) == 5
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert ff.has_rst
    assert (
        ff.verilog_template == 'always @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else if ({en}) begin\n\t\t{set_out}\n\tend\nend'
    )

    _init_dff_structure(ff)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    target_v = "always @(posedge clk) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0101;\n\tend else if (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_sdffe_behaviour(simple_module: Module) -> None:
    ff = SDFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_en(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_rst(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_aldff_structure(simple_module: Module) -> None:
    ff = ALDFF(name='dff_inst', parameters={'WIDTH': 4, 'LOAD_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§aldff'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.load_polarity is Signal.LOW

    assert len(ff.ports) == 5
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'AL' in ff.ports
    assert 'AD' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['AL'].is_input
    assert ff.ports['AD'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.al_port == ff.ports['AL']
    assert ff.ad_port == ff.ports['AD']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.al_port.width == 1
    assert ff.ad_port.width == 4
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert not ff.has_en
    assert not ff.has_rst
    assert ff.verilog_template == 'always @({header}) begin\n\tif ({is_al}) begin\n\t\t{ad}\n\tend else begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    ff.modify_connection('AL', WireSegmentPath(raw='a.load_en.0'))
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.0'), 0)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.1'), 1)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.2'), 2)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.3'), 3)
    target_v = "always @(posedge clk or negedge load_en) begin\n\tif (~load_en) begin\n\t\twire\t<=\twireC;\n\tend else begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_aldff_behaviour(simple_module: Module) -> None:
    ff = ALDFF(name='dff_inst', parameters={'WIDTH': 4, 'LOAD_POLARITY': Signal.LOW}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('AL', WireSegmentPath(raw='a.load_en.0'))
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.0'), 0)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.1'), 1)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.2'), 2)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.3'), 3)
    ff.ad_port[0]._signal = Signal.HIGH
    ff.ad_port[1]._signal = Signal.LOW
    ff.ad_port[2]._signal = Signal.LOW
    ff.ad_port[3]._signal = Signal.HIGH
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_al(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_al(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_aldffe_structure(simple_module: Module) -> None:
    ff = ALDFFE(name='dff_inst', parameters={'WIDTH': 4, 'LOAD_POLARITY': Signal.LOW}, module=simple_module)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§aldffe'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.load_polarity is Signal.LOW

    assert len(ff.ports) == 6
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'AL' in ff.ports
    assert 'AD' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['AL'].is_input
    assert ff.ports['AD'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.al_port == ff.ports['AL']
    assert ff.ad_port == ff.ports['AD']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.al_port.width == 1
    assert ff.ad_port.width == 4
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert not ff.has_rst
    assert ff.verilog_template == 'always @({header}) begin\n\tif ({is_al}) begin\n\t\t{ad}\n\tend else if ({en}) begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    ff.modify_connection('AL', WireSegmentPath(raw='a.load_en.0'))
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.0'), 0)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.1'), 1)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.2'), 2)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.3'), 3)
    target_v = "always @(posedge clk or negedge load_en) begin\n\tif (~load_en) begin\n\t\twire\t<=\twireC;\n\tend else if (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_aldffe_behaviour(simple_module: Module) -> None:
    ff = ALDFFE(name='dff_inst', parameters={'WIDTH': 4, 'LOAD_POLARITY': Signal.LOW}, module=simple_module)
    _init_dff_structure(ff, init_all_in=True)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    ff.modify_connection('AL', WireSegmentPath(raw='a.load_en.0'))
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.0'), 0)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.1'), 1)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.2'), 2)
    ff.modify_connection('AD', WireSegmentPath(raw='a.wireC.3'), 3)
    ff.ad_port[0]._signal = Signal.HIGH
    ff.ad_port[1]._signal = Signal.LOW
    ff.ad_port[2]._signal = Signal.LOW
    ff.ad_port[3]._signal = Signal.HIGH
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_al(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_en(Signal.LOW)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_al(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_en(Signal.HIGH)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}


def test_dffsr_structure(simple_module: Module) -> None:
    with pytest.warns(FutureWarning):
        ff = DFFSR(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW, 'CLR_POLARITY': Signal.LOW}, module=None)
    simple_module.add_instance(ff)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§dffsr'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.clr_polarity is Signal.LOW
    assert ff.set_polarity is Signal.HIGH

    assert len(ff.ports) == 5
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'CLR' in ff.ports
    assert 'SET' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['CLR'].is_input
    assert ff.ports['SET'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.clr_port == ff.ports['CLR']
    assert ff.set_port == ff.ports['SET']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.clr_port.width == 4
    assert ff.set_port.width == 4
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert not ff.has_en
    assert not ff.has_rst
    assert (
        ff.verilog_template
        == 'always @({header}) begin\n\tif ({is_clr}) begin\n\t\t{clr_out}\n\tend else if ({is_set}) begin\n\t\t{set_out}\n\tend else begin\n\t\t{d_out}\n\tend\nend'
    )

    _init_dff_structure(ff)
    ff.module.connect(ff.module.wires['clr'], ff.ports['CLR'])
    ff.module.connect(ff.module.wires['set'], ff.ports['SET'])
    target_v1 = "always @(posedge clk or negedge clr[0] or posedge set[0]) begin\n\tif (~clr[0]) begin\n\t\twire[0]\t<=\t1'b0;\n\tend else if (set[0]) begin\n\t\twire[0]\t<=\t1'b1;\n\tend else begin\n\t\twire[0]\t<=\twireA1[0];\n\tend\nend"
    target_v2 = "always @(posedge clk or negedge clr[1] or posedge set[1]) begin\n\tif (~clr[1]) begin\n\t\twire[1]\t<=\t1'b0;\n\tend else if (set[1]) begin\n\t\twire[1]\t<=\t1'b1;\n\tend else begin\n\t\twire[1]\t<=\t1'b1;\n\tend\nend"
    target_v3 = "always @(posedge clk or negedge clr[2] or posedge set[2]) begin\n\tif (~clr[2]) begin\n\t\twire[2]\t<=\t1'b0;\n\tend else if (set[2]) begin\n\t\twire[2]\t<=\t1'b1;\n\tend else begin\n\t\twire[2]\t<=\t1'bx;\n\tend\nend"
    target_v4 = "always @(posedge clk or negedge clr[3] or posedge set[3]) begin\n\tif (~clr[3]) begin\n\t\twire[3]\t<=\t1'b0;\n\tend else if (set[3]) begin\n\t\twire[3]\t<=\t1'b1;\n\tend else begin\n\t\twire[3]\t<=\twireA2;\n\tend\nend"
    target_v = '\n'.join([target_v1, target_v2, target_v3, target_v4])
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_dffsr_behaviour(simple_module: Module) -> None:
    with pytest.warns(FutureWarning):
        ff = DFFSR(name='dff_inst', parameters={'WIDTH': 4, 'SET_POLARITY': Signal.LOW, 'CLR_POLARITY': Signal.LOW})
    simple_module.add_instance(ff)
    _init_dff_structure(ff, init_all_in=True)
    simple_module.connect(simple_module.wires['clr'], ff.ports['CLR'])
    simple_module.connect(simple_module.wires['set'], ff.ports['SET'])
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_clr(Signal.HIGH, [1, 2])
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_clr(Signal.LOW, [0, 3])  # CLR is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    _clk(ff)  # 0 and 3 are LOW because of CLR, 1 and 2 are UNDEF and HIGH because of 01xz
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    # 0 and 3 are LOW because of CLR, 2 is HIGH because of 01xz, 1 is HIGH because of set_set, but 0 remains low, because CLR wins over SET
    ff.set_set(Signal.LOW, [0, 1])  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_clr(Signal.HIGH, [0, 1, 2, 3])  # CLR is LOW-active
    ff.set_set(Signal.HIGH, [0, 1, 2, 3])  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)  # Floating on input becomes Undefined on output
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_clr(Signal.LOW, 2)  # CLR is LOW-active
    ff.set_set(Signal.LOW, 3)  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}


def test_dffsre_structure(simple_module: Module) -> None:
    with pytest.warns(FutureWarning):
        ff = DFFSRE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW, 'CLR_POLARITY': Signal.LOW}, module=None)
    simple_module.add_instance(ff)

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§dffsre'
    assert ff.clk_polarity is Signal.HIGH
    assert ff.clr_polarity is Signal.LOW
    assert ff.set_polarity is Signal.HIGH
    assert ff.en_polarity is Signal.HIGH

    assert len(ff.ports) == 6
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'CLR' in ff.ports
    assert 'SET' in ff.ports
    assert 'EN' in ff.ports
    assert 'Q' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['CLR'].is_input
    assert ff.ports['SET'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['Q'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.clr_port == ff.ports['CLR']
    assert ff.set_port == ff.ports['SET']
    assert ff.en_port == ff.ports['EN']
    assert ff.output_port == ff.ports['Q']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.clr_port.width == 4
    assert ff.set_port.width == 4
    assert ff.en_port.width == 4
    assert ff.output_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.has_en
    assert not ff.has_rst
    assert (
        ff.verilog_template
        == 'always @({header}) begin\n\tif ({is_clr}) begin\n\t\t{clr_out}\n\tend else if ({is_set}) begin\n\t\t{set_out}\n\tend else if ({en}) begin\n\t\t{d_out}\n\tend\nend'
    )

    _init_dff_structure(ff)
    ff.module.connect(ff.module.wires['clr'], ff.ports['CLR'])
    ff.module.connect(ff.module.wires['set'], ff.ports['SET'])
    ff.module.connect(ff.module.wires['wireC'], ff.ports['EN'])
    target_v1 = "always @(posedge clk or negedge clr[0] or posedge set[0]) begin\n\tif (~clr[0]) begin\n\t\twire[0]\t<=\t1'b0;\n\tend else if (set[0]) begin\n\t\twire[0]\t<=\t1'b1;\n\tend else if (wireC[0]) begin\n\t\twire[0]\t<=\twireA1[0];\n\tend\nend"
    target_v2 = "always @(posedge clk or negedge clr[1] or posedge set[1]) begin\n\tif (~clr[1]) begin\n\t\twire[1]\t<=\t1'b0;\n\tend else if (set[1]) begin\n\t\twire[1]\t<=\t1'b1;\n\tend else if (wireC[1]) begin\n\t\twire[1]\t<=\t1'b1;\n\tend\nend"
    target_v3 = "always @(posedge clk or negedge clr[2] or posedge set[2]) begin\n\tif (~clr[2]) begin\n\t\twire[2]\t<=\t1'b0;\n\tend else if (set[2]) begin\n\t\twire[2]\t<=\t1'b1;\n\tend else if (wireC[2]) begin\n\t\twire[2]\t<=\t1'bx;\n\tend\nend"
    target_v4 = "always @(posedge clk or negedge clr[3] or posedge set[3]) begin\n\tif (~clr[3]) begin\n\t\twire[3]\t<=\t1'b0;\n\tend else if (set[3]) begin\n\t\twire[3]\t<=\t1'b1;\n\tend else if (wireC[3]) begin\n\t\twire[3]\t<=\twireA2;\n\tend\nend"
    target_v = '\n'.join([target_v1, target_v2, target_v3, target_v4])
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_dffsre_behaviour(simple_module: Module) -> None:
    with pytest.warns(FutureWarning):
        ff = DFFSRE(name='dff_inst', parameters={'WIDTH': 4, 'SET_POLARITY': Signal.LOW, 'CLR_POLARITY': Signal.LOW})
    simple_module.add_instance(ff)
    _init_dff_structure(ff, init_all_in=True)
    simple_module.connect(simple_module.wires['clr'], ff.ports['CLR'])
    simple_module.connect(simple_module.wires['set'], ff.ports['SET'])
    simple_module.connect(simple_module.wires['wireC'], ff.ports['EN'])
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_clr(Signal.HIGH, [1, 2])
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_clr(Signal.LOW, [0, 3])  # CLR is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    ff.set_clr(Signal.HIGH, [0, 3])  # CLR is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    ff.set_en(Signal.LOW, [0, 1, 2, 3])
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    ff.set_en(Signal.HIGH, [0])  # Only enable passing of idx 0, which is z and becomes x at the output
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    ff.set_en(Signal.HIGH, [1, 2, 3])  #  Now pass all input signals (0-3) to output
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.LOW}
    _clk(ff)  # 0 and 3 are LOW because of CLR, 1 and 2 are UNDEF and HIGH because of 01xz
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    # 0 and 3 are LOW because of CLR, 2 is HIGH because of 01xz, 1 is HIGH because of set_set, but 0 remains low, because CLR wins over SET
    ff.set_set(Signal.LOW, [0, 1])  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_clr(Signal.HIGH, [0, 1, 2, 3])  # CLR is LOW-active
    ff.set_set(Signal.HIGH, [0, 1, 2, 3])  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)  # Floating on input becomes Undefined on output
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.set_clr(Signal.LOW, 2)  # CLR is LOW-active
    ff.set_set(Signal.LOW, 3)  # SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_en(Signal.LOW, [0, 1, 2, 3])  #  Now block all input signals (0-3) from passing to output
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_clr(Signal.HIGH, [0, 1, 2, 3])  # Disable CLR Signal, CLR is LOW-active
    ff.set_set(Signal.HIGH, [0, 1, 2, 3])  # Disable SET Signal, SET is LOW-active
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    ff.input_port.set_signals('0011')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    ff.set_en(Signal.HIGH, [0, 1, 2, 3])  #  Now pass all input signals (0-3) to output
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.LOW, 3: Signal.HIGH}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.HIGH, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.LOW}


def _init_scan_structure(ff: DFF) -> None:
    ff.module.connect(ff.module.create_port('se', Direction.IN), ff.ports['SE'], 'se_wire')
    ff.module.connect(ff.module.create_port('si', Direction.IN, width=4), ff.ports['SI'], 'si_wire')
    ff.module.connect(ff.ports['SO'], ff.module.create_port('so', Direction.OUT, width=4), 'so_wire')


def test_scandff_structure(simple_module: Module) -> None:
    ff = ScanDFF(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)
    simple_module.instances['dff_inst'] = ff

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§scan_dff'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 6
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'Q' in ff.ports
    assert 'SE' in ff.ports
    assert 'SI' in ff.ports
    assert 'SO' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['Q'].is_output
    assert ff.ports['SE'].is_input
    assert ff.ports['SI'].is_input
    assert ff.ports['SO'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.output_port == ff.ports['Q']
    assert ff.se_port == ff.ports['SE']
    assert ff.si_port == ff.ports['SI']
    assert ff.so_port == ff.ports['SO']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.output_port.width == 4
    assert ff.se_port.width == 1
    assert ff.si_port.width == 4
    assert ff.so_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.scan_ff_equivalent == DFF
    assert ff.verilog_template == '{so}\nalways @({header}) begin\n\tif ({se}) begin\n\t\t{si}\n\tend else begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    _init_scan_structure(ff)
    target_v = "assign\tso_wire\t=\twire;\nalways @(posedge clk) begin\n\tif (se_wire) begin\n\t\twire\t<=\tsi_wire;\n\tend else begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v
    assert ff.verilog_net_map == {'D': "{wireA2, 2'bx1, wireA1[0]}", 'Q': 'wire', 'CLK': 'clk', 'SE': 'se_wire', 'SI': 'si_wire', 'SO': 'so_wire'}


def test_scandff_behaviour(simple_module: Module) -> None:
    ff = ScanDFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    simple_module.instances['dff_inst'] = ff
    _init_dff_structure(ff, init_all_in=True)
    _init_scan_structure(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.si_port.set_signals('0110')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.se_port.set_signals('1')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}


def test_scanadff_structure(simple_module: Module) -> None:
    ff = ScanADFF(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)
    simple_module.instances['dff_inst'] = ff

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§scan_adff'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 7
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'RST' in ff.ports
    assert 'Q' in ff.ports
    assert 'SE' in ff.ports
    assert 'SI' in ff.ports
    assert 'SO' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['Q'].is_output
    assert ff.ports['SE'].is_input
    assert ff.ports['SI'].is_input
    assert ff.ports['SO'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.rst_port == ff.ports['RST']
    assert ff.output_port == ff.ports['Q']
    assert ff.se_port == ff.ports['SE']
    assert ff.si_port == ff.ports['SI']
    assert ff.so_port == ff.ports['SO']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.output_port.width == 4
    assert ff.se_port.width == 1
    assert ff.si_port.width == 4
    assert ff.so_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.scan_ff_equivalent == ADFF
    assert (
        ff.verilog_template
        == '{so}\nalways @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else if ({se}) begin\n\t\t{si}\n\tend else begin\n\t\t{set_out}\n\tend\nend'
    )

    _init_dff_structure(ff)
    _init_scan_structure(ff)
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    target_v = "assign\tso_wire\t=\twire;\nalways @(posedge clk or negedge rst) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0000;\n\tend else if (se_wire) begin\n\t\twire\t<=\tsi_wire;\n\tend else begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_scanadff_behaviour(simple_module: Module) -> None:
    ff = ScanADFF(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    simple_module.instances['dff_inst'] = ff
    _init_dff_structure(ff, init_all_in=True)
    _init_scan_structure(ff)
    ff.rst_polarity = Signal.LOW  # Low active
    ff.modify_connection('RST', WireSegmentPath(raw='a.rst.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(1)
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(0)
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_rst(1)
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.si_port.set_signals('0110')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.se_port.set_signals('1')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}


def test_scandffe_structure(simple_module: Module) -> None:
    ff = ScanDFFE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)
    simple_module.instances['dff_inst'] = ff

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§scan_dffe'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 7
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'EN' in ff.ports
    assert 'Q' in ff.ports
    assert 'SE' in ff.ports
    assert 'SI' in ff.ports
    assert 'SO' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['Q'].is_output
    assert ff.ports['SE'].is_input
    assert ff.ports['SI'].is_input
    assert ff.ports['SO'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.en_port == ff.ports['EN']
    assert ff.output_port == ff.ports['Q']
    assert ff.se_port == ff.ports['SE']
    assert ff.si_port == ff.ports['SI']
    assert ff.so_port == ff.ports['SO']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.en_port.width == 1
    assert ff.output_port.width == 4
    assert ff.se_port.width == 1
    assert ff.si_port.width == 4
    assert ff.so_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.scan_ff_equivalent == DFFE
    assert ff.verilog_template == '{so}\nalways @({header}) begin\n\tif ({se}) begin\n\t\t{si}\n\tend else if ({en}) begin\n\t\t{set_out}\n\tend\nend'

    _init_dff_structure(ff)
    _init_scan_structure(ff)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    target_v = "assign\tso_wire\t=\twire;\nalways @(posedge clk) begin\n\tif (se_wire) begin\n\t\twire\t<=\tsi_wire;\n\tend else if (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_scandffe_behaviour(simple_module: Module) -> None:
    ff = ScanDFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    simple_module.instances['dff_inst'] = ff
    _init_dff_structure(ff, init_all_in=True)
    _init_scan_structure(ff)
    ff.modify_connection('EN', WireSegmentPath(raw='a.en.0'))
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(0)
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(1)
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.si_port.set_signals('0110')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.se_port.set_signals('1')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}


def test_scanadffe_structure(simple_module: Module) -> None:
    ff = ScanADFFE(name='dff_inst', parameters={'WIDTH': 4, 'RST_POLARITY': Signal.LOW}, module=simple_module)
    simple_module.instances['dff_inst'] = ff

    assert ff.name == 'dff_inst'
    assert ff.instance_type == '§scan_adffe'
    assert ff.clk_polarity is Signal.HIGH

    assert len(ff.ports) == 8
    assert 'D' in ff.ports
    assert 'CLK' in ff.ports
    assert 'RST' in ff.ports
    assert 'EN' in ff.ports
    assert 'Q' in ff.ports
    assert 'SE' in ff.ports
    assert 'SI' in ff.ports
    assert 'SO' in ff.ports
    assert ff.ports['D'].is_input
    assert ff.ports['CLK'].is_input
    assert ff.ports['RST'].is_input
    assert ff.ports['EN'].is_input
    assert ff.ports['Q'].is_output
    assert ff.ports['SE'].is_input
    assert ff.ports['SI'].is_input
    assert ff.ports['SO'].is_output
    assert ff.input_port == ff.ports['D']
    assert ff.clk_port == ff.ports['CLK']
    assert ff.rst_port == ff.ports['RST']
    assert ff.en_port == ff.ports['EN']
    assert ff.output_port == ff.ports['Q']
    assert ff.se_port == ff.ports['SE']
    assert ff.si_port == ff.ports['SI']
    assert ff.so_port == ff.ports['SO']
    assert ff.output_port.signal is Signal.UNDEFINED
    assert ff.input_port.width == 4
    assert ff.clk_port.width == 1
    assert ff.rst_port.width == 1
    assert ff.en_port.width == 1
    assert ff.output_port.width == 4
    assert ff.se_port.width == 1
    assert ff.si_port.width == 4
    assert ff.so_port.width == 4
    assert list(range(4)) == list(ff.input_port.segments.keys())
    assert list(range(4)) == list(ff.output_port.segments.keys())
    assert ff.scan_ff_equivalent == ADFFE
    assert (
        ff.verilog_template
        == '{so}\nalways @({header}) begin\n\tif ({is_rst}) begin\n\t\t{rst_out}\n\tend else if ({se}) begin\n\t\t{si}\n\tend else if ({en}) begin\n\t\t{set_out}\n\tend\nend'
    )

    _init_dff_structure(ff, init_rst_en=True)
    _init_scan_structure(ff)
    target_v = "assign\tso_wire\t=\twire;\nalways @(posedge clk or negedge rst) begin\n\tif (~rst) begin\n\t\twire\t<=\t4'b0000;\n\tend else if (se_wire) begin\n\t\twire\t<=\tsi_wire;\n\tend else if (en) begin\n\t\twire\t<=\t{wireA2, 2'bx1, wireA1[0]};\n\tend\nend"
    save_results(ff.verilog, 'txt')
    assert ff.verilog == target_v


def test_scanadffe_behaviour(simple_module: Module) -> None:
    ff = ScanADFFE(name='dff_inst', parameters={'WIDTH': 4}, module=simple_module)
    simple_module.instances['dff_inst'] = ff
    _init_dff_structure(ff, init_all_in=True, init_rst_en=True)
    _init_scan_structure(ff)
    ff.rst_polarity = Signal.LOW  # Low active
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.input_port.set_signals('01xz')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(1)
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_rst(0)
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    ff.set_rst(1)
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.LOW, 2: Signal.LOW, 3: Signal.LOW}
    _clk(ff)
    ff.set_en(0)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.UNDEFINED, 3: Signal.UNDEFINED}
    ff.set_en(1)
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.si_port.set_signals('0110')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    ff.se_port.set_signals('1')
    assert ff.output_port.signal_array.signals == {0: Signal.UNDEFINED, 1: Signal.UNDEFINED, 2: Signal.HIGH, 3: Signal.LOW}
    _clk(ff)
    assert ff.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    assert ff.so_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}


def _init_dlatch_structure(dl: DLatch, init_all: bool = False) -> None:
    dl.modify_connection('D', WireSegmentPath(raw='a.wireA1.0'), index=0)
    dl.tie_port('D', index=1, sig_value='1')
    # 2nd is missing on purpose: dl.modify_connection('D', WireSegmentPath(raw='a.wireA1.2'), index=2)
    dl.modify_connection('D', WireSegmentPath(raw='a.wireA2.0'), index=3)

    dl.modify_connection('Q', WireSegmentPath(raw='a.wire.0'), index=0)
    dl.modify_connection('Q', WireSegmentPath(raw='a.wire.1'), index=1)
    # 2nd is missing on purpose: dl.modify_connection('Q', WireSegmentPath(raw='a.wire.2'), index=2)
    dl.modify_connection('Q', WireSegmentPath(raw='a.wire.3'), index=3)

    dl.modify_connection('EN', WireSegmentPath(raw='a.clk.0'), index=0)

    if init_all:
        dl.modify_connection('D', WireSegmentPath(raw='a.wireA1.2'), index=2)
        dl.modify_connection('Q', WireSegmentPath(raw='a.wire.2'), index=2)


def test_dlatch_structure(simple_module: Module) -> None:
    dl = DLatch(name='dlatch_inst', parameters={'WIDTH': 4}, module=simple_module)

    assert dl.name == 'dlatch_inst'
    assert dl.instance_type == '§dlatch'
    assert dl.en_polarity is Signal.HIGH

    assert len(dl.ports) == 3
    assert 'D' in dl.ports
    assert 'EN' in dl.ports
    assert 'Q' in dl.ports
    assert dl.ports['D'].is_input
    assert dl.ports['EN'].is_input
    assert dl.ports['Q'].is_output
    assert dl.input_port == dl.ports['D']
    assert dl.en_port == dl.ports['EN']
    assert dl.output_port == dl.ports['Q']
    assert dl.output_port.signal is Signal.UNDEFINED
    assert dl.input_port.width == 4
    assert dl.en_port.width == 1
    assert dl.output_port.width == 4
    assert list(range(4)) == list(dl.input_port.segments.keys())
    assert list(range(4)) == list(dl.output_port.segments.keys())
    assert dl.verilog_template == 'always @(*) begin\n\tif ({en}) begin\n{assignments}\n\tend\nend'

    _init_dlatch_structure(dl)
    target_v = "always @(*) begin\n\tif (clk) begin\n\t\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]};\n\tend\nend"
    dl.en_polarity = Signal.LOW
    target_v = "always @(*) begin\n\tif (~clk) begin\n\t\t{wire[3], wire[1:0]} = {wireA2, 1'b1, wireA1[0]};\n\tend\nend"
    save_results(dl.verilog, 'txt')
    assert dl.verilog == target_v
    assert dl.verilog_net_map == {'D': "{wireA2, 2'bx1, wireA1[0]}", 'Q': "{wire[3], 1'bx, wire[1:0]}", 'EN': 'clk'}


def test_dlatch_behavior(simple_module: Module) -> None:
    dl = DLatch(name='dlatch_inst', parameters={'WIDTH': 4}, module=simple_module)

    assert all(s == Signal.FLOATING for s in dl.input_port.signal_array.values())
    assert dl.en_port.signal == Signal.FLOATING
    assert all(s == Signal.UNDEFINED for s in dl.output_port.signal_array.values())
    dl.evaluate()
    assert all(s == Signal.FLOATING for s in dl.input_port.signal_array.values())
    assert dl.en_port.signal == Signal.FLOATING
    assert all(s == Signal.UNDEFINED for s in dl.output_port.signal_array.values())

    dl.modify_connection('D', WireSegmentPath(raw='0'), index=0)
    dl.tie_port('D', index=1, sig_value='1')
    dl.modify_connection('D', WireSegmentPath(raw='a.wireA1.2'), index=2)
    dl.modify_connection('D', WireSegmentPath(raw='Z'), index=3)
    dl.evaluate()
    assert dl.input_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.FLOATING}
    assert dl.en_port.signal == Signal.FLOATING
    assert all(s == Signal.UNDEFINED for s in dl.output_port.signal_array.values())

    dl.modify_connection('EN', WireSegmentPath(raw='a.clk.0'))
    dl.en_port.set_signal(Signal.LOW)
    dl.evaluate()
    assert dl.input_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.FLOATING}
    assert dl.en_port.signal == Signal.LOW
    assert all(s == Signal.UNDEFINED for s in dl.output_port.signal_array.values())

    dl.en_port.set_signal(Signal.HIGH)
    dl.evaluate()
    assert dl.input_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.FLOATING}
    assert dl.en_port.signal == Signal.HIGH
    assert dl.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.UNDEFINED, 3: Signal.FLOATING}

    dl.modify_connection('D', WireSegmentPath(raw='a.wireA1.3'), index=3)
    dl.input_port.set_signal(Signal.LOW, 2)
    dl.input_port.set_signal(Signal.HIGH, 3)
    dl.evaluate()
    assert dl.input_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.HIGH}
    assert dl.en_port.signal == Signal.HIGH
    assert dl.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.HIGH}

    dl.en_port.set_signal(Signal.LOW)
    dl.input_port.set_signal(Signal.HIGH, 2)
    dl.input_port.set_signal(Signal.LOW, 3)
    assert dl.input_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.HIGH, 3: Signal.LOW}
    assert dl.en_port.signal == Signal.LOW
    assert dl.output_port.signal_array.signals == {0: Signal.LOW, 1: Signal.HIGH, 2: Signal.LOW, 3: Signal.HIGH}


def test_get(simple_module: Module) -> None:
    from netlist_carpentry.utils.gate_lib import AndGate, get

    and_class = get('§and')
    assert and_class == AndGate

    dff_class = get('§dff')
    assert dff_class == DFF

    invalid_class = get('§nonexistent')
    assert invalid_class is None

    invalid_class = get('invalid')
    assert invalid_class is None


def test_deprecations() -> None:
    warn = "The '{name}' class is deprecated and will be removed in v1.0.0. Use '{name}' from netlist_carpentry.utils.gate_mixins instead."
    with pytest.warns(DeprecationWarning, match=warn.format(name='ClkMixin')):
        from netlist_carpentry.utils.gate_lib_base_classes import ClkMixin

        ClkMixin
    with pytest.warns(DeprecationWarning, match=warn.format(name='RstMixin')):
        from netlist_carpentry.utils.gate_lib_base_classes import RstMixin

        RstMixin
    with pytest.warns(DeprecationWarning, match=warn.format(name='EnMixin')):
        from netlist_carpentry.utils.gate_lib_base_classes import EnMixin

        EnMixin
    with pytest.warns(DeprecationWarning, match=warn.format(name='ScanMixin')):
        from netlist_carpentry.utils.gate_lib_base_classes import ScanMixin

        ScanMixin


if __name__ == '__main__':
    file_name = os.path.basename(__file__)
    pytest.main(args=['-k', file_name])
