20858	20858
simulation passed

Z:\ECC\Desktop\Winter2023\ELEN226\Assignment2\InnerProduct\solution5\sim\verilog>set PATH= 

Z:\ECC\Desktop\Winter2023\ELEN226\Assignment2\InnerProduct\solution5\sim\verilog>call C:/Apps/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_inner_product_top glbl -Oenable_linking_all_libraries  -prj inner_product.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s inner_product -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_inner_product_top glbl -Oenable_linking_all_libraries -prj inner_product.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s inner_product -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_inner_product_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_a_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_a_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_b_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_b_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/AESL_automem_b_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product_mux_32_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product_mux_32_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product_mul_mul_16s_16s_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product_mul_mul_16s_16s_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module inner_product_mul_mul_16s_16s_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product_mac_muladd_16s_16s_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inner_product_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module inner_product_mac_muladd_16s_16s_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.inner_product_mux_32_16_1_1(ID=1...
Compiling module xil_defaultlib.inner_product_mux_42_16_1_1(ID=1...
Compiling module xil_defaultlib.inner_product_mul_mul_16s_16s_16...
Compiling module xil_defaultlib.inner_product_mul_mul_16s_16s_16...
Compiling module xil_defaultlib.inner_product_mac_muladd_16s_16s...
Compiling module xil_defaultlib.inner_product_mac_muladd_16s_16s...
Compiling module xil_defaultlib.inner_product_flow_control_loop_...
Compiling module xil_defaultlib.inner_product
Compiling module xil_defaultlib.AESL_automem_a_0
Compiling module xil_defaultlib.AESL_automem_a_1
Compiling module xil_defaultlib.AESL_automem_a_2
Compiling module xil_defaultlib.AESL_automem_a_3
Compiling module xil_defaultlib.AESL_automem_b_0
Compiling module xil_defaultlib.AESL_automem_b_1
Compiling module xil_defaultlib.AESL_automem_b_2
Compiling module xil_defaultlib.AESL_automem_b_3
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_inner_product_top
Compiling module work.glbl
Built simulation snapshot inner_product

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/inner_product/xsim_script.tcl
# xsim {inner_product} -view {{inner_product_dataflow_ana.wcfg}} -tclbatch {inner_product.tcl} -protoinst {inner_product.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file inner_product.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_inner_product_top/AESL_inst_inner_product//AESL_inst_inner_product_activity
Time resolution is 1 ps
open_wave_config inner_product_dataflow_ana.wcfg
source inner_product.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/s_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/s -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_3_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_2_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_1_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/b_0_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_3_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_2_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_1_address0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_q1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_address1 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_q0 -into $return_group -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/a_0_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_start -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_done -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_idle -into $blocksiggroup
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_inner_product_top/AESL_inst_inner_product/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_inner_product_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_a_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_a_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_a_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_a_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_b_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_b_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_b_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_b_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_inner_product_top/LENGTH_s -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_inner_product_top/s_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/s -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_inner_product_top/b_3_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_0_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/b_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/b_0_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_3_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_0_q1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_inner_product_top/a_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_inner_product_top/a_0_address0 -into $tb_return_group -radix hex
## save_wave_config inner_product.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "154000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 178 ns : File "Z:/ECC/Desktop/Winter2023/ELEN226/Assignment2/InnerProduct/solution5/sim/verilog/inner_product.autotb.v" Line 701
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 14 04:38:37 2023...
20858	20858
simulation passed
