Drill report for plot/panel/ulx3s-panel.kicad_pcb
Created on Wed Sep 29 09:26:05 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'ulx3s-panel.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (3904 holes)
    T2  0.250mm  0.0098"  (40 holes)
    T3  0.254mm  0.0100"  (32 holes)
    T4  0.300mm  0.0118"  (104 holes)
    T5  0.350mm  0.0138"  (16 holes)
    T6  0.400mm  0.0157"  (80 holes)
    T7  0.500mm  0.0197"  (256 holes)
    T8  0.600mm  0.0236"  (8 holes)
    T9  1.000mm  0.0394"  (40 holes)
    T10  1.016mm  0.0400"  (752 holes)
    T11  1.300mm  0.0512"  (32 holes)
    T12  3.200mm  0.1260"  (32 holes)

    Total plated holes count 5296


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T13  1.700mm  0.0669"  (16 holes)
    T14  3.200mm  0.1260"  (4 holes)

    Total unplated holes count 20
