{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769331997194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769331997196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 25 18:06:36 2026 " "Processing started: Sun Jan 25 18:06:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769331997196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769331997196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769331997196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769331998119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769331998120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_CS_N qspi_cs_n fpga.sv(21) " "Verilog HDL Declaration information at fpga.sv(21): object \"QSPI_CS_N\" differs only in case from object \"qspi_cs_n\" in the same scope" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SCK qspi_sck fpga.sv(22) " "Verilog HDL Declaration information at fpga.sv(22): object \"QSPI_SCK\" differs only in case from object \"qspi_sck\" in the same scope" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "../RTL/TOP/fpga.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_CS_N qspi_cs_n top.sv(21) " "Verilog HDL Declaration information at top.sv(21): object \"QSPI_CS_N\" differs only in case from object \"qspi_cs_n\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SCK qspi_sck top.sv(23) " "Verilog HDL Declaration information at top.sv(23): object \"QSPI_SCK\" differs only in case from object \"qspi_sck\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_O qspi_sio_o top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"QSPI_SIO_O\" differs only in case from object \"qspi_sio_o\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_E qspi_sio_e top.sv(26) " "Verilog HDL Declaration information at top.sv(26): object \"QSPI_SIO_E\" differs only in case from object \"qspi_sio_e\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QSPI_SIO_I qspi_sio_i top.sv(27) " "Verilog HDL Declaration information at top.sv(27): object \"QSPI_SIO_I\" differs only in case from object \"qspi_sio_i\" in the same scope" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/top/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../RTL/TOP/top.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_ADDR if_addr cpu.sv(57) " "Verilog HDL Declaration information at cpu.sv(57): object \"IF_ADDR\" differs only in case from object \"if_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IF_CODE if_code cpu.sv(58) " "Verilog HDL Declaration information at cpu.sv(58): object \"IF_CODE\" differs only in case from object \"if_code\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DM_ADDR dm_addr cpu.sv(65) " "Verilog HDL Declaration information at cpu.sv(65): object \"DM_ADDR\" differs only in case from object \"dm_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IO_ADDR io_addr cpu.sv(73) " "Verilog HDL Declaration information at cpu.sv(73): object \"IO_ADDR\" differs only in case from object \"io_addr\" in the same scope" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS_RDY bus_rdy cache.sv(53) " "Verilog HDL Declaration information at cache.sv(53): object \"BUS_RDY\" differs only in case from object \"bus_rdy\" in the same scope" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1769332019208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019209 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "STATE_INIT ../RTL/CPU/cpu.sv 17 qspi_sram.sv(18) " "Verilog HDL macro warning at qspi_sram.sv(18): overriding existing definition for macro \"STATE_INIT\", which was defined in \"../RTL/CPU/cpu.sv\", line 17" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1769332019215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/qspi_sram/qspi_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/qspi_sram/qspi_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QSPI_SRAM " "Found entity 1: QSPI_SRAM" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../RTL/UART/uart.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_top " "Found entity 1: sasc_top" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_fifo4 " "Found entity 1: sasc_fifo4" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_brg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mac/home/documents/cq/ishi_kai/bfcpu/bfcpu/rtl/uart/sasc/trunk/rtl/verilog/sasc_brg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sasc_brg " "Found entity 1: sasc_brg" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_brg.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769332019249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332019249 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769332019317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:U_TOP " "Elaborating entity \"TOP\" for hierarchy \"TOP:U_TOP\"" {  } { { "../RTL/TOP/fpga.sv" "U_TOP" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/fpga.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU TOP:U_TOP\|CPU:U_CPU " "Elaborating entity \"CPU\" for hierarchy \"TOP:U_TOP\|CPU:U_CPU\"" {  } { { "../RTL/TOP/top.sv" "U_CPU" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE TOP:U_TOP\|CACHE:U_CACHE " "Elaborating entity \"CACHE\" for hierarchy \"TOP:U_TOP\|CACHE:U_CACHE\"" {  } { { "../RTL/TOP/top.sv" "U_CACHE" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_req_data cache.sv(520) " "Verilog HDL or VHDL warning at cache.sv(520): object \"bus_req_data\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 520 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019345 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_repl cache.sv(552) " "Verilog HDL or VHDL warning at cache.sv(552): object \"bus_repl\" assigned a value but never read" {  } { { "../RTL/CACHE/cache.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CACHE/cache.sv" 552 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019345 "|FPGA|TOP:U_TOP|CACHE:U_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSPI_SRAM TOP:U_TOP\|QSPI_SRAM:U_RAM " "Elaborating entity \"QSPI_SRAM\" for hierarchy \"TOP:U_TOP\|QSPI_SRAM:U_RAM\"" {  } { { "../RTL/TOP/top.sv" "U_RAM" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_ovf qspi_sram.sv(60) " "Verilog HDL or VHDL warning at qspi_sram.sv(60): object \"addr_ovf\" assigned a value but never read" {  } { { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019350 "|FPGA|TOP:U_TOP|QSPI_SRAM:U_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART TOP:U_TOP\|UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"TOP:U_TOP\|UART:U_UART\"" {  } { { "../RTL/TOP/top.sv" "U_UART" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/TOP/top.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused uart.sv(51) " "Verilog HDL or VHDL warning at uart.sv(51): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/uart.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019356 "|FPGA|TOP:U_TOP|UART:U_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_top TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP " "Elaborating entity \"sasc_top\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\"" {  } { { "../RTL/UART/uart.sv" "U_SASC_TOP" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019358 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused sasc_top.v(135) " "Verilog HDL or VHDL warning at sasc_top.v(135): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019360 "|FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_fifo4 TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo " "Elaborating entity \"sasc_fifo4\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\"" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "tx_fifo" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019363 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused sasc_fifo4.v(85) " "Verilog HDL or VHDL warning at sasc_fifo4.v(85): object \"_unused\" assigned a value but never read" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769332019365 "|FPGA|TOP:U_TOP|UART:U_UART|sasc_top:U_SASC_TOP|sasc_fifo4:tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sasc_brg TOP:U_TOP\|UART:U_UART\|sasc_brg:BRG " "Elaborating entity \"sasc_brg\" for hierarchy \"TOP:U_TOP\|UART:U_UART\|sasc_brg:BRG\"" {  } { { "../RTL/UART/uart.sv" "BRG" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/uart.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332019369 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:rx_fifo\|mem " "RAM logic \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:rx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1769332022789 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\|mem " "RAM logic \"TOP:U_TOP\|UART:U_UART\|sasc_top:U_SASC_TOP\|sasc_fifo4:tx_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" "mem" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_fifo4.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1769332022789 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1769332022789 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 88 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 197 -1 0 } } { "../RTL/QSPI_SRAM/qspi_sram.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/QSPI_SRAM/qspi_sram.sv" 36 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 125 -1 0 } } { "../RTL/CPU/cpu.sv" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/CPU/cpu.sv" 114 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 228 -1 0 } } { "../RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" "" { Text "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/RTL/UART/sasc/trunk/rtl/verilog/sasc_top.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1769332024624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1769332024624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769332025289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769332026789 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Mac/Home/Documents/CQ/ISHI_Kai/bfCPU/bfCPU/FPGA/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332026883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769332027069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769332027069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1762 " "Implemented 1762 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769332027247 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769332027247 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1769332027247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1751 " "Implemented 1751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769332027247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769332027247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13313 " "Peak virtual memory: 13313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769332027268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 25 18:07:07 2026 " "Processing ended: Sun Jan 25 18:07:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769332027268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769332027268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769332027268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769332027268 ""}
