0.6
2019.1
May 24 2019
14:51:52
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.sim/sim_1/behav/xsim/glbl.v,1733670428,verilog,,,,glbl,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sim_1/new/Task3_top_sim.sv,1733670428,systemVerilog,,,,Task3_top_sim,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/vga_controller.v,1733670428,verilog,,,,vga_controller,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/vga_core.sv,1733747756,systemVerilog,,/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/video_memory.sv,,vga_core,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/video_memory.sv,1733748492,systemVerilog,,/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sim_1/new/Task3_top_sim.sv,,video_memory,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/new/Task2.sv,1733755376,systemVerilog,,/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/new/Task3_top.sv,,Task3,,,,,,,,
/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/new/Task3_top.sv,1733754033,systemVerilog,,/home/it/chipxprt/ChipXprt_Reda_Raid2/DSD/assiginment2/Task3/Task2.srcs/sources_1/imports/vga-core-main/vga_core.sv,,Task3_top,,,,,,,,
/home/it/chipxprt/Reda_raid/DSD/assignment2/Task3/Task2.srcs/sim_1/new/Task2_sim.sv,1733403923,systemVerilog,,,,Task3_sim,,,,,,,,
