#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct  1 22:52:48 2024
# Process ID: 2153320
# Current directory: /home/sg05060/VPU_Design/VPU/RTL/Header
# Command line: vivado -mode tcl -source /home/sg05060/VPU_Design/sim.tcl
# Log file: /home/sg05060/VPU_Design/VPU/RTL/Header/vivado.log
# Journal file: /home/sg05060/VPU_Design/VPU/RTL/Header/vivado.jou
# Running On        :SALfpga
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency     :2200.000 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :135006 MB
# Swap memory       :2147 MB
# Total Virtual     :137153 MB
# Available Virtual :128443 MB
#-----------------------------------------------------------
source /home/sg05060/VPU_Design/sim.tcl
# global env_map
# proc get_filename_arr {filelists env} {
#     global search_path
#     global defines 
#     set results {}
# 
#     foreach filelist $filelists {
#         set fp [open $filelist r]
#         set lines [split [read $fp] "\n"]
#         foreach line $lines {
#             set line2 [string map $env $line]
#             if {[string first "+incdir" $line] != -1} {
#                 # incdir
#                 set words [split $line2 "+"]
#                 set inc_path [lindex $words 2]
#                 lappend search_path $inc_path
#             } elseif {[string first "+define" $line] != -1} {
#                 # define
#                 set words [split $line2 "+"]
#                 lappend defines [lindex $words 2]
#             } elseif {[string first ".sv" $line2] != -1} {
#                 # SystemVerilog
#                 lappend results $line2
#             } elseif {[string first ".v" $line2] != -1} {
#                 # Verilog
#                 lappend results $line2
#             }
#         }
#     }
#     return $results
# }
# create_project -force sim $env(VPU_HOME)/vivado/sim_project -part xcvh1582-vsva3697-2MP-e-S
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1427.770 ; gain = 18.867 ; free physical = 19583 ; free virtual = 122112
# set_property board_part xilinx.com:vhk158:part0:1.1 [current_project]
# set env_map {}
# lappend env_map "\${VPU_HOME}"         $env(VPU_HOME)
# lappend env_map "\${VPU_SIM_HOME}"     $env(VPU_HOME)/SIM2
# set design_filelists "$env(VPU_HOME)/RTL/filelist.f"
# set sim_filelists "$env(VPU_HOME)/SIM2/TB/filelist.f"
# add_files -fileset sources_1 [get_filename_arr $design_filelists $env_map]
# update_compile_order -fileset sources_1
# add_files -fileset sim_1 [get_filename_arr $sim_filelists $env_map]
# update_compile_order -fileset sim_1 
# set_property SOURCE_SET sources_1 [get_filesets sim_1]
# set_property include_dirs $search_path [get_filesets sim_1]
# set_property top VPU_TOP_TB [get_filesets sim_1]
# set_property -name {xsim.compile.xvlog.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-L uvm} -objects [get_filesets sim_1]
# set_property -name {xsim.elaborate.xelab.more_options} -value {-runtime 10000} -objects [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VPU_TOP_TB'
INFO: [Vivado 12-13303] Checking logical NoC and simulation wrapper generation status...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'VPU_TOP_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L uvm -prj VPU_TOP_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/FP_ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/FP_MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_MUL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_CNTR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CNTR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_DECODER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_EXEC_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_EXEC_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_ADD_SUB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_ADD_SUB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_MAX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MAX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/VPU_FP_MUL.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_FP_MUL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_IF.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_LANE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_LANE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_REDUCTION_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_REDUCTION_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_SRC_PORT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_SRC_PORT_CONTROLLER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_SRC_PORT_CONTROLLER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/VPU_WB_UNIT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_WB_UNIT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_break.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_break
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_combine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_combine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_native_lzc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_naive_lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/RTL/ALU/Float/float_swap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_swap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sg05060/VPU_Design/VPU/SIM2/TB/VPU_TOP_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VPU_TOP_TB
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [/home/sg05060/VPU_Design/VPU/SIM2/TB/VPU_TOP_TB.sv:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot VPU_TOP_TB_behav xil_defaultlib.VPU_TOP_TB xil_defaultlib.glbl -log elaborate.log -runtime 10000
ERROR: [XSIM 43-3985] Problem with usage of options: unrecognised option '--runtime'. Please see the usage below.
Usage: xelab [options] [libname.]unitname...
(Switches with double dash '--' can also be used with a single dash '-')

Vivado Simulator xelab options:
******************************:
  -a [ --standalone ]                   Generates a standalone non-interactive 
                                        simulation executable that performs 
                                        run-all.
  -d [ --define ] arg                   Define Verilog macros. Use -d|--define 
                                        for each Verilog macro. The format of 
                                        the macro is <name>[=<val>] where 
                                        <name> is name of the macro and <value>
                                        is an optional value of the macro
  --debug arg                           Compile with specified HDL debugging 
                                        ability turned on. Choices are:
                                          line: HDL breakpoint
                                          wave: waveform generation, 
                                                conditional execution, force 
                                                value
                                          drivers: signal driver value probing
                                          readers: signal reader (load) probing
                                          xlibs: visibility into libraries 
                                                 precompiled by xilinx
                                          all: all the above
                                          typical: line, wave and drivers
                                          subprogram: subprogram variable value
                                                      probing
                                          off: turn off all debugging abilities
                                        (Default: off)
  -f [ --file ] arg                     Read additional options from the 
                                        specified file
  -h [ --help ]                         Print this help message
  --incr                                Enable incremental parsing and 
                                        compilation check point
  -i [ --include ] arg                  Specify directories to be searched for 
                                        files included using Verilog `include. 
                                        Use -i|--include for each specified 
                                        search directory
  --initfile arg                        Use user defined simulator init file to
                                        add to or override the settings 
                                        provided by the default xsim.ini file
  --log arg                             Specify the log file name. Default is 
                                        <application name>.log
  -L [ --lib ] arg                      Specify search libraries for the 
                                        instantiated design units in a Verilog 
                                        or Mixed language design. Use -L|--lib 
                                        for each search library. The format of 
                                        the argument is <name>[=<dir>] where 
                                        <name> is the logical name of the 
                                        library and <dir> is an optional 
                                        physical directory of the library
  --nolog                               Suppress log file generation
  --override_timeunit                   Override timeunit for all Verilog 
                                        modules, with the specified time unit 
                                        in -timescale option
  --prj arg                             Specify Vivado Simulator  project file 
                                        containing one or more entries of 
                                        'vhdl|verilog <work lib> <HDL file 
                                        name>'
  -r [ --run ]                          Run the generated executable
  --relax                               Relax strict HDL language checking 
                                        rules
  --Odisable_conditional_generate_eval_to_elab 
                                        Disable conditional generate statement 
                                        evaluation to elaboration 
  -R [ --runall ]                       Run the generated executable till end 
                                        of simulation (xsim -runall)
  -s [ --snapshot ] arg                 Specify the name of design snapshot
  --timescale arg                       Specify default timescale for Verilog 
                                        modules( Default: 1ns/1ps )
  --version                             Print the compiler version
  -v [ --verbose ] arg                  Specify verbosity level for printing 
                                        messages. Allowed values are: 0, 1, 2 
                                        (Default:0)
  --uvm_version arg                     Specify the uvm version(default: 1.2)
  --vhdl arg                            Specify VHDL input files. Use --vhdl 
                                        for each input file specified
  --vhdl2008 arg                        Specify VHDL-2008 input files. Use 
                                        --vhdl2008 for each input file 
                                        specified
  --vlog arg                            Specify Verilog input files. Use --vlog
                                        for each input file specified
  --svlog arg                           Specify System Verilog input files. Use
                                        --svlog for each input file specified

 Advance options:
 ***************:
  --93_mode                             Force usage of VHDL-93 mode for STD and
                                        IEEE libraries. Default is mixed 93 and
                                        2008. If used, should be used for all 
                                        VHDL files for the specific project
  --driver_display_limit arg            Set the maximum number of elements a 
                                        signal may contain for driver 
                                        information to be recorded for the 
                                        signal (Default: arg = 65536 elements)
  --generic_top arg                     Override generic or parameter of a top 
                                        level design unit with specified value(
                                        Example: -generic_top "P1=10" 
  --ignore_assertions                   Ignore System Verilog Concurrent 
                                        Assertions
  --report_assertion_pass               Report System Verilog Concurrent 
                                        Assertions Pass, even if there is no 
                                        pass action block
  --ignore_coverage                     Ignore System Verilog Functional 
                                        Coverage
  --maxarraysize arg                    Set the maximum VHDL array size, beyond
                                        which an array declaration will 
                                        generate an error, to be 2**arg 
                                        elements (Default: arg = 28, which is 
                                        2**28 elements)
  --mt arg (=auto)                      Specifies the number of sub-compilation
                                        jobs which can be run in parallel. 
                                        Choices are:
                                          auto: automatic
                                          n: where n is an integer greater than
                                             1
                                          off: turn off multi-threading
                                        (Default:auto)
  --maxdesigndepth arg                  Override maximum design hierarchy depth
                                        allowed by the elaborator (Default: 
                                        5000)
  --noname_unnamed_generate             Generate name for an unnamed generate 
                                        block
  --nosignalhandlers                    Run with no XSim specific signal 
                                        handlers. Necessary when 3rd party 
                                        software such as antivirus, firewall is
                                        generating signals as part of its 
                                        normal usage, causing XSim Compiler and
                                        Kernel executables to trap these 
                                        signals and report a crash.
  --override_timeprecision              Override time precision for all Verilog
                                        modules, with the specified time 
                                        precision in -timescale option
  --rangecheck                          Enable runtime value range check for 
                                        VHDL
  --sourcelibdir arg                    Directory for Verilog source files of 
                                        uncompiled modules. Use 
                                        -sourcelibdir|--sourcelibdir <dirname> 
                                        for each source directory.
  --sourcelibext arg                    File extension for Verilog source files
                                        of uncompiled modules. Use 
                                        -sourcelibext|--sourcelibext <file 
                                        extension> for source file extension.
  --sourcelibfile arg                   Filename of a Verilog source file which
                                        has uncompiled modules. Use 
                                        -sourcelibfile|--sourcelibfile 
                                        <filename>.
  --stats                               Print tool CPU and memory usages, and 
                                        design statistics
  --timeprecision_vhdl arg (=1ps)       Specify time precision for vhdl 
                                        designs( Default: 1ps)
  --transform_timing_checkers           Transform timing checkers to Verilog 
                                        processes
  --ignore_localparam_override          Ignore localparam override

 timing simulation:
 *****************:
  --maxdelay                            Compile Verilog design units with 
                                        maximum delays
  --mindelay                            Compile Verilog design units with 
                                        minimum delays
  --nosdfinterconnectdelays             Ignore SDF port and interconnect delay 
                                        constructs in SDF
  --nospecify                           Ignore Verilog path delays and timing 
                                        checks
  --notimingchecks                      Ignore timing check constructs in 
                                        Verilog specify block(s)
  --pulse_int_e arg                     Interconnect pulse error limit as 
                                        percentage of  delay. Allowed values 
                                        are 0 to 100 (Default: 100)
  --pulse_int_r arg                     Interconnect pulse reject limit as 
                                        percentage of  delay. Allowed values 
                                        are 0 to 100 (Default: 100)
  --pulse_e arg                         Path pulse error limit as percentage of
                                        path delay. Allowed values are 0 to 100
                                        (Default: 100)
  --pulse_r arg                         Path pulse reject limit as percentage 
                                        of path delay. Allowed values are 0 to 
                                        100 (Default: 100)
  --pulse_e_style arg (=onevent)        Specify when error about pulse being 
                                        shorter than module path delay should 
                                        be handled. Choices are:
                                          ondetect: report error right when 
                                                    violation is detected
                                          onevent:  report error after the 
                                                    module path delay
                                        (Default: onevent)
  --sdfmax arg                          <root=file> Sdf annotate <file> at 
                                        <root> with maximum delay
  --sdfmin arg                          <root=file> Sdf annotate <file> at 
                                        <root> with minimum delay
  --sdfnoerror                          Treat errors found in sdf file as 
                                        warning
  --sdfnowarn                           Do not emit sdf warnings
  --sdfroot arg                         <root_path> Default design hierarchy at
                                        which sdf annotation is applied
  --sdftyp arg                          <root=file> Sdf annotate <file> at 
                                        <root> with typical delay
  --transport_int_delays                Use transport model for interconnect 
                                        delays
  --typdelay                            Compile Verilog design units with 
                                        typical delays (Default)

 Optimization:
 ************:
  --O0                                  Disable all optimizations
  --O1                                  Enable basic optimizations
  --O2                                  Enable most commonly desired 
                                        optimizations (Default)
  --O3                                  Enable advance optimizations

 Mixed Language:
 ************:
  --dup_entity_as_module                Enable support for hierarchical 
                                        references inside the Verilog hierarchy
                                        in mixed language designs. Warning: 
                                        this may cause significant slow down of
                                        compilation

 SystemC/DPI options:
 *******************:
  --dpi_absolute                        Use absolute paths instead of 
                                        LD_LIBRARY_PATH on Linux for DPI 
                                        libraries that are formatted as 
                                        lib<libname>.so
  --dpiheader arg                       Header filename for the exported and 
                                        imported functions.
  --dpi_stacksize arg                   User-defined stack size for DPI tasks
  --sc_lib arg                          Shared library name for SystemC 
                                        functions; (.dll/.so) without the file 
                                        extension 
  --sv_lib arg                          Shared library name for DPI imported 
                                        functions; (.dll/.so) without the file 
                                        extension 
  --sv_liblist arg                      Bootstrap file pointing to DPI shared 
                                        libraries.
  --sc_root arg                         Root directory off which SystemC 
                                        libraries are to be found. Default: 
                                        <current_directory>/xsim.dir/work/xsc
  --sv_root arg                         Root directory off which DPI libraries 
                                        are to be found. Default: 
                                        <current_directory>/xsim.dir/work/xsc

 Coverage options:
 *******************:
  --cov_db_dir arg                      Directory where the Functional/Code 
                                        Coverage database will be saved. The 
                                        functional coverage data will be 
                                        present under <cov_db_dir_argvalue>/xsi
                                        m.covdb/<cov_db_name_argvalue> 
                                        directory. Code coverage data will be 
                                        present under <cov_db_dir_argvalue>/xsi
                                        m.codecov/<cov_db_argvalue>.  Default 
                                        is ./ 
  --cov_db_name arg                     Database name under which 
                                        Functional/Code Coverage database will 
                                        be saved. The functional coverage data 
                                        will be present under 
                                        <cov_db_dir_argvalue>/xsim.covdb/<cov_d
                                        b_name_argvalue> directory. Code 
                                        coverage data will be present under 
                                        <cov_db_dir_argvalue>/xsim.codecov/<cov
                                        _db_argvalue>. Default is snapshot name

 Code Coverage options:
 *******************:
  --cc_celldefines                      Specify if code coverage information 
                                        needs to be captured for libs/modules 
                                        with cell define attribute set. OFF by 
                                        default.
  --cc_libs                             Specify if code coverage information 
                                        needs to be captured for all the 
                                        libraries specified. OFF by default.
  --cc_type arg                         Specify options for generating Code 
                                        Coverage Statistics -sbct. 
                                        (s)Statement, (b)Branch, (c)Condition 
                                        and (t)Toggle are supported 

Examples:
  xelab top1 top2
  xelab lib1.top1 lib2.top2
  xelab top1 top2 -prj files.prj
  xelab lib1.top1 lib2.top2 -prj files.prj
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing '/home/sg05060/VPU_Design/VPU/vivado/sim_project/sim.sim/sim_1/behav/xsim/elaborate.sh' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "/home/sg05060/VPU_Design/sim.tcl" line 80)
q
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 22:55:05 2024...
