$date
	Tue Nov 15 12:55:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module condcheck $end
$var wire 4 ! Flags [3:0] $end
$upscope $end
$scope module condcheck $end
$var reg 1 " CondEx $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
bz !
$end
#1
