design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/runner/work/gf180-mpw0-serv/gf180-mpw0-serv/openlane/serv_0/../../verilog,serv_0,22_12_05_14_25,flow completed,0h3m23s0ms,0h2m16s0ms,1610.8333333333335,2.4,805.4166666666667,12.23,675.26,1933,0,0,0,0,0,0,-1,-1,79,-1,-1,154399,19253,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,138959870.0,0.0,13.24,15.98,2.32,-1,9.85,1666,3782,376,2484,0,0,0,1695,74,37,48,65,257,50,7,354,285,276,13,524,2600,0,3124,560533.344,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,50.0,20.0,50,AREA 0,5,50,1,45,153.18,0.55,0.3,gf180mcu_fd_sc_mcu7t5v0,4
