$date
	Sun Oct 23 08:48:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1028528
b10111 !
1"
#1028530
b10111 &
b10111 %
1$
#1028531
0"
#1028534
b1000110 &
b1000110 %
#1028538
b100011 &
b100011 %
#1028542
b1101010 &
b1101010 %
#1028546
b110101 &
b110101 %
#1028550
b10100000 &
b10100000 %
#1028554
b1010000 &
b1010000 %
#1028558
b101000 &
b101000 %
#1028562
b10100 &
b10100 %
#1028566
b1010 &
b1010 %
#1028570
b101 &
b101 %
#1028574
b10000 &
b10000 %
#1028578
b1000 &
b1000 %
#1028582
b100 &
b100 %
#1028586
b10 &
b10 %
#1028590
b1 &
1#
b1 %
#1028594
b0 &
b0 %
0#
0$
#2049890
b10001 &
b10001 %
1$
b10001 !
1"
#2049891
0"
#2049894
b110100 &
b110100 %
#2049898
b11010 &
b11010 %
#2049902
b1101 &
b1101 %
#2049906
b101000 &
b101000 %
#2049910
b10100 &
b10100 %
#2049914
b1010 &
b1010 %
#2049918
b101 &
b101 %
#2049922
b10000 &
b10000 %
#2049926
b1000 &
b1000 %
#2049930
b100 &
b100 %
#2049934
b10 &
b10 %
#2049938
b1 &
b1 %
1#
#2049942
b0 &
0#
b0 %
0$
#3001298
b10101 &
b10101 %
1$
b10101 !
1"
#3001299
0"
#3001302
b1000000 &
b1000000 %
#3001306
b100000 &
b100000 %
#3001310
b10000 &
b10000 %
#3001314
b1000 &
b1000 %
#3001318
b100 &
b100 %
#3001322
b10 &
b10 %
#3001326
b1 &
1#
b1 %
#3001330
b0 &
b0 %
0#
0$
#4500012
