INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/TP1-ARQUI/TP2/RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/TP1-ARQUI/TP2/baudGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/TP1-ARQUI/TP2/tb_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/arqui_2020/git/arqui-2022/vivado/tp2/tp2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
