## Day:3 Working with iVerilog and GTKWave

To practice digital simulation, we’ll use the **sample Verilog codes** available in the cloned repository inside:

```
verilog_files/
```

Every example project includes:

* **Design module** (e.g., `good_mux.v`) – describes the actual circuit logic.
* **Testbench module** (e.g., `tb_good_mux.v`) – supplies test inputs and verifies the design’s behavior.

---
# To simulate using iverilog:

   ```
   iverilog good_mux.v tb_good_mux.v
   ls
    #To dump vcd file
   ./a.out
   ```
# To see waveform using gtkwave:
   ```
   gtkwave tb_good_mux.v
   ```
<img width="1051" height="927" alt="gtkwaveform" src="https://github.com/user-attachments/assets/3cf694ac-f987-416f-856a-7394a04734aa" />

# To install gvim
   ```
   apt install vim-gtk3 -y
   ```
# For verilog code
    ```
    gvim tb_good_mux.v -o good_mux.v  
   ```
Inputs:

    Data Inputs: i0, i1
    Selection Line: sel

Registered Output: y

Logic:

    If sel= 1, y=i1
    If sel= 0, y=i0
   ```


<img width="1495" height="928" alt="RTL" src="https://github.com/user-attachments/assets/c3a2a81a-d2be-4b4a-b102-83943f600f4b" />


---
Simulation Flow

Design File + Testbench
      ->
Compile with iVerilog → a.out
      ->
Run ./a.out → generates VCD file
      ->
Open in GTKWave → View waveforms

