#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Sun Dec  8 19:33:39 2019
# Process ID: 3955
# Current directory: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/vivado.log
# Journal file: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.xpr}
INFO: [Project 1-313] Project file moved from '/afs/athena.mit.edu/user/c/m/cmll/six_111/project/FPGA_SDR/FPGA_SDR_project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'am_detect_ila' generated file not found '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'am_detect_ila' generated file not found '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'am_detect_ila' generated file not found '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'am_detect_ila' generated file not found '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'am_detect_ila' generated file not found '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6620.836 ; gain = 267.066 ; free physical = 3803 ; free virtual = 14077
update_compile_order -fileset sources_1
reset_run synth_1
reset_run sine_wave_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sine_wave'...
[Sun Dec  8 19:34:20 2019] Launched sine_wave_synth_1, synth_1...
Run output will be captured here:
sine_wave_synth_1: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/sine_wave_synth_1/runme.log
synth_1: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/synth_1/runme.log
[Sun Dec  8 19:34:20 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property is_enabled true [get_files  {{/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila.xci}}]
export_ip_user_files -of_objects  [get_files {{/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila.xci}}] -no_script -reset -force -quiet
remove_files  -fileset am_detect_ila {{/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila.xci}}
INFO: [Project 1-386] Moving file '/afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/am_detect_ila/am_detect_ila.xci' from fileset 'am_detect_ila' to fileset 'sources_1'.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec  8 19:45:35 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/c/o/colinpc/6.111 Final Project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 19:48:20 2019...
