Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 27 10:33:13 2020
| Host         : jht running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SOC_IO_control_sets_placed.rpt
| Design       : SOC_IO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           58 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                       Enable Signal                       |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  u_CPU_only/u_pc_1/bbstub_douta[30] |                                                           |                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      |                                                           |                                                  |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                      | u_CPU_only/u_reg_files_1/led_port                         | u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_1_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                      | u_CPU_only/u_reg_files_1/rst_n                            | u_CPU_only/u_reg_files_1/n_0_131_BUFG_inst_i_1_1 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                      | u_CPU_only/u_reg_files_1/E[0]                             | rst_n_IBUF                                       |                8 |             16 |         2.00 |
|  u_CPU_only/u_cpu_clk/inst/clk_out1 |                                                           | rst_n_IBUF                                       |               27 |             32 |         1.19 |
| ~n_0_131_BUFG                       |                                                           | n_0_131_BUFG                                     |               31 |             47 |         1.52 |
|  u_CPU_only/u_cpu_clk/inst/clk_out1 | u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_1_n_1 |                                                  |               12 |             96 |         8.00 |
+-------------------------------------+-----------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


