// Seed: 3150735631
module module_0 (
    input  wire id_0,
    output wire id_1,
    output wire id_2
);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1
    , id_6,
    input wand id_2,
    input supply0 id_3,
    output wor id_4
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
