// Seed: 3178757270
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign id_2 = 1'b0;
  wire id_7;
  wor  id_8 = -1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output tri id_0,
    output wire id_1
    , id_11,
    input uwire _id_2,
    output tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9
);
  wire [1 : -1] id_12;
  parameter id_13 = -1;
  assign id_11 = 1;
  nand primCall (id_7, id_4, id_13, id_9, id_11, id_8, id_6);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_5,
      id_6,
      id_5
  );
  logic [-1 : id_2] id_14;
endmodule
