$date
	Tue Nov 19 14:05:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab_Test5 $end
$var wire 2 ! state [1:0] $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$var reg 1 $ t_clock $end
$var reg 1 % t_reset $end
$scope module P $end
$var wire 1 & clock $end
$var wire 1 ' n1 $end
$var wire 1 ( n2 $end
$var wire 1 ) p1 $end
$var wire 1 * p2 $end
$var wire 1 + reset $end
$var wire 1 $ t_clock $end
$var wire 1 % t_reset $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$scope module A $end
$var wire 1 ' N $end
$var wire 1 ) P $end
$var wire 1 & clock $end
$var wire 1 + reset $end
$var reg 1 # out $end
$upscope $end
$scope module B $end
$var wire 1 ( N $end
$var wire 1 * P $end
$var wire 1 & clock $end
$var wire 1 + reset $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z+
z*
z)
z(
z'
z&
0%
x$
x#
x"
bx !
$end
#5
1%
#10
0$
0%
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
0$
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
