#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Wed May  2 16:22:41 2018
# Process ID: 8756
# Current directory: C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1
# Command line: vivado.exe -log hello_block_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hello_block_xbar_0.tcl
# Log file: C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/hello_block_xbar_0.vds
# Journal file: C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hello_block_xbar_0.tcl -notrace
Command: synth_design -top hello_block_xbar_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 385.156 ; gain = 106.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hello_block_xbar_0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ip/hello_block_xbar_0/synth/hello_block_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000110110000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000010000000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000000110000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_R_ISSUE_WIDTH bound to: 192'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000010100000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 192'b111111111111111111111111111111110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111000001111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000100000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (2#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (2#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (3#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' (5#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' (6#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (7#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26722]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (8#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4084]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor' (9#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (9#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4084]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' (9#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (10#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' (11#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router' (12#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' (12#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' (12#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 32 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 5 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b01 
	Parameter C_HIGH_ID bound to: 2'b01 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 6 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 6 - type: integer 
	Parameter P_EMPTY bound to: 6'b111111 
	Parameter P_ALMOSTEMPTY bound to: 6'b000000 
	Parameter P_ALMOSTFULL_TEMP bound to: 7'b1111110 
	Parameter P_ALMOSTFULL bound to: 6'b111110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 6 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 2 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_nto1_mux' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2890]
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATAOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ONEHOT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_nto1_mux' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2890]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router__parameterized0' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized3' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b10 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000010000000110000011111111111111110000000000000000000000000000000001000001110000001111111111111111000000000000000000000000000000001000011111111111111111111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 5'b11111 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4190]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4148]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized3' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 4'b0011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized1' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (13#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' (14#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (15#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (15#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (15#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (15#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (16#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized3' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized2' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized3' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized4' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized4' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized1' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized1' (18#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (19#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 6 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (19#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (19#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' (20#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar' (21#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (22#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'hello_block_xbar_0' (23#1) [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ip/hello_block_xbar_0/synth/hello_block_xbar_0.v:59]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized3 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized3 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_nto1_mux has unconnected port SEL_ONEHOT[1]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_nto1_mux has unconnected port SEL_ONEHOT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized2 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized2 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized1 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized1 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[95]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[94]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[93]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[92]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[91]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[90]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[89]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[88]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[87]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[86]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[85]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[84]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[83]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[82]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[81]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[80]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[79]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[78]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[77]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[76]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[75]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[74]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[73]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[72]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[71]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[70]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[69]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[68]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[67]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[66]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[65]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWADDR[64]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[23]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[22]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[21]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[20]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[19]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[18]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[17]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLEN[16]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWSIZE[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWSIZE[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWSIZE[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWBURST[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWBURST[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLOCK[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWLOCK[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWCACHE[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWCACHE[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWCACHE[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWCACHE[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWPROT[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWPROT[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWPROT[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWQOS[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWQOS[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWQOS[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWQOS[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWUSER[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_AWVALID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WDATA[191]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_16_crossbar has unconnected port S_AXI_WDATA[190]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 550.723 ; gain = 272.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 550.723 ; gain = 272.195
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ip/hello_block_xbar_0/hello_block_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ip/hello_block_xbar_0/hello_block_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 820.398 ; gain = 0.813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_axi.read_cnt_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3670]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.accept_cnt_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2802]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2697]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:38 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 16    
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               69 Bit    Registers := 12    
	               65 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     70 Bit        Muxes := 3     
	   2 Input     69 Bit        Muxes := 12    
	   2 Input     48 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 156   
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_crossbar_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_16_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_16_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_si_transactor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_16_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2802]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2697]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gen_axi.read_cnt_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3670]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.accept_cnt_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4135]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2802]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2697]
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[2].gen_si_read.si_transactor_ar /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_15_axi_register_slice:/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'axi_register_slice_v2_1_15_axi_register_slice:/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'axi_register_slice_v2_1_15_axi_register_slice:/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'axi_register_slice_v2_1_15_axi_register_slice:/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_crossbar_v2_1_16_addr_arbiter:/gen_arbiter.last_rr_hot_reg[1]' (FDRE) to 'axi_crossbar_v2_1_16_addr_arbiter:/gen_arbiter.m_grant_enc_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[3]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[0]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[1]' (FDRE) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[64]) is unused and will be removed from module axi_crossbar_v2_1_16_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_arbiter.m_mesg_i_reg[46]) is unused and will be removed from module axi_crossbar_v2_1_16_addr_arbiter.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_issue.gen_debug_r_single_issue.debug_r_seq_fifo_single_issue/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized1.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[5]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized3.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized3.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.gen_debug_r_single_thread.debug_r_seq_fifo_single_thread/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized3.
INFO: [Synth 8-3332] Sequential element (gen_single_thread.active_region_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_si_transactor__parameterized3.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[47]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[46]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[43]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].w_issuing_cnt_reg[41]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].w_issuing_cnt_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].w_issuing_cnt_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].w_issuing_cnt_reg[31]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].w_issuing_cnt_reg[30]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].w_issuing_cnt_reg[23]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].w_issuing_cnt_reg[22]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].w_issuing_cnt_reg[21]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].w_issuing_cnt_reg[20]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].w_issuing_cnt_reg[15]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].w_issuing_cnt_reg[14]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].w_issuing_cnt_reg[7]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].w_issuing_cnt_reg[6]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[47]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[46]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[45]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[44]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[43]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[42]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[5].r_issuing_cnt_reg[41]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[39]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[38]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[37]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[36]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[35]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].r_issuing_cnt_reg[34]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[31]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[30]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[29]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[28]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[27]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].r_issuing_cnt_reg[26]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].r_issuing_cnt_reg[23]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].r_issuing_cnt_reg[22]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].r_issuing_cnt_reg[21]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[2].r_issuing_cnt_reg[20]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[15]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[14]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[13]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[12]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[11]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].r_issuing_cnt_reg[10]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[7]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[6]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[5]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].r_issuing_cnt_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[0]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_seq_fifo/M_VALID_i_reg) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[4]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[3]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_seq_fifo/gen_rep[0].fifoaddr_reg[1]) is unused and will be removed from module axi_crossbar_v2_1_16_crossbar.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.grant_hot_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_grant_enc_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[50]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[51]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[52]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_arbiter.m_mesg_i_reg[53] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[50]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[51]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[52]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[53]' (FDRE) to 'inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_arbiter.m_mesg_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]' (FDE) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\gen_samd.crossbar_samd /\gen_master_slots[5].reg_slice_mi /\b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gen_samd.crossbar_samd /\gen_master_slots[5].reg_slice_mi /\b.b_pipe/m_payload_i_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:58 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:25 . Memory (MB): peak = 820.398 ; gain = 541.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:29 . Memory (MB): peak = 821.273 ; gain = 542.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
INFO: [Synth 8-3886] merging instance 'inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg' (FD) to 'inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:34 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:37 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:10 ; elapsed = 00:02:37 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    26|
|2     |LUT2    |   261|
|3     |LUT3    |   475|
|4     |LUT4    |   492|
|5     |LUT5    |   177|
|6     |LUT6    |   465|
|7     |MUXF7   |   207|
|8     |SRLC32E |    20|
|9     |FDRE    |  1080|
|10    |FDSE    |    42|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                 |Module                                                            |Cells |
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                      |                                                                  |  3245|
|2     |  inst                                                   |axi_crossbar_v2_1_16_axi_crossbar                                 |  3245|
|3     |    \gen_samd.crossbar_samd                              |axi_crossbar_v2_1_16_crossbar                                     |  3245|
|4     |      addr_arbiter_ar                                    |axi_crossbar_v2_1_16_addr_arbiter                                 |   244|
|5     |      addr_arbiter_aw                                    |axi_crossbar_v2_1_16_addr_arbiter_0                               |   207|
|6     |      \gen_decerr_slave.decerr_slave_inst                |axi_crossbar_v2_1_16_decerr_slave                                 |    45|
|7     |      \gen_master_slots[0].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux                                    |   109|
|8     |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1_41        |   109|
|9     |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_42                |     2|
|10    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_43                |     5|
|11    |      \gen_master_slots[0].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice                     |   248|
|12    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_39 |    23|
|13    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_40 |   225|
|14    |      \gen_master_slots[1].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux_1                                  |   109|
|15    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1_36        |   109|
|16    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_37                |     2|
|17    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_38                |     4|
|18    |      \gen_master_slots[1].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice_2                   |   241|
|19    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_34 |    21|
|20    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_35 |   220|
|21    |      \gen_master_slots[2].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux__parameterized0                    |   105|
|22    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2           |   105|
|23    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized2                   |     2|
|24    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized2_33                |     5|
|25    |      \gen_master_slots[2].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice_3                   |   241|
|26    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_31 |    20|
|27    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_32 |   221|
|28    |      \gen_master_slots[3].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux_4                                  |   111|
|29    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1_28        |   111|
|30    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_29                |     2|
|31    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_30                |     5|
|32    |      \gen_master_slots[3].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice_5                   |   246|
|33    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_26 |    23|
|34    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_27 |   223|
|35    |      \gen_master_slots[4].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux_6                                  |   110|
|36    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1           |   110|
|37    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_24                |     2|
|38    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_25                |     3|
|39    |      \gen_master_slots[4].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice_7                   |   448|
|40    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1_22 |    32|
|41    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2_23 |   416|
|42    |      \gen_master_slots[5].gen_mi_write.wdata_mux_w      |axi_crossbar_v2_1_16_wdata_mux__parameterized1                    |    24|
|43    |        \gen_wmux.wmux_aw_fifo                           |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized3           |    24|
|44    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl_20                                |     2|
|45    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl_21                                |     2|
|46    |      \gen_master_slots[5].reg_slice_mi                  |axi_register_slice_v2_1_15_axi_register_slice_8                   |    42|
|47    |        \b.b_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized1    |     6|
|48    |        \r.r_pipe                                        |axi_register_slice_v2_1_15_axic_register_slice__parameterized2    |    36|
|49    |      \gen_slave_slots[0].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_16_si_transactor                                |   162|
|50    |        \gen_single_issue.mux_resp_single_issue          |generic_baseblocks_v2_1_0_mux_enc_19                              |   136|
|51    |      \gen_slave_slots[0].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_16_si_transactor__parameterized0                |    31|
|52    |        \gen_single_issue.mux_resp_single_issue          |generic_baseblocks_v2_1_0_mux_enc__parameterized0_18              |    12|
|53    |      \gen_slave_slots[0].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_16_splitter                                     |     6|
|54    |      \gen_slave_slots[0].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_16_wdata_router                                 |    49|
|55    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_14_axic_reg_srl_fifo                           |    49|
|56    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl                                   |     2|
|57    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl_15                                |     6|
|58    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl_16                                |     2|
|59    |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl_17                                |     7|
|60    |      \gen_slave_slots[1].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_16_si_transactor__parameterized1                |   152|
|61    |        \gen_single_thread.mux_resp_single_thread        |generic_baseblocks_v2_1_0_mux_enc_14                              |   139|
|62    |      \gen_slave_slots[1].gen_si_write.si_transactor_aw  |axi_crossbar_v2_1_16_si_transactor__parameterized2                |    44|
|63    |        \gen_single_thread.mux_resp_single_thread        |generic_baseblocks_v2_1_0_mux_enc__parameterized0                 |    14|
|64    |      \gen_slave_slots[1].gen_si_write.splitter_aw_si    |axi_crossbar_v2_1_16_splitter_9                                   |     7|
|65    |      \gen_slave_slots[1].gen_si_write.wdata_router_w    |axi_crossbar_v2_1_16_wdata_router__parameterized0                 |    59|
|66    |        wrouter_aw_fifo                                  |axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0           |    59|
|67    |          \gen_srls[0].gen_rep[0].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1                   |     2|
|68    |          \gen_srls[0].gen_rep[1].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_11                |     3|
|69    |          \gen_srls[0].gen_rep[2].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_12                |     3|
|70    |          \gen_srls[0].gen_rep[3].srl_nx1                |axi_data_fifo_v2_1_14_ndeep_srl__parameterized1_13                |     6|
|71    |      \gen_slave_slots[2].gen_si_read.si_transactor_ar   |axi_crossbar_v2_1_16_si_transactor__parameterized3                |   152|
|72    |        \gen_single_thread.mux_resp_single_thread        |generic_baseblocks_v2_1_0_mux_enc                                 |   139|
|73    |      splitter_aw_mi                                     |axi_crossbar_v2_1_16_splitter_10                                  |     4|
+------+---------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 353 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:02:13 . Memory (MB): peak = 854.008 ; gain = 305.805
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:38 . Memory (MB): peak = 854.008 ; gain = 575.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
332 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:47 . Memory (MB): peak = 854.008 ; gain = 582.371
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/hello_block_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.srcs/sources_1/bd/hello_block/ip/hello_block_xbar_0/hello_block_xbar_0.xci
INFO: [Coretcl 2-1174] Renamed 72 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/proj2/hello_world/helloWorld/helloWorld.runs/hello_block_xbar_0_synth_1/hello_block_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hello_block_xbar_0_utilization_synth.rpt -pb hello_block_xbar_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 854.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  2 16:25:58 2018...
