{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 13:21:30 2024 " "Info: Processing started: Sat Apr 13 13:21:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microprogram_calculate -c microprogram_calculate --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 216 496 664 232 "CPR0" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 264 496 664 280 "CPR2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 121.12 MHz 8.256 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 121.12 MHz between source register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (period= 8.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.818 ns + Longest register register " "Info: + Longest register to register delay is 7.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X15_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.206 ns) 2.180 ns ALU_parallel_8b:inst3\|74181:inst\|43~17 2 COMB LCCOMB_X13_Y10_N16 3 " "Info: 2: + IC(1.974 ns) + CELL(0.206 ns) = 2.180 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|43~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.206 ns) 4.248 ns ALU_parallel_8b:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X15_Y17_N12 3 " "Info: 3: + IC(1.862 ns) + CELL(0.206 ns) = 4.248 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~308'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.831 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X15_Y17_N6 3 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 4.831 ns; Loc. = LCCOMB_X15_Y17_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 5.413 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 5 COMB LCCOMB_X15_Y17_N0 2 " "Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 5.413 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 5.985 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 6 COMB LCCOMB_X15_Y17_N2 1 " "Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 5.985 ns; Loc. = LCCOMB_X15_Y17_N2; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.206 ns) 7.710 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 7 COMB LCCOMB_X14_Y11_N18 2 " "Info: 7: + IC(1.519 ns) + CELL(0.206 ns) = 7.710 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.818 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X14_Y11_N19 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.818 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 17.19 % ) " "Info: Total cell delay = 1.344 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.474 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.474 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.974ns 1.862ns 0.377ns 0.376ns 0.366ns 1.519ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.174 ns - Smallest " "Info: - Smallest clock skew is -0.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.337 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.370 ns) 2.899 ns inst9 2 COMB LCCOMB_X30_Y6_N4 1 " "Info: 2: + IC(1.379 ns) + CELL(0.370 ns) = 2.899 ns; Loc. = LCCOMB_X30_Y6_N4; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(0.000 ns) 5.778 ns inst9~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.879 ns) + CELL(0.000 ns) = 5.778 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 7.337 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X14_Y11_N19 2 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.79 % ) " "Info: Total cell delay = 2.186 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 70.21 % ) " "Info: Total interconnect delay = 5.151 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.511 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.370 ns) 2.902 ns inst8 2 COMB LCCOMB_X30_Y6_N16 1 " "Info: 2: + IC(1.382 ns) + CELL(0.370 ns) = 2.902 ns; Loc. = LCCOMB_X30_Y6_N16; Fanout = 1; COMB Node = 'inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { CLK inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.007 ns) + CELL(0.000 ns) 5.909 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.007 ns) + CELL(0.000 ns) = 5.909 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.666 ns) 7.511 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X15_Y17_N17 2 " "Info: 4: + IC(0.936 ns) + CELL(0.666 ns) = 7.511 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.10 % ) " "Info: Total cell delay = 2.186 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.325 ns ( 70.90 % ) " "Info: Total interconnect delay = 5.325 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.382ns 3.007ns 0.936ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.382ns 3.007ns 0.936ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.818 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.818 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.974ns 1.862ns 0.377ns 0.376ns 0.366ns 1.519ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.511 ns" { CLK inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.511 ns" { CLK {} CLK~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.382ns 3.007ns 0.936ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst CLK 124 ps " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst\" and destination pin or register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" for clock \"CLK\" (Hold time is 124 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.370 ns + Largest " "Info: + Largest clock skew is 1.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.337 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.370 ns) 2.899 ns inst9 2 COMB LCCOMB_X30_Y6_N4 1 " "Info: 2: + IC(1.379 ns) + CELL(0.370 ns) = 2.899 ns; Loc. = LCCOMB_X30_Y6_N4; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(0.000 ns) 5.778 ns inst9~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.879 ns) + CELL(0.000 ns) = 5.778 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 7.337 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X14_Y11_N19 2 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.79 % ) " "Info: Total cell delay = 2.186 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 70.21 % ) " "Info: Total interconnect delay = 5.151 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.967 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.370 ns) 2.900 ns inst7 2 COMB LCCOMB_X30_Y6_N2 1 " "Info: 2: + IC(1.380 ns) + CELL(0.370 ns) = 2.900 ns; Loc. = LCCOMB_X30_Y6_N2; Fanout = 1; COMB Node = 'inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.750 ns" { CLK inst7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.000 ns) 4.408 ns inst7~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(1.508 ns) + CELL(0.000 ns) = 4.408 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { inst7 inst7~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 312 832 896 360 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 5.967 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X14_Y11_N9 3 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 5.967 ns; Loc. = LCFF_X14_Y11_N9; Fanout = 3; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 36.63 % ) " "Info: Total cell delay = 2.186 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.781 ns ( 63.37 % ) " "Info: Total interconnect delay = 3.781 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.380ns 1.508ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.380ns 1.508ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.248 ns - Shortest register register " "Info: - Shortest register to register delay is 1.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst 1 REG LCFF_X14_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N9; Fanout = 3; REG Node = 'register-8_with_CLR:inst4\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU_parallel_8b:inst3\|74181:inst1\|77~159 2 COMB LCCOMB_X14_Y11_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~159'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst ALU_parallel_8b:inst3|74181:inst1|77~159 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.370 ns) 1.140 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 3 COMB LCCOMB_X14_Y11_N18 2 " "Info: 3: + IC(0.377 ns) + CELL(0.370 ns) = 1.140 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU_parallel_8b:inst3|74181:inst1|77~159 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.248 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X14_Y11_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.248 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.871 ns ( 69.79 % ) " "Info: Total cell delay = 0.871 ns ( 69.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.377 ns ( 30.21 % ) " "Info: Total interconnect delay = 0.377 ns ( 30.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst ALU_parallel_8b:inst3|74181:inst1|77~159 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.248 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} ALU_parallel_8b:inst3|74181:inst1|77~159 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.377ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { CLK inst7 inst7~clkctrl register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.967 ns" { CLK {} CLK~combout {} inst7 {} inst7~clkctrl {} register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.380ns 1.508ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst ALU_parallel_8b:inst3|74181:inst1|77~159 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.248 ns" { register-8_with_CLR:inst4|register-4_with_CLR:inst2|inst {} ALU_parallel_8b:inst3|74181:inst1|77~159 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 0.377ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst S0 CLK 8.226 ns register " "Info: tsu for register \"register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst\" (data pin = \"S0\", clock pin = \"CLK\") is 8.226 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.603 ns + Longest pin register " "Info: + Longest pin to register delay is 15.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns S0 1 PIN PIN_102 8 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 8; PIN Node = 'S0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 736 1144 1312 752 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.323 ns) + CELL(0.624 ns) 8.951 ns ALU_parallel_8b:inst3\|74181:inst1\|43~17 2 COMB LCCOMB_X13_Y10_N4 3 " "Info: 2: + IC(7.323 ns) + CELL(0.624 ns) = 8.951 ns; Loc. = LCCOMB_X13_Y10_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|43~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.947 ns" { S0 ALU_parallel_8b:inst3|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.651 ns) 11.070 ns ALU_parallel_8b:inst3\|74181:inst1\|75~106 3 COMB LCCOMB_X14_Y11_N2 1 " "Info: 3: + IC(1.468 ns) + CELL(0.651 ns) = 11.070 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~106'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { ALU_parallel_8b:inst3|74181:inst1|43~17 ALU_parallel_8b:inst3|74181:inst1|75~106 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.624 ns) 13.198 ns ALU_parallel_8b:inst3\|74181:inst1\|75~107 4 COMB LCCOMB_X15_Y17_N0 2 " "Info: 4: + IC(1.504 ns) + CELL(0.624 ns) = 13.198 ns; Loc. = LCCOMB_X15_Y17_N0; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|75~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { ALU_parallel_8b:inst3|74181:inst1|75~106 ALU_parallel_8b:inst3|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 13.770 ns ALU_parallel_8b:inst3\|74181:inst1\|77~157 5 COMB LCCOMB_X15_Y17_N2 1 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 13.770 ns; Loc. = LCCOMB_X15_Y17_N2; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~157'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.206 ns) 15.495 ns ALU_parallel_8b:inst3\|74181:inst1\|77~160 6 COMB LCCOMB_X14_Y11_N18 2 " "Info: 6: + IC(1.519 ns) + CELL(0.206 ns) = 15.495 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|77~160'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.603 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 7 REG LCFF_X14_Y11_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 15.603 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.423 ns ( 21.94 % ) " "Info: Total cell delay = 3.423 ns ( 21.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.180 ns ( 78.06 % ) " "Info: Total interconnect delay = 12.180 ns ( 78.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.603 ns" { S0 ALU_parallel_8b:inst3|74181:inst1|43~17 ALU_parallel_8b:inst3|74181:inst1|75~106 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.603 ns" { S0 {} S0~combout {} ALU_parallel_8b:inst3|74181:inst1|43~17 {} ALU_parallel_8b:inst3|74181:inst1|75~106 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.323ns 1.468ns 1.504ns 0.366ns 1.519ns 0.000ns } { 0.000ns 1.004ns 0.624ns 0.651ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.337 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CLK'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 664 168 336 680 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.370 ns) 2.899 ns inst9 2 COMB LCCOMB_X30_Y6_N4 1 " "Info: 2: + IC(1.379 ns) + CELL(0.370 ns) = 2.899 ns; Loc. = LCCOMB_X30_Y6_N4; Fanout = 1; COMB Node = 'inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CLK inst9 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(0.000 ns) 5.778 ns inst9~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.879 ns) + CELL(0.000 ns) = 5.778 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { inst9 inst9~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 456 832 896 504 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 7.337 ns register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X14_Y11_N19 2 " "Info: 4: + IC(0.893 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X14_Y11_N19; Fanout = 2; REG Node = 'register-8_with_CLR:inst10\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.79 % ) " "Info: Total cell delay = 2.186 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 70.21 % ) " "Info: Total interconnect delay = 5.151 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.603 ns" { S0 ALU_parallel_8b:inst3|74181:inst1|43~17 ALU_parallel_8b:inst3|74181:inst1|75~106 ALU_parallel_8b:inst3|74181:inst1|75~107 ALU_parallel_8b:inst3|74181:inst1|77~157 ALU_parallel_8b:inst3|74181:inst1|77~160 register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.603 ns" { S0 {} S0~combout {} ALU_parallel_8b:inst3|74181:inst1|43~17 {} ALU_parallel_8b:inst3|74181:inst1|75~106 {} ALU_parallel_8b:inst3|74181:inst1|75~107 {} ALU_parallel_8b:inst3|74181:inst1|77~157 {} ALU_parallel_8b:inst3|74181:inst1|77~160 {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.323ns 1.468ns 1.504ns 0.366ns 1.519ns 0.000ns } { 0.000ns 1.004ns 0.624ns 0.651ns 0.624ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK inst9 inst9~clkctrl register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} inst9 {} inst9~clkctrl {} register-8_with_CLR:inst10|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.379ns 2.879ns 0.893ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR1 up6 register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 21.729 ns register " "Info: tco from clock \"CPR1\" to destination pin \"up6\" through register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3\" is 21.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR1 source 8.019 ns + Longest register " "Info: + Longest clock path from clock \"CPR1\" to source register is 8.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CPR1 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.623 ns) 3.410 ns inst8 2 COMB LCCOMB_X30_Y6_N16 1 " "Info: 2: + IC(1.793 ns) + CELL(0.623 ns) = 3.410 ns; Loc. = LCCOMB_X30_Y6_N16; Fanout = 1; COMB Node = 'inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { CPR1 inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.007 ns) + CELL(0.000 ns) 6.417 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.007 ns) + CELL(0.000 ns) = 6.417 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.666 ns) 8.019 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X15_Y17_N17 2 " "Info: 4: + IC(0.936 ns) + CELL(0.666 ns) = 8.019 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 28.47 % ) " "Info: Total cell delay = 2.283 ns ( 28.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 71.53 % ) " "Info: Total interconnect delay = 5.736 ns ( 71.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.019 ns" { CPR1 inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.019 ns" { CPR1 {} CPR1~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.793ns 3.007ns 0.936ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.406 ns + Longest register pin " "Info: + Longest register to pin delay is 13.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X15_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y17_N17; Fanout = 2; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.206 ns) 2.180 ns ALU_parallel_8b:inst3\|74181:inst\|43~17 2 COMB LCCOMB_X13_Y10_N16 3 " "Info: 2: + IC(1.974 ns) + CELL(0.206 ns) = 2.180 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|43~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.206 ns) 4.248 ns ALU_parallel_8b:inst3\|74181:inst\|75~308 3 COMB LCCOMB_X15_Y17_N12 3 " "Info: 3: + IC(1.862 ns) + CELL(0.206 ns) = 4.248 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|75~308'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.068 ns" { ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 4.831 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X15_Y17_N6 3 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 4.831 ns; Loc. = LCCOMB_X15_Y17_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.206 ns) 6.582 ns ALU_parallel_8b:inst3\|74181:inst1\|79 5 COMB LCCOMB_X14_Y11_N0 1 " "Info: 5: + IC(1.545 ns) + CELL(0.206 ns) = 6.582 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 7.153 ns ALU_parallel_8b:inst3\|74181:inst1\|81 6 COMB LCCOMB_X14_Y11_N14 2 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 7.153 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst3|74181:inst1|79 ALU_parallel_8b:inst3|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(3.106 ns) 13.406 ns up6 7 PIN PIN_41 0 " "Info: 7: + IC(3.147 ns) + CELL(3.106 ns) = 13.406 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'up6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { ALU_parallel_8b:inst3|74181:inst1|81 up6 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 128 1800 1976 144 "up6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.136 ns ( 30.85 % ) " "Info: Total cell delay = 4.136 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.270 ns ( 69.15 % ) " "Info: Total interconnect delay = 9.270 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.406 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|79 ALU_parallel_8b:inst3|74181:inst1|81 up6 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.406 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|79 {} ALU_parallel_8b:inst3|74181:inst1|81 {} up6 {} } { 0.000ns 1.974ns 1.862ns 0.377ns 1.545ns 0.365ns 3.147ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.019 ns" { CPR1 inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.019 ns" { CPR1 {} CPR1~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.793ns 3.007ns 0.936ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.406 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 ALU_parallel_8b:inst3|74181:inst|43~17 ALU_parallel_8b:inst3|74181:inst|75~308 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|79 ALU_parallel_8b:inst3|74181:inst1|81 up6 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.406 ns" { register-8_with_CLR:inst5|register-4_with_CLR:inst|inst3 {} ALU_parallel_8b:inst3|74181:inst|43~17 {} ALU_parallel_8b:inst3|74181:inst|75~308 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|79 {} ALU_parallel_8b:inst3|74181:inst1|81 {} up6 {} } { 0.000ns 1.974ns 1.862ns 0.377ns 1.545ns 0.365ns 3.147ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S3 up6 21.151 ns Longest " "Info: Longest tpd from source pin \"S3\" to destination pin \"up6\" is 21.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns S3 1 PIN PIN_105 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 8; PIN Node = 'S3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 784 1144 1312 800 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.440 ns) + CELL(0.647 ns) 9.092 ns ALU_parallel_8b:inst3\|74181:inst\|52~51 2 COMB LCCOMB_X13_Y10_N10 2 " "Info: 2: + IC(7.440 ns) + CELL(0.647 ns) = 9.092 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst\|52~51'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.087 ns" { S3 ALU_parallel_8b:inst3|74181:inst|52~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.615 ns) 10.098 ns ALU_parallel_8b:inst3\|74182:inst2\|31~84 3 COMB LCCOMB_X13_Y10_N6 1 " "Info: 3: + IC(0.391 ns) + CELL(0.615 ns) = 10.098 ns; Loc. = LCCOMB_X13_Y10_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~84'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { ALU_parallel_8b:inst3|74181:inst|52~51 ALU_parallel_8b:inst3|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.624 ns) 12.576 ns ALU_parallel_8b:inst3\|74182:inst2\|31~85 4 COMB LCCOMB_X15_Y17_N6 3 " "Info: 4: + IC(1.854 ns) + CELL(0.624 ns) = 12.576 ns; Loc. = LCCOMB_X15_Y17_N6; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst3\|74182:inst2\|31~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.206 ns) 14.327 ns ALU_parallel_8b:inst3\|74181:inst1\|79 5 COMB LCCOMB_X14_Y11_N0 1 " "Info: 5: + IC(1.545 ns) + CELL(0.206 ns) = 14.327 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|79'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|79 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 14.898 ns ALU_parallel_8b:inst3\|74181:inst1\|81 6 COMB LCCOMB_X14_Y11_N14 2 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 14.898 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst3\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst3|74181:inst1|79 ALU_parallel_8b:inst3|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.147 ns) + CELL(3.106 ns) 21.151 ns up6 7 PIN PIN_41 0 " "Info: 7: + IC(3.147 ns) + CELL(3.106 ns) = 21.151 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'up6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { ALU_parallel_8b:inst3|74181:inst1|81 up6 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 128 1800 1976 144 "up6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.409 ns ( 30.30 % ) " "Info: Total cell delay = 6.409 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.742 ns ( 69.70 % ) " "Info: Total interconnect delay = 14.742 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "21.151 ns" { S3 ALU_parallel_8b:inst3|74181:inst|52~51 ALU_parallel_8b:inst3|74182:inst2|31~84 ALU_parallel_8b:inst3|74182:inst2|31~85 ALU_parallel_8b:inst3|74181:inst1|79 ALU_parallel_8b:inst3|74181:inst1|81 up6 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "21.151 ns" { S3 {} S3~combout {} ALU_parallel_8b:inst3|74181:inst|52~51 {} ALU_parallel_8b:inst3|74182:inst2|31~84 {} ALU_parallel_8b:inst3|74182:inst2|31~85 {} ALU_parallel_8b:inst3|74181:inst1|79 {} ALU_parallel_8b:inst3|74181:inst1|81 {} up6 {} } { 0.000ns 0.000ns 7.440ns 0.391ns 1.854ns 1.545ns 0.365ns 3.147ns } { 0.000ns 1.005ns 0.647ns 0.615ns 0.624ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst u7 CPR1 0.170 ns register " "Info: th for register \"register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst\" (data pin = \"u7\", clock pin = \"CPR1\") is 0.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR1 destination 7.957 ns + Longest register " "Info: + Longest clock path from clock \"CPR1\" to destination register is 7.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CPR1 1 CLK PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 1; CLK Node = 'CPR1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 240 496 664 256 "CPR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.623 ns) 3.410 ns inst8 2 COMB LCCOMB_X30_Y6_N16 1 " "Info: 2: + IC(1.793 ns) + CELL(0.623 ns) = 3.410 ns; Loc. = LCCOMB_X30_Y6_N16; Fanout = 1; COMB Node = 'inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.416 ns" { CPR1 inst8 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.007 ns) + CELL(0.000 ns) 6.417 ns inst8~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(3.007 ns) + CELL(0.000 ns) = 6.417 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { inst8 inst8~clkctrl } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 384 832 896 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 7.957 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X13_Y10_N23 1 " "Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 7.957 ns; Loc. = LCFF_X13_Y10_N23; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 28.69 % ) " "Info: Total cell delay = 2.283 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 71.31 % ) " "Info: Total interconnect delay = 5.674 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { CPR1 inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { CPR1 {} CPR1~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.793ns 3.007ns 0.874ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.093 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns u7 1 PIN PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 2; PIN Node = 'u7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { u7 } "NODE_NAME" } } { "microprogram_calculate.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/microprogram_calculate.bdf" { { 88 776 944 104 "u7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.658 ns) + CELL(0.460 ns) 8.093 ns register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst 2 REG LCFF_X13_Y10_N23 1 " "Info: 2: + IC(6.658 ns) + CELL(0.460 ns) = 8.093 ns; Loc. = LCFF_X13_Y10_N23; Fanout = 1; REG Node = 'register-8_with_CLR:inst5\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.118 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/microprogram_calculate - new/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 17.73 % ) " "Info: Total cell delay = 1.435 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.658 ns ( 82.27 % ) " "Info: Total interconnect delay = 6.658 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.658ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.957 ns" { CPR1 inst8 inst8~clkctrl register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.957 ns" { CPR1 {} CPR1~combout {} inst8 {} inst8~clkctrl {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.793ns 3.007ns 0.874ns } { 0.000ns 0.994ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.093 ns" { u7 register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.093 ns" { u7 {} u7~combout {} register-8_with_CLR:inst5|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 6.658ns } { 0.000ns 0.975ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 13:21:30 2024 " "Info: Processing ended: Sat Apr 13 13:21:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
