Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys.qsys --block-symbol-file --output-directory=/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading LPC_FPGA2/LPC_qsys.qsys
Progress: Reading input file
Progress: Adding JTAG_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_master
Progress: Adding clk_50M [clock_source 15.0]
Progress: Parameterizing module clk_50M
Progress: Adding ddr3_read_master [read_master 1.0]
Progress: Parameterizing module ddr3_read_master
Progress: Adding ddr3_write_master [write_master 1.0]
Progress: Parameterizing module ddr3_write_master
Progress: Adding read_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module read_memory
Progress: Adding sink_ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module sink_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys.qsys --synthesis=VERILOG --output-directory=/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis --family="Cyclone V" --part=5CEFA2F23C8
Progress: Loading LPC_FPGA2/LPC_qsys.qsys
Progress: Reading input file
Progress: Adding JTAG_master [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module JTAG_master
Progress: Adding clk_50M [clock_source 15.0]
Progress: Parameterizing module clk_50M
Progress: Adding ddr3_read_master [read_master 1.0]
Progress: Parameterizing module ddr3_read_master
Progress: Adding ddr3_write_master [write_master 1.0]
Progress: Parameterizing module ddr3_write_master
Progress: Adding read_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module read_memory
Progress: Adding sink_ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module sink_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: LPC_qsys: Generating LPC_qsys "LPC_qsys" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave sink_ram.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave sink_ram.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave sink_ram.s2 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has address signal 32 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave read_memory.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: JTAG_master: "LPC_qsys" instantiated altera_jtag_avalon_master "JTAG_master"
Info: ddr3_read_master: "LPC_qsys" instantiated read_master "ddr3_read_master"
Info: ddr3_write_master: "LPC_qsys" instantiated write_master "ddr3_write_master"
Info: read_memory: Starting RTL generation for module 'LPC_qsys_read_memory'
Info: read_memory:   Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_read_memory --dir=/tmp/alt6606_1289269011906321812.dir/0005_read_memory_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6606_1289269011906321812.dir/0005_read_memory_gen//LPC_qsys_read_memory_component_configuration.pl  --do_build_sim=0  ]
Info: read_memory: Done RTL generation for module 'LPC_qsys_read_memory'
Info: read_memory: "LPC_qsys" instantiated altera_avalon_onchip_memory2 "read_memory"
Info: sink_ram: Starting RTL generation for module 'LPC_qsys_sink_ram'
Info: sink_ram:   Generation command is [exec /home/eric/altera/15.0/quartus/linux64/perl/bin/perl -I /home/eric/altera/15.0/quartus/linux64/perl/lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin/europa -I /home/eric/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/eric/altera/15.0/quartus/sopc_builder/bin -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/eric/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LPC_qsys_sink_ram --dir=/tmp/alt6606_1289269011906321812.dir/0006_sink_ram_gen/ --quartus_dir=/home/eric/altera/15.0/quartus --verilog --config=/tmp/alt6606_1289269011906321812.dir/0006_sink_ram_gen//LPC_qsys_sink_ram_component_configuration.pl  --do_build_sim=0  ]
Info: sink_ram: Done RTL generation for module 'LPC_qsys_sink_ram'
Info: sink_ram: "LPC_qsys" instantiated altera_avalon_onchip_memory2 "sink_ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "LPC_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "LPC_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "LPC_qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "LPC_qsys" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_master" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_master" instantiated channel_adapter "p2b_adapter"
Info: ddr3_write_master_ddr3_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "ddr3_write_master_ddr3_avalon_master_translator"
Info: sink_ram_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sink_ram_s2_translator"
Info: ddr3_write_master_ddr3_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "ddr3_write_master_ddr3_avalon_master_agent"
Info: sink_ram_s2_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sink_ram_s2_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: sink_ram_s2_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sink_ram_s2_burst_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sink_ram_s2_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sink_ram_s2_rsp_width_adapter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: JTAG_master_master_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "JTAG_master_master_limiter"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: LPC_qsys: Done "LPC_qsys" with 40 modules, 63 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
