// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_4.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_4::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_4::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state1 = "1";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state2 = "10";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state3 = "100";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_pp1_stage0 = "1000";
const sc_lv<5> pointwise_conv2d_fix_4::ap_ST_fsm_state9 = "10000";
const bool pointwise_conv2d_fix_4::ap_const_boolean_1 = true;
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_3 = "11";
const bool pointwise_conv2d_fix_4::ap_const_boolean_0 = false;
const sc_lv<1> pointwise_conv2d_fix_4::ap_const_lv1_0 = "0";
const sc_lv<1> pointwise_conv2d_fix_4::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_2 = "10";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_0 = "00000";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_0 = "00000000000000";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_0 = "0000000000";
const sc_lv<23> pointwise_conv2d_fix_4::ap_const_lv23_7FD60D = "11111111101011000001101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_0 = "0000";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_2 = "10";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_4 = "100";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_5 = "101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_6 = "110";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_7 = "111";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_8 = "1000";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_9 = "1001";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_A = "1010";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_B = "1011";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_C = "1100";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_D = "1101";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_4::ap_const_lv4_F = "1111";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_10 = "10000";
const sc_lv<5> pointwise_conv2d_fix_4::ap_const_lv5_1 = "1";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_E69A = "1110011010011010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_C003 = "1100000000000011";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1C17 = "1110000010111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_F91C = "1111100100011100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_D6A = "110101101010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_F46C = "1111010001101100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FFDC = "1111111111011100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FE22 = "1111111000100010";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_2EC = "1011101100";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1B7E = "1101101111110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_1ECE = "1111011001110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_ED6 = "111011010110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_D2BE = "1101001010111110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_15C7 = "1010111000111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_E34D = "1110001101001101";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_DA7B = "1101101001111011";
const sc_lv<2> pointwise_conv2d_fix_4::ap_const_lv2_0 = "00";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_3100 = "11000100000000";
const sc_lv<14> pointwise_conv2d_fix_4::ap_const_lv14_1 = "1";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_1C0 = "111000000";
const sc_lv<10> pointwise_conv2d_fix_4::ap_const_lv10_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_E = "1110";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_1F = "11111";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_16 = "10110";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<16> pointwise_conv2d_fix_4::ap_const_lv16_0 = "0000000000000000";
const sc_lv<15> pointwise_conv2d_fix_4::ap_const_lv15_310 = "1100010000";
const sc_lv<32> pointwise_conv2d_fix_4::ap_const_lv32_4 = "100";

pointwise_conv2d_fix_4::pointwise_conv2d_fix_4(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_164_16_1_1_x_U110 = new network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>("network_mux_164_16_1_1_x_U110");
    network_mux_164_16_1_1_x_U110->din0(ap_var_for_const0);
    network_mux_164_16_1_1_x_U110->din1(ap_var_for_const1);
    network_mux_164_16_1_1_x_U110->din2(ap_var_for_const2);
    network_mux_164_16_1_1_x_U110->din3(ap_var_for_const3);
    network_mux_164_16_1_1_x_U110->din4(ap_var_for_const4);
    network_mux_164_16_1_1_x_U110->din5(ap_var_for_const5);
    network_mux_164_16_1_1_x_U110->din6(ap_var_for_const6);
    network_mux_164_16_1_1_x_U110->din7(ap_var_for_const7);
    network_mux_164_16_1_1_x_U110->din8(ap_var_for_const8);
    network_mux_164_16_1_1_x_U110->din9(ap_var_for_const9);
    network_mux_164_16_1_1_x_U110->din10(ap_var_for_const10);
    network_mux_164_16_1_1_x_U110->din11(ap_var_for_const11);
    network_mux_164_16_1_1_x_U110->din12(ap_var_for_const12);
    network_mux_164_16_1_1_x_U110->din13(ap_var_for_const13);
    network_mux_164_16_1_1_x_U110->din14(ap_var_for_const14);
    network_mux_164_16_1_1_x_U110->din15(ap_var_for_const15);
    network_mux_164_16_1_1_x_U110->din16(tmp_8_fu_324_p17);
    network_mux_164_16_1_1_x_U110->dout(tmp_8_fu_324_p18);
    network_mux_164_32_1_1_U111 = new network_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>("network_mux_164_32_1_1_U111");
    network_mux_164_32_1_1_U111->din0(kernel_buffer_15_fu_140);
    network_mux_164_32_1_1_U111->din1(kernel_buffer_15_1_fu_144);
    network_mux_164_32_1_1_U111->din2(kernel_buffer_15_2_fu_148);
    network_mux_164_32_1_1_U111->din3(kernel_buffer_15_3_fu_152);
    network_mux_164_32_1_1_U111->din4(kernel_buffer_15_4_fu_156);
    network_mux_164_32_1_1_U111->din5(kernel_buffer_15_5_fu_160);
    network_mux_164_32_1_1_U111->din6(kernel_buffer_15_6_fu_164);
    network_mux_164_32_1_1_U111->din7(kernel_buffer_15_7_fu_168);
    network_mux_164_32_1_1_U111->din8(kernel_buffer_15_8_fu_172);
    network_mux_164_32_1_1_U111->din9(kernel_buffer_15_9_fu_176);
    network_mux_164_32_1_1_U111->din10(kernel_buffer_15_10_fu_180);
    network_mux_164_32_1_1_U111->din11(kernel_buffer_15_11_fu_184);
    network_mux_164_32_1_1_U111->din12(kernel_buffer_15_12_fu_188);
    network_mux_164_32_1_1_U111->din13(kernel_buffer_15_13_fu_192);
    network_mux_164_32_1_1_U111->din14(kernel_buffer_15_14_fu_196);
    network_mux_164_32_1_1_U111->din15(kernel_buffer_15_15_fu_200);
    network_mux_164_32_1_1_U111->din16(trunc_ln37_reg_1003_pp1_iter1_reg);
    network_mux_164_32_1_1_U111->dout(tmp_9_fu_735_p18);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U112 = new network_mac_muladd_11ns_5ns_11s_15_1_1<1,1,11,5,11,15>("network_mac_muladd_11ns_5ns_11s_15_1_1_U112");
    network_mac_muladd_11ns_5ns_11s_15_1_1_U112->din0(grp_fu_847_p0);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U112->din1(grp_fu_847_p1);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U112->din2(select_ln32_3_reg_998);
    network_mac_muladd_11ns_5ns_11s_15_1_1_U112->dout(grp_fu_847_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln30_fu_492_p2);
    sensitive << ( indvar_flatten18_reg_241 );

    SC_METHOD(thread_add_ln31_fu_646_p2);
    sensitive << ( indvar_flatten_reg_263 );

    SC_METHOD(thread_add_ln37_2_fu_622_p2);
    sensitive << ( select_ln37_1_fu_548_p3 );
    sensitive << ( zext_ln34_1_fu_610_p1 );

    SC_METHOD(thread_add_ln37_fu_480_p2);
    sensitive << ( sub_ln37_fu_470_p2 );
    sensitive << ( zext_ln34_fu_476_p1 );

    SC_METHOD(thread_add_ln44_fu_682_p2);
    sensitive << ( select_ln37_1_reg_972 );
    sensitive << ( zext_ln32_fu_660_p1 );

    SC_METHOD(thread_and_ln37_fu_576_p2);
    sensitive << ( icmp_ln34_fu_570_p2 );
    sensitive << ( xor_ln37_fu_564_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state4_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state4);
    sensitive << ( icmp_ln30_fu_486_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_ap_phi_mux_in_d_0_phi_fu_301_p4);
    sensitive << ( in_d_0_reg_297 );
    sensitive << ( icmp_ln30_reg_963 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( in_d_reg_1008 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_278_p4);
    sensitive << ( out_w_0_reg_274 );
    sensitive << ( icmp_ln30_reg_963 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln32_2_reg_992 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_buffer_fu_800_p2);
    sensitive << ( select_ln32_fu_780_p3 );
    sensitive << ( sext_ln37_2_fu_796_p1 );

    SC_METHOD(thread_grp_fu_847_p0);
    sensitive << ( icmp_ln30_reg_963 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_grp_fu_847_p1);
    sensitive << ( icmp_ln30_reg_963 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_847_p10 );

    SC_METHOD(thread_grp_fu_847_p10);
    sensitive << ( select_ln32_1_reg_987 );

    SC_METHOD(thread_i_fu_314_p2);
    sensitive << ( i_0_reg_230 );

    SC_METHOD(thread_icmp_ln24_fu_308_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_230 );

    SC_METHOD(thread_icmp_ln30_fu_486_p2);
    sensitive << ( indvar_flatten18_reg_241 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln31_fu_504_p2);
    sensitive << ( indvar_flatten_reg_263 );
    sensitive << ( icmp_ln30_fu_486_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln34_1_fu_677_p2);
    sensitive << ( icmp_ln30_reg_963 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( in_d_reg_1008 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_icmp_ln34_fu_570_p2);
    sensitive << ( icmp_ln30_fu_486_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_301_p4 );

    SC_METHOD(thread_in_d_fu_640_p2);
    sensitive << ( select_ln32_1_fu_602_p3 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln37_5_fu_672_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_kernel_buffer_0_fu_362_p1);
    sensitive << ( tmp_8_fu_324_p18 );

    SC_METHOD(thread_mul_ln37_fu_775_p0);
    sensitive << ( input_load_reg_1033 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln37_fu_775_p2);
    sensitive << ( tmp_9_reg_1038 );
    sensitive << ( mul_ln37_fu_775_p0 );

    SC_METHOD(thread_or_ln32_fu_596_p2);
    sensitive << ( icmp_ln31_fu_504_p2 );
    sensitive << ( and_ln37_fu_576_p2 );

    SC_METHOD(thread_out_h_fu_498_p2);
    sensitive << ( out_h_0_reg_252 );

    SC_METHOD(thread_out_w_fu_590_p2);
    sensitive << ( select_ln37_fu_510_p3 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln44_fu_842_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( select_ln43_fu_824_p3 );
    sensitive << ( trunc_ln43_fu_814_p1 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln34_1_reg_1024_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_select_ln30_fu_582_p3);
    sensitive << ( out_h_0_reg_252 );
    sensitive << ( icmp_ln31_fu_504_p2 );
    sensitive << ( out_h_fu_498_p2 );

    SC_METHOD(thread_select_ln31_fu_652_p3);
    sensitive << ( icmp_ln31_fu_504_p2 );
    sensitive << ( add_ln31_fu_646_p2 );

    SC_METHOD(thread_select_ln32_1_fu_602_p3);
    sensitive << ( or_ln32_fu_596_p2 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_301_p4 );

    SC_METHOD(thread_select_ln32_2_fu_614_p3);
    sensitive << ( select_ln37_fu_510_p3 );
    sensitive << ( and_ln37_fu_576_p2 );
    sensitive << ( out_w_fu_590_p2 );

    SC_METHOD(thread_select_ln32_3_fu_628_p3);
    sensitive << ( and_ln37_fu_576_p2 );
    sensitive << ( add_ln37_2_fu_622_p2 );
    sensitive << ( select_ln37_2_fu_556_p3 );

    SC_METHOD(thread_select_ln32_fu_780_p3);
    sensitive << ( buffer_0_reg_285 );
    sensitive << ( or_ln32_reg_982_pp1_iter3_reg );

    SC_METHOD(thread_select_ln37_1_fu_548_p3);
    sensitive << ( sub_ln37_fu_470_p2 );
    sensitive << ( icmp_ln31_fu_504_p2 );
    sensitive << ( sub_ln37_1_fu_542_p2 );

    SC_METHOD(thread_select_ln37_2_fu_556_p3);
    sensitive << ( icmp_ln31_fu_504_p2 );
    sensitive << ( sub_ln37_1_fu_542_p2 );
    sensitive << ( add_ln37_fu_480_p2 );

    SC_METHOD(thread_select_ln37_fu_510_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_278_p4 );
    sensitive << ( icmp_ln31_fu_504_p2 );

    SC_METHOD(thread_select_ln43_fu_824_p3);
    sensitive << ( xor_ln43_fu_818_p2 );

    SC_METHOD(thread_sext_ln37_2_fu_796_p1);
    sensitive << ( trunc_ln37_2_fu_787_p4 );

    SC_METHOD(thread_sext_ln37_fu_669_p1);
    sensitive << ( grp_fu_847_p3 );

    SC_METHOD(thread_sext_ln44_fu_839_p1);
    sensitive << ( add_ln44_reg_1028_pp1_iter3_reg );

    SC_METHOD(thread_shl_ln37_4_fu_458_p3);
    sensitive << ( out_h_0_reg_252 );

    SC_METHOD(thread_shl_ln37_4_mid1_fu_530_p3);
    sensitive << ( out_h_fu_498_p2 );

    SC_METHOD(thread_shl_ln37_mid1_fu_518_p3);
    sensitive << ( out_h_fu_498_p2 );

    SC_METHOD(thread_shl_ln_fu_446_p3);
    sensitive << ( out_h_0_reg_252 );

    SC_METHOD(thread_sub_ln37_1_fu_542_p2);
    sensitive << ( zext_ln37_2_fu_526_p1 );
    sensitive << ( zext_ln37_3_fu_538_p1 );

    SC_METHOD(thread_sub_ln37_fu_470_p2);
    sensitive << ( zext_ln37_fu_454_p1 );
    sensitive << ( zext_ln37_1_fu_466_p1 );

    SC_METHOD(thread_tmp_1_fu_806_p3);
    sensitive << ( buffer_fu_800_p2 );

    SC_METHOD(thread_tmp_8_fu_324_p17);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_230 );

    SC_METHOD(thread_trunc_ln26_fu_320_p1);
    sensitive << ( i_0_reg_230 );

    SC_METHOD(thread_trunc_ln37_2_fu_787_p4);
    sensitive << ( mul_ln37_reg_1043 );

    SC_METHOD(thread_trunc_ln37_fu_636_p1);
    sensitive << ( select_ln32_1_fu_602_p3 );

    SC_METHOD(thread_trunc_ln43_fu_814_p1);
    sensitive << ( buffer_fu_800_p2 );

    SC_METHOD(thread_xor_ln37_fu_564_p2);
    sensitive << ( icmp_ln31_fu_504_p2 );

    SC_METHOD(thread_xor_ln43_fu_818_p2);
    sensitive << ( tmp_1_fu_806_p3 );

    SC_METHOD(thread_zext_ln32_fu_660_p1);
    sensitive << ( select_ln32_2_reg_992 );

    SC_METHOD(thread_zext_ln34_1_fu_610_p1);
    sensitive << ( out_w_fu_590_p2 );

    SC_METHOD(thread_zext_ln34_fu_476_p1);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_278_p4 );

    SC_METHOD(thread_zext_ln37_1_fu_466_p1);
    sensitive << ( shl_ln37_4_fu_458_p3 );

    SC_METHOD(thread_zext_ln37_2_fu_526_p1);
    sensitive << ( shl_ln37_mid1_fu_518_p3 );

    SC_METHOD(thread_zext_ln37_3_fu_538_p1);
    sensitive << ( shl_ln37_4_mid1_fu_530_p3 );

    SC_METHOD(thread_zext_ln37_5_fu_672_p1);
    sensitive << ( sext_ln37_fu_669_p1 );

    SC_METHOD(thread_zext_ln37_fu_454_p1);
    sensitive << ( shl_ln_fu_446_p3 );

    SC_METHOD(thread_zext_ln44_fu_842_p1);
    sensitive << ( sext_ln44_fu_839_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln30_fu_486_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln24_fu_308_p2 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    ap_CS_fsm = "00001";
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_4_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten18_reg_241, "indvar_flatten18_reg_241");
    sc_trace(mVcdFile, out_h_0_reg_252, "out_h_0_reg_252");
    sc_trace(mVcdFile, indvar_flatten_reg_263, "indvar_flatten_reg_263");
    sc_trace(mVcdFile, out_w_0_reg_274, "out_w_0_reg_274");
    sc_trace(mVcdFile, buffer_0_reg_285, "buffer_0_reg_285");
    sc_trace(mVcdFile, in_d_0_reg_297, "in_d_0_reg_297");
    sc_trace(mVcdFile, i_fu_314_p2, "i_fu_314_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln30_fu_486_p2, "icmp_ln30_fu_486_p2");
    sc_trace(mVcdFile, icmp_ln30_reg_963, "icmp_ln30_reg_963");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state4_pp1_stage0_iter0, "ap_block_state4_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter1, "ap_block_state5_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter2, "ap_block_state6_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter3, "ap_block_state7_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter4, "ap_block_state8_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln30_reg_963_pp1_iter1_reg, "icmp_ln30_reg_963_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln30_reg_963_pp1_iter2_reg, "icmp_ln30_reg_963_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln30_reg_963_pp1_iter3_reg, "icmp_ln30_reg_963_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln30_fu_492_p2, "add_ln30_fu_492_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, select_ln37_1_fu_548_p3, "select_ln37_1_fu_548_p3");
    sc_trace(mVcdFile, select_ln37_1_reg_972, "select_ln37_1_reg_972");
    sc_trace(mVcdFile, select_ln30_fu_582_p3, "select_ln30_fu_582_p3");
    sc_trace(mVcdFile, or_ln32_fu_596_p2, "or_ln32_fu_596_p2");
    sc_trace(mVcdFile, or_ln32_reg_982, "or_ln32_reg_982");
    sc_trace(mVcdFile, or_ln32_reg_982_pp1_iter1_reg, "or_ln32_reg_982_pp1_iter1_reg");
    sc_trace(mVcdFile, or_ln32_reg_982_pp1_iter2_reg, "or_ln32_reg_982_pp1_iter2_reg");
    sc_trace(mVcdFile, or_ln32_reg_982_pp1_iter3_reg, "or_ln32_reg_982_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln32_1_fu_602_p3, "select_ln32_1_fu_602_p3");
    sc_trace(mVcdFile, select_ln32_1_reg_987, "select_ln32_1_reg_987");
    sc_trace(mVcdFile, select_ln32_2_fu_614_p3, "select_ln32_2_fu_614_p3");
    sc_trace(mVcdFile, select_ln32_2_reg_992, "select_ln32_2_reg_992");
    sc_trace(mVcdFile, select_ln32_3_fu_628_p3, "select_ln32_3_fu_628_p3");
    sc_trace(mVcdFile, select_ln32_3_reg_998, "select_ln32_3_reg_998");
    sc_trace(mVcdFile, trunc_ln37_fu_636_p1, "trunc_ln37_fu_636_p1");
    sc_trace(mVcdFile, trunc_ln37_reg_1003, "trunc_ln37_reg_1003");
    sc_trace(mVcdFile, trunc_ln37_reg_1003_pp1_iter1_reg, "trunc_ln37_reg_1003_pp1_iter1_reg");
    sc_trace(mVcdFile, in_d_fu_640_p2, "in_d_fu_640_p2");
    sc_trace(mVcdFile, in_d_reg_1008, "in_d_reg_1008");
    sc_trace(mVcdFile, select_ln31_fu_652_p3, "select_ln31_fu_652_p3");
    sc_trace(mVcdFile, icmp_ln34_1_fu_677_p2, "icmp_ln34_1_fu_677_p2");
    sc_trace(mVcdFile, icmp_ln34_1_reg_1024, "icmp_ln34_1_reg_1024");
    sc_trace(mVcdFile, icmp_ln34_1_reg_1024_pp1_iter2_reg, "icmp_ln34_1_reg_1024_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln34_1_reg_1024_pp1_iter3_reg, "icmp_ln34_1_reg_1024_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln44_fu_682_p2, "add_ln44_fu_682_p2");
    sc_trace(mVcdFile, add_ln44_reg_1028, "add_ln44_reg_1028");
    sc_trace(mVcdFile, add_ln44_reg_1028_pp1_iter2_reg, "add_ln44_reg_1028_pp1_iter2_reg");
    sc_trace(mVcdFile, add_ln44_reg_1028_pp1_iter3_reg, "add_ln44_reg_1028_pp1_iter3_reg");
    sc_trace(mVcdFile, input_load_reg_1033, "input_load_reg_1033");
    sc_trace(mVcdFile, tmp_9_fu_735_p18, "tmp_9_fu_735_p18");
    sc_trace(mVcdFile, tmp_9_reg_1038, "tmp_9_reg_1038");
    sc_trace(mVcdFile, mul_ln37_fu_775_p2, "mul_ln37_fu_775_p2");
    sc_trace(mVcdFile, mul_ln37_reg_1043, "mul_ln37_reg_1043");
    sc_trace(mVcdFile, buffer_fu_800_p2, "buffer_fu_800_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state4, "ap_condition_pp1_exit_iter0_state4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, i_0_reg_230, "i_0_reg_230");
    sc_trace(mVcdFile, icmp_ln24_fu_308_p2, "icmp_ln24_fu_308_p2");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_278_p4, "ap_phi_mux_out_w_0_phi_fu_278_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_in_d_0_phi_fu_301_p4, "ap_phi_mux_in_d_0_phi_fu_301_p4");
    sc_trace(mVcdFile, zext_ln37_5_fu_672_p1, "zext_ln37_5_fu_672_p1");
    sc_trace(mVcdFile, zext_ln44_fu_842_p1, "zext_ln44_fu_842_p1");
    sc_trace(mVcdFile, kernel_buffer_15_fu_140, "kernel_buffer_15_fu_140");
    sc_trace(mVcdFile, kernel_buffer_0_fu_362_p1, "kernel_buffer_0_fu_362_p1");
    sc_trace(mVcdFile, trunc_ln26_fu_320_p1, "trunc_ln26_fu_320_p1");
    sc_trace(mVcdFile, kernel_buffer_15_1_fu_144, "kernel_buffer_15_1_fu_144");
    sc_trace(mVcdFile, kernel_buffer_15_2_fu_148, "kernel_buffer_15_2_fu_148");
    sc_trace(mVcdFile, kernel_buffer_15_3_fu_152, "kernel_buffer_15_3_fu_152");
    sc_trace(mVcdFile, kernel_buffer_15_4_fu_156, "kernel_buffer_15_4_fu_156");
    sc_trace(mVcdFile, kernel_buffer_15_5_fu_160, "kernel_buffer_15_5_fu_160");
    sc_trace(mVcdFile, kernel_buffer_15_6_fu_164, "kernel_buffer_15_6_fu_164");
    sc_trace(mVcdFile, kernel_buffer_15_7_fu_168, "kernel_buffer_15_7_fu_168");
    sc_trace(mVcdFile, kernel_buffer_15_8_fu_172, "kernel_buffer_15_8_fu_172");
    sc_trace(mVcdFile, kernel_buffer_15_9_fu_176, "kernel_buffer_15_9_fu_176");
    sc_trace(mVcdFile, kernel_buffer_15_10_fu_180, "kernel_buffer_15_10_fu_180");
    sc_trace(mVcdFile, kernel_buffer_15_11_fu_184, "kernel_buffer_15_11_fu_184");
    sc_trace(mVcdFile, kernel_buffer_15_12_fu_188, "kernel_buffer_15_12_fu_188");
    sc_trace(mVcdFile, kernel_buffer_15_13_fu_192, "kernel_buffer_15_13_fu_192");
    sc_trace(mVcdFile, kernel_buffer_15_14_fu_196, "kernel_buffer_15_14_fu_196");
    sc_trace(mVcdFile, kernel_buffer_15_15_fu_200, "kernel_buffer_15_15_fu_200");
    sc_trace(mVcdFile, tmp_8_fu_324_p17, "tmp_8_fu_324_p17");
    sc_trace(mVcdFile, tmp_8_fu_324_p18, "tmp_8_fu_324_p18");
    sc_trace(mVcdFile, shl_ln_fu_446_p3, "shl_ln_fu_446_p3");
    sc_trace(mVcdFile, shl_ln37_4_fu_458_p3, "shl_ln37_4_fu_458_p3");
    sc_trace(mVcdFile, zext_ln37_fu_454_p1, "zext_ln37_fu_454_p1");
    sc_trace(mVcdFile, zext_ln37_1_fu_466_p1, "zext_ln37_1_fu_466_p1");
    sc_trace(mVcdFile, sub_ln37_fu_470_p2, "sub_ln37_fu_470_p2");
    sc_trace(mVcdFile, zext_ln34_fu_476_p1, "zext_ln34_fu_476_p1");
    sc_trace(mVcdFile, icmp_ln31_fu_504_p2, "icmp_ln31_fu_504_p2");
    sc_trace(mVcdFile, out_h_fu_498_p2, "out_h_fu_498_p2");
    sc_trace(mVcdFile, shl_ln37_mid1_fu_518_p3, "shl_ln37_mid1_fu_518_p3");
    sc_trace(mVcdFile, shl_ln37_4_mid1_fu_530_p3, "shl_ln37_4_mid1_fu_530_p3");
    sc_trace(mVcdFile, zext_ln37_2_fu_526_p1, "zext_ln37_2_fu_526_p1");
    sc_trace(mVcdFile, zext_ln37_3_fu_538_p1, "zext_ln37_3_fu_538_p1");
    sc_trace(mVcdFile, sub_ln37_1_fu_542_p2, "sub_ln37_1_fu_542_p2");
    sc_trace(mVcdFile, add_ln37_fu_480_p2, "add_ln37_fu_480_p2");
    sc_trace(mVcdFile, icmp_ln34_fu_570_p2, "icmp_ln34_fu_570_p2");
    sc_trace(mVcdFile, xor_ln37_fu_564_p2, "xor_ln37_fu_564_p2");
    sc_trace(mVcdFile, select_ln37_fu_510_p3, "select_ln37_fu_510_p3");
    sc_trace(mVcdFile, and_ln37_fu_576_p2, "and_ln37_fu_576_p2");
    sc_trace(mVcdFile, out_w_fu_590_p2, "out_w_fu_590_p2");
    sc_trace(mVcdFile, zext_ln34_1_fu_610_p1, "zext_ln34_1_fu_610_p1");
    sc_trace(mVcdFile, add_ln37_2_fu_622_p2, "add_ln37_2_fu_622_p2");
    sc_trace(mVcdFile, select_ln37_2_fu_556_p3, "select_ln37_2_fu_556_p3");
    sc_trace(mVcdFile, add_ln31_fu_646_p2, "add_ln31_fu_646_p2");
    sc_trace(mVcdFile, grp_fu_847_p3, "grp_fu_847_p3");
    sc_trace(mVcdFile, sext_ln37_fu_669_p1, "sext_ln37_fu_669_p1");
    sc_trace(mVcdFile, zext_ln32_fu_660_p1, "zext_ln32_fu_660_p1");
    sc_trace(mVcdFile, mul_ln37_fu_775_p0, "mul_ln37_fu_775_p0");
    sc_trace(mVcdFile, trunc_ln37_2_fu_787_p4, "trunc_ln37_2_fu_787_p4");
    sc_trace(mVcdFile, select_ln32_fu_780_p3, "select_ln32_fu_780_p3");
    sc_trace(mVcdFile, sext_ln37_2_fu_796_p1, "sext_ln37_2_fu_796_p1");
    sc_trace(mVcdFile, tmp_1_fu_806_p3, "tmp_1_fu_806_p3");
    sc_trace(mVcdFile, xor_ln43_fu_818_p2, "xor_ln43_fu_818_p2");
    sc_trace(mVcdFile, select_ln43_fu_824_p3, "select_ln43_fu_824_p3");
    sc_trace(mVcdFile, trunc_ln43_fu_814_p1, "trunc_ln43_fu_814_p1");
    sc_trace(mVcdFile, sext_ln44_fu_839_p1, "sext_ln44_fu_839_p1");
    sc_trace(mVcdFile, grp_fu_847_p0, "grp_fu_847_p0");
    sc_trace(mVcdFile, grp_fu_847_p1, "grp_fu_847_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_847_p10, "grp_fu_847_p10");
#endif

    }
}

pointwise_conv2d_fix_4::~pointwise_conv2d_fix_4() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_164_16_1_1_x_U110;
    delete network_mux_164_32_1_1_U111;
    delete network_mac_muladd_11ns_5ns_11s_15_1_1_U112;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_E69A;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_C003;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_1C17;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_F91C;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_D6A;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_F46C;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_FFDC;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_FE22;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_2EC;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_1B7E;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_1ECE;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_ED6;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_D2BE;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_15C7;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_E34D;
}

void pointwise_conv2d_fix_4::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_DA7B;
}

void pointwise_conv2d_fix_4::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state4.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state4.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state4.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        buffer_0_reg_285 = ap_const_lv23_7FD60D;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(icmp_ln30_reg_963_pp1_iter3_reg.read(), ap_const_lv1_0))) {
        buffer_0_reg_285 = buffer_fu_800_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_0_reg_230 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()))) {
        i_0_reg_230 = i_fu_314_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        in_d_0_reg_297 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln30_reg_963.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        in_d_0_reg_297 = in_d_reg_1008.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten18_reg_241 = ap_const_lv14_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_0))) {
        indvar_flatten18_reg_241 = add_ln30_fu_492_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvar_flatten_reg_263 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_263 = select_ln31_fu_652_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_h_0_reg_252 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_0))) {
        out_h_0_reg_252 = select_ln30_fu_582_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_w_0_reg_274 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln30_reg_963.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        out_w_0_reg_274 = select_ln32_2_reg_992.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln34_1_fu_677_p2.read(), ap_const_lv1_1))) {
        add_ln44_reg_1028 = add_ln44_fu_682_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln44_reg_1028_pp1_iter2_reg = add_ln44_reg_1028.read();
        add_ln44_reg_1028_pp1_iter3_reg = add_ln44_reg_1028_pp1_iter2_reg.read();
        icmp_ln30_reg_963_pp1_iter2_reg = icmp_ln30_reg_963_pp1_iter1_reg.read();
        icmp_ln30_reg_963_pp1_iter3_reg = icmp_ln30_reg_963_pp1_iter2_reg.read();
        icmp_ln34_1_reg_1024_pp1_iter2_reg = icmp_ln34_1_reg_1024.read();
        icmp_ln34_1_reg_1024_pp1_iter3_reg = icmp_ln34_1_reg_1024_pp1_iter2_reg.read();
        or_ln32_reg_982_pp1_iter2_reg = or_ln32_reg_982_pp1_iter1_reg.read();
        or_ln32_reg_982_pp1_iter3_reg = or_ln32_reg_982_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln30_reg_963 = icmp_ln30_fu_486_p2.read();
        icmp_ln30_reg_963_pp1_iter1_reg = icmp_ln30_reg_963.read();
        or_ln32_reg_982_pp1_iter1_reg = or_ln32_reg_982.read();
        trunc_ln37_reg_1003_pp1_iter1_reg = trunc_ln37_reg_1003.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln30_reg_963.read(), ap_const_lv1_0))) {
        icmp_ln34_1_reg_1024 = icmp_ln34_1_fu_677_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_0))) {
        in_d_reg_1008 = in_d_fu_640_p2.read();
        select_ln32_2_reg_992 = select_ln32_2_fu_614_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln30_reg_963_pp1_iter1_reg.read(), ap_const_lv1_0))) {
        input_load_reg_1033 = input_r_q0.read();
        tmp_9_reg_1038 = tmp_9_fu_735_p18.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_A))) {
        kernel_buffer_15_10_fu_180 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_B))) {
        kernel_buffer_15_11_fu_184 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_C))) {
        kernel_buffer_15_12_fu_188 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_D))) {
        kernel_buffer_15_13_fu_192 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_E))) {
        kernel_buffer_15_14_fu_196 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_F))) {
        kernel_buffer_15_15_fu_200 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_1))) {
        kernel_buffer_15_1_fu_144 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_2))) {
        kernel_buffer_15_2_fu_148 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_3))) {
        kernel_buffer_15_3_fu_152 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_4))) {
        kernel_buffer_15_4_fu_156 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_5))) {
        kernel_buffer_15_5_fu_160 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_6))) {
        kernel_buffer_15_6_fu_164 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_7))) {
        kernel_buffer_15_7_fu_168 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_8))) {
        kernel_buffer_15_8_fu_172 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_9))) {
        kernel_buffer_15_9_fu_176 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()) && esl_seteq<1,4,4>(trunc_ln26_fu_320_p1.read(), ap_const_lv4_0))) {
        kernel_buffer_15_fu_140 = kernel_buffer_0_fu_362_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln30_reg_963_pp1_iter2_reg.read(), ap_const_lv1_0))) {
        mul_ln37_reg_1043 = mul_ln37_fu_775_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_0))) {
        or_ln32_reg_982 = or_ln32_fu_596_p2.read();
        select_ln32_1_reg_987 = select_ln32_1_fu_602_p3.read();
        select_ln32_3_reg_998 = select_ln32_3_fu_628_p3.read();
        select_ln37_1_reg_972 = select_ln37_1_fu_548_p3.read();
        trunc_ln37_reg_1003 = trunc_ln37_fu_636_p1.read();
    }
}

void pointwise_conv2d_fix_4::thread_add_ln30_fu_492_p2() {
    add_ln30_fu_492_p2 = (!indvar_flatten18_reg_241.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten18_reg_241.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void pointwise_conv2d_fix_4::thread_add_ln31_fu_646_p2() {
    add_ln31_fu_646_p2 = (!indvar_flatten_reg_263.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten_reg_263.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void pointwise_conv2d_fix_4::thread_add_ln37_2_fu_622_p2() {
    add_ln37_2_fu_622_p2 = (!zext_ln34_1_fu_610_p1.read().is_01() || !select_ln37_1_fu_548_p3.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln34_1_fu_610_p1.read()) + sc_biguint<11>(select_ln37_1_fu_548_p3.read()));
}

void pointwise_conv2d_fix_4::thread_add_ln37_fu_480_p2() {
    add_ln37_fu_480_p2 = (!sub_ln37_fu_470_p2.read().is_01() || !zext_ln34_fu_476_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(sub_ln37_fu_470_p2.read()) + sc_biguint<11>(zext_ln34_fu_476_p1.read()));
}

void pointwise_conv2d_fix_4::thread_add_ln44_fu_682_p2() {
    add_ln44_fu_682_p2 = (!zext_ln32_fu_660_p1.read().is_01() || !select_ln37_1_reg_972.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln32_fu_660_p1.read()) + sc_biguint<11>(select_ln37_1_reg_972.read()));
}

void pointwise_conv2d_fix_4::thread_and_ln37_fu_576_p2() {
    and_ln37_fu_576_p2 = (icmp_ln34_fu_570_p2.read() & xor_ln37_fu_564_p2.read());
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_4::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state4_pp1_stage0_iter0() {
    ap_block_state4_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state5_pp1_stage0_iter1() {
    ap_block_state5_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state6_pp1_stage0_iter2() {
    ap_block_state6_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state7_pp1_stage0_iter3() {
    ap_block_state7_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_block_state8_pp1_stage0_iter4() {
    ap_block_state8_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_4::thread_ap_condition_pp1_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state4 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_4::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_ap_phi_mux_in_d_0_phi_fu_301_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln30_reg_963.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_in_d_0_phi_fu_301_p4 = in_d_reg_1008.read();
    } else {
        ap_phi_mux_in_d_0_phi_fu_301_p4 = in_d_0_reg_297.read();
    }
}

void pointwise_conv2d_fix_4::thread_ap_phi_mux_out_w_0_phi_fu_278_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln30_reg_963.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_278_p4 = select_ln32_2_reg_992.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_278_p4 = out_w_0_reg_274.read();
    }
}

void pointwise_conv2d_fix_4::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_buffer_fu_800_p2() {
    buffer_fu_800_p2 = (!select_ln32_fu_780_p3.read().is_01() || !sext_ln37_2_fu_796_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(select_ln32_fu_780_p3.read()) + sc_bigint<23>(sext_ln37_2_fu_796_p1.read()));
}

void pointwise_conv2d_fix_4::thread_grp_fu_847_p0() {
    grp_fu_847_p0 =  (sc_lv<11>) (ap_const_lv15_310);
}

void pointwise_conv2d_fix_4::thread_grp_fu_847_p1() {
    grp_fu_847_p1 =  (sc_lv<5>) (grp_fu_847_p10.read());
}

void pointwise_conv2d_fix_4::thread_grp_fu_847_p10() {
    grp_fu_847_p10 = esl_zext<15,5>(select_ln32_1_reg_987.read());
}

void pointwise_conv2d_fix_4::thread_i_fu_314_p2() {
    i_fu_314_p2 = (!i_0_reg_230.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(i_0_reg_230.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void pointwise_conv2d_fix_4::thread_icmp_ln24_fu_308_p2() {
    icmp_ln24_fu_308_p2 = (!i_0_reg_230.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_230.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_icmp_ln30_fu_486_p2() {
    icmp_ln30_fu_486_p2 = (!indvar_flatten18_reg_241.read().is_01() || !ap_const_lv14_3100.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten18_reg_241.read() == ap_const_lv14_3100);
}

void pointwise_conv2d_fix_4::thread_icmp_ln31_fu_504_p2() {
    icmp_ln31_fu_504_p2 = (!indvar_flatten_reg_263.read().is_01() || !ap_const_lv10_1C0.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_263.read() == ap_const_lv10_1C0);
}

void pointwise_conv2d_fix_4::thread_icmp_ln34_1_fu_677_p2() {
    icmp_ln34_1_fu_677_p2 = (!in_d_reg_1008.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(in_d_reg_1008.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_icmp_ln34_fu_570_p2() {
    icmp_ln34_fu_570_p2 = (!ap_phi_mux_in_d_0_phi_fu_301_p4.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_d_0_phi_fu_301_p4.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_4::thread_in_d_fu_640_p2() {
    in_d_fu_640_p2 = (!ap_const_lv5_1.is_01() || !select_ln32_1_fu_602_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln32_1_fu_602_p3.read()));
}

void pointwise_conv2d_fix_4::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln37_5_fu_672_p1.read());
}

void pointwise_conv2d_fix_4::thread_input_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_kernel_buffer_0_fu_362_p1() {
    kernel_buffer_0_fu_362_p1 = esl_sext<32,16>(tmp_8_fu_324_p18.read());
}

void pointwise_conv2d_fix_4::thread_mul_ln37_fu_775_p0() {
    mul_ln37_fu_775_p0 = input_load_reg_1033.read();
}

void pointwise_conv2d_fix_4::thread_mul_ln37_fu_775_p2() {
    mul_ln37_fu_775_p2 = (!mul_ln37_fu_775_p0.read().is_01() || !tmp_9_reg_1038.read().is_01())? sc_lv<32>(): sc_bigint<16>(mul_ln37_fu_775_p0.read()) * sc_bigint<32>(tmp_9_reg_1038.read());
}

void pointwise_conv2d_fix_4::thread_or_ln32_fu_596_p2() {
    or_ln32_fu_596_p2 = (and_ln37_fu_576_p2.read() | icmp_ln31_fu_504_p2.read());
}

void pointwise_conv2d_fix_4::thread_out_h_fu_498_p2() {
    out_h_fu_498_p2 = (!ap_const_lv5_1.is_01() || !out_h_0_reg_252.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_h_0_reg_252.read()));
}

void pointwise_conv2d_fix_4::thread_out_w_fu_590_p2() {
    out_w_fu_590_p2 = (!ap_const_lv5_1.is_01() || !select_ln37_fu_510_p3.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln37_fu_510_p3.read()));
}

void pointwise_conv2d_fix_4::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln44_fu_842_p1.read());
}

void pointwise_conv2d_fix_4::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_output_r_d0() {
    output_r_d0 = (select_ln43_fu_824_p3.read() & trunc_ln43_fu_814_p1.read());
}

void pointwise_conv2d_fix_4::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(icmp_ln34_1_reg_1024_pp1_iter3_reg.read(), ap_const_lv1_1))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_4::thread_select_ln30_fu_582_p3() {
    select_ln30_fu_582_p3 = (!icmp_ln31_fu_504_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln31_fu_504_p2.read()[0].to_bool())? out_h_fu_498_p2.read(): out_h_0_reg_252.read());
}

void pointwise_conv2d_fix_4::thread_select_ln31_fu_652_p3() {
    select_ln31_fu_652_p3 = (!icmp_ln31_fu_504_p2.read()[0].is_01())? sc_lv<10>(): ((icmp_ln31_fu_504_p2.read()[0].to_bool())? ap_const_lv10_1: add_ln31_fu_646_p2.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_1_fu_602_p3() {
    select_ln32_1_fu_602_p3 = (!or_ln32_fu_596_p2.read()[0].is_01())? sc_lv<5>(): ((or_ln32_fu_596_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_in_d_0_phi_fu_301_p4.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_2_fu_614_p3() {
    select_ln32_2_fu_614_p3 = (!and_ln37_fu_576_p2.read()[0].is_01())? sc_lv<5>(): ((and_ln37_fu_576_p2.read()[0].to_bool())? out_w_fu_590_p2.read(): select_ln37_fu_510_p3.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_3_fu_628_p3() {
    select_ln32_3_fu_628_p3 = (!and_ln37_fu_576_p2.read()[0].is_01())? sc_lv<11>(): ((and_ln37_fu_576_p2.read()[0].to_bool())? add_ln37_2_fu_622_p2.read(): select_ln37_2_fu_556_p3.read());
}

void pointwise_conv2d_fix_4::thread_select_ln32_fu_780_p3() {
    select_ln32_fu_780_p3 = (!or_ln32_reg_982_pp1_iter3_reg.read()[0].is_01())? sc_lv<23>(): ((or_ln32_reg_982_pp1_iter3_reg.read()[0].to_bool())? ap_const_lv23_7FD60D: buffer_0_reg_285.read());
}

void pointwise_conv2d_fix_4::thread_select_ln37_1_fu_548_p3() {
    select_ln37_1_fu_548_p3 = (!icmp_ln31_fu_504_p2.read()[0].is_01())? sc_lv<11>(): ((icmp_ln31_fu_504_p2.read()[0].to_bool())? sub_ln37_1_fu_542_p2.read(): sub_ln37_fu_470_p2.read());
}

void pointwise_conv2d_fix_4::thread_select_ln37_2_fu_556_p3() {
    select_ln37_2_fu_556_p3 = (!icmp_ln31_fu_504_p2.read()[0].is_01())? sc_lv<11>(): ((icmp_ln31_fu_504_p2.read()[0].to_bool())? sub_ln37_1_fu_542_p2.read(): add_ln37_fu_480_p2.read());
}

void pointwise_conv2d_fix_4::thread_select_ln37_fu_510_p3() {
    select_ln37_fu_510_p3 = (!icmp_ln31_fu_504_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln31_fu_504_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_278_p4.read());
}

void pointwise_conv2d_fix_4::thread_select_ln43_fu_824_p3() {
    select_ln43_fu_824_p3 = (!xor_ln43_fu_818_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln43_fu_818_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_4::thread_sext_ln37_2_fu_796_p1() {
    sext_ln37_2_fu_796_p1 = esl_sext<23,18>(trunc_ln37_2_fu_787_p4.read());
}

void pointwise_conv2d_fix_4::thread_sext_ln37_fu_669_p1() {
    sext_ln37_fu_669_p1 = esl_sext<32,15>(grp_fu_847_p3.read());
}

void pointwise_conv2d_fix_4::thread_sext_ln44_fu_839_p1() {
    sext_ln44_fu_839_p1 = esl_sext<32,11>(add_ln44_reg_1028_pp1_iter3_reg.read());
}

void pointwise_conv2d_fix_4::thread_shl_ln37_4_fu_458_p3() {
    shl_ln37_4_fu_458_p3 = esl_concat<5,2>(out_h_0_reg_252.read(), ap_const_lv2_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln37_4_mid1_fu_530_p3() {
    shl_ln37_4_mid1_fu_530_p3 = esl_concat<5,2>(out_h_fu_498_p2.read(), ap_const_lv2_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln37_mid1_fu_518_p3() {
    shl_ln37_mid1_fu_518_p3 = esl_concat<5,5>(out_h_fu_498_p2.read(), ap_const_lv5_0);
}

void pointwise_conv2d_fix_4::thread_shl_ln_fu_446_p3() {
    shl_ln_fu_446_p3 = esl_concat<5,5>(out_h_0_reg_252.read(), ap_const_lv5_0);
}

void pointwise_conv2d_fix_4::thread_sub_ln37_1_fu_542_p2() {
    sub_ln37_1_fu_542_p2 = (!zext_ln37_2_fu_526_p1.read().is_01() || !zext_ln37_3_fu_538_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln37_2_fu_526_p1.read()) - sc_biguint<11>(zext_ln37_3_fu_538_p1.read()));
}

void pointwise_conv2d_fix_4::thread_sub_ln37_fu_470_p2() {
    sub_ln37_fu_470_p2 = (!zext_ln37_fu_454_p1.read().is_01() || !zext_ln37_1_fu_466_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln37_fu_454_p1.read()) - sc_biguint<11>(zext_ln37_1_fu_466_p1.read()));
}

void pointwise_conv2d_fix_4::thread_tmp_1_fu_806_p3() {
    tmp_1_fu_806_p3 = buffer_fu_800_p2.read().range(22, 22);
}

void pointwise_conv2d_fix_4::thread_tmp_8_fu_324_p17() {
    tmp_8_fu_324_p17 = i_0_reg_230.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln26_fu_320_p1() {
    trunc_ln26_fu_320_p1 = i_0_reg_230.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln37_2_fu_787_p4() {
    trunc_ln37_2_fu_787_p4 = mul_ln37_reg_1043.read().range(31, 14);
}

void pointwise_conv2d_fix_4::thread_trunc_ln37_fu_636_p1() {
    trunc_ln37_fu_636_p1 = select_ln32_1_fu_602_p3.read().range(4-1, 0);
}

void pointwise_conv2d_fix_4::thread_trunc_ln43_fu_814_p1() {
    trunc_ln43_fu_814_p1 = buffer_fu_800_p2.read().range(16-1, 0);
}

void pointwise_conv2d_fix_4::thread_xor_ln37_fu_564_p2() {
    xor_ln37_fu_564_p2 = (icmp_ln31_fu_504_p2.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_4::thread_xor_ln43_fu_818_p2() {
    xor_ln43_fu_818_p2 = (tmp_1_fu_806_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_4::thread_zext_ln32_fu_660_p1() {
    zext_ln32_fu_660_p1 = esl_zext<11,5>(select_ln32_2_reg_992.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln34_1_fu_610_p1() {
    zext_ln34_1_fu_610_p1 = esl_zext<11,5>(out_w_fu_590_p2.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln34_fu_476_p1() {
    zext_ln34_fu_476_p1 = esl_zext<11,5>(ap_phi_mux_out_w_0_phi_fu_278_p4.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln37_1_fu_466_p1() {
    zext_ln37_1_fu_466_p1 = esl_zext<11,7>(shl_ln37_4_fu_458_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln37_2_fu_526_p1() {
    zext_ln37_2_fu_526_p1 = esl_zext<11,10>(shl_ln37_mid1_fu_518_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln37_3_fu_538_p1() {
    zext_ln37_3_fu_538_p1 = esl_zext<11,7>(shl_ln37_4_mid1_fu_530_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln37_5_fu_672_p1() {
    zext_ln37_5_fu_672_p1 = esl_zext<64,32>(sext_ln37_fu_669_p1.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln37_fu_454_p1() {
    zext_ln37_fu_454_p1 = esl_zext<11,10>(shl_ln_fu_446_p3.read());
}

void pointwise_conv2d_fix_4::thread_zext_ln44_fu_842_p1() {
    zext_ln44_fu_842_p1 = esl_zext<64,32>(sext_ln44_fu_839_p1.read());
}

void pointwise_conv2d_fix_4::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_308_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 8 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln30_fu_486_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

