// Seed: 1786223289
module module_0 #(
    parameter id_13 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout uwire id_2;
  inout wand id_1;
  assign id_2 = 1;
  logic _id_13, id_14 = id_7;
  parameter id_15 = !1;
  parameter id_16 = 1;
  wire id_17;
  wire [1 : id_13] id_18;
  wire id_19;
  assign id_1 = {-1 == id_2, -1'd0};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_14,
      id_5,
      id_16,
      id_4,
      id_8,
      id_13,
      id_17,
      id_17,
      id_17,
      id_6
  );
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_18;
  logic id_19;
  ;
endmodule
