#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c3440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c35d0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23b8330 .functor NOT 1, L_0x23f1fc0, C4<0>, C4<0>, C4<0>;
L_0x23f1d20 .functor XOR 1, L_0x23f1be0, L_0x23f1c80, C4<0>, C4<0>;
L_0x23f1eb0 .functor XOR 1, L_0x23f1d20, L_0x23f1de0, C4<0>, C4<0>;
v0x23ef3f0_0 .net *"_ivl_10", 0 0, L_0x23f1de0;  1 drivers
v0x23ef4f0_0 .net *"_ivl_12", 0 0, L_0x23f1eb0;  1 drivers
v0x23ef5d0_0 .net *"_ivl_2", 0 0, L_0x23f1b40;  1 drivers
v0x23ef690_0 .net *"_ivl_4", 0 0, L_0x23f1be0;  1 drivers
v0x23ef770_0 .net *"_ivl_6", 0 0, L_0x23f1c80;  1 drivers
v0x23ef8a0_0 .net *"_ivl_8", 0 0, L_0x23f1d20;  1 drivers
v0x23ef980_0 .net "a", 0 0, v0x23ede40_0;  1 drivers
v0x23efa20_0 .net "b", 0 0, v0x23edee0_0;  1 drivers
v0x23efac0_0 .net "c", 0 0, v0x23edf80_0;  1 drivers
v0x23efbf0_0 .var "clk", 0 0;
v0x23efc90_0 .net "d", 0 0, v0x23ee0f0_0;  1 drivers
v0x23efd30_0 .net "out_dut", 0 0, L_0x23f19e0;  1 drivers
v0x23efdd0_0 .net "out_ref", 0 0, L_0x23f0dd0;  1 drivers
v0x23efe70_0 .var/2u "stats1", 159 0;
v0x23eff10_0 .var/2u "strobe", 0 0;
v0x23effb0_0 .net "tb_match", 0 0, L_0x23f1fc0;  1 drivers
v0x23f0070_0 .net "tb_mismatch", 0 0, L_0x23b8330;  1 drivers
v0x23f0240_0 .net "wavedrom_enable", 0 0, v0x23ee1e0_0;  1 drivers
v0x23f02e0_0 .net "wavedrom_title", 511 0, v0x23ee280_0;  1 drivers
L_0x23f1b40 .concat [ 1 0 0 0], L_0x23f0dd0;
L_0x23f1be0 .concat [ 1 0 0 0], L_0x23f0dd0;
L_0x23f1c80 .concat [ 1 0 0 0], L_0x23f19e0;
L_0x23f1de0 .concat [ 1 0 0 0], L_0x23f0dd0;
L_0x23f1fc0 .cmp/eeq 1, L_0x23f1b40, L_0x23f1eb0;
S_0x23c3760 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23c35d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23c3ee0 .functor NOT 1, v0x23edf80_0, C4<0>, C4<0>, C4<0>;
L_0x23b8bf0 .functor NOT 1, v0x23edee0_0, C4<0>, C4<0>, C4<0>;
L_0x23f0520 .functor AND 1, L_0x23c3ee0, L_0x23b8bf0, C4<1>, C4<1>;
L_0x23f05c0 .functor NOT 1, v0x23ee0f0_0, C4<0>, C4<0>, C4<0>;
L_0x23f06f0 .functor NOT 1, v0x23ede40_0, C4<0>, C4<0>, C4<0>;
L_0x23f07f0 .functor AND 1, L_0x23f05c0, L_0x23f06f0, C4<1>, C4<1>;
L_0x23f08d0 .functor OR 1, L_0x23f0520, L_0x23f07f0, C4<0>, C4<0>;
L_0x23f0990 .functor AND 1, v0x23ede40_0, v0x23edf80_0, C4<1>, C4<1>;
L_0x23f0a50 .functor AND 1, L_0x23f0990, v0x23ee0f0_0, C4<1>, C4<1>;
L_0x23f0b10 .functor OR 1, L_0x23f08d0, L_0x23f0a50, C4<0>, C4<0>;
L_0x23f0c80 .functor AND 1, v0x23edee0_0, v0x23edf80_0, C4<1>, C4<1>;
L_0x23f0cf0 .functor AND 1, L_0x23f0c80, v0x23ee0f0_0, C4<1>, C4<1>;
L_0x23f0dd0 .functor OR 1, L_0x23f0b10, L_0x23f0cf0, C4<0>, C4<0>;
v0x23b85a0_0 .net *"_ivl_0", 0 0, L_0x23c3ee0;  1 drivers
v0x23b8640_0 .net *"_ivl_10", 0 0, L_0x23f07f0;  1 drivers
v0x23ec630_0 .net *"_ivl_12", 0 0, L_0x23f08d0;  1 drivers
v0x23ec6f0_0 .net *"_ivl_14", 0 0, L_0x23f0990;  1 drivers
v0x23ec7d0_0 .net *"_ivl_16", 0 0, L_0x23f0a50;  1 drivers
v0x23ec900_0 .net *"_ivl_18", 0 0, L_0x23f0b10;  1 drivers
v0x23ec9e0_0 .net *"_ivl_2", 0 0, L_0x23b8bf0;  1 drivers
v0x23ecac0_0 .net *"_ivl_20", 0 0, L_0x23f0c80;  1 drivers
v0x23ecba0_0 .net *"_ivl_22", 0 0, L_0x23f0cf0;  1 drivers
v0x23ecc80_0 .net *"_ivl_4", 0 0, L_0x23f0520;  1 drivers
v0x23ecd60_0 .net *"_ivl_6", 0 0, L_0x23f05c0;  1 drivers
v0x23ece40_0 .net *"_ivl_8", 0 0, L_0x23f06f0;  1 drivers
v0x23ecf20_0 .net "a", 0 0, v0x23ede40_0;  alias, 1 drivers
v0x23ecfe0_0 .net "b", 0 0, v0x23edee0_0;  alias, 1 drivers
v0x23ed0a0_0 .net "c", 0 0, v0x23edf80_0;  alias, 1 drivers
v0x23ed160_0 .net "d", 0 0, v0x23ee0f0_0;  alias, 1 drivers
v0x23ed220_0 .net "out", 0 0, L_0x23f0dd0;  alias, 1 drivers
S_0x23ed380 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23c35d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x23ede40_0 .var "a", 0 0;
v0x23edee0_0 .var "b", 0 0;
v0x23edf80_0 .var "c", 0 0;
v0x23ee050_0 .net "clk", 0 0, v0x23efbf0_0;  1 drivers
v0x23ee0f0_0 .var "d", 0 0;
v0x23ee1e0_0 .var "wavedrom_enable", 0 0;
v0x23ee280_0 .var "wavedrom_title", 511 0;
S_0x23ed620 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x23ed380;
 .timescale -12 -12;
v0x23ed880_0 .var/2s "count", 31 0;
E_0x23be270/0 .event negedge, v0x23ee050_0;
E_0x23be270/1 .event posedge, v0x23ee050_0;
E_0x23be270 .event/or E_0x23be270/0, E_0x23be270/1;
E_0x23be4c0 .event negedge, v0x23ee050_0;
E_0x23a79f0 .event posedge, v0x23ee050_0;
S_0x23ed980 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ed380;
 .timescale -12 -12;
v0x23edb80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23edc60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ed380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23ee3e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23c35d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23f0f30 .functor XOR 1, v0x23ede40_0, v0x23edf80_0, C4<0>, C4<0>;
L_0x23f0fa0 .functor XOR 1, v0x23ede40_0, v0x23edee0_0, C4<0>, C4<0>;
L_0x23f1030 .functor XOR 1, v0x23ede40_0, v0x23ee0f0_0, C4<0>, C4<0>;
L_0x23f11b0 .functor XOR 1, v0x23edee0_0, v0x23edf80_0, C4<0>, C4<0>;
L_0x23f1360 .functor XOR 1, v0x23edee0_0, v0x23ee0f0_0, C4<0>, C4<0>;
L_0x23f15f0 .functor XOR 1, v0x23edf80_0, v0x23ee0f0_0, C4<0>, C4<0>;
L_0x23f16a0 .functor AND 1, L_0x23f0f30, L_0x23f1030, L_0x23f1360, L_0x23f15f0;
L_0x23f1880 .functor AND 1, L_0x23f0fa0, L_0x23f11b0, L_0x23f15f0, C4<1>;
L_0x23f19e0 .functor OR 1, L_0x23f16a0, L_0x23f1880, C4<0>, C4<0>;
v0x23ee6d0_0 .net "a", 0 0, v0x23ede40_0;  alias, 1 drivers
v0x23ee7c0_0 .net "b", 0 0, v0x23edee0_0;  alias, 1 drivers
v0x23ee8d0_0 .net "c", 0 0, v0x23edf80_0;  alias, 1 drivers
v0x23ee9c0_0 .net "d", 0 0, v0x23ee0f0_0;  alias, 1 drivers
v0x23eeab0_0 .net "out", 0 0, L_0x23f19e0;  alias, 1 drivers
v0x23eeba0_0 .net "w1", 0 0, L_0x23f0f30;  1 drivers
v0x23eec40_0 .net "w2", 0 0, L_0x23f0fa0;  1 drivers
v0x23eed00_0 .net "w3", 0 0, L_0x23f1030;  1 drivers
v0x23eedc0_0 .net "w4", 0 0, L_0x23f11b0;  1 drivers
v0x23eee80_0 .net "w5", 0 0, L_0x23f1360;  1 drivers
v0x23eef40_0 .net "w6", 0 0, L_0x23f15f0;  1 drivers
v0x23ef000_0 .net "w7", 0 0, L_0x23f16a0;  1 drivers
v0x23ef0c0_0 .net "w8", 0 0, L_0x23f1880;  1 drivers
S_0x23ef220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23c35d0;
 .timescale -12 -12;
E_0x23be010 .event anyedge, v0x23eff10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23eff10_0;
    %nor/r;
    %assign/vec4 v0x23eff10_0, 0;
    %wait E_0x23be010;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ed380;
T_3 ;
    %fork t_1, S_0x23ed620;
    %jmp t_0;
    .scope S_0x23ed620;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23ed880_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23ee0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edee0_0, 0;
    %assign/vec4 v0x23ede40_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23a79f0;
    %load/vec4 v0x23ed880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x23ed880_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23ee0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edee0_0, 0;
    %assign/vec4 v0x23ede40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23be4c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23edc60;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23be270;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x23ede40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23edf80_0, 0;
    %assign/vec4 v0x23ee0f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x23ed380;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23c35d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23efbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23eff10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23c35d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23efbf0_0;
    %inv;
    %store/vec4 v0x23efbf0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23c35d0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23ee050_0, v0x23f0070_0, v0x23ef980_0, v0x23efa20_0, v0x23efac0_0, v0x23efc90_0, v0x23efdd0_0, v0x23efd30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23c35d0;
T_7 ;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23c35d0;
T_8 ;
    %wait E_0x23be270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23efe70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efe70_0, 4, 32;
    %load/vec4 v0x23effb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efe70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23efe70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efe70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23efdd0_0;
    %load/vec4 v0x23efdd0_0;
    %load/vec4 v0x23efd30_0;
    %xor;
    %load/vec4 v0x23efdd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efe70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23efe70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23efe70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response34/top_module.sv";
