INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:56:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.576ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer15/dataReg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.305ns (21.673%)  route 4.716ns (78.327%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1692, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X15Y131        FDRE                                         r  mem_controller4/read_arbiter/data/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/valid_reg[0]/Q
                         net (fo=31, routed)          0.559     1.283    fork9/control/generateBlocks[3].regblock/mem_controller4_ldData_0_valid
    SLICE_X10Y131        LUT6 (Prop_lut6_I1_O)        0.043     1.326 r  fork9/control/generateBlocks[3].regblock/Memory[0][31]_i_3/O
                         net (fo=11, routed)          0.335     1.661    buffer83/fifo/init15_outs_valid
    SLICE_X11Y132        LUT6 (Prop_lut6_I2_O)        0.043     1.704 r  buffer83/fifo/dataReg[31]_i_4/O
                         net (fo=5, routed)           0.194     1.898    buffer85/fifo/dataReg_reg[0]
    SLICE_X8Y131         LUT5 (Prop_lut5_I3_O)        0.043     1.941 r  buffer85/fifo/dataReg[31]_i_3/O
                         net (fo=8, routed)           0.253     2.194    init0/control/init18_outs_valid
    SLICE_X9Y131         LUT5 (Prop_lut5_I4_O)        0.043     2.237 r  init0/control/transmitValue_i_3__2/O
                         net (fo=26, routed)          0.672     2.909    cmpi5/p_2_in
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.043     2.952 r  cmpi5/Memory[2][0]_i_21/O
                         net (fo=1, routed)           0.290     3.243    cmpi5/Memory[2][0]_i_21_n_0
    SLICE_X9Y134         LUT5 (Prop_lut5_I4_O)        0.043     3.286 r  cmpi5/Memory[2][0]_i_11/O
                         net (fo=1, routed)           0.000     3.286    cmpi5/Memory[2][0]_i_11_n_0
    SLICE_X9Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.543 r  cmpi5/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.543    cmpi5/Memory_reg[2][0]_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.650 r  cmpi5/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=10, routed)          0.384     4.033    buffer70/fifo/result[0]
    SLICE_X10Y141        LUT3 (Prop_lut3_I0_O)        0.123     4.156 r  buffer70/fifo/hist_loadEn_INST_0_i_37/O
                         net (fo=1, routed)           0.165     4.322    buffer70/fifo/buffer70_outs
    SLICE_X11Y142        LUT6 (Prop_lut6_I5_O)        0.043     4.365 f  buffer70/fifo/hist_loadEn_INST_0_i_21/O
                         net (fo=4, routed)           0.094     4.459    mem_controller4/read_arbiter/data/transmitValue_reg_16
    SLICE_X11Y142        LUT5 (Prop_lut5_I1_O)        0.043     4.502 f  mem_controller4/read_arbiter/data/transmitValue_i_2__39/O
                         net (fo=5, routed)           0.102     4.604    mem_controller4/read_arbiter/data/fullReg_reg
    SLICE_X11Y142        LUT6 (Prop_lut6_I1_O)        0.043     4.647 r  mem_controller4/read_arbiter/data/transmitValue_i_4__8/O
                         net (fo=9, routed)           0.324     4.970    mem_controller4/read_arbiter/data/transmitValue_reg_0
    SLICE_X11Y141        LUT5 (Prop_lut5_I0_O)        0.043     5.013 r  mem_controller4/read_arbiter/data/transmitValue_i_4__7/O
                         net (fo=1, routed)           0.358     5.371    buffer3/transmitValue_reg_0
    SLICE_X17Y137        LUT6 (Prop_lut6_I2_O)        0.043     5.414 f  buffer3/transmitValue_i_2__59/O
                         net (fo=5, routed)           0.172     5.586    fork6/control/generateBlocks[5].regblock/fullReg_i_3__15_0
    SLICE_X16Y136        LUT6 (Prop_lut6_I2_O)        0.043     5.629 r  fork6/control/generateBlocks[5].regblock/fullReg_i_6__1/O
                         net (fo=1, routed)           0.213     5.842    fork6/control/generateBlocks[5].regblock/fullReg_i_6__1_n_0
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.043     5.885 f  fork6/control/generateBlocks[5].regblock/fullReg_i_3__15/O
                         net (fo=29, routed)          0.303     6.188    buffer13/control/cmpi0_result_ready
    SLICE_X20Y135        LUT6 (Prop_lut6_I1_O)        0.043     6.231 r  buffer13/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.298     6.529    buffer15/E[0]
    SLICE_X21Y135        FDRE                                         r  buffer15/dataReg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1692, unset)         0.483     4.183    buffer15/clk
    SLICE_X21Y135        FDRE                                         r  buffer15/dataReg_reg[21]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X21Y135        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer15/dataReg_reg[21]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                 -2.576    




