LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ULA IS 
	port(
			A,B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			OPERATION: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
			ZERO, OVERFLOW,Cout : OUT STD_LOGIC;
			RESULT: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
			Equ,Grt,Lst : STD_LOGIC
		);
END ULA;

ARCHITECTURE Behavior OF ULA IS
SIGNAL i,j : STD_LOGIC_VECTOr(3 DOWNTO 0);
SIGNAL Cout : OUT STD_LOGIC
BEGIN
	i(0) <= A(0) XNOR B(0);
	i(1) <= A(1) XNOR B(1);
	i(2) <= A(2) XNOR B(2);
	i(3) <= A(3) XNOR B(3);
	
	j(3) <= A(3) AND NOT B(3);
	j(2) <= i(3) AND A(2) AND NOT B(2);
	j(1) <= i(3) AND i(2) AND A(1) AND NOT B(1);
	j(0) <= i(3) AND i(2) AND i(1) AND A(0) AND NOT B(0);
	
	EQU <= i(0) AND i(1) AND i(2) AND i(3);
	GRT <= j(0) OR j(1) OR j(2) OR j(3);
	
	LST <= EQU NOR GRT;

END Behavior;
