//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	coherenceKernel

.visible .entry coherenceKernel(
	.param .u32 coherenceKernel_param_0,
	.param .u64 coherenceKernel_param_1,
	.param .u32 coherenceKernel_param_2,
	.param .u64 coherenceKernel_param_3,
	.param .u8 coherenceKernel_param_4,
	.param .f64 coherenceKernel_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<8>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<10>;


	ld.param.s8 	%rs1, [coherenceKernel_param_4];
	ld.param.u32 	%r3, [coherenceKernel_param_0];
	ld.param.u64 	%rd3, [coherenceKernel_param_1];
	ld.param.u32 	%r2, [coherenceKernel_param_2];
	ld.param.u64 	%rd4, [coherenceKernel_param_3];
	ld.param.f64 	%fd5, [coherenceKernel_param_5];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB0_6;

	cvta.to.global.u64 	%rd5, %rd4;
	mul.lo.s32 	%r7, %r1, %r2;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r7, 8;
	add.s64 	%rd1, %rd6, %rd7;
	mul.wide.s32 	%rd8, %r1, 8;
	add.s64 	%rd2, %rd5, %rd8;
	ld.global.f64 	%fd1, [%rd1];
	setp.gtu.f64 	%p2, %fd1, %fd5;
	@%p2 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	ld.global.f64 	%fd2, [%rd1+8];
	setp.eq.s16 	%p3, %rs1, 0;
	mov.f64 	%fd11, 0d0000000000000000;
	@%p3 bra 	$L__BB0_5;

	ld.global.f64 	%fd11, [%rd1+16];

$L__BB0_5:
	add.f64 	%fd7, %fd1, %fd2;
	add.f64 	%fd8, %fd7, %fd11;
	sub.f64 	%fd9, %fd1, %fd2;
	div.rn.f64 	%fd10, %fd9, %fd8;
	st.global.f64 	[%rd2], %fd10;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	mov.u64 	%rd9, 0;
	st.global.u64 	[%rd2], %rd9;

$L__BB0_6:
	ret;

}

