Average time over 10 tests: 2.320000e-002 s 
Max absolute error for 10 tests: 7.152557e-007 
Average time over 10 tests: 4.700000e-003 s 
Max absolute error for 10 tests: 1.192093e-007 

C:\vivado\avinav_mnist\solution1\sim\verilog>set PATH= 

C:\vivado\avinav_mnist\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.2/bin/xelab xil_defaultlib.apatb_c_mnist_top glbl -prj c_mnist.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s c_mnist  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_c_mnist_top glbl -prj c_mnist.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s c_mnist 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_dense_8_output_array_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dense_8_output_array_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/AESL_automem_input_5_input_array_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_5_input_array_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_c_mnist_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_6_bHfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_bHfu_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_bHfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_6_kIfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_kIfE_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_kIfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_6_orcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_orcU_ram
INFO: [VRFC 10-311] analyzing module c_mnist_dense_6_orcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_7_b0iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_7_b0iy_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_7_b0iy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_7_kZio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_7_kZio_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_7_kZio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_8_b2iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_8_b2iS_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_8_b2iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dense_8_k1iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dense_8_k1iI_rom
INFO: [VRFC 10-311] analyzing module c_mnist_dense_8_k1iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_dropout_43i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_dropout_43i2_ram
INFO: [VRFC 10-311] analyzing module c_mnist_dropout_43i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_fadd_32nsbzo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_fadd_32nsbzo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_fcmp_32nsbBo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_fcmp_32nsbBo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_flatten_4bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_flatten_4bkb_ram
INFO: [VRFC 10-311] analyzing module c_mnist_flatten_4bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_fmul_32nsbAo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_fmul_32nsbAo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist_mux_1664_bCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mnist_mux_1664_bCo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fadd_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_mnist_ap_fadd_2_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_mnist_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fmul_0_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_mnist_ap_fmul_0_max_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fadd_2_full_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fmul_0_max_dsp_32.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_6 of instantiated unit conflicts with visible identifier [C:/vivado/avinav_mnist/solution1/sim/verilog/ip/xil_defaultlib/c_mnist_ap_fcmp_0_no_dsp_32.vhd:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_6.floating_point_v7_1_6_pkg
Compiling package floating_point_v7_1_6.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.c_mnist_flatten_4bkb_ram
Compiling module xil_defaultlib.c_mnist_flatten_4bkb(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_6_orcU_ram
Compiling module xil_defaultlib.c_mnist_dense_6_orcU(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_6_bHfu_rom
Compiling module xil_defaultlib.c_mnist_dense_6_bHfu(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_6_kIfE_rom
Compiling module xil_defaultlib.c_mnist_dense_6_kIfE(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_7_kZio_rom
Compiling module xil_defaultlib.c_mnist_dense_7_kZio(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_7_b0iy_rom
Compiling module xil_defaultlib.c_mnist_dense_7_b0iy(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_8_k1iI_rom
Compiling module xil_defaultlib.c_mnist_dense_8_k1iI(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dense_8_b2iS_rom
Compiling module xil_defaultlib.c_mnist_dense_8_b2iS(DataWidth=3...
Compiling module xil_defaultlib.c_mnist_dropout_43i2_ram
Compiling module xil_defaultlib.c_mnist_dropout_43i2(DataWidth=3...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_6.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_6.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_6.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture c_mnist_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.c_mnist_ap_fadd_2_full_dsp_32 [c_mnist_ap_fadd_2_full_dsp_32_de...]
Compiling module xil_defaultlib.c_mnist_fadd_32nsbzo
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_6.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_6.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_6.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_6.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_6.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_6.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture c_mnist_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.c_mnist_ap_fmul_0_max_dsp_32 [c_mnist_ap_fmul_0_max_dsp_32_def...]
Compiling module xil_defaultlib.c_mnist_fmul_32nsbAo(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_6.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_6.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_6.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_6.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6_viv [\floating_point_v7_1_6_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_6.floating_point_v7_1_6 [\floating_point_v7_1_6(c_xdevice...]
Compiling architecture c_mnist_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.c_mnist_ap_fcmp_0_no_dsp_32 [c_mnist_ap_fcmp_0_no_dsp_32_defa...]
Compiling module xil_defaultlib.c_mnist_fcmp_32nsbBo(ID=1)
Compiling module xil_defaultlib.c_mnist_mux_1664_bCo(ID=1,din16_...
Compiling module xil_defaultlib.c_mnist
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_input_5_input_array...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.AESL_automem_dense_8_output_arra...
Compiling module xil_defaultlib.apatb_c_mnist_top
Compiling module work.glbl
Built simulation snapshot c_mnist

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/avinav_mnist/solution1/sim/verilog/xsim.dir/c_mnist/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 24 06:50:57 2024...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/c_mnist/xsim_script.tcl
# xsim {c_mnist} -autoloadwcfg -tclbatch {c_mnist.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source c_mnist.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "46428795000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 46428835 ns : File "C:/vivado/avinav_mnist/solution1/sim/verilog/c_mnist.autotb.v" Line 2206
run: Time (s): cpu = 00:00:00 ; elapsed = 01:03:00 . Memory (MB): peak = 212.152 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 24 07:54:11 2024...
Average time over 10 tests: 9.000000e-004 s 
Max absolute error for 10 tests: 1.192093e-007 
