\section{Logic}

\sx{small intro for why a logic}

We present a logic that is parametrised by any consistency model \emph{at least satisfying atomic  read and monotonic read}.
We motivate it by the \emph{write skew} example under snapshot isolation (\cref{fig:write-skew-si-proof}).
This example distinguishes serialisibility from snapshot isolation (SI).
If it is under serialisibility that transactions appear one after another, either \( \vx \) or \( \vy \) will be 1 at end.
While under SI, both keys \( \vx \) and \( \vy \) might be 1.
Both transactions may take snapshots where \( \vx \) and \( \vy \) are 0, and both will be able to commit because the two transactions write different keys.

In the sketch proof (\cref{fig:write-skew-si-proof}), 

There are two types of assertions, 

To understand better, we associate unique capabilities for addresses, which indicates the latest values.
Under serialisibility, a thread always observes be the latest values.
While under snapshot isolation, it is sufficient to only see the latest values for addresses before the next transaction, if those addresses will be overwrite by the next transaction.
After transaction a thread updates its view to the latest, yet it does not need to be always the latest while other threads interfere with the database which change the history heap.

Since the capabilities always remember the latest values, therefore in the interference \( \intass \), if a transaction writes to an address, it also updates the capabilities to the value written, for example \( \cass{\CB{x}(\V n)}{\lrid} \fpU \cass{\CB{x}(1)}{\lrid} \).
This capabilities also helps to understand the repartition especially under snapshot isolation, in a way that after committing a transaction, the view should be updated to the latest for all addresses.

\begin{figure}[!t]
\hrule\vspace{5pt}
\[
\intass :
\begin{array}[t]{@{} c  c @{} }
\begin{rclarray}[t]
    \CB{L} & : & \vx \fpW 1 \sep \vy \fpR 0  \\
    \CB{0} & : & \exsts{\V n} \vy \fpR \V{n} \\
\end{rclarray}
&
\begin{rclarray}[t]
    \CB{R} & : & \vx \fpR 0 \sep \vy \fpW 1  \\
    \CB{0} & : & \exsts{\V n} \vx \fpR \V{n} \\
\end{rclarray}
\end{array}
\]
\hrule\vspace{5pt}
\[
\begin{session}
{\color{blue}\texttt{P} : } \specline{ \cass{\CB{L}}{\lrid} \sep \cass{\CB{R}}{\lrid} \sep \boxass{\vx \pt 0 \sep \vy \pt 0 }{\lrid}{\intass}  } \\
\begin{parl}
\begin{session}
    {\color{blue}\texttt{P1} : } \specline{\cass{\CB{L}}{\lrid} \sep 
            \boxass{\vx \pt 0 \sep ( \vy \pt \underline{0}  \lor \vy \pt \underline{1} ) }{\lrid}{\intass} 
    } \\
    \txid_1 : \begin{transaction}
        {\color{blue}\texttt{p1} : } \specline{\vx \fpI 0 \sep ( \vy \fpI 0 \lor \vy \fpI 1 )} \\
        \pderef{\pvar{b}}{\vy} ; 
        \quad \pifs{\pvar{b} = 0} 
        \pmutate{\vx}{1} ;
        \pife \\
        {\color{blue}\texttt{q1} : } \specline{\vx \fpW 1 \sep  \vy \fpR 0 \lor \vx \fpI 0 \sep \vy \fpR 1 )} \\
    \end{transaction} \\
    {\color{blue}\texttt{Q1} : } \specline{\cass{\CB{L}}{\lrid} \sep 
            \boxass{ \vx \pt 1 \sep \vy \pt \underline{0} \lor {} \\ \vx \pt 1 \sep \vy \pt \underline{1} \lor \vx \pt 0 \sep \vy \pt \underline{1} }{\lrid}{\intass} \\
    } \\
\end{session}
&
\begin{session}
    {\color{blue}\texttt{P2} : } \specline{\cass{\CB{R}}{\lrid} \sep 
            \boxass{ ( \vx \pt \underline{0} \lor \vx \pt \underline{1} ) \sep \vy \pt 0 }{\lrid}{\intass} 
    } \\
    \txid_2 : \begin{transaction}
        {\color{blue}\texttt{p2} : } \specline{ ( \vx \fpI 0 \lor \vx \fpI 1 ) \sep \vy \fpI 0 )} \\
        \pderef{\pvar{a}}{\vx} ; 
        \quad \pifs{\pvar{a} = 0} 
        \pmutate{\vy}{1} ; 
        \pife \\
        {\color{blue}\texttt{q2} : } \specline{ \vx \fpR 0 \sep \vy \fpW 1 \lor \vx \fpR 1 \sep \vy \fpI 0 )} \\
    \end{transaction} \\
    {\color{blue}\texttt{Q2} : } \specline{\cass{\CB{R}}{\lrid} \sep 
            \boxass{\vx \pt \underline{0} \sep \vy \pt 1 \lor {} \\ \vx \pt \underline{1} \sep \vy \pt 1 \lor \vx \pt \underline{1} \sep \vy \pt 0 }{\lrid}{\intass} \\
    } \\
\end{session}
\end{parl} \\
{\color{blue}\texttt{Q} : } \specline{%
    \cass{\CB{L}}{\lrid} \sep \cass{\CB{R}}{\lrid} \sep 
    \boxass{\vx \pt 0 \sep \vy \pt 1 \lor \vx \pt 1 \sep \vy \pt 1 \lor \vx \pt 1 \sep \vy \pt 0 }{\lrid}{\intass} \\ } \\
\end{session}
\]
\hrule\vspace{5pt}
\caption{Sketch proof for write skew under snapshot isolation}
\label{fig:write-skew-si-proof}
\end{figure}

%For serialisibility, the stable PL and PR rules out those views that cannot progress via any possible transactions.
%This mean the view must at the end of the history heap.
%The post conditions QL and QR is stronger because the consistency model check in the repartition 

%\[
%\begin{session}
%\specline{\boxass{\vx \pt 0 \sep \vy \pt 0}{\lrid}{\intass} \sep \cass{\CB{L}}{\lrid} \sep \cass{\CB{R}}{\lrid} } \\
%\begin{parl}
%\begin{session}
    %stable-PL : \specline{\cass{\CB{L}}{\lrid} \sep 
            %\boxass{\vx \pt \Set{0} \sep  \begin{B} \vy \pt \Set{0} \lor \vy \pt \Set{1} \end{B} }{\lrid}{\intass} 
    %} \\
    %%PL2 : \specline{\cass{\CB{L}}{\lrid} \sep 
            %%\boxass{\vx \pt 0 \sep \vy \pt 0 }{\lrid}{\intass} \lor {} \\
            %%\boxass{\vx \pt 0 \sep ( \vy \pt 0 \lor \vy \pt 1 ) \sep \cass{\CB{R}}{\lrid}}{\lrid}{\intass} 
    %%} \\
    %\begin{transaction}
        %\specline{\vx \fpI 0 \sep ( \vy \fpI 0 \lor \vy \fpI 1 )} \\
        %\pderef{\pvar{b}}{\vy} ; \\
        %\pifs{\pvar{b} = 0} 
        %\pmutate{\vx}{1} ;
        %\pife \\
        %\specline{\vx \fpW 1 \sep  \vy \fpR 0 \lor \vx \fpI 0 \sep \vy \fpR 1 )} \\
    %\end{transaction} \\
    %QL : \specline{\cass{\CB{L}}{\lrid} \sep 
            %\boxass{\vx \pt \Set{1} \sep \vy \pt \Set{0} }{\lrid}{\intass} \\
            %{} \lor \boxass{\vx \pt \Set{0} \sep \vy \pt \Set{1} }{\lrid}{\intass} \\
    %} \\
%\end{session}
%&
%\begin{session}
    %PR : \specline{\cass{\CB{R}}{\lrid} \sep 
            %\boxass{ \begin{B} \vx \pt \Set{0} \lor \vx \pt \Set{1} \end{B} {} \sep \vy \pt \Set{0} }{\lrid}{\intass} 
    %} \\
    %\begin{transaction}
        %\pderef{\pvar{a}}{\vx} ; 
        %\quad \pifs{\pvar{a} = 0} 
        %\pmutate{\vy}{1} ; 
        %\pife 
    %\end{transaction} \\
    %QR : \specline{\cass{\CB{R}}{\lrid} \sep 
            %\boxass{\vx \pt \Set{0} \sep \vy \pt \Set{1} }{\lrid}{\intass} \\
            %{} \lor \boxass{\vx \pt \Set{1} \sep \vy \pt \Set{0} }{\lrid}{\intass} \\
    %} \\
%\end{session}
%\end{parl} \\
%QL \sep QR : \specline{\cass{\CB{L}}{\lrid} \sep \cass{\CB{R}}{\lrid} \sep 
            %\boxass{\vx \pt \Set{0} \sep \vy \pt \Set{1} }{\lrid}{\intass} 
            %\lor \boxass{\vx \pt \Set{1} \sep \vy \pt \Set{0} }{\lrid}{\intass} \\
%}
%\end{session}
%\]



\input{\RootPath/logic/assertion.tex}
\input{\RootPath/logic/rule.tex}

\section{Soundness of Logic}

\input{\RootPath/logic/trans_sound.tex}
\input{\RootPath/logic/prog_sound.tex}

%\input{./logic/assertion_graph.tex}
%\input{./logic/rule_graph.tex}
