# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.89.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-12-13 00:24:58 EST
# hostname  : micro16.(none)
# pid       : 1625782
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:36029' '-style' 'windows' '-data' 'AAAAhnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSkAaOBh0GdIYChjKgGwhhjyGJIZ8hhSGSgY9hhKGZIYcsDoAPpsL4g==' '-proj' '/homes/user/stud/fall24/kdn2117/FormalVerification/n-body-sim/hardware/verification/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall24/kdn2117/FormalVerification/n-body-sim/hardware/verification/jgproject/.tmp/.initCmds.tcl' 'nbody.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall24/kdn2117/FormalVerification/n-body-sim/hardware/verification/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall24/kdn2117/.config/cadence/jasper.conf".
% # ----------------------------------------
% #  Copyright (c) 2017 Cadence Design Systems, Inc. All Rights
% #  Reserved.  Unpublished -- rights reserved under the copyright 
% #  laws of the United States.
% # ----------------------------------------
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% set HOME_DIR ".."
..
% 
% # analyze -verilog
% analyze -sv \
  $HOME_DIR/nbody.sv \
  $HOME_DIR/getAccl.sv \
  $HOME_DIR/shift_register.sv \
  $HOME_DIR/display.sv \
  $HOME_DIR/Mult.v \
  $HOME_DIR/InvSqrt.v \
  $HOME_DIR/AddSub.v \
  $HOME_DIR/RAM_DISP.v \
  $HOME_DIR/RAM.v \
  $HOME_DIR/RAM2.v \

[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../nbody.sv'
[-- (VERI-1482)] Analyzing Verilog file '../getAccl.sv'
[-- (VERI-1482)] Analyzing Verilog file '../shift_register.sv'
[-- (VERI-1482)] Analyzing Verilog file '../display.sv'
[-- (VERI-1482)] Analyzing Verilog file '../Mult.v'
[-- (VERI-1482)] Analyzing Verilog file '../InvSqrt.v'
[-- (VERI-1482)] Analyzing Verilog file '../AddSub.v'
[-- (VERI-1482)] Analyzing Verilog file '../RAM_DISP.v'
[-- (VERI-1482)] Analyzing Verilog file '../RAM.v'
[-- (VERI-1482)] Analyzing Verilog file '../RAM2.v'
% set blackbox_list [list "Mult" "InvSqrt" "AddSub" "RAM_DISP" "RAM" "RAM2"]
Mult InvSqrt AddSub RAM_DISP RAM RAM2
%   
% # Elaborate design and properties
% elaborate -top nbody -bbox_m "$blackbox_list"
INFO (ISW003): Top module name is "nbody".
[INFO (HIER-8002)] ../nbody.sv(487): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../display.sv(75): compiling module 'vga_counters'
[INFO (VERI-1018)] ../RAM_DISP.v(40): compiling module 'RAM_DISP'
[INFO (VERI-1018)] ../display.sv(17): compiling module 'Display'
[INFO (VERI-1018)] ../AddSub.v(8): compiling module 'AddSub'
[INFO (VERI-1018)] ../RAM2.v(40): compiling module 'RAM2'
[INFO (VERI-1018)] ../RAM.v(40): compiling module 'RAM'
[INFO (VERI-1018)] ../shift_register.sv(1): compiling module 'shift_register:(SHIFTS=50)'
[INFO (VERI-2571)] ../shift_register.sv(11): extracting RAM for identifier 'shift_reg'
[WARN (VERI-9033)] ../shift_register.sv(11): array shift_reg (size 3200) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ../shift_register.sv(1): compiling module 'shift_register:(SHIFTS=46)'
[INFO (VERI-2571)] ../shift_register.sv(11): extracting RAM for identifier 'shift_reg'
[INFO (VERI-1018)] ../Mult.v(8): compiling module 'Mult'
[INFO (VERI-1018)] ../InvSqrt.v(8): compiling module 'InvSqrt'
[INFO (VERI-1018)] ../shift_register.sv(1): compiling module 'shift_register:(SHIFTS=5)'
[INFO (VERI-1018)] ../getAccl.sv(8): compiling module 'getAccl:(MultTime=5,AddTime=9,InvSqrtTime=17)'
[INFO (VERI-1018)] ../nbody.sv(31): compiling module 'nbody'
[WARN (VERI-1899)] ../nbody.sv(407): 'pos_input_1_addr' inside always_comb block does not represent combinational logic
WARNING (WNL008): Module "RAM_DISP" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "AddSub" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "RAM2" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "RAM" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "Mult" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
WARNING (WNL008): Module "InvSqrt" is blackboxed due to analyze/elaborate bbox_m or compilation configuration. All instances will be blackboxed.
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          13 (0 packages)
  Single run mode                         On
  Pipeline                                On (7 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      11 (11 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
nbody
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk 
[<embedded>] % reset rst 
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "nbody"]
--------------------------
# Flops:         33 (879) (0 property flop bits)
# Latches:       21 (754)
# Gates:         361 (7748)
# Nets:          626
# Ports:         16
# RTL Lines:     1130
# RTL Instances: 8
# Embedded Assumptions: 0
# Embedded Assertions:  0
# Embedded Covers:      0
1633
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 0
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
no_properties
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.06p002 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: micro16.ee.columbia.edu
    User Name: kdn2117
    Printed on: samedi, d√©c.13, 2025 12:25:01  EST
    Working Directory: /homes/user/stud/fall24/kdn2117/FormalVerification/n-body-sim/hardware/verification


==============================================================
RESULTS
==============================================================

-------------------------------------------------------------
       Name |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------

---[ <embedded> ]--------------------------------------------

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.453 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
