{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708103745658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708103746010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:15:40 2024 " "Processing started: Fri Feb 16 12:15:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708103746010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708103746010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708103746011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708103804415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103835453 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103835453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103835453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/debouncer_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103842060 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/debouncer_2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103842060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103842060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/clk_div.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103848890 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/clk_div.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103848890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103848890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_4to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_4to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_4to2-struct " "Found design unit 1: encoder_4to2-struct" {  } { { "encoder_4to2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/encoder_4to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103855842 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_4to2 " "Found entity 1: encoder_4to2" {  } { { "encoder_4to2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/encoder_4to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103855842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103855842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_countern_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_countern_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_countern_sync-struct " "Found design unit 1: jk_countern_sync-struct" {  } { { "jk_countern_sync.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103862524 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_countern_sync " "Found entity 1: jk_countern_sync" {  } { { "jk_countern_sync.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103862524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103862524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-struct " "Found design unit 1: jk_flipflop-struct" {  } { { "jk_flipflop.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/jk_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103869419 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/jk_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103869419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103869419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file small_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_ALU-struct " "Found design unit 1: small_ALU-struct" {  } { { "small_ALU.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/small_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103876183 ""} { "Info" "ISGN_ENTITY_NAME" "1 small_ALU " "Found entity 1: small_ALU" {  } { { "small_ALU.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/small_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103876183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103876183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to4-struct " "Found design unit 1: mux_2to4-struct" {  } { { "mux_2to4.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_2to4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103882876 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to4 " "Found entity 1: mux_2to4" {  } { { "mux_2to4.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103882876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103882876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_registern-struct " "Found design unit 1: d_registern-struct" {  } { { "d_registern.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_registern.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103889577 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_registern " "Found entity 1: d_registern" {  } { { "d_registern.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103889577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103889577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_register1-struct " "Found design unit 1: d_register1-struct" {  } { { "d_register1.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_register1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103898528 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_register1 " "Found entity 1: d_register1" {  } { { "d_register1.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103898528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103898528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-struct " "Found design unit 1: d_latch-struct" {  } { { "d_latch.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103907339 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103907339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103907339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-struct " "Found design unit 1: d_flipflop-struct" {  } { { "d_flipflop.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103914362 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103914362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103914362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2-struct " "Found design unit 1: mux_1to2-struct" {  } { { "mux_1to2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_1to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103921071 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2 " "Found entity 1: mux_1to2" {  } { { "mux_1to2.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_1to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103921071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103921071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2n-struct " "Found design unit 1: mux_1to2n-struct" {  } { { "mux_1to2n.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_1to2n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103928153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2n " "Found entity 1: mux_1to2n" {  } { { "mux_1to2n.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/mux_1to2n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103928153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103928153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "half_adder.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103935128 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103935128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103935128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor2sn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor2sn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor2sn-struct " "Found design unit 1: complementor2sn-struct" {  } { { "complementor2sn.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/complementor2sn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103941896 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor2sn " "Found entity 1: complementor2sn" {  } { { "complementor2sn.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/complementor2sn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103941896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103941896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103948556 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103948556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103948556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/cla4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103956288 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/cla4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103956288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103956288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIG_ALU-struct " "Found design unit 1: BIG_ALU-struct" {  } { { "BIG_ALU.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103963279 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIG_ALU " "Found entity 1: BIG_ALU" {  } { { "BIG_ALU.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103963279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103963279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1-fpadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1-fpadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1-fpAdd " "Found entity 1: lab1-fpAdd" {  } { { "lab1-fpAdd.bdf" "" { Schematic "Z:/CEG3156/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103969653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103969653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rounding_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounding_hardware-struct " "Found design unit 1: rounding_hardware-struct" {  } { { "rounding_hardware.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/rounding_hardware.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103976603 ""} { "Info" "ISGN_ENTITY_NAME" "1 rounding_hardware " "Found entity 1: rounding_hardware" {  } { { "rounding_hardware.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/rounding_hardware.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103976603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103976603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_FSM-struct " "Found design unit 1: Control_FSM-struct" {  } { { "Control_FSM.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/Control_FSM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103983476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/Control_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103983476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103983476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-struct " "Found design unit 1: Controller-struct" {  } { { "Controller.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/Controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103990424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103990424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103990424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-struct " "Found design unit 1: decoder_3to8-struct" {  } { { "decoder_3to8.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/decoder_3to8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103997095 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/decoder_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708103997095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708103997095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_FSM " "Elaborating entity \"Control_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708104028081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop d_flipflop:\\ff:0:ffi A:struct " "Elaborating entity \"d_flipflop\" using architecture \"A:struct\" for hierarchy \"d_flipflop:\\ff:0:ffi\"" {  } { { "Control_FSM.vhd" "\\ff:0:ffi" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/Control_FSM.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708104039255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch d_flipflop:\\ff:0:ffi\|d_latch:master A:struct " "Elaborating entity \"d_latch\" using architecture \"A:struct\" for hierarchy \"d_flipflop:\\ff:0:ffi\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "Z:/CEG3156/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708104042514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708104114472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708104221306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708104221306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708104256586 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708104256586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708104256586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708104256586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708104269792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 12:24:27 2024 " "Processing ended: Fri Feb 16 12:24:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708104269792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:47 " "Elapsed time: 00:08:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708104269792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708104269792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708104269792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708104308798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708104309733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 12:24:52 2024 " "Processing started: Fri Feb 16 12:24:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708104309733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708104309733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708104309883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708104310591 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1708104310592 ""}
{ "Info" "0" "" "Revision = lab1-fpAdd" {  } {  } 0 0 "Revision = lab1-fpAdd" 0 0 "Fitter" 0 0 1708104310592 ""}
