{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629826239223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629826239224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 24 11:30:39 2021 " "Processing started: Tue Aug 24 11:30:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629826239224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1629826239224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1629826239224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1629826239698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1629826239698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_6_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_6_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_6_to_bcd-funcional " "Found design unit 1: bin_6_to_bcd-funcional" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/bin_6_to_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246895 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_6_to_bcd " "Found entity 1: bin_6_to_bcd" {  } { { "bin_6_to_bcd.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/bin_6_to_bcd.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1-archSum_1 " "Found design unit 1: sumador_1-archSum_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246900 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1 " "Found entity 1: sumador_1" {  } { { "sumador_1.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_1_tb-arch " "Found design unit 1: sumador_1_tb-arch" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246905 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_1_tb " "Found entity 1: sumador_1_tb" {  } { { "sumador_1_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_1_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4-archSum_4 " "Found design unit 1: sumador_4-archSum_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246910 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4 " "Found entity 1: sumador_4" {  } { { "sumador_4.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_tb-arch " "Found design unit 1: sumador_4_tb-arch" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246914 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_tb " "Found entity 1: sumador_4_tb" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_fpga-archSum_4_fpga " "Found design unit 1: sumador_4_fpga-archSum_4_fpga" {  } { { "sumador_4_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246919 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_fpga " "Found entity 1: sumador_4_fpga" {  } { { "sumador_4_fpga.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_fpga.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_7seg-Behavioral " "Found design unit 1: to_7seg-Behavioral" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/to_7seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246923 ""} { "Info" "ISGN_ENTITY_NAME" "1 to_7seg " "Found entity 1: to_7seg" {  } { { "to_7seg.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/to_7seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_4_tb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_4_tb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_4_tb2-arch2 " "Found design unit 1: sumador_4_tb2-arch2" {  } { { "sumador_4_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246928 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_4_tb2 " "Found entity 1: sumador_4_tb2" {  } { { "sumador_4_tb2.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb2.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629826246928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1629826246928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_4_tb " "Elaborating entity \"sumador_4_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1629826246979 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s sumador_4_tb.vhd(18) " "Verilog HDL or VHDL warning at sumador_4_tb.vhd(18): object \"s\" assigned a value but never read" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629826246986 "|sumador_4_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out sumador_4_tb.vhd(19) " "Verilog HDL or VHDL warning at sumador_4_tb.vhd(19): object \"c_out\" assigned a value but never read" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1629826246987 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(23) " "VHDL warning at sumador_4_tb.vhd(23): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 23 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629826246987 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(25) " "VHDL warning at sumador_4_tb.vhd(25): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 25 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629826246987 "|sumador_4_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "sumador_4_tb.vhd(30) " "VHDL warning at sumador_4_tb.vhd(30): synthesis ignores all but the first waveform" {  } { { "sumador_4_tb.vhd" "" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 30 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1629826246987 "|sumador_4_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_4 sumador_4:sum A:archsum_4 " "Elaborating entity \"sumador_4\" using architecture \"A:archsum_4\" for hierarchy \"sumador_4:sum\"" {  } { { "sumador_4_tb.vhd" "sum" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4_tb.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629826246991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumador_1 sumador_4:sum\|sumador_1:sum0 A:archsum_1 " "Elaborating entity \"sumador_1\" using architecture \"A:archsum_1\" for hierarchy \"sumador_4:sum\|sumador_1:sum0\"" {  } { { "sumador_4.vhd" "sum0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/sumador_4.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1629826246995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629826247151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 24 11:30:47 2021 " "Processing ended: Tue Aug 24 11:30:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629826247151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629826247151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629826247151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629826247151 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1629826247896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629826249488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629826249489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 24 11:30:48 2021 " "Processing started: Tue Aug 24 11:30:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629826249489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1629826249489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Problema2 Problema2 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Problema2 Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1629826249489 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Problema2 Problema2 " "Quartus(args): --rtl_sim Problema2 Problema2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1629826249489 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1629826250176 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1629826250403 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1629826250406 ""}
{ "Warning" "0" "" "Warning: File Problema2_run_msim_rtl_vhdl.do already exists - backing up current file as Problema2_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Problema2_run_msim_rtl_vhdl.do already exists - backing up current file as Problema2_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1629826258874 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/simulation/modelsim/Problema2_run_msim_rtl_vhdl.do" {  } { { "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/simulation/modelsim/Problema2_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/simulation/modelsim/Problema2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/simulation/modelsim/Problema2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1629826258904 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1629826258907 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1629826258937 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1629826258937 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/Problema2_nativelink_simulation.rpt" {  } { { "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/Problema2_nativelink_simulation.rpt" "0" { Text "C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/Problema2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/quartusProjects/Lab2/Problema2/Problema2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1629826258937 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1629826258938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629826258939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 24 11:30:58 2021 " "Processing ended: Tue Aug 24 11:30:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629826258939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629826258939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629826258939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1629826258939 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1629829042990 ""}
