@article{turinglecture,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {A New Golden Age for Computer Architecture},
 journal = {Commun. ACM},
 issue_date = {February 2019},
 volume = {62},
 number = {2},
 month = jan,
 year = {2019},
 issn = {0001-0782},
 pages = {48--60},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3282307},
 doi = {10.1145/3282307},
 acmid = {3282307},
 publisher = {ACM},
 address = {New York, NY, USA},
}
@inproceedings{nowatzki,
 author = {Nowatzki, Tony and Sartin-Tarm, Michael and De Carli, Lorenzo and Sankaralingam, Karthikeyan and Estan, Cristian and Robatmili, Behnam},
 title = {A General Constraint-centric Scheduling Framework for Spatial Architectures},
 booktitle = {Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '13},
 year = {2013},
 isbn = {978-1-4503-2014-6},
 location = {Seattle, Washington, USA},
 pages = {495--506},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2491956.2462163},
 doi = {10.1145/2491956.2462163},
 acmid = {2462163},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {integer linear programming, spatial architecture scheduling, spatial architectures},
}
@inproceedings{synaid,
 author = {Phothilimthana, Phitchaya Mangpo and Jelvis, Tikhon and Shah, Rohin and Totla, Nishant and Chasins, Sarah and Bodik, Rastislav},
 title = {Chlorophyll: Synthesis-aided Compiler for Low-power Spatial Architectures},
 booktitle = {Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '14},
 year = {2014},
 isbn = {978-1-4503-2784-8},
 location = {Edinburgh, United Kingdom},
 pages = {396--407},
 numpages = {12},
 url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/2594291.2594339},
 doi = {10.1145/2594291.2594339},
 acmid = {2594339},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {program synthesis, spatial architectures},
}
@inproceedings{tartan,
 author = {Mishra, Mahim and Callahan, Timothy J. and Chelcea, Tiberiu and Venkataramani, Girish and Goldstein, Seth C. and Budiu, Mihai},
 title = {Tartan: Evaluating Spatial Computation for Whole Program Execution},
 booktitle = {Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XII},
 year = {2006},
 isbn = {1-59593-451-0},
 location = {San Jose, California, USA},
 pages = {163--174},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1168857.1168878},
 doi = {10.1145/1168857.1168878},
 acmid = {1168878},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {asynchronous circuits, dataflow machine, defect tolerance, low power, reconfigurable hardware, spatial computation},
}
@INPROCEEDINGS{zaidi,
author={A. M. {Zaidi} and D. {Greaves}},
booktitle={2014 IEEE International Parallel Distributed Processing Symposium Workshops},
title={A New Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware},
year={2014},
volume={},
number={},
pages={122-131},
keywords={data flow computing;data flow graphs;high level synthesis;program compilers;dataflow compiler IR;accelerating control-intensive code;spatial hardware;dynamically scheduled execution model;high-level synthesis tool-chain;ILP;complex control flow;static dataflow graph;LegUp;HLS tool;loop unrolling;sequential cycle counts;Intel Nehalem Core i7 superscalar processor;in-order Altera Nios IIf processor;instruction level parallelism;Hardware;Dynamic scheduling;Process control;Parallel processing;Runtime;Benchmark testing;Silicon;Dark Silicon;High-level Synthesis;Compilers;Custom Computing;Instruction Level Parallelism},
doi={10.1109/IPDPSW.2014.18},
ISSN={},
month={May},}
@inproceedings{sparseaccel,
 author = {Dadu, Vidushi and Weng, Jian and Liu, Sihao and Nowatzki, Tony},
 title = {Towards General Purpose Acceleration by Exploiting Common Data-Dependence Forms},
 booktitle = {Proceedings of the 52Nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO '52},
 year = {2019},
 isbn = {978-1-4503-6938-1},
 location = {Columbus, OH, USA},
 pages = {924--939},
 numpages = {16},
 url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/3352460.3358276},
 doi = {10.1145/3352460.3358276},
 acmid = {3358276},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Irregularity, accelerators, data-dependence, dataflow, generality, indirection, join, reconfigurable, systolic},
}
@article{tr,
  author = {Aho, A. V. and Garey, M. R. and Ullman, J. D.},
  title = {The Transitive Reduction of a Directed Graph},
  journal = {SIAM Journal on Computing},
  volume = {1},
  number = {2},
  pages = {131-137},
  year = {1972},
  doi = {10.1137/0201008},
  URL = {https://doi.org/10.1137/0201008},
  eprint = { https://doi.org/10.1137/0201008}
}
@inproceedings{spatial,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = {Spatial: A Language and Compiler for Application Accelerators},
 booktitle = {Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI 2018},
 year = {2018},
 isbn = {978-1-4503-5698-5},
 location = {Philadelphia, PA, USA},
 pages = {296--311},
 numpages = {16},
 url = {http://doi.acm.org/10.1145/3192366.3192379},
 doi = {10.1145/3192366.3192379},
 acmid = {3192379},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, FPGAs, compilers, domain-specific languages, hardware accelerators, high-level synthesis, reconfigurable architectures},
}


@inproceedings{plasticine,
	author = {Prabhakar, Raghu and Zhang, Yaqi and Koeplinger, David and Feldman, Matt and Zhao, Tian and Hadjis, Stefan and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
	title = {Plasticine: A Reconfigurable Architecture For Parallel Paterns},
	booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture},
	series = {ISCA '17},
	year = {2017},
	isbn = {978-1-4503-4892-8},
	location = {Toronto, ON, Canada},
	pages = {389--402},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/3079856.3080256},
	doi = {10.1145/3079856.3080256},
	acmid = {3080256},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {CGRAs, hardware accelerators, parallel patterns, reconfigurable architectures},
}
@inproceedings{ti,
 author = {Parashar, Angshuman and Pellauer, Michael and Adler, Michael and Ahsan, Bushra and Crago, Neal and Lustig, Daniel and Pavlov, Vladimir and Zhai, Antonia and Gambhir, Mohit and Jaleel, Aamer and Allmon, Randy and Rayess, Rachid and Maresh, Stephen and Emer, Joel},
 title = {Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {142--153},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485935},
 doi = {10.1145/2485922.2485935},
 acmid = {2485935},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {reconfigurable accelerators, spatial programming},
}
@inproceedings{dyser,
 author = {Govindaraju, Venkatraman and Ho, Chen-Han and Sankaralingam, Karthikeyan},
 title = {Dynamically Specialized Datapaths for Energy Efficient Computing},
 booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 series = {HPCA '11},
 year = {2011},
 isbn = {978-1-4244-9432-3},
 pages = {503--514},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2014698.2014884},
 doi={10.1109/HPCA.2011.5749755},
 acmid = {2014884},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
}

@inproceedings{elasticCGRAs,
 author = {Huang, Yuanjie and Ienne, Paolo and Temam, Olivier and Chen, Yunji and Wu, Chengyong},
 title = {Elastic CGRAs},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '13},
 year = {2013},
 isbn = {978-1-4503-1887-7},
 location = {Monterey, California, USA},
 pages = {171--180},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2435264.2435296},
 doi = {10.1145/2435264.2435296},
 acmid = {2435296},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRA, dataflow, elastic circuit, reconfigurable computing},
}

@inproceedings{hycube,
 author = {Karunaratne, Manupa and Mohite, Aditi Kulkarni and Mitra, Tulika and Peh, Li-Shiuan},
 title = {HyCUBE: A CGRA with Reconfigurable Single-cycle Multi-hop Interconnect},
 booktitle = {Proceedings of the 54th Annual Design Automation Conference 2017},
 series = {DAC '17},
 year = {2017},
 isbn = {978-1-4503-4927-7},
 location = {Austin, TX, USA},
 pages = {45:1--45:6},
 articleno = {45},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/3061639.3062262},
 doi = {10.1145/3061639.3062262},
 acmid = {3062262},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{dse-tvlsi,
author={Yoonjin Kim and Rabi N. Mahapatra and Kiyoung Choi},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
title={Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture},
year={2010},
volume={18},
number={10},
pages={1471-1482},
keywords={power aware computing;reconfigurable architectures;resource allocation;signal processing;design space exploration;resource utilization;coarse-grained reconfigurable architecture;power consumption;embedded systems;DSP application domain;digital signal processing;array components;area/delay-critical resources;resource pipelining;resource sharing;processing element array;Space exploration;Resource management;Reconfigurable architectures;Digital signal processing;Energy consumption;Embedded system;Signal design;Design optimization;Pipeline processing;Delay;Coarse-grained reconfigurable architecture (CGRA);embedded systems;loop pipelining;low power;system on chip (SoC)},
doi={10.1109/TVLSI.2009.2025280},
ISSN={1063-8210},
month={Oct},}

@article{cgraSurvey2,
  title={Coarse-Grained Reconfigurable Array: Architecture and Application Mapping},
  author={Kiyoung Choi},
  journal={IPSJ Transactions on System LSI Design Methodology},
  volume={4},
  number={ },
  pages={31-46},
  year={2011},
  doi={10.2197/ipsjtsldm.4.31}
}

@inproceedings{baidu,
author = {Ouyang, Jian and Lin, Shiding and Qi, Wei and Wang, Yong and Yu, Bo and Jiang, Song},
title = {SDA: Software-Defined Accelerator for LargeScale DNN Systems},
doi={10.1109/HOTCHIPS.2014.7478821},
year = {2014},
series = {Hot Chips 26},
}

@inproceedings{brainwave,
  author    = {Jeremy Fowers and
               Kalin Ovtcharov and
               Michael Papamichael and
               Todd Massengill and
               Ming Liu and
               Daniel Lo and
               Shlomi Alkalay and
               Michael Haselman and
               Logan Adams and
               Mahdi Ghandi and
               Stephen Heil and
               Prerak Patel and
               Adam Sapek and
               Gabriel Weisz and
               Lisa Woods and
               Sitaram Lanka and
               Steven K. Reinhardt and
               Adrian M. Caulfield and
               Eric S. Chung and
               Doug Burger},
  title     = {A Configurable Cloud-Scale {DNN} Processor for Real-Time {AI}},
  booktitle = {45th {ACM/IEEE} Annual International Symposium on Computer Architecture,
               {ISCA} 2018, Los Angeles, CA, USA, June 1-6, 2018},
  pages     = {1--14},
  year      = {2018},
  url       = {https://doi.org/10.1109/ISCA.2018.00012},
  doi       = {10.1109/ISCA.2018.00012},
  timestamp = {Tue, 31 Jul 2018 12:20:29 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/isca/FowersOPMLLAHAG18},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{DaDianNao,
	author = {Chen, Yunji and Luo, Tao and Liu, Shaoli and Zhang, Shijin and He, Liqiang and Wang, Jia and Li, Ling and Chen, Tianshi and Xu, Zhiwei and Sun, Ninghui and Temam, Olivier},
	title = {DaDianNao: A Machine-Learning Supercomputer},
	booktitle = {Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture},
	series = {MICRO-47},
	year = {2014},
	isbn = {978-1-4799-6998-2},
	location = {Cambridge, United Kingdom},
	pages = {609--622},
	numpages = {14},
	url = {http://dx.doi.org/10.1109/MICRO.2014.58},
	doi = {10.1109/MICRO.2014.58},
	acmid = {2742217},
	publisher = {IEEE Computer Seiociety},
	address = {Washington, DC, USA},
} 

@INPROCEEDINGS{streamdataflow,
  author={Tony {Nowatzki} and Vinay {Gangadhar} and Newsha {Ardalani} and Karthikeyan {Sankaralingam}},
  booktitle={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)},
  title={Stream-dataflow acceleration},
  year={2017},
  volume={},
  number={},
  pages={416-429},
  keywords={benchmark testing;data flow computing;hardware-software codesign;learning (artificial
      intelligence);multiprocessing systems;parallel architectures;parallel processing;low-power
    data processing hardware;programmable purpose solutions;general purpose
    solutions;order-of-magnitude improvements;industry adoption;domain-specific accelerators;machine
    learning;computer vision;big data;domain-specific hardware efficiency;domain-specific hardware
    solutions;acceleratable algorithms;broad common properties;high computational intensity;simple
    control patterns;simple streaming memory access;reuse patterns;general
    architecture;hardware-software interface;stream-dataflow;dataflow component;stream
    component;state-of-the-art domain;fixed-function accelerators;stream-dataflow
    acceleration;Computer architecture;Hardware;Registers;Acceleration;Microarchitecture;Spatial
    databases;Ports
    (Computers);Streaming;Dataflow;Architecture;Accelerator;Reconfigurable;CGRA;Programmable;Domain-Specific},
  doi={10.1145/3079856.3080255},
  ISSN={},
  month={June},}
@ARTICLE{dennard,
author={R. H. {Dennard} and F. H. {Gaensslen} and V. L. {Rideout} and E. {Bassous} and A. R. {LeBlanc}},
journal={IEEE Journal of Solid-State Circuits},
title={Design of ion-implanted MOSFET's with very small physical dimensions},
year={1974},
volume={9},
number={5},
pages={256-268},
keywords={digital integrated circuits;field effect transistors;ion implantation;semiconductor device manufacture;switching circuits;Switching circuits;Ion implantation;Semiconductor device manufacture;Digital integrated circuits;Field effect transistors;Doping profiles;Semiconductor process modeling;Predictive models;Threshold voltage;Fabrication;Switching circuits;Digital integrated circuits;MOSFET circuits;Ion implantation;Length measurement},
doi={10.1109/JSSC.1974.1050511},
ISSN={},
month={Oct},}
@inproceedings{mark,
 author = {Hameed, Rehan and Qadeer, Wajahat and Wachs, Megan and Azizi, Omid and Solomatnikov, Alex and Lee, Benjamin C. and Richardson, Stephen and Kozyrakis, Christos and Horowitz, Mark},
 title = {Understanding Sources of Inefficiency in General-purpose Chips},
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 series = {ISCA '10},
 year = {2010},
 isbn = {978-1-4503-0053-7},
 location = {Saint-Malo, France},
 pages = {37--47},
 numpages = {11},
 url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/1815961.1815968},
 doi = {10.1145/1815961.1815968},
 acmid = {1815968},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {ASIC, chip multiprocessor, customization, energy efficiency, h.264, high performance, tensilica},
}
@phdthesis{DCP,
	author = {Michael {Grant}},
	title = {Disciplined Convex Programming},
	type = {PhD. Thesis},
	school = {Stanford University},
	year = {2014}
}

@online{DCP-online,
	title = {Disciplined Convex Programming},
	date = {2019-10-27},
	url = {https://web.stanford.edu/~boyd/papers/disc_cvx_prog.html},
	author = {Michael {Grant}, Steven {Boyd}, Yinyu {Ye}},
	organization = {Stanford University},
	year = {2019}
}

@article{ramulator,
 author = {Kim, Yoongu and Yang, Weikun and Mutlu, Onur},
 title = {Ramulator: A Fast and Extensible DRAM Simulator},
 journal = {IEEE Comput. Archit. Lett.},
 issue_date = {January 2016},
 volume = {15},
 number = {1},
 month = jan,
 year = {2016},
 issn = {1556-6056},
 pages = {45--49},
 numpages = {5},
 url = {https://doi-org.stanford.idm.oclc.org/10.1109/LCA.2015.2414456},
 doi = {10.1109/LCA.2015.2414456},
 acmid = {2965092},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 
@misc{gurobi,
  author = "Gurobi Optimization, LLC",
  title = "Gurobi Optimizer Reference Manual",
  year = 2019,
  url = "http://www.gurobi.com"
}

@inproceedings{tensorflow,
	author = {Abadi, Mart\'{\i}n and Barham, Paul and Chen, Jianmin and Chen, Zhifeng and Davis, Andy and Dean, Jeffrey and Devin, Matthieu and Ghemawat, Sanjay and Irving, Geoffrey and Isard, Michael and Kudlur, Manjunath and Levenberg, Josh and Monga, Rajat and Moore, Sherry and Murray, Derek G. and Steiner, Benoit and Tucker, Paul and Vasudevan, Vijay and Warden, Pete and Wicke, Martin and Yu, Yuan and Zheng, Xiaoqiang},
	title = {TensorFlow: A System for Large-scale Machine Learning},
	booktitle = {Proceedings of the 12th USENIX Conference on Operating Systems Design and Implementation},
	series = {OSDI'16},
	year = {2016},
	isbn = {978-1-931971-33-1},
	location = {Savannah, GA, USA},
	pages = {265--283},
	numpages = {19},
	url = {http://dl.acm.org/citation.cfm?id=3026877.3026899},
	acmid = {3026899},
	publisher = {USENIX Association},
	address = {Berkeley, CA, USA},
} 

@article{cudnn,
	author    = {Sharan Chetlur and
	Cliff Woolley and
	Philippe Vandermersch and
	Jonathan Cohen and
	John Tran and
	Bryan Catanzaro and
	Evan Shelhamer},
	title     = {cuDNN: Efficient Primitives for Deep Learning},
	journal   = {CoRR},
	volume    = {abs/1410.0759},
	year      = {2014},
	url       = {http://arxiv.org/abs/1410.0759},
	archivePrefix = {arXiv},
	eprint    = {1410.0759},
	timestamp = {Mon, 13 Aug 2018 16:48:28 +0200},
	biburl    = {https://dblp.org/rec/bib/journals/corr/ChetlurWVCTCS14},
	bibsource = {dblp computer science bibliography, https://dblp.org},
	numpages = {9},
	pages = {1--9}
}

@article{lstm,
  title={Long short-term memory},
  author={Hochreiter, Sepp and Schmidhuber, J{\"u}rgen},
  journal={Neural computation},
  volume={9},
  number={8},
  pages={1735--1780},
  year={1997},
  publisher={MIT Press}
}
@inproceedings{EIE,
	author = {Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A. and Dally, William J.},
	title = {EIE: Efficient Inference Engine on Compressed Deep Neural Network},
	booktitle = {Proceedings of the 43rd International Symposium on Computer Architecture},
	series = {ISCA '16},
	year = {2016},
	isbn = {978-1-4673-8947-1},
	location = {Seoul, Republic of Korea},
	pages = {243--254},
	numpages = {12},
	url = {https://doi.org/10.1109/ISCA.2016.30},
	doi = {10.1109/ISCA.2016.30},
	acmid = {3001163},
	publisher = {IEEE Press},
	address = {Piscataway, NJ, USA},
	keywords = {ASIC, algorithm-hardware co-design, deep learning, hardware acceleration, model compression},
} 

@inproceedings{network,
 author = {Zhang, Yaqi and Rucker, Alexander and Vilim, Matthew and Prabhakar, Raghu and Hwang, William and Olukotun, Kunle},
 title = {Scalable Interconnects for Reconfigurable Spatial Architectures},
 booktitle = {Proceedings of the 46th International Symposium on Computer Architecture},
 series = {ISCA '19},
 year = {2019},
 isbn = {978-1-4503-6669-4},
 location = {Phoenix, Arizona},
 pages = {615--628},
 numpages = {14},
 url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/3307650.3322249},
 doi = {10.1145/3307650.3322249},
 acmid = {3322249},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CGRAs, hardware accelerators, interconnection network, reconfigurable architectures},
}

@inproceedings{spatial-computation,
	author = {Budiu, Mihai and Venkataramani, Girish and Chelcea, Tiberiu and Goldstein, Seth Copen},
	title = {Spatial Computation},
	booktitle = {Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS XI},
	year = {2004},
	isbn = {1-58113-804-0},
	location = {Boston, MA, USA},
	pages = {14--26},
	numpages = {13},
	url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/1024393.1024396},
	doi = {10.1145/1024393.1024396},
	acmid = {1024396},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {application-specific hardware, dataflow machine, low-power, spatial computation},
}

@inproceedings{streamit,
	author = {Gordon, Michael I. and Thies, William and Karczmarek, Michal and Lin, Jasper and Meli, Ali S. and Lamb, Andrew A. and Leger, Chris and Wong, Jeremy and Hoffmann, Henry and Maze, David and Amarasinghe, Saman},
	title = {A Stream Compiler for Communication-exposed Architectures},
	booktitle = {Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS X},
	year = {2002},
	isbn = {1-58113-574-2},
	location = {San Jose, California},
	pages = {291--303},
	numpages = {13},
	url = {http://doi.acm.org.stanford.idm.oclc.org/10.1145/605397.605428},
	doi = {10.1145/605397.605428},
	acmid = {605428},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@inproceedings{poly_cong,
	author = {Wang, Yuxin and Li, Peng and Cong, Jason},
	title = {Theory and Algorithm for Generalized Memory Partitioning in High-level Synthesis},
	booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
	series = {FPGA '14},
	year = {2014},
	isbn = {978-1-4503-2671-1},
	location = {Monterey, California, USA},
	pages = {199--208},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/2554688.2554780},
	doi = {10.1145/2554688.2554780},
	acmid = {2554780},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {high-level synthesis, memory partitioning, polyhedral model},
} 

@article{tpu,
	author = {Jouppi, Norman P. and Young, Cliff and Patil, Nishant and Patterson, David and Agrawal, Gaurav and Bajwa, Raminder and Bates, Sarah and Bhatia, Suresh and Boden, Nan and Borchers, Al and Boyle, Rick and Cantin, Pierre-luc and Chao, Clifford and Clark, Chris and Coriell, Jeremy and Daley, Mike and Dau, Matt and Dean, Jeffrey and Gelb, Ben and Ghaemmaghami, Tara Vazir and Gottipati, Rajendra and Gulland, William and Hagmann, Robert and Ho, C. Richard and Hogberg, Doug and Hu, John and Hundt, Robert and Hurt, Dan and Ibarz, Julian and Jaffey, Aaron and Jaworski, Alek and Kaplan, Alexander and Khaitan, Harshit and Killebrew, Daniel and Koch, Andy and Kumar, Naveen and Lacy, Steve and Laudon, James and Law, James and Le, Diemthu and Leary, Chris and Liu, Zhuyuan and Lucke, Kyle and Lundin, Alan and MacKean, Gordon and Maggiore, Adriana and Mahony, Maire and Miller, Kieran and Nagarajan, Rahul and Narayanaswami, Ravi and Ni, Ray and Nix, Kathy and Norrie, Thomas and Omernick, Mark and Penukonda, Narayana and Phelps, Andy and Ross, Jonathan and Ross, Matt and Salek, Amir and Samadiani, Emad and Severn, Chris and Sizikov, Gregory and Snelham, Matthew and Souter, Jed and Steinberg, Dan and Swing, Andy and Tan, Mercedes and Thorson, Gregory and Tian, Bo and Toma, Horia and Tuttle, Erick and Vasudevan, Vijay and Walter, Richard and Wang, Walter and Wilcox, Eric and Yoon, Doe Hyun},
	title = {In-Datacenter Performance Analysis of a Tensor Processing Unit},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {May 2017},
	volume = {45},
	number = {2},
	month = jun,
	year = {2017},
	issn = {0163-5964},
	pages = {1--12},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/3140659.3080246},
	doi = {10.1145/3140659.3080246},
	acmid = {3080246},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {CNN, DNN, GPU, LSTM, MLP, RNN, TPU, TensorFlow, accelerator, deep learning, domain-specific architecture, neural network},
} 

@inproceedings{maxj,
 author = {Trifunovic, Nemanja and Palikareva, Hristina and Becker, Tobias and Gaydadjiev, Georgi},
 title = {Cloud Deployment and Management of Dataflow Engines},
 booktitle = {Proceedings of the 1st International Workshop on Next Generation of Cloud Architectures},
 series = {CloudNG:17},
 year = {2017},
 isbn = {978-1-4503-4936-9},
 location = {Belgrade, Serbia},
 pages = {5:1--5:6},
 articleno = {5},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/3068126.3068795},
 doi = {10.1145/3068126.3068795},
 acmid = {3068795},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dataflow Engines, Elastic Hybrid Cloud},
} 

@article{parallel-patterns,
	author = {Sujeeth, Arvind K. and Brown, Kevin J. and Lee, Hyoukjoong and Rompf, Tiark and Chafi, Hassan and Odersky, Martin and Olukotun, Kunle},
	title = {Delite: A Compiler Architecture for Performance-Oriented Embedded Domain-Specific Languages},
	journal = {ACM Trans. Embed. Comput. Syst.},
	issue_date = {July 2014},
	volume = {13},
	number = {4s},
	month = apr,
	year = {2014},
	issn = {1539-9087},
	pages = {134:1--134:25},
	articleno = {134},
	numpages = {25},
	url = {http://doi.acm.org/10.1145/2584665},
	doi = {10.1145/2584665},
	acmid = {2584665},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {Domain-specific languages, code generation, language virtualization, multistage programming},
} 

@inproceedings{gunrock,
	author = {Wang, Yangzihao and Davidson, Andrew and Pan, Yuechao and Wu, Yuduo and Riffel, Andy and Owens, John D.},
	title = {Gunrock: A High-performance Graph Processing Library on the GPU},
	booktitle = {Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
	series = {PPoPP '16},
	year = {2016},
	isbn = {978-1-4503-4092-2},
	location = {Barcelona, Spain},
	pages = {11:1--11:12},
	articleno = {11},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/2851141.2851145},
	doi = {10.1145/2851141.2851145},
	acmid = {2851145},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@article{cuda,
	author = {Nickolls, John and Buck, Ian and Garland, Michael and Skadron, Kevin},
	title = {Scalable Parallel Programming with CUDA},
	journal = {Queue},
	issue_date = {March/April 2008},
	volume = {6},
	number = {2},
	month = mar,
	year = {2008},
	issn = {1542-7730},
	pages = {40--53},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/1365490.1365500},
	doi = {10.1145/1365490.1365500},
	acmid = {1365500},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@article{fpga-survey,
	author = {Kuon, Ian and Tessier, Russell and Rose, Julie},
	year = {2007},
	month = {01},
	pages = {135-253},
	title = {FPGA Architecture: Survey and Challenges},
	volume = {2},
	journal = {Foundations and Trends in Electronic Design Automation},
	doi = {10.1561/1000000005}
}

@inproceedings{dhdl,
	author = {Prabhakar, Raghu and Koeplinger, David and Brown, Kevin J. and Lee, HyoukJoong and De Sa, Christopher and Kozyrakis, Christos and Olukotun, Kunle},
	title = {Generating Configurable Hardware from Parallel Patterns},
	booktitle = {Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS '16},
	year = {2016},
	isbn = {978-1-4503-4091-5},
	location = {Atlanta, Georgia, USA},
	pages = {651--665},
	numpages = {15},
	url = {http://doi.acm.org/10.1145/2872362.2872415},
	doi = {10.1145/2872362.2872415},
	acmid = {2872415},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {FPGAs, hardware generation, metapipelining, parallel patterns, reconfigurable hardware, tiling},
} 


@inproceedings{tz_rnn,
 title={Serving Recurrent Neural Networks Efficiently with a Spatial Accelerator},
 author={Zhao, Tian and Zhang, Yaqi and Olukotun, Kunle},
 booktitle={Proceedings of the 2 nd SysML Conference},
 year={2019},
 location = {Palo Alto, CA, USA},
}

@INPROCEEDINGS{delaunayn20,
author={M. {Holtgrewe} and P. {Sanders} and C. {Schulz}},
booktitle={2010 IEEE International Symposium on Parallel Distributed Processing (IPDPS)},
title={Engineering a scalable high quality graph partitioner},
year={2010},
volume={},
number={},
pages={1-12},
keywords={graph theory;parallel algorithms;search problems;scalable high quality graph partitioner;parallel graph partitioning;multilevel graph partitioning;scalable parallel algorithm;edge prioritization;approximation algorithm;local search heuristics;Partitioning algorithms;Approximation algorithms;Parallel algorithms;Clustering algorithms;Application software;Computer science;Finite element methods;Digital circuits;Design methodology;Process planning},
doi={10.1109/IPDPS.2010.5470485},
ISSN={1530-2075},
month={April},}
@INPROCEEDINGS{multicorescale,
author={H. {Esmaeilzadeh} and E. {Blem} and R. S. {Amant} and K. {Sankaralingam} and D. {Burger}},
booktitle={2011 38th Annual International Symposium on Computer Architecture (ISCA)},
title={Dark silicon and the end of multicore scaling},
year={2011},
volume={},
number={},
pages={365-376},
keywords={graphics processing units;microprocessor chips;multiprocessing systems;network topology;parallel processing;dark silicon;processor designers;Moore's law scaling;single-core performance;Dennard scaling;multicore parts;single-core scaling;multicore scaling limits;speedup potential;parallel workloads;technology generations;ITRS projections;device scaling parameters;Pareto-optimal frontiers;performance model;upper-bound performance;lower-bound core power;multicore designs;single-threaded CPU-like multicore chip organizations;massively threaded GPU-like multicore chip organizations;asymmetric topology;dynamic topology;composed topology;chip topology;computing community;fixed-size chip;Multicore processing;Topology;Performance evaluation;Organizations;Transistors;Microarchitecture;Instruction sets;Dark Silicon;Modeling;Power;Technology Scaling;Multicore},
doi={},
ISSN={1063-6897},
month={June},}
@INPROCEEDINGS{resnet,
author={K. {He} and X. {Zhang} and S. {Ren} and J. {Sun}},
booktitle={2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)},
title={Deep Residual Learning for Image Recognition},
year={2016},
volume={},
number={},
pages={770-778},
keywords={image classification;learning (artificial intelligence);neural nets;object detection;COCO segmentation;ImageNet localization;ILSVRC & COCO 2015 competitions;deep residual nets;COCO object detection dataset;visual recognition tasks;CIFAR-10;ILSVRC 2015 classification task;ImageNet test set;VGG nets;residual nets;ImageNet dataset;residual function learning;deeper neural network training;image recognition;deep residual learning;Training;Degradation;Complexity theory;Image recognition;Neural networks;Visualization;Image segmentation},
doi={10.1109/CVPR.2016.90},
ISSN={1063-6919},
month={June},}
