#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 25 15:49:37 2023
# Process ID: 3348
# Current directory: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1
# Command line: vivado.exe -log mic1_basys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mic1_basys3.tcl
# Log file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/mic1_basys3.vds
# Journal file: C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1\vivado.jou
# Running On: DESKTOP-OIDFPBB, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16893 MB
#-----------------------------------------------------------
source mic1_basys3.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 394.379 ; gain = 72.969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/IPCORE_UART_MUX/src/UART_GUI_IP006_uart_reg32_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/VGA_IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/emile/OneDrive/files/3_ip_core_32bit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.cache/ip 
Command: synth_design -top mic1_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6052
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'rdata' cannot be initialized at declaration in SystemVerilog mode [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:9]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_UART' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_MIC' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'RX_GUI' is not allowed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:12]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:417]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:5486]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/hdl/vio_v3_0_syn_rfs.v:1365]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1260.773 ; gain = 423.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mic1_basys3' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:49]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1534]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1497]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131733]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38708]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_12_ila' is unconnected for instance 'inst' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_12_ila' has 1033 connections declared, but only 1027 given [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:3227]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'VGA_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:12]
INFO: [Synth 8-6157] synthesizing module 'VGA_AsciiCharsMem_0_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_AsciiCharsMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AsciiCharsMem' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'character.mem' is read successfully [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:19]
INFO: [Synth 8-6155] done synthesizing module 'AsciiCharsMem' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/AsciiCharsMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_AsciiCharsMem_0_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_AsciiCharsMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress7bit_0_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress7bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataToAddress7bit' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:23]
INFO: [Synth 8-3876] $readmem data file 'data_to_address.mem' is read successfully [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DataToAddress7bit' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress7bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress7bit_0_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress7bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_0_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'DataToAddress' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:23]
INFO: [Synth 8-3876] $readmem data file 'data_to_address.mem' is read successfully [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DataToAddress' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/DataToAddress.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_0_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_1_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_1_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_2_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_2_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_3_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_3_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_3_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_4_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_4_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_4_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_5_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_5_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_5_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_5_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_6_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_6_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_6_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_7_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_7_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_7_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_8_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_8_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_8_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_8_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_DataToAddress_9_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_9_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DataToAddress_9_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_DataToAddress_9_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_ScreenBufferMem_0_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_ScreenBufferMem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ScreenBufferMem' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:3]
INFO: [Synth 8-3876] $readmem data file 'static_mems.mem' is read successfully [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ScreenBufferMem' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/ScreenBufferMem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_ScreenBufferMem_0_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_ScreenBufferMem_0_0.v:53]
WARNING: [Synth 8-7071] port 'oDataB' of module 'VGA_ScreenBufferMem_0_0' is unconnected for instance 'ScreenBufferMem_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:165]
WARNING: [Synth 8-7023] instance 'ScreenBufferMem_0' of module 'VGA_ScreenBufferMem_0_0' has 7 connections declared, but only 6 given [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:165]
INFO: [Synth 8-6157] synthesizing module 'VGA_VGA_Pattern_1_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Pattern_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_Pattern' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Pattern.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Pattern' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Pattern.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_VGA_Pattern_1_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Pattern_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_VGA_Timings_1_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Timings_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_Timings' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Timings.v:23]
INFO: [Synth 8-6157] synthesizing module 'H_Counter' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/H_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'H_Counter' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/H_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'V_Counter' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/V_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'V_Counter' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/V_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Timings' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_Timings.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_VGA_Timings_1_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_VGA_Timings_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'VGA_clk_wiz_0_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'VGA_clk_wiz_0_0_clk_wiz' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'VGA_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'VGA_clk_wiz_0_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'VGA_num_capture_4bit_0_1' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_num_capture_4bit_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'num_capture_4bit' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/num_capture_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'num_capture_4bit' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/num_capture_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VGA_num_capture_4bit_0_1' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_num_capture_4bit_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA.v:12]
INFO: [Synth 8-6155] done synthesizing module 'VGA_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/synth/VGA_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
	Parameter MAX_COUNT bound to: 511 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/debouncer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detection' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_detection' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/util/rtl/edge_detection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
	Parameter MIC1_PROGRAM bound to: add.mem - type: string 
	Parameter MIC1_MICROCODE bound to: microcode.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mic1' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
	Parameter STACKPOINTER_ADDRESS bound to: 91 - type: integer 
	Parameter LOCALVARIABLEFRAME_ADDRESS bound to: 75 - type: integer 
	Parameter CONSTANTPOOL_ADDRESS bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/alu/rtl/alu.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/shifter/rtl/shifter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mic1' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_baud' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
	Parameter CNT_W bound to: 24 - type: integer 
	Parameter CNT_INC bound to: 24'b000000011001001010100111 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_baud.sv:11]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_uart_rx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_uart_rx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_uart_tx' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_uart_tx' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_tx.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control_store' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
	Parameter INIT_F bound to: microcode.mem - type: string 
INFO: [Synth 8-251] Loading microprogram microcode.mem into control_store. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:16]
INFO: [Synth 8-3876] $readmem data file 'microcode.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'control_store' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/control-store/rtl/control_store.sv:3]
INFO: [Synth 8-6157] synthesizing module 'main_memory' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
	Parameter INIT_F bound to: add.mem - type: string 
	Parameter MEMORY_SIZE bound to: 139 - type: integer 
INFO: [Synth 8-251] Loading program add.mem into main_memory. [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:18]
INFO: [Synth 8-3876] $readmem data file 'add.mem' is read successfully [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'main_memory' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/rtl/main_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'memory_manager' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'memory_manager' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/new/memory_manager.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mic1_soc' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'w_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:244]
WARNING: [Synth 8-689] width (32) of port connection 'r_en' does not match port width (1) of module 'mic1_soc' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:245]
INFO: [Synth 8-638] synthesizing module 'IP006_uart_reg32_0' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:105]
	Parameter inputs_g bound to: 1 - type: integer 
	Parameter outputs_g bound to: 1 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate0_g bound to: 0 - type: bool 
	Parameter simulate1_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
	Parameter mbus_pipe_g bound to: 1 - type: integer 
	Parameter use_vectors bound to: 0 - type: bool 
	Parameter reg_pipe_out_g bound to: 0 - type: integer 
	Parameter reg_pipe_in_g bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'IP006_uart_reg32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:14' bound to instance 'U0' of component 'IP006_uart_reg32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:699]
INFO: [Synth 8-638] synthesizing module 'IP006_uart_reg32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:576]
INFO: [Synth 8-3491] module 'arbiter11_32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:16' bound to instance 'U_8' of component 'arbiter11_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2209]
INFO: [Synth 8-638] synthesizing module 'arbiter11_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'arbiter11_32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/arbiter10a_rtl1.vhd:45]
	Parameter DELAY_CLK_CYCLES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8192 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2232]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:32]
WARNING: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8192 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_reg_pipe_out' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2247]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_mbus32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:16' bound to instance 'U_6' of component 'delay_mbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2260]
INFO: [Synth 8-638] synthesizing module 'delay_mbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:50]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_0' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:139]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_delay' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:25]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_2' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:149]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_3' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:159]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_6' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:169]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_7' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:179]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_1' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:189]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector__parameterized2' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector__parameterized2' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_4' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:202]
INFO: [Synth 8-638] synthesizing module 'delay_e_vector__parameterized4' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'delay_e_vector__parameterized4' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:29]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'delay_mbus32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:50]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_mbus32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_mbus32_struct.vhd:16' bound to instance 'U_7' of component 'delay_mbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2272]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_sbus32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:16' bound to instance 'U_9' of component 'delay_sbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2284]
INFO: [Synth 8-638] synthesizing module 'delay_sbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:50]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_0' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:130]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_3' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:140]
	Parameter delay_clk_cycles bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:15' bound to instance 'U_6' of component 'delay' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:150]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_1' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:160]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_4' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:173]
	Parameter DELAY_CLK_CYCLES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RST_TO bound to: 1'b0 
INFO: [Synth 8-3491] module 'delay_e_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:16' bound to instance 'U_5' of component 'delay_e_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'delay_sbus32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:50]
	Parameter DELAY_CYCLES bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'delay_sbus32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_sbus32_struct.vhd:16' bound to instance 'U_10' of component 'delay_sbus32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2296]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000000000000 
	Parameter addr_range_g bound to: 16'b0000000100000000 
	Parameter nregs_g bound to: 256 - type: integer 
	Parameter init_val_g bound to: 8192'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
INFO: [Synth 8-3491] module 'register_array_b32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:21' bound to instance 'U_11' of component 'register_array_b32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2308]
INFO: [Synth 8-638] synthesizing module 'register_array_b32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'register_array_b32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
	Parameter addr_width_g bound to: 16 - type: integer 
	Parameter data_width_g bound to: 32 - type: integer 
	Parameter addr_base_g bound to: 16'b0000000100000000 
	Parameter addr_range_g bound to: 16'b0000000100000000 
	Parameter nregs_g bound to: 256 - type: integer 
	Parameter init_val_g bound to: 8192'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
INFO: [Synth 8-3491] module 'register_array_b32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:21' bound to instance 'U_12' of component 'register_array_b32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2328]
INFO: [Synth 8-638] synthesizing module 'register_array_b32__parameterized1' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'register_array_b32__parameterized1' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/register_array_b1.vhd:47]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_0' of component 'syn2_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2348]
INFO: [Synth 8-638] synthesizing module 'syn2_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'syn2_vector' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:25]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_1' of component 'syn2_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2361]
	Parameter sig_width bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'syn2_vector' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/syn2_vec.vhd:14' bound to instance 'U_2' of component 'syn2_vector' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2374]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
INFO: [Synth 8-3491] module 'uart_bridge_32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:16' bound to instance 'U_3' of component 'uart_bridge_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2387]
INFO: [Synth 8-638] synthesizing module 'uart_bridge_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:55]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'uart_top' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:13' bound to instance 'I6' of component 'uart_top' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:180]
INFO: [Synth 8-638] synthesizing module 'uart_top' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:49]
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:13' bound to instance 'I0' of component 'uart_rx' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_uart_rx' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:44]
INFO: [Synth 8-226] default block is never used [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:98]
INFO: [Synth 8-226] default block is never used [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_uart_rx' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_rx_fsm.vhd:44]
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:13' bound to instance 'I1' of component 'uart_tx' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ip006_lib_uart_tx' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:45]
INFO: [Synth 8-226] default block is never used [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:93]
INFO: [Synth 8-226] default block is never used [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'ip006_lib_uart_tx' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_tx_fsm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_top_struct.vhd:49]
INFO: [Synth 8-3491] module 'bus_bridge_32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:13' bound to instance 'I0' of component 'bus_bridge_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:196]
INFO: [Synth 8-638] synthesizing module 'bus_bridge_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:942]
INFO: [Synth 8-256] done synthesizing module 'bus_bridge_32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'uart_bridge_32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:55]
	Parameter core_clk_freq_g bound to: 25000000 - type: integer 
	Parameter baudrate_g bound to: 9600 - type: integer 
	Parameter simulate_g bound to: 0 - type: bool 
	Parameter commandfile_g bound to: command.txt - type: string 
INFO: [Synth 8-3491] module 'uart_bridge_32' declared at 'c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:16' bound to instance 'U_4' of component 'uart_bridge_32' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:2402]
INFO: [Synth 8-256] done synthesizing module 'IP006_uart_reg32' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/ip006_uart_reg32_struct.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'IP006_uart_reg32_0' (0#1) [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/synth/IP006_uart_reg32_0.vhd:105]
WARNING: [Synth 8-7071] port 'input_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'output_read' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'output_written' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg004' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg005' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg006' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg007' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg008' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg009' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00A' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00B' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00C' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00D' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00E' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'reg00F' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7071] port 'uartB_txd' of module 'IP006_uart_reg32_0' is unconnected for instance 'uart_reg' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
WARNING: [Synth 8-7023] instance 'uart_reg' of module 'IP006_uart_reg32_0' has 41 connections declared, but only 25 given [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:264]
INFO: [Synth 8-6157] synthesizing module 'MUX_DEMUX' [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MUX_DEMUX' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/imports/src/MUX_DEMUX.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mic1_basys3' (0#1) [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:5]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio_0 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/synth/vio_0.v:80]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/synth/ila_0.v:116]
WARNING: [Synth 8-6014] Unused sequential element sample_a_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:57]
WARNING: [Synth 8-6014] Unused sequential element sample_c_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/uart/rtl/uart_rx.sv:59]
WARNING: [Synth 8-6014] Unused sequential element my_input_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:103]
WARNING: [Synth 8-6014] Unused sequential element tx_start_reg was removed.  [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_soc.sv:164]
WARNING: [Synth 8-6014] Unused sequential element csm_current_state_reg was removed.  [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:925]
WARNING: [Synth 8-3848] Net slv_ack_cld in module/entity bus_bridge_32 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/bus_bridge_32_fsm.vhd:169]
WARNING: [Synth 8-3848] Net slv_cs in module/entity uart_bridge_32 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:74]
WARNING: [Synth 8-3848] Net slv_din in module/entity uart_bridge_32 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:75]
WARNING: [Synth 8-3848] Net slv_we in module/entity uart_bridge_32 does not have driver. [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/uart_bridge_32_struct.vhd:76]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mic1_soc'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:237]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:120]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:105]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/rtl/mic1_basys3.sv:90]
WARNING: [Synth 8-7129] Port slv_ack in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_cs in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_din in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slv_we in module bus_bridge_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable in module delay_e_vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[3] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[2] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[1] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg110[0] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[3] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[2] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[1] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg111[0] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[31] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[30] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[29] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[28] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[27] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[26] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[25] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[24] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[23] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[22] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[21] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[20] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[19] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[18] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[17] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[16] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[15] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[14] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[13] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[12] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[11] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[10] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[9] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[8] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[7] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[6] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[5] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[4] in module IP006_uart_reg32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg112[3] in module IP006_uart_reg32 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1825.582 ; gain = 988.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 1825.582 ; gain = 988.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 1825.582 ; gain = 988.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1825.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0_board.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc] for cell 'VGA_0/inst/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/VGA_0_2/src/VGA_clk_wiz_0_0/VGA_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0/inst'
Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
Finished Parsing XDC File [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'vio_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/vio_0_1/vio_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
Finished Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/constrs_1/new/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mic1_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mic1_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1907.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 180 instances
  CFGLUT5 => SRLC32E: 14 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1907.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for VGA_0/inst/clk_wiz_0/inst. (constraint file  C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property KEEP_HIERARCHY = SOFT for ila_0/inst. (constraint file  C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for uart_reg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for VGA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for VGA_0/inst/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_Curr_reg' in module 'num_capture_4bit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xil_internal_svlib_uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xil_internal_svlib_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ip006_lib_uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mic1_basys3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sInit |                   00000000000010 |                            00000
                   sIdle |                   00000000000001 |                            00001
                sUpdate0 |                   00100000000000 |                            00010
                sUpdate1 |                   00000100000000 |                            00011
                sUpdate2 |                   00001000000000 |                            00100
                sUpdate3 |                   00000010000000 |                            00101
                sUpdate4 |                   00000001000000 |                            00110
                sUpdate5 |                   00000000010000 |                            00111
                sUpdate6 |                   00000000100000 |                            01000
                sUpdate7 |                   00000000000100 |                            01001
                sUpdate8 |                   00000000001000 |                            01010
                sUpdate9 |                   10000000000000 |                            01011
               sUpdate10 |                   01000000000000 |                            01100
                    sRst |                   00010000000000 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_Curr_reg' using encoding 'one-hot' in module 'num_capture_4bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xil_internal_svlib_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
        WAITING_FOR_BAUD |                              001 |                              100
                   START |                              010 |                              001
                    DATA |                              011 |                              010
                    STOP |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xil_internal_svlib_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_wait |                               00 |                               00
                    s_rx |                               01 |                               01
                   s_rx1 |                               10 |                               10
                   s_reg |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'ip006_lib_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    STEP |                               01 |                               10
                     RUN |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'mic1_basys3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:02:18 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ScreenBufferMem_0/inst/rMem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Next_reg[0]' (FDE) to 'num_capture_4bit_0/inst/rNum_Next_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Next_reg[1]' (FDE) to 'num_capture_4bit_0/inst/rNum_Next_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Next_reg[2]' (FDE) to 'num_capture_4bit_0/inst/rNum_Next_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Next_reg[3]' (FDE) to 'num_capture_4bit_0/inst/rNum_Next_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Next_reg[4]' (FDE) to 'num_capture_4bit_0/inst/rNum_Next_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (num_capture_4bit_0/\inst/rNum_Next_reg[11] )
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Curr_reg[0]' (FD) to 'num_capture_4bit_0/inst/rNum_Curr_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Curr_reg[1]' (FD) to 'num_capture_4bit_0/inst/rNum_Curr_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Curr_reg[2]' (FD) to 'num_capture_4bit_0/inst/rNum_Curr_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Curr_reg[3]' (FD) to 'num_capture_4bit_0/inst/rNum_Curr_reg[11]'
INFO: [Synth 8-3886] merging instance 'num_capture_4bit_0/inst/rNum_Curr_reg[4]' (FD) to 'num_capture_4bit_0/inst/rNum_Curr_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (num_capture_4bit_0/\inst/rNum_Curr_reg[11] )
INFO: [Synth 8-4471] merging register 'U_10/U_0/gen_norm.shiftreg_reg[0:0]' into 'U_9/U_0/gen_norm.shiftreg_reg[0:0]' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:36]
INFO: [Synth 8-4471] merging register 'U_10/U_3/gen_norm.shiftreg_reg[0:0]' into 'U_9/U_3/gen_norm.shiftreg_reg[0:0]' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay.vhd:36]
INFO: [Synth 8-4471] merging register 'U_10/U_1/gen_norm.fifo_memory_reg[0][15:0]' into 'U_9/U_1/gen_norm.fifo_memory_reg[0][15:0]' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:41]
INFO: [Synth 8-4471] merging register 'U_10/U_4/gen_norm.fifo_memory_reg[0][31:0]' into 'U_9/U_4/gen_norm.fifo_memory_reg[0][31:0]' [c:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.srcs/sources_1/ip/IP006_uart_reg32_0_1/IP006_lib/hdl/delay_e_vector.vhd:41]
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8191] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8190] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8189] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8188] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8187] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8186] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8185] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8184] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8183] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8182] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8181] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8180] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8179] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8178] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8177] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8176] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8175] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8174] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8173] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8172] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8171] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8170] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8169] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8168] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8167] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8166] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8165] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8164] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8163] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8162] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8161] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8160] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8159] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8158] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8157] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8156] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8155] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8154] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8153] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8152] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8151] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8150] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8149] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8148] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8147] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8146] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8145] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8144] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8143] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8142] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8141] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8140] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8139] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8138] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8137] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8136] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8135] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8134] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8133] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8132] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8131] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8130] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8129] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8128] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8127] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8126] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8125] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8124] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8123] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8122] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8121] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8120] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8119] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8118] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8117] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8116] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8115] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8114] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8113] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8112] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8111] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8110] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8109] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8108] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8107] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8106] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8105] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8104] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8103] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8102] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8101] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8100] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8099] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8098] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8097] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8096] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8095] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8094] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8093] driven by constant 0
WARNING: [Synth 8-3917] design IP006_uart_reg32__GC0 has port output[8092] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_4/g0.I6/I1/tx_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U_3/g0.I6/I1/tx_reg_reg[9] )
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][12]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][0]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][4]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][8]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][28]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][16]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][20]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][24]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][14]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][2]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][6]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][10]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][30]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][18]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][22]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][26]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][13]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][1]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][5]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][9]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][29]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][17]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][21]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][25]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][15]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][3]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][7]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][11]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][31]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][19]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][23]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'U_7/U_5/gen_norm.fifo_memory_reg[0][27]' (FDR) to 'U_6/U_5/gen_norm.fifo_memory_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'U_6/U_6/gen_norm.shiftreg_reg[0]' (FDR) to 'U_7/U_6/gen_norm.shiftreg_reg[0]'
INFO: [Synth 8-5544] ROM "PROBE_IN_WIDTH_INST/probe_width_mem" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mic1_soc/control_store/rdata_reg[12]' (FDE) to 'mic1_soc/control_store/rdata_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\control_store/rdata_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mic1_soc/\mic1/CPP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mic1_soc/\mic1/CPP_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mic1_soc/\mic1/CPP_reg[31] )
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[0]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[1]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[2]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[3]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[4]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[5]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[6]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vio_0/inst/\PROBE_IN_WIDTH_INST/probe_width_int_reg[7] )
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[8]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[9]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[11]' (FD) to 'vio_0/inst/PROBE_IN_WIDTH_INST/probe_width_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1008]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1008]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1009]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1010]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1009]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1010]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1010]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1011]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1010]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1011]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1011]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1012]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1011]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1012]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1012]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1013]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1012]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1013]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1013]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1014]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1013]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1014]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1014]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1015]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1014]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1015]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1015]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1016]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1015]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1016]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1016]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1017]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1016]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1017]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1017]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1018]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1017]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1018]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1018]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1019]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1018]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1019]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1019]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1020]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1019]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1020]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1020]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1021]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1020]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1021]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1021]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1022]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1021]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1022]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1022]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1023]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1022]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1023]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[992]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[993]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[992]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[993]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[993]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[994]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[993]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[994]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[994]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[995]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[994]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[995]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[995]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[996]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[995]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[996]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[996]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[997]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[996]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[997]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[997]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[998]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[997]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[998]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[998]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[999]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[998]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[999]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[999]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1000]'
INFO: [Synth 8-3886] merging instance 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[999]' (FDRE) to 'ila_0/inst/ila_core_inst/u_ila_regs/shift_reg0_reg[1000]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[9].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[8].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_88f /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_892 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_88d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_88c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_887 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[9].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[8].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_86 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_14 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_13 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_12 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_0/inst/ila_core_inst/\u_ila_regs/reg_11 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:03:45 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:04:08 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VGA_0/insti_0/ScreenBufferMem_0/inst/rMem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_0/insti_0/AsciiCharsMem_0/inst/rData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_0/insti_0/AsciiCharsMem_0/inst/rData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/mic1_soc/main_memory/test_memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/mic1_soc/main_memory/test_memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:04:23 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance VGA_0/inst/ScreenBufferMem_0/inst/rMem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_0/inst/AsciiCharsMem_0/inst/rData_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_0/inst/AsciiCharsMem_0/inst/rData_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mic1_soc/main_memory/test_memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mic1_soc/main_memory/test_memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:04:31 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:04:31 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:04:33 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:04:33 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:04:33 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:04:33 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   107|
|3     |CFGLUT5    |   194|
|4     |LUT1       |   107|
|5     |LUT2       |   741|
|6     |LUT3       |  1249|
|7     |LUT4       |   764|
|8     |LUT5       |   634|
|9     |LUT6       |  2826|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   181|
|12    |MUXF8      |    70|
|13    |RAMB18E1   |     2|
|15    |RAMB36E1   |    11|
|19    |SRL16E     |   301|
|20    |SRLC16E    |     2|
|21    |SRLC32E    |    17|
|22    |FDRE       |  6547|
|23    |FDSE       |    63|
|24    |IBUF       |    11|
|25    |OBUF       |    22|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:04:33 . Memory (MB): peak = 1907.426 ; gain = 1070.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 279 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:04:15 . Memory (MB): peak = 1907.426 ; gain = 988.691
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:04:34 . Memory (MB): peak = 1907.426 ; gain = 1070.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 1907.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 566 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0 UUID: d7f66bbc-6204-5aea-8c9b-20b797086963 
INFO: [Chipscope 16-324] Core: vio_0 UUID: 3e848536-4072-5514-988e-f94a9a327d34 
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1907.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 180 instances
  CFGLUT5 => SRLC32E: 14 instances

Synth Design complete, checksum: dc0bc643
INFO: [Common 17-83] Releasing license: Synthesis
584 Infos, 336 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:04:44 . Memory (MB): peak = 1907.426 ; gain = 1452.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/emile/OneDrive/files/mic-1-project/verilog/top-level/top_level_basys3.runs/synth_1/mic1_basys3.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mic1_basys3_utilization_synth.rpt -pb mic1_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 15:54:40 2023...
