INFO: [HLS 200-0] Workspace E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4 opened at Sat Sep 01 23:38:17 +0200 2018
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Command     config_clock returned 0; 0.001 sec.
Execute     config_clock -quiet -name default -uncertainty 0.1 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.002 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.005 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0.001 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0.001 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Command     import_lib returned 0; 0.017 sec.
Execute     source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.001 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0.003 sec.
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.006 sec.
Command           ap_source returned 0; 0.009 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.009 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.006 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.002 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.077 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0.001 sec.
Command         ap_source returned 0; 0.108 sec.
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.111 sec.
Command     ap_source returned 0; 0.111 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.001 sec.
Command       ap_source returned 0; 0.004 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.062 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0.001 sec.
Execute             source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0.001 sec.
Command           ap_source returned 0; 0.004 sec.
Execute           source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0.005 sec.
Command         ap_source returned 0; 0.075 sec.
Command       ap_source returned 0; 0.076 sec.
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_hp.hlp 
Command       ap_source returned 0; 0.008 sec.
Command     import_lib returned 0; 0.102 sec.
Execute     source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.1/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0.004 sec.
Command     ap_source returned 0; 0.004 sec.
Execute     set_part xc7z007sclg225-1 
Execute       add_library xilinx/zynq/zynq:xc7z007s:clg225:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7z007s 
Command         license_isbetapart returned 1; 0.018 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.024 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0.002 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.081 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.356 sec.
Execute   set_part xc7z007sclg225-1 
Execute     add_library xilinx/zynq/zynq:xc7z007s:clg225:-1 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xc7z007s 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 3600}   {LUT 14400}     {FF 28800}  {DSP48E 66}    {BRAM 100}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.004 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0.002 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.032 sec.
Execute   create_clock -period 10 -name default 
Command   create_clock returned 0; 0.002 sec.
Execute   set_clock_uncertainty 0.1 
Command   set_clock_uncertainty returned 0; 0.002 sec.
Execute   source ./abmofParseEvents/solution4/directives.tcl 
Execute     set_directive_interface -mode ap_fifo parseEvents eventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
Command     set_directive_interface returned 0; 0.003 sec.
Execute     set_directive_interface -mode ap_fifo parseEvents data 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
Command     set_directive_interface returned 0; 0.029 sec.
Execute     set_directive_inline accumulateHW 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
Command     set_directive_inline returned 0; 0.022 sec.
Execute     set_directive_pipeline parseEvents/loop_1 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0.017 sec.
Execute     set_directive_dependence -variable glPLSlices -type inter -direction RAW -dependent false parseEvents 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
Command     set_directive_dependence returned 0; 0.017 sec.
Execute     set_directive_resource -core RAM_2P_BRAM parseEvents glPLSlices 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
Command     set_directive_resource returned 0; 0.016 sec.
Execute     set_directive_array_partition -type cyclic -factor 16 -dim 2 parseEvents glPLSlices 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
Command     set_directive_array_partition returned 0; 0.018 sec.
Execute     set_directive_occurrence -cycle 5000 parseEvents/Cond_Region 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
Command     set_directive_occurrence returned 0; 0.024 sec.
Execute     set_directive_array_partition -type complete -dim 0 parseEvents refBlock 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
Command     set_directive_array_partition returned 0; 0.034 sec.
Execute     set_directive_array_partition -type complete -dim 0 parseEvents targetBlocks 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
Command     set_directive_array_partition returned 0; 0.018 sec.
Execute     set_directive_resource -core AddSub_DSP calcOF/readRefBlockLoop1 tmp1 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
Command     set_directive_resource returned 0; 0.024 sec.
Execute     set_directive_resource -core AddSub_DSP calcOF/readRefBlockLoop1 tmp2 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredeventSlice 
INFO: [HLS 200-0] Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequireddata 
INFO: [HLS 200-0] Setting directive 'INLINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'DEPENDENCE' variable=glPLSlices inter=positionBoolean0type RAW=positionBoolean0direction false=positionBoolean0dependent 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredglPLSlices core=RAM_2P_BRAM 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredglPLSlices cyclic=positionBoolean0type factor=16 dim=2 
INFO: [HLS 200-0] Setting directive 'OCCURRENCE' cycle=5000 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredrefBlock complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredtargetBlocks complete=positionBoolean0type dim=0 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp1 core=AddSub_DSP 
INFO: [HLS 200-0] Setting directive 'RESOURCE' variable=positionBooleanTextRequiredtmp2 core=AddSub_DSP 
Command     set_directive_resource returned 0; 0.019 sec.
Command   ap_source returned 0; 0.241 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling abmofParseEvents/src/abmof_hw_accel.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       is_encrypted abmofParseEvents/src/abmof_hw_accel.cpp 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "abmofParseEvents/src/abmof_hw_accel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/abmof_hw_accel.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -fno-exceptions -D__llvm__ -E abmofParseEvents/src/abmof_hw_accel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/abmof_hw_accel.pp.0.cpp
Command       clang returned 0; 0.841 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/abmof_hw_accel.pp.0.cpp"  -o "E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/useless.bc"  
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot -I D:/Xilinx/Vivado/2018.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/abmof_hw_accel.pp.0.cpp -o E:/xfOpenCV/hls_2018_1/abmofParseEvents/solution4/.autopilot/db/useless.bc
