

================================================================
== Vitis HLS Report for 'simd_array'
================================================================
* Date:           Tue Sep 27 10:29:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        simdArray_simple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop1_loop2  |        ?|        ?|        33|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 36 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 3 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 37 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 38 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%opcode_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %opcode" [simdArray_simple/simdArray.cpp:7]   --->   Operation 40 'read' 'opcode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %size" [simdArray_simple/simdArray.cpp:7]   --->   Operation 41 'read' 'size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [simdArray_simple/simdArray.cpp:7]   --->   Operation 42 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%din_b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din_b" [simdArray_simple/simdArray.cpp:7]   --->   Operation 43 'read' 'din_b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%din_a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din_a" [simdArray_simple/simdArray.cpp:7]   --->   Operation 44 'read' 'din_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.88ns)   --->   "%add_ln20 = add i32 %size_read, i32 4294967295" [simdArray_simple/simdArray.cpp:20]   --->   Operation 45 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %add_ln20, i32 5, i32 31" [simdArray_simple/simdArray.cpp:23]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln23 = store i33 0, i33 %indvar_flatten" [simdArray_simple/simdArray.cpp:23]   --->   Operation 47 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln23 = store i28 0, i28 %i" [simdArray_simple/simdArray.cpp:23]   --->   Operation 48 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln23 = store i6 0, i6 %k" [simdArray_simple/simdArray.cpp:23]   --->   Operation 49 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 50 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_a, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_a, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_b, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din_b, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %opcode"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %opcode, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %opcode, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i27 %trunc_ln" [simdArray_simple/simdArray.cpp:23]   --->   Operation 68 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.85ns)   --->   "%add_ln23 = add i28 %zext_ln23, i28 1" [simdArray_simple/simdArray.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i28.i5, i28 %add_ln23, i5 0" [simdArray_simple/simdArray.cpp:23]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [simdArray_simple/simdArray.cpp:23]   --->   Operation 71 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i33 %indvar_flatten" [simdArray_simple/simdArray.cpp:23]   --->   Operation 72 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.88ns)   --->   "%icmp_ln23 = icmp_eq  i33 %indvar_flatten_load, i33 %tmp" [simdArray_simple/simdArray.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.89ns)   --->   "%add_ln23_1 = add i33 %indvar_flatten_load, i33 1" [simdArray_simple/simdArray.cpp:23]   --->   Operation 75 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split2, void" [simdArray_simple/simdArray.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [simdArray_simple/simdArray.cpp:25]   --->   Operation 77 'load' 'k_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%i_load = load i28 %i" [simdArray_simple/simdArray.cpp:23]   --->   Operation 78 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.61ns)   --->   "%icmp_ln25 = icmp_eq  i6 %k_load, i6 32" [simdArray_simple/simdArray.cpp:25]   --->   Operation 79 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.29ns)   --->   "%select_ln23 = select i1 %icmp_ln25, i6 0, i6 %k_load" [simdArray_simple/simdArray.cpp:23]   --->   Operation 80 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln23_5 = add i28 %i_load, i28 1" [simdArray_simple/simdArray.cpp:23]   --->   Operation 81 'add' 'add_ln23_5' <Predicate = (!icmp_ln23)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.32ns)   --->   "%select_ln23_1 = select i1 %icmp_ln25, i28 %add_ln23_5, i28 %i_load" [simdArray_simple/simdArray.cpp:23]   --->   Operation 82 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i28 %select_ln23_1" [simdArray_simple/simdArray.cpp:23]   --->   Operation 83 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.65ns)   --->   "%switch_ln26 = switch i32 %opcode_read, void, i32 0, void %.split._crit_edge, i32 1, void, i32 2, void, i32 3, void" [simdArray_simple/simdArray.cpp:26]   --->   Operation 84 'switch' 'switch_ln26' <Predicate = (!icmp_ln23)> <Delay = 0.65>
ST_3 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln25 = add i6 %select_ln23, i6 1" [simdArray_simple/simdArray.cpp:25]   --->   Operation 85 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln23 = store i33 %add_ln23_1, i33 %indvar_flatten" [simdArray_simple/simdArray.cpp:23]   --->   Operation 86 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln23 = store i28 %select_ln23_1, i28 %i" [simdArray_simple/simdArray.cpp:23]   --->   Operation 87 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln25 = store i6 %add_ln25, i6 %k" [simdArray_simple/simdArray.cpp:25]   --->   Operation 88 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%add_ln31_mid2_v_v = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i27.i7, i27 %trunc_ln23, i7 0" [simdArray_simple/simdArray.cpp:23]   --->   Operation 91 'bitconcatenate' 'add_ln31_mid2_v_v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i34 %add_ln31_mid2_v_v" [simdArray_simple/simdArray.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.14ns)   --->   "%add_ln23_2 = add i64 %zext_ln23_1, i64 %din_a_read" [simdArray_simple/simdArray.cpp:23]   --->   Operation 93 'add' 'add_ln23_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.14ns)   --->   "%add_ln23_3 = add i64 %zext_ln23_1, i64 %din_b_read" [simdArray_simple/simdArray.cpp:23]   --->   Operation 94 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.14ns)   --->   "%add_ln23_4 = add i64 %zext_ln23_1, i64 %out_read" [simdArray_simple/simdArray.cpp:23]   --->   Operation 95 'add' 'add_ln23_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 96 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [simdArray_simple/simdArray.cpp:25]   --->   Operation 97 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.14>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %select_ln23" [simdArray_simple/simdArray.cpp:30]   --->   Operation 98 'trunc' 'trunc_ln30' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln30, i2 0" [simdArray_simple/simdArray.cpp:30]   --->   Operation 99 'bitconcatenate' 'shl_ln2' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %shl_ln2" [simdArray_simple/simdArray.cpp:30]   --->   Operation 100 'zext' 'zext_ln30' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.14ns)   --->   "%add_ln30 = add i64 %zext_ln30, i64 %add_ln23_2" [simdArray_simple/simdArray.cpp:30]   --->   Operation 101 'add' 'add_ln30' <Predicate = (opcode_read == 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [simdArray_simple/simdArray.cpp:30]   --->   Operation 102 'partselect' 'trunc_ln4' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln4" [simdArray_simple/simdArray.cpp:30]   --->   Operation 103 'sext' 'sext_ln30' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%gmem0_addr_6 = getelementptr i32 %gmem0, i64 %sext_ln30" [simdArray_simple/simdArray.cpp:30]   --->   Operation 104 'getelementptr' 'gmem0_addr_6' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.14ns)   --->   "%add_ln30_1 = add i64 %zext_ln30, i64 %add_ln23_3" [simdArray_simple/simdArray.cpp:30]   --->   Operation 105 'add' 'add_ln30_1' <Predicate = (opcode_read == 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_1, i32 2, i32 63" [simdArray_simple/simdArray.cpp:30]   --->   Operation 106 'partselect' 'trunc_ln30_1' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 107 'sext' 'sext_ln30_1' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i32 %gmem1, i64 %sext_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 108 'getelementptr' 'gmem1_addr_3' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.14ns)   --->   "%add_ln30_2 = add i64 %zext_ln30, i64 %add_ln23_4" [simdArray_simple/simdArray.cpp:30]   --->   Operation 109 'add' 'add_ln30_2' <Predicate = (opcode_read == 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln30_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_2, i32 2, i32 63" [simdArray_simple/simdArray.cpp:30]   --->   Operation 110 'partselect' 'trunc_ln30_2' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i62 %trunc_ln30_2" [simdArray_simple/simdArray.cpp:30]   --->   Operation 111 'sext' 'sext_ln30_2' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%gmem0_addr_7 = getelementptr i32 %gmem0, i64 %sext_ln30_2" [simdArray_simple/simdArray.cpp:30]   --->   Operation 112 'getelementptr' 'gmem0_addr_7' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i6 %select_ln23" [simdArray_simple/simdArray.cpp:29]   --->   Operation 113 'trunc' 'trunc_ln29' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln29, i2 0" [simdArray_simple/simdArray.cpp:29]   --->   Operation 114 'bitconcatenate' 'shl_ln1' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %shl_ln1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 115 'zext' 'zext_ln29' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.14ns)   --->   "%add_ln29 = add i64 %zext_ln29, i64 %add_ln23_2" [simdArray_simple/simdArray.cpp:29]   --->   Operation 116 'add' 'add_ln29' <Predicate = (opcode_read == 2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29, i32 2, i32 63" [simdArray_simple/simdArray.cpp:29]   --->   Operation 117 'partselect' 'trunc_ln3' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln3" [simdArray_simple/simdArray.cpp:29]   --->   Operation 118 'sext' 'sext_ln29' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i32 %gmem0, i64 %sext_ln29" [simdArray_simple/simdArray.cpp:29]   --->   Operation 119 'getelementptr' 'gmem0_addr_4' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.14ns)   --->   "%add_ln29_1 = add i64 %zext_ln29, i64 %add_ln23_3" [simdArray_simple/simdArray.cpp:29]   --->   Operation 120 'add' 'add_ln29_1' <Predicate = (opcode_read == 2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_1, i32 2, i32 63" [simdArray_simple/simdArray.cpp:29]   --->   Operation 121 'partselect' 'trunc_ln29_1' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i62 %trunc_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 122 'sext' 'sext_ln29_1' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i32 %gmem1, i64 %sext_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 123 'getelementptr' 'gmem1_addr_2' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.14ns)   --->   "%add_ln29_2 = add i64 %zext_ln29, i64 %add_ln23_4" [simdArray_simple/simdArray.cpp:29]   --->   Operation 124 'add' 'add_ln29_2' <Predicate = (opcode_read == 2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln29_2, i32 2, i32 63" [simdArray_simple/simdArray.cpp:29]   --->   Operation 125 'partselect' 'trunc_ln29_2' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i62 %trunc_ln29_2" [simdArray_simple/simdArray.cpp:29]   --->   Operation 126 'sext' 'sext_ln29_2' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i32 %gmem0, i64 %sext_ln29_2" [simdArray_simple/simdArray.cpp:29]   --->   Operation 127 'getelementptr' 'gmem0_addr_5' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln23" [simdArray_simple/simdArray.cpp:28]   --->   Operation 128 'trunc' 'trunc_ln28' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln28, i2 0" [simdArray_simple/simdArray.cpp:28]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %shl_ln" [simdArray_simple/simdArray.cpp:28]   --->   Operation 130 'zext' 'zext_ln28' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.14ns)   --->   "%add_ln28 = add i64 %zext_ln28, i64 %add_ln23_2" [simdArray_simple/simdArray.cpp:28]   --->   Operation 131 'add' 'add_ln28' <Predicate = (opcode_read == 1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28, i32 2, i32 63" [simdArray_simple/simdArray.cpp:28]   --->   Operation 132 'partselect' 'trunc_ln2' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln2" [simdArray_simple/simdArray.cpp:28]   --->   Operation 133 'sext' 'sext_ln28' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i32 %gmem0, i64 %sext_ln28" [simdArray_simple/simdArray.cpp:28]   --->   Operation 134 'getelementptr' 'gmem0_addr_2' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln28_1 = add i64 %zext_ln28, i64 %add_ln23_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 135 'add' 'add_ln28_1' <Predicate = (opcode_read == 1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28_1, i32 2, i32 63" [simdArray_simple/simdArray.cpp:28]   --->   Operation 136 'partselect' 'trunc_ln28_1' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i62 %trunc_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 137 'sext' 'sext_ln28_1' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32 %gmem1, i64 %sext_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 138 'getelementptr' 'gmem1_addr_1' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.14ns)   --->   "%add_ln28_2 = add i64 %zext_ln28, i64 %add_ln23_4" [simdArray_simple/simdArray.cpp:28]   --->   Operation 139 'add' 'add_ln28_2' <Predicate = (opcode_read == 1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln28_2, i32 2, i32 63" [simdArray_simple/simdArray.cpp:28]   --->   Operation 140 'partselect' 'trunc_ln28_2' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i62 %trunc_ln28_2" [simdArray_simple/simdArray.cpp:28]   --->   Operation 141 'sext' 'sext_ln28_2' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i32 %gmem0, i64 %sext_ln28_2" [simdArray_simple/simdArray.cpp:28]   --->   Operation 142 'getelementptr' 'gmem0_addr_3' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %select_ln23" [simdArray_simple/simdArray.cpp:31]   --->   Operation 143 'trunc' 'trunc_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln31_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln31, i2 0" [simdArray_simple/simdArray.cpp:31]   --->   Operation 144 'bitconcatenate' 'shl_ln31_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %shl_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 145 'zext' 'zext_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.14ns)   --->   "%add_ln31 = add i64 %zext_ln31, i64 %add_ln23_2" [simdArray_simple/simdArray.cpp:31]   --->   Operation 146 'add' 'add_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63" [simdArray_simple/simdArray.cpp:31]   --->   Operation 147 'partselect' 'trunc_ln1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 148 'sext' 'sext_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln31" [simdArray_simple/simdArray.cpp:31]   --->   Operation 149 'getelementptr' 'gmem0_addr' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.14ns)   --->   "%add_ln31_1 = add i64 %zext_ln31, i64 %add_ln23_3" [simdArray_simple/simdArray.cpp:31]   --->   Operation 150 'add' 'add_ln31_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_1, i32 2, i32 63" [simdArray_simple/simdArray.cpp:31]   --->   Operation 151 'partselect' 'trunc_ln31_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i62 %trunc_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 152 'sext' 'sext_ln31_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 153 'getelementptr' 'gmem1_addr' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.14ns)   --->   "%add_ln31_2 = add i64 %zext_ln31, i64 %add_ln23_4" [simdArray_simple/simdArray.cpp:31]   --->   Operation 154 'add' 'add_ln31_2' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_2, i32 2, i32 63" [simdArray_simple/simdArray.cpp:31]   --->   Operation 155 'partselect' 'trunc_ln31_2' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i62 %trunc_ln31_2" [simdArray_simple/simdArray.cpp:31]   --->   Operation 156 'sext' 'sext_ln31_2' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i32 %gmem0, i64 %sext_ln31_2" [simdArray_simple/simdArray.cpp:31]   --->   Operation 157 'getelementptr' 'gmem0_addr_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 158 [7/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 158 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 159 [7/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 159 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 160 [7/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 160 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 161 [7/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 161 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 162 [7/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 162 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 163 [7/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 163 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 164 [7/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 164 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 165 [7/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 165 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 166 [6/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 166 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 167 [6/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 167 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 168 [6/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 168 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 169 [6/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 169 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 170 [6/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 170 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 171 [6/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 171 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 172 [6/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 172 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [6/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 173 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 174 [5/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 174 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 175 [5/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 175 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 176 [5/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 176 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 177 [5/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 177 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 178 [5/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 178 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 179 [5/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 179 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 180 [5/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 180 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 181 [5/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 181 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 182 [4/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 182 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 183 [4/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 183 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 184 [4/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 184 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 185 [4/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 185 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 186 [4/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 186 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 187 [4/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 187 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 188 [4/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 188 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 189 [4/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 189 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 190 [3/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 190 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 191 [3/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 191 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 192 [3/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 192 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 193 [3/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 193 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 194 [3/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 194 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 195 [3/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 195 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 196 [3/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 196 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 197 [3/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 197 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 198 [2/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 198 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 199 [2/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 199 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 200 [2/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 200 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 201 [2/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 201 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 202 [2/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 202 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 203 [2/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 203 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 204 [2/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 204 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [2/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 205 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.19>
ST_12 : Operation 206 [1/7] (2.19ns)   --->   "%gmem0_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_6, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 206 'readreq' 'gmem0_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 207 [1/7] (2.19ns)   --->   "%gmem1_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_3, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 207 'readreq' 'gmem1_load_3_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 208 [1/7] (2.19ns)   --->   "%gmem0_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_4, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 208 'readreq' 'gmem0_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 209 [1/7] (2.19ns)   --->   "%gmem1_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_2, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 209 'readreq' 'gmem1_load_2_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 210 [1/7] (2.19ns)   --->   "%gmem0_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr_2, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 210 'readreq' 'gmem0_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 211 [1/7] (2.19ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr_1, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 211 'readreq' 'gmem1_load_1_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 212 [1/7] (2.19ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 212 'readreq' 'gmem0_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 213 [1/7] (2.19ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 213 'readreq' 'gmem1_load_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.19>
ST_13 : Operation 214 [1/1] (2.19ns)   --->   "%gmem0_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_6" [simdArray_simple/simdArray.cpp:30]   --->   Operation 214 'read' 'gmem0_addr_6_read' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 215 [1/1] (2.19ns)   --->   "%gmem1_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_3" [simdArray_simple/simdArray.cpp:30]   --->   Operation 215 'read' 'gmem1_addr_3_read' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 216 [1/1] (2.19ns)   --->   "%gmem0_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_4" [simdArray_simple/simdArray.cpp:29]   --->   Operation 216 'read' 'gmem0_addr_4_read' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 217 [1/1] (2.19ns)   --->   "%gmem1_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_2" [simdArray_simple/simdArray.cpp:29]   --->   Operation 217 'read' 'gmem1_addr_2_read' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 218 [1/1] (2.19ns)   --->   "%gmem0_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr_2" [simdArray_simple/simdArray.cpp:28]   --->   Operation 218 'read' 'gmem0_addr_2_read' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 219 [1/1] (2.19ns)   --->   "%gmem1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 219 'read' 'gmem1_addr_1_read' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 220 [1/1] (2.19ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [simdArray_simple/simdArray.cpp:31]   --->   Operation 220 'read' 'gmem0_addr_read' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 221 [1/1] (2.19ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [simdArray_simple/simdArray.cpp:31]   --->   Operation 221 'read' 'gmem1_addr_read' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.86>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %gmem0_addr_6_read" [simdArray_simple/simdArray.cpp:30]   --->   Operation 222 'bitcast' 'bitcast_ln30' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %gmem1_addr_3_read" [simdArray_simple/simdArray.cpp:30]   --->   Operation 223 'bitcast' 'bitcast_ln30_1' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_14 : Operation 224 [16/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 224 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %gmem0_addr_4_read" [simdArray_simple/simdArray.cpp:29]   --->   Operation 225 'bitcast' 'bitcast_ln29' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %gmem1_addr_2_read" [simdArray_simple/simdArray.cpp:29]   --->   Operation 226 'bitcast' 'bitcast_ln29_1' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_14 : Operation 227 [5/5] (1.86ns)   --->   "%mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 227 'fmul' 'mul' <Predicate = (opcode_read == 2)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem0_addr_2_read" [simdArray_simple/simdArray.cpp:28]   --->   Operation 228 'bitcast' 'bitcast_ln28' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %gmem1_addr_1_read" [simdArray_simple/simdArray.cpp:28]   --->   Operation 229 'bitcast' 'bitcast_ln28_1' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_14 : Operation 230 [10/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 230 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %gmem0_addr_read" [simdArray_simple/simdArray.cpp:31]   --->   Operation 231 'bitcast' 'bitcast_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i32 %gmem1_addr_read" [simdArray_simple/simdArray.cpp:31]   --->   Operation 232 'bitcast' 'bitcast_ln31_1' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_14 : Operation 233 [10/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 233 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.86>
ST_15 : Operation 234 [15/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 234 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [4/5] (1.86ns)   --->   "%mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 235 'fmul' 'mul' <Predicate = (opcode_read == 2)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [9/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 236 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [9/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 237 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.86>
ST_16 : Operation 238 [14/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 238 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [3/5] (1.86ns)   --->   "%mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 239 'fmul' 'mul' <Predicate = (opcode_read == 2)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [8/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 240 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [8/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 241 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.86>
ST_17 : Operation 242 [13/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 242 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [2/5] (1.86ns)   --->   "%mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 243 'fmul' 'mul' <Predicate = (opcode_read == 2)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [7/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 244 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [7/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 245 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.86>
ST_18 : Operation 246 [12/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 246 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/5] (1.86ns)   --->   "%mul = fmul i32 %bitcast_ln29, i32 %bitcast_ln29_1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 247 'fmul' 'mul' <Predicate = (opcode_read == 2)> <Delay = 1.86> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 4> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 248 [6/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 248 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [6/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 249 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.81>
ST_19 : Operation 250 [11/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 250 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 251 [5/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 251 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [5/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 252 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.81>
ST_20 : Operation 253 [10/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 253 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [4/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 254 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [4/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 255 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.81>
ST_21 : Operation 256 [9/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 256 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 257 [3/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 257 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 258 [3/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 258 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 259 [8/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 259 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [2/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 260 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [2/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 261 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.81>
ST_23 : Operation 262 [7/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 262 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 263 [1/10] (1.60ns)   --->   "%add9 = fadd i32 %bitcast_ln28, i32 %bitcast_ln28_1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 263 'fadd' 'add9' <Predicate = (opcode_read == 1)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 264 [1/10] (1.60ns)   --->   "%add = fadd i32 %bitcast_ln31, i32 %bitcast_ln31_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 264 'fadd' 'add' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 1.60> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.81>
ST_24 : Operation 265 [6/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 265 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.81>
ST_25 : Operation 266 [5/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 266 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.81>
ST_26 : Operation 267 [4/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 267 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.81>
ST_27 : Operation 268 [3/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 268 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.81>
ST_28 : Operation 269 [2/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 269 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.19>
ST_29 : Operation 270 [1/16] (1.81ns)   --->   "%div = fdiv i32 %bitcast_ln30, i32 %bitcast_ln30_1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 270 'fdiv' 'div' <Predicate = (opcode_read == 3)> <Delay = 1.81> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 271 [1/1] (2.19ns)   --->   "%gmem0_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_7, i32 1" [simdArray_simple/simdArray.cpp:30]   --->   Operation 271 'writereq' 'gmem0_addr_7_req' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 272 [1/1] (2.19ns)   --->   "%gmem0_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_5, i32 1" [simdArray_simple/simdArray.cpp:29]   --->   Operation 272 'writereq' 'gmem0_addr_5_req' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 273 [1/1] (2.19ns)   --->   "%gmem0_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_3, i32 1" [simdArray_simple/simdArray.cpp:28]   --->   Operation 273 'writereq' 'gmem0_addr_3_req' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 274 [1/1] (2.19ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr_1, i32 1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 274 'writereq' 'gmem0_addr_1_req' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.19>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln30_2 = bitcast i32 %div" [simdArray_simple/simdArray.cpp:30]   --->   Operation 275 'bitcast' 'bitcast_ln30_2' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (2.19ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_7, i32 %bitcast_ln30_2, i4 15" [simdArray_simple/simdArray.cpp:30]   --->   Operation 276 'write' 'write_ln30' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i32 %mul" [simdArray_simple/simdArray.cpp:29]   --->   Operation 277 'bitcast' 'bitcast_ln29_2' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (2.19ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_5, i32 %bitcast_ln29_2, i4 15" [simdArray_simple/simdArray.cpp:29]   --->   Operation 278 'write' 'write_ln29' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast i32 %add9" [simdArray_simple/simdArray.cpp:28]   --->   Operation 279 'bitcast' 'bitcast_ln28_2' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (2.19ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_3, i32 %bitcast_ln28_2, i4 15" [simdArray_simple/simdArray.cpp:28]   --->   Operation 280 'write' 'write_ln28' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln31_2 = bitcast i32 %add" [simdArray_simple/simdArray.cpp:31]   --->   Operation 281 'bitcast' 'bitcast_ln31_2' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (2.19ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr_1, i32 %bitcast_ln31_2, i4 15" [simdArray_simple/simdArray.cpp:31]   --->   Operation 282 'write' 'write_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.19>
ST_31 : Operation 283 [5/5] (2.19ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7" [simdArray_simple/simdArray.cpp:30]   --->   Operation 283 'writeresp' 'gmem0_addr_7_resp' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 284 [5/5] (2.19ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5" [simdArray_simple/simdArray.cpp:29]   --->   Operation 284 'writeresp' 'gmem0_addr_5_resp' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 285 [5/5] (2.19ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 285 'writeresp' 'gmem0_addr_3_resp' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 286 [5/5] (2.19ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 286 'writeresp' 'gmem0_addr_1_resp' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.19>
ST_32 : Operation 287 [4/5] (2.19ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7" [simdArray_simple/simdArray.cpp:30]   --->   Operation 287 'writeresp' 'gmem0_addr_7_resp' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 288 [4/5] (2.19ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5" [simdArray_simple/simdArray.cpp:29]   --->   Operation 288 'writeresp' 'gmem0_addr_5_resp' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 289 [4/5] (2.19ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 289 'writeresp' 'gmem0_addr_3_resp' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 290 [4/5] (2.19ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 290 'writeresp' 'gmem0_addr_1_resp' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.19>
ST_33 : Operation 291 [3/5] (2.19ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7" [simdArray_simple/simdArray.cpp:30]   --->   Operation 291 'writeresp' 'gmem0_addr_7_resp' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 292 [3/5] (2.19ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5" [simdArray_simple/simdArray.cpp:29]   --->   Operation 292 'writeresp' 'gmem0_addr_5_resp' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 293 [3/5] (2.19ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 293 'writeresp' 'gmem0_addr_3_resp' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 294 [3/5] (2.19ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 294 'writeresp' 'gmem0_addr_1_resp' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.19>
ST_34 : Operation 295 [2/5] (2.19ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7" [simdArray_simple/simdArray.cpp:30]   --->   Operation 295 'writeresp' 'gmem0_addr_7_resp' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 296 [2/5] (2.19ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5" [simdArray_simple/simdArray.cpp:29]   --->   Operation 296 'writeresp' 'gmem0_addr_5_resp' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 297 [2/5] (2.19ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 297 'writeresp' 'gmem0_addr_3_resp' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 298 [2/5] (2.19ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 298 'writeresp' 'gmem0_addr_1_resp' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.19>
ST_35 : Operation 299 [1/5] (2.19ns)   --->   "%gmem0_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_7" [simdArray_simple/simdArray.cpp:30]   --->   Operation 299 'writeresp' 'gmem0_addr_7_resp' <Predicate = (opcode_read == 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln30 = br void %.split._crit_edge" [simdArray_simple/simdArray.cpp:30]   --->   Operation 300 'br' 'br_ln30' <Predicate = (opcode_read == 3)> <Delay = 0.00>
ST_35 : Operation 301 [1/5] (2.19ns)   --->   "%gmem0_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_5" [simdArray_simple/simdArray.cpp:29]   --->   Operation 301 'writeresp' 'gmem0_addr_5_resp' <Predicate = (opcode_read == 2)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln29 = br void %.split._crit_edge" [simdArray_simple/simdArray.cpp:29]   --->   Operation 302 'br' 'br_ln29' <Predicate = (opcode_read == 2)> <Delay = 0.00>
ST_35 : Operation 303 [1/5] (2.19ns)   --->   "%gmem0_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_3" [simdArray_simple/simdArray.cpp:28]   --->   Operation 303 'writeresp' 'gmem0_addr_3_resp' <Predicate = (opcode_read == 1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln28 = br void %.split._crit_edge" [simdArray_simple/simdArray.cpp:28]   --->   Operation 304 'br' 'br_ln28' <Predicate = (opcode_read == 1)> <Delay = 0.00>
ST_35 : Operation 305 [1/5] (2.19ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr_1" [simdArray_simple/simdArray.cpp:31]   --->   Operation 305 'writeresp' 'gmem0_addr_1_resp' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split._crit_edge" [simdArray_simple/simdArray.cpp:31]   --->   Operation 306 'br' 'br_ln31' <Predicate = (opcode_read != 0 & opcode_read != 1 & opcode_read != 2 & opcode_read != 3)> <Delay = 0.00>

State 36 <SV = 3> <Delay = 0.00>
ST_36 : Operation 307 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [simdArray_simple/simdArray.cpp:36]   --->   Operation 307 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	s_axi read operation ('size', simdArray_simple/simdArray.cpp:7) on port 'size' (simdArray_simple/simdArray.cpp:7) [30]  (1 ns)
	'add' operation ('add_ln20', simdArray_simple/simdArray.cpp:20) [34]  (0.88 ns)

 <State 2>: 0.85ns
The critical path consists of the following:
	'add' operation ('add_ln23', simdArray_simple/simdArray.cpp:23) [37]  (0.85 ns)

 <State 3>: 2ns
The critical path consists of the following:
	'load' operation ('k_load', simdArray_simple/simdArray.cpp:25) on local variable 'k' [50]  (0 ns)
	'icmp' operation ('icmp_ln25', simdArray_simple/simdArray.cpp:25) [53]  (0.619 ns)
	'select' operation ('select_ln23', simdArray_simple/simdArray.cpp:23) [54]  (0.293 ns)
	'add' operation ('add_ln25', simdArray_simple/simdArray.cpp:25) [179]  (0.706 ns)
	'store' operation ('store_ln25', simdArray_simple/simdArray.cpp:25) of variable 'add_ln25', simdArray_simple/simdArray.cpp:25 on local variable 'k' [182]  (0.387 ns)

 <State 4>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln23_2', simdArray_simple/simdArray.cpp:23) [60]  (1.15 ns)

 <State 5>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln28', simdArray_simple/simdArray.cpp:28) [126]  (1.15 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_load_3_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [74]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_6_read', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [75]  (2.19 ns)

 <State 14>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul', simdArray_simple/simdArray.cpp:29) [112]  (1.86 ns)

 <State 15>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul', simdArray_simple/simdArray.cpp:29) [112]  (1.86 ns)

 <State 16>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul', simdArray_simple/simdArray.cpp:29) [112]  (1.86 ns)

 <State 17>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul', simdArray_simple/simdArray.cpp:29) [112]  (1.86 ns)

 <State 18>: 1.86ns
The critical path consists of the following:
	'fmul' operation ('mul', simdArray_simple/simdArray.cpp:29) [112]  (1.86 ns)

 <State 19>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 20>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 21>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 22>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 23>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 24>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 25>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 26>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 27>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 28>: 1.82ns
The critical path consists of the following:
	'fdiv' operation ('div', simdArray_simple/simdArray.cpp:30) [84]  (1.82 ns)

 <State 29>: 2.19ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_7_req', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [90]  (2.19 ns)

 <State 30>: 2.19ns
The critical path consists of the following:
	bus write operation ('write_ln30', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [91]  (2.19 ns)

 <State 31>: 2.19ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [92]  (2.19 ns)

 <State 32>: 2.19ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [92]  (2.19 ns)

 <State 33>: 2.19ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [92]  (2.19 ns)

 <State 34>: 2.19ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [92]  (2.19 ns)

 <State 35>: 2.19ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_7_resp', simdArray_simple/simdArray.cpp:30) on port 'gmem0' (simdArray_simple/simdArray.cpp:30) [92]  (2.19 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
