package arm64

import (
	"bytes"
	"encoding/binary"
	"errors"
	"fmt"
	"math"
	"math/bits"
)

const MAX_OPERANDS = 5

type Operation uint32

const (
	ARM64_UNDEFINED Operation = iota
	ARM64_ABS
	ARM64_ADC
	ARM64_ADCS
	ARM64_ADD
	ARM64_ADDG //Added for MTE
	ARM64_ADDHN
	ARM64_ADDHN2
	ARM64_ADDP
	ARM64_ADDS
	ARM64_ADDV
	ARM64_ADR
	ARM64_ADRP
	ARM64_AESD
	ARM64_AESE
	ARM64_AESIMC
	ARM64_AESMC
	ARM64_AND
	ARM64_ANDS
	ARM64_ASR
	ARM64_AT
	ARM64_AUTDA     //Added for 8.3
	ARM64_AUTDB     //Added for 8.3
	ARM64_AUTDZA    //Added for 8.3
	ARM64_AUTDZB    //Added for 8.3
	ARM64_AUTIA     //Added for 8.3
	ARM64_AUTIA1716 //Added for 8.3
	ARM64_AUTIASP   //Added for 8.3
	ARM64_AUTIAZ    //Added for 8.3
	ARM64_AUTIB     //Added for 8.3
	ARM64_AUTIB1716 //Added for 8.3
	ARM64_AUTIBSP   //Added for 8.3
	ARM64_AUTIBZ    //Added for 8.3
	ARM64_AUTIZA    //Added for 8.3
	ARM64_AUTIZB    //Added for 8.3
	ARM64_B
	ARM64_B_AL
	ARM64_B_CC
	ARM64_B_CS
	ARM64_B_EQ
	ARM64_BFC
	ARM64_BFCVT   // ARMv8.6
	ARM64_BFCVTN  // ARMv8.6
	ARM64_BFCVTN2 // ARMv8.6
	ARM64_BFDOT   // ARMv8.6
	ARM64_BFMLALB // ARMv8.6
	ARM64_BFMLALT // ARMv8.6
	ARM64_BFMMLA  // ARMv8.6
	ARM64_BFI
	ARM64_BFM
	ARM64_BFXIL
	ARM64_B_GE
	ARM64_B_GT
	ARM64_B_HI
	ARM64_BIC
	ARM64_BICS
	ARM64_BIF
	ARM64_BIT
	ARM64_BL
	ARM64_B_LE
	ARM64_BLR
	ARM64_BLRAA
	ARM64_BLRAAZ
	ARM64_BLRAB
	ARM64_BLRABZ
	ARM64_B_HS
	ARM64_B_LO
	ARM64_B_LS
	ARM64_B_LT
	ARM64_B_MI
	ARM64_B_NE
	ARM64_B_NV
	ARM64_B_PL
	ARM64_BR
	ARM64_BRAA
	ARM64_BRAAZ
	ARM64_BRAB
	ARM64_BRABZ
	ARM64_BRK
	ARM64_BSL
	ARM64_B_VC
	ARM64_B_VS
	ARM64_CASB
	ARM64_CASAB
	ARM64_CASALB
	ARM64_CASLB
	ARM64_CASH
	ARM64_CASAH
	ARM64_CASALH
	ARM64_CASLH
	ARM64_CASP
	ARM64_CASPA
	ARM64_CASPAL
	ARM64_CASPL
	ARM64_CAS
	ARM64_CASA
	ARM64_CASAL
	ARM64_CASL
	ARM64_CBNZ
	ARM64_CBZ
	ARM64_CCMN
	ARM64_CCMP
	ARM64_CFP
	ARM64_CINC
	ARM64_CINV
	ARM64_CLREX
	ARM64_CLS
	ARM64_CLZ
	ARM64_CMEQ
	ARM64_CMGE
	ARM64_CMGT
	ARM64_CMHI
	ARM64_CMHS
	ARM64_CMLE
	ARM64_CMLT
	ARM64_CMN
	ARM64_CMP
	ARM64_CMPP //Added for MTE
	ARM64_CMTST
	ARM64_CNEG
	ARM64_CNT
	ARM64_CPP
	ARM64_CRC32B
	ARM64_CRC32CB
	ARM64_CRC32CH
	ARM64_CRC32CW
	ARM64_CRC32CX
	ARM64_CRC32H
	ARM64_CRC32W
	ARM64_CRC32X
	ARM64_CSEL
	ARM64_CSET
	ARM64_CSETM
	ARM64_CSINC
	ARM64_CSINV
	ARM64_CSNEG
	ARM64_DC
	ARM64_DCPS1
	ARM64_DCPS2
	ARM64_DCPS3
	ARM64_DGH // ARMv8.6
	ARM64_DMB
	ARM64_DRPS
	ARM64_DSB
	ARM64_DUP
	ARM64_DVP
	ARM64_EON
	ARM64_EOR
	ARM64_ERET
	ARM64_ERETAA //Added for 8.3
	ARM64_ERETAB //Added for 8.3
	ARM64_ESB    //Added for 8.2
	ARM64_EXT
	ARM64_EXTR
	ARM64_FABD
	ARM64_FABS
	ARM64_FACGE
	ARM64_FACGT
	ARM64_FADD
	ARM64_FADDP
	ARM64_FCADD
	ARM64_FCCMP
	ARM64_FCCMPE
	ARM64_FCMEQ
	ARM64_FCMGE
	ARM64_FCMGT
	ARM64_FCMLE
	ARM64_FCMLT
	ARM64_FCMP
	ARM64_FCMPE
	ARM64_FCMLA
	ARM64_FCSEL
	ARM64_FCTNS
	ARM64_FCTNU
	ARM64_FCVT
	ARM64_FCVTAS
	ARM64_FCVTAU
	ARM64_FCVTL
	ARM64_FCVTL2
	ARM64_FCVTMS
	ARM64_FCVTMU
	ARM64_FCVTN
	ARM64_FCVTN2
	ARM64_FCVTNS
	ARM64_FCVTNU
	ARM64_FCVTPS
	ARM64_FCVTPU
	ARM64_FCVTXN
	ARM64_FCVTXN2
	ARM64_FCVTZS
	ARM64_FCVTZU
	ARM64_FDIV
	ARM64_FJCVTZS
	ARM64_FMADD
	ARM64_FMAX
	ARM64_FMAXNM
	ARM64_FMAXNMP
	ARM64_FMAXNMV
	ARM64_FMAXP
	ARM64_FMAXV
	ARM64_FMIN
	ARM64_FMINNM
	ARM64_FMINNMP
	ARM64_FMINNMV
	ARM64_FMINP
	ARM64_FMINV
	ARM64_FMLA
	ARM64_FMLAL // ARMv8.2
	ARM64_FMLSL // ARMv8.2
	ARM64_FMLS
	ARM64_FMOV
	ARM64_FMSUB
	ARM64_FMUL
	ARM64_FMULX
	ARM64_FNEG
	ARM64_FNMADD
	ARM64_FNMSUB
	ARM64_FNMUL
	ARM64_FRECPE
	ARM64_FRECPS
	ARM64_FRECPX
	ARM64_FRINT32X
	ARM64_FRINT32Z
	ARM64_FRINT64X
	ARM64_FRINT64Z
	ARM64_FRINTA
	ARM64_FRINTI
	ARM64_FRINTM
	ARM64_FRINTN
	ARM64_FRINTP
	ARM64_FRINTX
	ARM64_FRINTZ
	ARM64_FRSQRTE
	ARM64_FRSQRTS
	ARM64_FSQRT
	ARM64_FSUB
	ARM64_GMI //Added for MTE
	ARM64_HINT
	ARM64_HLT
	ARM64_HVC
	ARM64_IC
	ARM64_INS
	ARM64_IRG //Added for MTE
	ARM64_ISB
	ARM64_LDADDB   // ARMv8.1
	ARM64_LDADDAB  // ARMv8.1
	ARM64_LDADDALB // ARMv8.1
	ARM64_LDADDLB  // ARMv8.1
	ARM64_LDADDH   // ARMv8.1
	ARM64_LDADDAH  // ARMv8.1
	ARM64_LDADDALH // ARMv8.1
	ARM64_LDADDLH  // ARMv8.1
	ARM64_LDADD    // ARMv8.1
	ARM64_LDADDA   // ARMv8.1
	ARM64_LDADDAL  // ARMv8.1
	ARM64_LDADDL   // ARMv8.1
	ARM64_LD1
	ARM64_LD1R
	ARM64_LD2
	ARM64_LD2R
	ARM64_LD3
	ARM64_LD3R
	ARM64_LD4
	ARM64_LD4R
	ARM64_LDAPR    // 8.3
	ARM64_LDAPRB   // 8.3
	ARM64_LDAPRH   // 8.3
	ARM64_LDAPUR   // Added for 8.4
	ARM64_LDAPURB  // Added for 8.4
	ARM64_LDAPURH  // Added for 8.4
	ARM64_LDAPURSB // Added for 8.4
	ARM64_LDAPURSH // Added for 8.4
	ARM64_LDAPURSW // Added for 8.4
	ARM64_LDAR
	ARM64_LDARB
	ARM64_LDARH
	ARM64_LDAXP
	ARM64_LDAXR
	ARM64_LDAXRB
	ARM64_LDAXRH
	ARM64_LDCLRB   // ARMv8.1
	ARM64_LDCLRAB  // ARMv8.1
	ARM64_LDCLRALB // ARMv8.1
	ARM64_LDCLRLB  // ARMv8.1
	ARM64_LDCLRH   // ARMv8.1
	ARM64_LDCLRAH  // ARMv8.1
	ARM64_LDCLRALH // ARMv8.1
	ARM64_LDCLRLH  // ARMv8.1
	ARM64_LDCLR    // ARMv8.1
	ARM64_LDCLRA   // ARMv8.1
	ARM64_LDCLRAL  // ARMv8.1
	ARM64_LDCLRL   // ARMv8.1
	ARM64_LDEORB   // ARMv8.1
	ARM64_LDEORAB  // ARMv8.1
	ARM64_LDEORALB // ARMv8.1
	ARM64_LDEORLB  // ARMv8.1
	ARM64_LDEORH   // ARMv8.1
	ARM64_LDEORAH  // ARMv8.1
	ARM64_LDEORALH // ARMv8.1
	ARM64_LDEORLH  // ARMv8.1
	ARM64_LDEOR    // ARMv8.1
	ARM64_LDEORA   // ARMv8.1
	ARM64_LDEORAL  // ARMv8.1
	ARM64_LDEORL   // ARMv8.1
	ARM64_LDG      //Added for MTE
	ARM64_LDGM     //Added for MTE
	ARM64_LDLARB   // ARMv8.1
	ARM64_LDLARH   // ARMv8.1
	ARM64_LDLAR    // ARMv8.1
	ARM64_LDNP
	ARM64_LDP
	ARM64_LDPSW
	ARM64_LDR
	ARM64_LDRAA //Added for 8.3
	ARM64_LDRAB //Added for 8.3
	ARM64_LDRB
	ARM64_LDRH
	ARM64_LDRSB
	ARM64_LDRSH
	ARM64_LDRSW
	ARM64_LDSETB    // ARMv8.1
	ARM64_LDSETAB   // ARMv8.1
	ARM64_LDSETALB  // ARMv8.1
	ARM64_LDSETLB   // ARMv8.1
	ARM64_LDSETH    // ARMv8.1
	ARM64_LDSETAH   // ARMv8.1
	ARM64_LDSETALH  // ARMv8.1
	ARM64_LDSETLH   // ARMv8.1
	ARM64_LDSET     // ARMv8.1
	ARM64_LDSETA    // ARMv8.1
	ARM64_LDSETAL   // ARMv8.1
	ARM64_LDSETL    // ARMv8.1
	ARM64_LDSMAXB   // ARMv8.1
	ARM64_LDSMAXAB  // ARMv8.1
	ARM64_LDSMAXALB // ARMv8.1
	ARM64_LDSMAXLB  // ARMv8.1
	ARM64_LDSMAXH   // ARMv8.1
	ARM64_LDSMAXAH  // ARMv8.1
	ARM64_LDSMAXALH // ARMv8.1
	ARM64_LDSMAXLH  // ARMv8.1
	ARM64_LDSMAX    // ARMv8.1
	ARM64_LDSMAXA   // ARMv8.1
	ARM64_LDSMAXAL  // ARMv8.1
	ARM64_LDSMAXL   // ARMv8.1
	ARM64_LDSMINB   // ARMv8.1
	ARM64_LDSMINAB  // ARMv8.1
	ARM64_LDSMINALB // ARMv8.1
	ARM64_LDSMINLB  // ARMv8.1
	ARM64_LDSMINH   // ARMv8.1
	ARM64_LDSMINAH  // ARMv8.1
	ARM64_LDSMINALH // ARMv8.1
	ARM64_LDSMINLH  // ARMv8.1
	ARM64_LDSMIN    // ARMv8.1
	ARM64_LDSMINA   // ARMv8.1
	ARM64_LDSMINAL  // ARMv8.1
	ARM64_LDSMINL   // ARMv8.1
	ARM64_LDTR
	ARM64_LDTRB
	ARM64_LDTRH
	ARM64_LDTRSB
	ARM64_LDTRSH
	ARM64_LDTRSW
	ARM64_LDUMAXB   // ARMv8.1
	ARM64_LDUMAXAB  // ARMv8.1
	ARM64_LDUMAXALB // ARMv8.1
	ARM64_LDUMAXLB  // ARMv8.1
	ARM64_LDUMAXH   // ARMv8.1
	ARM64_LDUMAXAH  // ARMv8.1
	ARM64_LDUMAXALH // ARMv8.1
	ARM64_LDUMAXLH  // ARMv8.1
	ARM64_LDUMAX    // ARMv8.1
	ARM64_LDUMAXA   // ARMv8.1
	ARM64_LDUMAXAL  // ARMv8.1
	ARM64_LDUMAXL   // ARMv8.1
	ARM64_LDUMINB   // ARMv8.1
	ARM64_LDUMINAB  // ARMv8.1
	ARM64_LDUMINALB // ARMv8.1
	ARM64_LDUMINLB  // ARMv8.1
	ARM64_LDUMINH   // ARMv8.1
	ARM64_LDUMINAH  // ARMv8.1
	ARM64_LDUMINALH // ARMv8.1
	ARM64_LDUMINLH  // ARMv8.1
	ARM64_LDUMIN    // ARMv8.1
	ARM64_LDUMINA   // ARMv8.1
	ARM64_LDUMINAL  // ARMv8.1
	ARM64_LDUMINL   // ARMv8.1
	ARM64_LDUR
	ARM64_LDURB
	ARM64_LDURH
	ARM64_LDURSB
	ARM64_LDURSH
	ARM64_LDURSW
	ARM64_LDXP
	ARM64_LDXR
	ARM64_LDXRB
	ARM64_LDXRH
	ARM64_LSL
	ARM64_LSR
	ARM64_MADD
	ARM64_MLA
	ARM64_MLS
	ARM64_MNEG
	ARM64_MOV
	ARM64_MOVI
	ARM64_MOVK
	ARM64_MOVN
	ARM64_MOVZ
	ARM64_MRS
	ARM64_MSR
	ARM64_MSUB
	ARM64_MUL
	ARM64_MVN
	ARM64_MVNI
	ARM64_NEG
	ARM64_NEGS
	ARM64_NGC
	ARM64_NGCS
	ARM64_NOP
	ARM64_NOT
	ARM64_ORN
	ARM64_ORR
	ARM64_PACDA     //Added for 8.3
	ARM64_PACDB     //Added for 8.3
	ARM64_PACDZA    //Added for 8.3
	ARM64_PACDZB    //Added for 8.3
	ARM64_PACGA     //Added for 8.3
	ARM64_PACIA     //Added for 8.3
	ARM64_PACIA1716 //Added for 8.3
	ARM64_PACIASP   //Added for 8.3
	ARM64_PACIAZ    //Added for 8.3
	ARM64_PACIB     //Added for 8.3
	ARM64_PACIB1716 //Added for 8.3
	ARM64_PACIBSP   //Added for 8.3
	ARM64_PACIBZ    //Added for 8.3
	ARM64_PACIZA    //Added for 8.3
	ARM64_PACIZB    //Added for 8.3
	ARM64_PSSBB
	ARM64_PMUL
	ARM64_PMULL
	ARM64_PMULL2
	ARM64_PRFM
	ARM64_PRFUM
	ARM64_PSB //Added for 8.2
	ARM64_RADDHN
	ARM64_RADDHN2
	ARM64_RBIT
	ARM64_RET
	ARM64_RETAA //Added for 8.3
	ARM64_RETAB //Added for 8.3
	ARM64_REV
	ARM64_REV16
	ARM64_REV32
	ARM64_REV64
	ARM64_ROR
	ARM64_RSHRN
	ARM64_RSHRN2
	ARM64_RSUBHN
	ARM64_RSUBHN2
	ARM64_SABA
	ARM64_SABAL
	ARM64_SABAL2
	ARM64_SABD
	ARM64_SABDL
	ARM64_SABDL2
	ARM64_SADALP
	ARM64_SADDL
	ARM64_SADDL2
	ARM64_SADDLP
	ARM64_SADDLV
	ARM64_SADDW
	ARM64_SADDW2
	ARM64_SB
	ARM64_SBC
	ARM64_SBCS
	ARM64_SBFIZ
	ARM64_SBFM
	ARM64_SBFX
	ARM64_SCVTF
	ARM64_SDIV
	ARM64_SDOT // ARMv8.2
	ARM64_SEV
	ARM64_SEVL
	ARM64_SHA1C
	ARM64_SHA1H
	ARM64_SHA1M
	ARM64_SHA1P
	ARM64_SHA1SU0
	ARM64_SHA1SU1
	ARM64_SHA256H
	ARM64_SHA256H2
	ARM64_SHA256SU0
	ARM64_SHA256SU1
	ARM64_SHADD
	ARM64_SHL
	ARM64_SHLL
	ARM64_SHLL2
	ARM64_SHRN
	ARM64_SHRN2
	ARM64_SHSUB
	ARM64_SLI
	ARM64_SMADDL
	ARM64_SMMLA // ARMv8.6
	ARM64_SMAX
	ARM64_SMAXP
	ARM64_SMAXV
	ARM64_SMC
	ARM64_SMIN
	ARM64_SMINP
	ARM64_SMINV
	ARM64_SMLAL
	ARM64_SMLAL2
	ARM64_SMLSL
	ARM64_SMLSL2
	ARM64_SMNEGL
	ARM64_SMOV
	ARM64_SMSUBL
	ARM64_SMULH
	ARM64_SMULL
	ARM64_SMULL2
	ARM64_SQABS
	ARM64_SQADD
	ARM64_SQDMLAL
	ARM64_SQDMLAL2
	ARM64_SQDMLSL
	ARM64_SQDMLSL2
	ARM64_SQDMULH
	ARM64_SQDMULL
	ARM64_SQDMULL2
	ARM64_SQNEG
	ARM64_SQRDMLAH // 8.1
	ARM64_SQRDMLSH // 8.1
	ARM64_SQRDMULH
	ARM64_SQRSHL
	ARM64_SQRSHRN
	ARM64_SQRSHRN2
	ARM64_SQRSHRUN
	ARM64_SQRSHRUN2
	ARM64_SQSHL
	ARM64_SQSHLU
	ARM64_SQSHRN
	ARM64_SQSHRN2
	ARM64_SQSHRUN
	ARM64_SQSHRUN2
	ARM64_SQSUB
	ARM64_SQXTN
	ARM64_SQXTN2
	ARM64_SQXTUN
	ARM64_SQXTUN2
	ARM64_SRHADD
	ARM64_SRI
	ARM64_SRSHL
	ARM64_SRSHR
	ARM64_SRSRA
	ARM64_SSBB
	ARM64_SSHL
	ARM64_SSHLL
	ARM64_SSHLL2
	ARM64_SSHR
	ARM64_SSRA
	ARM64_SSUBL
	ARM64_SSUBL2
	ARM64_SSUBW
	ARM64_SSUBW2
	ARM64_ST1
	ARM64_ST2
	ARM64_ST2G //Added for MTE
	ARM64_ST3
	ARM64_ST4
	ARM64_STADDLB
	ARM64_STCLRLH // 8.1
	ARM64_STEORL  // 8.1
	ARM64_STSETL  // 8.1
	ARM64_STSMAXB // 8.1
	ARM64_STSMINH // 8.1
	ARM64_STUMAX  // 8.1
	ARM64_STUMIN  // 8.1
	ARM64_STSMINL // 8.1
	ARM64_STG     //Added for MTE
	ARM64_STGM    //Added for MTE
	ARM64_STGP    //Added for MTE
	ARM64_STLLRB  // ARMv8.1
	ARM64_STLLRH  // ARMv8.1
	ARM64_STLLR   // ARMv8.1
	ARM64_STLR
	ARM64_STLRB
	ARM64_STLRH
	ARM64_STLUR  // ARMv8.4
	ARM64_STLURB // ARMv8.4
	ARM64_STLURH // ARMv8.4
	ARM64_STLXP
	ARM64_STLXR
	ARM64_STLXRB
	ARM64_STLXRH
	ARM64_STNP
	ARM64_STP
	ARM64_STR
	ARM64_STRB
	ARM64_STRH
	ARM64_STTR
	ARM64_STTRB
	ARM64_STTRH
	ARM64_STUR
	ARM64_STURB
	ARM64_STURH
	ARM64_STXP
	ARM64_STXR
	ARM64_STXRB
	ARM64_STXRH
	ARM64_STZ2G //Added for MTE
	ARM64_STZG  //Added for MTE
	ARM64_STZGM //Added for MTE
	ARM64_SUB
	ARM64_SUBG //Added for MTE
	ARM64_SUBHN
	ARM64_SUBHN2
	ARM64_SUBP  //Added for MTE
	ARM64_SUBPS //Added for MTE
	ARM64_SUBS
	ARM64_SUDOT // ARMv8.6
	ARM64_SUQADD
	ARM64_SWP    // 8.1
	ARM64_SWPA   // 8.1
	ARM64_SWPAB  // 8.1
	ARM64_SWPAH  // 8.1
	ARM64_SWPALB // 8.1
	ARM64_SWPALH // 8.1
	ARM64_SWPB   // 8.1
	ARM64_SWPH   // 8.1
	ARM64_SWPL   // 8.1
	ARM64_SWPLB  // 8.1
	ARM64_SWPLH  // 8.1
	ARM64_SWPAL  // 8.1
	ARM64_SVC
	ARM64_SXTB
	ARM64_SXTH
	ARM64_SXTW
	ARM64_SYS
	ARM64_SYSL
	ARM64_TBL
	ARM64_TBNZ
	ARM64_TBX
	ARM64_TBZ
	ARM64_TLBI
	ARM64_TRN1
	ARM64_TRN2
	ARM64_TST
	ARM64_UABA
	ARM64_UABAL
	ARM64_UABAL2
	ARM64_UABD
	ARM64_UABDL
	ARM64_UABDL2
	ARM64_UADALP
	ARM64_UADDL
	ARM64_UADDL2
	ARM64_UADDLP
	ARM64_UADDLV
	ARM64_UADDW
	ARM64_UADDW2
	ARM64_UBFIZ
	ARM64_UBFM
	ARM64_UBFX
	ARM64_UCVTF
	ARM64_UDIV
	ARM64_UDOT
	ARM64_UHADD
	ARM64_UHSUB
	ARM64_UMADDL
	ARM64_UMAX
	ARM64_UMAXP
	ARM64_UMAXV
	ARM64_UMIN
	ARM64_UMINP
	ARM64_UMINV
	ARM64_UMLAL
	ARM64_UMLAL2
	ARM64_UMLSL
	ARM64_UMLSL2
	ARM64_UMMLA  // ARMv8.6
	ARM64_USMMLA // ARMv8.6
	ARM64_UMNEGL
	ARM64_UMOV
	ARM64_UMSUBL
	ARM64_UMULH
	ARM64_UMULL
	ARM64_UMULL2
	ARM64_UQADD
	ARM64_UQRSHL
	ARM64_UQRSHRN
	ARM64_UQRSHRN2
	ARM64_UQSHL
	ARM64_UQSHRN
	ARM64_UQSHRN2
	ARM64_UQSUB
	ARM64_UQXTN
	ARM64_UQXTN2
	ARM64_URECPE
	ARM64_URHADD
	ARM64_URSHL
	ARM64_URSHR
	ARM64_URSQRTE
	ARM64_URSRA
	ARM64_USDOT // ARMv8.6
	ARM64_USHL
	ARM64_USHLL
	ARM64_USHLL2
	ARM64_USHR
	ARM64_USQADD
	ARM64_USRA
	ARM64_USUBL
	ARM64_USUBL2
	ARM64_USUBW
	ARM64_USUBW2
	ARM64_UXTB
	ARM64_UXTH
	ARM64_UZP1
	ARM64_UZP2
	ARM64_WFE
	ARM64_WFI
	ARM64_XPACD   //Added for 8.3
	ARM64_XPACI   //Added for 8.3
	ARM64_XPACLRI //Added for 8.3
	ARM64_XTN
	ARM64_XTN2
	ARM64_YIELD
	ARM64_ZIP1
	ARM64_ZIP2

	ARM64_BTI

	AMD64_END_TYPE //Not real instruction
)

func (o Operation) String() string {
	return []string{
		"UNDEFINED",
		"abs",
		"adc",
		"adcs",
		"add",
		"addg", //Added for MTE
		"addhn",
		"addhn2",
		"addp",
		"adds",
		"addv",
		"adr",
		"adrp",
		"aesd",
		"aese",
		"aesimc",
		"aesmc",
		"and",
		"ands",
		"asr",
		"at",
		"autda",     //Added for 8.3
		"autdb",     //Added for 8.3
		"autdza",    //Added for 8.3
		"autdzb",    //Added for 8.3
		"autia",     //Added for 8.3
		"autia1716", //Added for 8.3
		"autiasp",   //Added for 8.3
		"autiaz",    //Added for 8.3
		"autib",     //Added for 8.3
		"autib1716", //Added for 8.3
		"autibsp",   //Added for 8.3
		"autibz",    //Added for 8.3
		"autiza",    //Added for 8.3
		"autizb",    //Added for 8.3
		"b",
		"b.al",
		"b.cc",
		"b.cs",
		"b.eq",
		"bfc",
		"bfcvt",   // ARMv8.6
		"bfcvtn",  // ARMv8.6
		"bfcvtn2", // ARMv8.6
		"bfdot",   // ARMv8.6
		"bfmlalb", // ARMv8.6
		"bfmlalt", // ARMv8.6
		"bfmmla",  // ARMv8.6
		"bfi",
		"bfm",
		"bfxil",
		"b.ge",
		"b.gt",
		"b.hi",
		"bic",
		"bics",
		"bif",
		"bit",
		"bl",
		"b.le",
		"blr",
		"blraa",
		"blraaz",
		"blrab",
		"blrabz",
		"b.hs",
		"b.lo",
		"b.ls",
		"b.lt",
		"b.mi",
		"b.ne",
		"b.nv",
		"b.pl",
		"br",
		"braa",
		"braaz",
		"brab",
		"brabz",
		"brk",
		"bsl",
		"b.vc",
		"b.vs",
		"casb",
		"casab",
		"casalb",
		"caslb",
		"cash",
		"casah",
		"casalh",
		"caslh",
		"casp",
		"caspa",
		"caspal",
		"caspl",
		"cas",
		"casa",
		"casal",
		"casl",
		"cbnz",
		"cbz",
		"ccmn",
		"ccmp",
		"cfp",
		"cinc",
		"cinv",
		"clrex",
		"cls",
		"clz",
		"cmeq",
		"cmge",
		"cmgt",
		"cmhi",
		"cmhs",
		"cmle",
		"cmlt",
		"cmn",
		"cmp",
		"cmpp", //Added for MTE
		"cmtst",
		"cneg",
		"cnt",
		"cpp",
		"crc32b",
		"crc32cb",
		"crc32ch",
		"crc32cw",
		"crc32cx",
		"crc32h",
		"crc32w",
		"crc32x",
		"csel",
		"cset",
		"csetm",
		"csinc",
		"csinv",
		"csneg",
		"dc",
		"dcps1",
		"dcps2",
		"dcps3",
		"dgh",
		"dmb",
		"drps",
		"dsb",
		"dup",
		"dvp",
		"eon",
		"eor",
		"eret",
		"eretaa",
		"eretab",
		"esb", //Added for 8.2
		"ext",
		"extr",
		"fabd",
		"fabs",
		"facge",
		"facgt",
		"fadd",
		"faddp",
		"fcadd", //Added for 8.3
		"fccmp",
		"fccmpe",
		"fcmeq",
		"fcmge",
		"fcmgt",
		"fcmle",
		"fcmlt",
		"fcmp",
		"fcmpe",
		"fcmla", //Added for 8.3
		"fcsel",
		"fctns",
		"fctnu",
		"fcvt",
		"fcvtas",
		"fcvtau",
		"fcvtl",
		"fcvtl2",
		"fcvtms",
		"fcvtmu",
		"fcvtn",
		"fcvtn2",
		"fcvtns",
		"fcvtnu",
		"fcvtps",
		"fcvtpu",
		"fcvtxn",
		"fcvtxn2",
		"fcvtzs",
		"fcvtzu",
		"fdiv",
		"fjcvtzs",
		"fmadd",
		"fmax",
		"fmaxnm",
		"fmaxnmp",
		"fmaxnmv",
		"fmaxp",
		"fmaxv",
		"fmin",
		"fminnm",
		"fminnmp",
		"fminnmv",
		"fminp",
		"fminv",
		"fmla",
		"fmlal", // ARMv8.2
		"fmlsl", // ARMv8.2
		"fmls",
		"fmov",
		"fmsub",
		"fmul",
		"fmulx",
		"fneg",
		"fnmadd",
		"fnmsub",
		"fnmul",
		"frecpe",
		"frecps",
		"frecpx",
		"frint32x", // ARMv8.5
		"frint32z", // ARMv8.5
		"frint64x", // ARMv8.5
		"frint64z", // ARMv8.5
		"frinta",
		"frinti",
		"frintm",
		"frintn",
		"frintp",
		"frintx",
		"frintz",
		"frsqrte",
		"frsqrts",
		"fsqrt",
		"fsub",
		"gmi", //Added for MTE
		"hint",
		"hlt",
		"hvc",
		"ic",
		"ins",
		"irg", //Added for MTE
		"isb",
		"ldaddb",   // ARMv8.1
		"ldaddab",  // ARMv8.1
		"ldaddalb", // ARMv8.1
		"ldaddlb",  // ARMv8.1
		"ldaddh",   // ARMv8.1
		"ldaddah",  // ARMv8.1
		"ldaddalh", // ARMv8.1
		"ldaddlh",  // ARMv8.1
		"ldadd",    // ARMv8.1
		"ldadda",   // ARMv8.1
		"ldaddal",  // ARMv8.1
		"ldaddl",   // ARMv8.1
		"ld1",
		"ld1r",
		"ld2",
		"ld2r",
		"ld3",
		"ld3r",
		"ld4",
		"ld4r",
		"ldapr",    // 8.3
		"ldaprb",   // 8.3
		"ldaprh",   // 8.3
		"ldapur",   // Added for 8.4
		"ldapurb",  // Added for 8.4
		"ldapurh",  // Added for 8.4
		"ldapursb", // Added for 8.4
		"ldapursh", // Added for 8.4
		"ldapursw", // Added for 8.4
		"ldar",
		"ldarb",
		"ldarh",
		"ldaxp",
		"ldaxr",
		"ldaxrb",
		"ldaxrh",
		"ldclrb",   // ARMv8.1
		"ldclrab",  // ARMv8.1
		"ldclralb", // ARMv8.1
		"ldclrlb",  // ARMv8.1
		"ldclrh",   // ARMv8.1
		"ldclrah",  // ARMv8.1
		"ldclralh", // ARMv8.1
		"ldclrlh",  // ARMv8.1
		"ldclr",    // ARMv8.1
		"ldclra",   // ARMv8.1
		"ldclral",  // ARMv8.1
		"ldclrl",   // ARMv8.1
		"ldeorb",   // ARMv8.1
		"ldeorab",  // ARMv8.1
		"ldeoralb", // ARMv8.1
		"ldeorlb",  // ARMv8.1
		"ldeorh",   // ARMv8.1
		"ldeorah",  // ARMv8.1
		"ldeoralh", // ARMv8.1
		"ldeorlh",  // ARMv8.1
		"ldeor",    // ARMv8.1
		"ldeora",   // ARMv8.1
		"ldeoral",  // ARMv8.1
		"ldeorl",   // ARMv8.1
		"ldg",      //Added for MTE
		"ldgm",     //Added for MTE
		"ldlarb",   // ARMv8.1
		"ldlarh",   // ARMv8.1
		"ldlar",    // ARMv8.1
		"ldnp",
		"ldp",
		"ldpsw",
		"ldr",
		"ldraa",
		"ldrab",
		"ldrb",
		"ldrh",
		"ldrsb",
		"ldrsh",
		"ldrsw",
		"ldsetb",    // ARMv8.1
		"ldsetab",   // ARMv8.1
		"ldsetalb",  // ARMv8.1
		"ldsetlb",   // ARMv8.1
		"ldseth",    // ARMv8.1
		"ldsetah",   // ARMv8.1
		"ldsetalh",  // ARMv8.1
		"ldsetlh",   // ARMv8.1
		"ldset",     // ARMv8.1
		"ldseta",    // ARMv8.1
		"ldsetal",   // ARMv8.1
		"ldsetl",    // ARMv8.1
		"ldsmaxb",   // ARMv8.1
		"ldsmaxab",  // ARMv8.1
		"ldsmaxalb", // ARMv8.1
		"ldsmaxlb",  // ARMv8.1
		"ldsmaxh",   // ARMv8.1
		"ldsmaxah",  // ARMv8.1
		"ldsmaxalh", // ARMv8.1
		"ldsmaxlh",  // ARMv8.1
		"ldsmax",    // ARMv8.1
		"ldsmaxa",   // ARMv8.1
		"ldsmaxal",  // ARMv8.1
		"ldsmaxl",   // ARMv8.1
		"ldsminb",   // ARMv8.1
		"ldsminab",  // ARMv8.1
		"ldsminalb", // ARMv8.1
		"ldsminlb",  // ARMv8.1
		"ldsminh",   // ARMv8.1
		"ldsminah",  // ARMv8.1
		"ldsminalh", // ARMv8.1
		"ldsminlh",  // ARMv8.1
		"ldsmin",    // ARMv8.1
		"ldsmina",   // ARMv8.1
		"ldsminal",  // ARMv8.1
		"ldsminl",   // ARMv8.1
		"ldtr",
		"ldtrb",
		"ldtrh",
		"ldtrsb",
		"ldtrsh",
		"ldtrsw",
		"ldumaxb",   // ARMv8.1
		"ldumaxab",  // ARMv8.1
		"ldumaxalb", // ARMv8.1
		"ldumaxlb",  // ARMv8.1
		"ldumaxh",   // ARMv8.1
		"ldumaxah",  // ARMv8.1
		"ldumaxalh", // ARMv8.1
		"ldumaxlh",  // ARMv8.1
		"ldumax",    // ARMv8.1
		"ldumaxa",   // ARMv8.1
		"ldumaxal",  // ARMv8.1
		"ldumaxl",   // ARMv8.1
		"lduminb",   // ARMv8.1
		"lduminab",  // ARMv8.1
		"lduminalb", // ARMv8.1
		"lduminlb",  // ARMv8.1
		"lduminh",   // ARMv8.1
		"lduminah",  // ARMv8.1
		"lduminalh", // ARMv8.1
		"lduminlh",  // ARMv8.1
		"ldumin",    // ARMv8.1
		"ldumina",   // ARMv8.1
		"lduminal",  // ARMv8.1
		"lduminl",   // ARMv8.1
		"ldur",
		"ldurb",
		"ldurh",
		"ldursb",
		"ldursh",
		"ldursw",
		"ldxp",
		"ldxr",
		"ldxrb",
		"ldxrh",
		"lsl",
		"lsr",
		"madd",
		"mla",
		"mls",
		"mneg",
		"mov",
		"movi",
		"movk",
		"movn",
		"movz",
		"mrs",
		"msr",
		"msub",
		"mul",
		"mvn",
		"mvni",
		"neg",
		"negs",
		"ngc",
		"ngcs",
		"nop",
		"not",
		"orn",
		"orr",
		"pacda",     //Added for 8.3
		"pacdb",     //Added for 8.3
		"pacdza",    //Added for 8.3
		"pacdzb",    //Added for 8.3
		"pacga",     //Added for 8.3
		"pacia",     //Added for 8.3
		"pacia1716", //Added for 8.3
		"paciasp",   //Added for 8.3
		"paciaz",    //Added for 8.3
		"pacib",     //Added for 8.3
		"pacib1716", //Added for 8.3
		"pacibsp",   //Added for 8.3
		"pacibz",    //Added for 8.3
		"paciza",    //Added for 8.3
		"pacizb",    //Added for 8.3
		"pssbb",
		"pmul",
		"pmull",
		"pmull2",
		"prfm",
		"prfum",
		"psb", //Added for 8.2
		"raddhn",
		"raddhn2",
		"rbit",
		"ret",
		"retaa", //Added for 8.3
		"retab", //Added for 8.3
		"rev",
		"rev16",
		"rev32",
		"rev64",
		"ror",
		"rshrn",
		"rshrn2",
		"rsubhn",
		"rsubhn2",
		"saba",
		"sabal",
		"sabal2",
		"sabd",
		"sabdl",
		"sabdl2",
		"sadalp",
		"saddl",
		"saddl2",
		"saddlp",
		"saddlv",
		"saddw",
		"saddw2",
		"sb",
		"sbc",
		"sbcs",
		"sbfiz",
		"sbfm",
		"sbfx",
		"scvtf",
		"sdiv",
		"sdot", // ARMv8.2
		"sev",
		"sevl",
		"sha1c",
		"sha1h",
		"sha1m",
		"sha1p",
		"sha1su0",
		"sha1su1",
		"sha256h",
		"sha256h2",
		"sha256su0",
		"sha256su1",
		"shadd",
		"shl",
		"shll",
		"shll2",
		"shrn",
		"shrn2",
		"shsub",
		"sli",
		"smaddl",
		"smmla", // ARMv8.6
		"smax",
		"smaxp",
		"smaxv",
		"smc",
		"smin",
		"sminp",
		"sminv",
		"smlal",
		"smlal2",
		"smlsl",
		"smlsl2",
		"smnegl",
		"smov",
		"smsubl",
		"smulh",
		"smull",
		"smull2",
		"sqabs",
		"sqadd",
		"sqdmlal",
		"sqdmlal2",
		"sqdmlsl",
		"sqdmlsl2",
		"sqdmulh",
		"sqdmull",
		"sqdmull2",
		"sqneg",
		"sqrdmlah", // 8.1
		"sqrdmlsh", // 8.1
		"sqrdmulh",
		"sqrshl",
		"sqrshrn",
		"sqrshrn2",
		"sqrshrun",
		"sqrshrun2",
		"sqshl",
		"sqshlu",
		"sqshrn",
		"sqshrn2",
		"sqshrun",
		"sqshrun2",
		"sqsub",
		"sqxtn",
		"sqxtn2",
		"sqxtun",
		"sqxtun2",
		"srhadd",
		"sri",
		"srshl",
		"srshr",
		"srsra",
		"ssbb",
		"sshl",
		"sshll",
		"sshll2",
		"sshr",
		"ssra",
		"ssubl",
		"ssubl2",
		"ssubw",
		"ssubw2",
		"st1",
		"st2",
		"st2g", //Added for MTE
		"st3",
		"st4",
		"staddlb", // 8.1
		"stclrlh", // 8.1
		"steorl",  // 8.1
		"stsetl",  // 8.1
		"stsmaxb", // 8.1
		"stsminh", // 8.1
		"stumax",  // 8.1
		"stumin",  // 8.1
		"stsminl", // 8.1
		"stg",     //Added for MTE
		"stgm",    //Added for MTE
		"stgp",    //Added for MTE
		"stllrb",  // ARMv8.1
		"stllrh",  // ARMv8.1
		"stllr",   // ARMv8.1
		"stlr",
		"stlrb",
		"stlrh",
		"stlur",  // ARMv8.4
		"stlurb", // ARMv8.4
		"stlurh", // ARMv8.4
		"stlxp",
		"stlxr",
		"stlxrb",
		"stlxrh",
		"stnp",
		"stp",
		"str",
		"strb",
		"strh",
		"sttr",
		"sttrb",
		"sttrh",
		"stur",
		"sturb",
		"sturh",
		"stxp",
		"stxr",
		"stxrb",
		"stxrh",
		"stz2g", //Added for MTE
		"stzg",  //Added for MTE
		"stzgm", //Added for MTE
		"sub",
		"subg", //Added for MTE
		"subhn",
		"subhn2",
		"subp",  //Added for MTE
		"subps", //Added for MTE
		"subs",
		"sudot", // ARMv8.6
		"suqadd",
		"swp",    // 8.1
		"swpa",   // 8.1
		"swpab",  // 8.1
		"swpah",  // 8.1
		"swpalb", // 8.1
		"swpalh", // 8.1
		"swpb",   // 8.1
		"swph",   // 8.1
		"swpl",   // 8.1
		"swplb",  // 8.1
		"swplh",  // 8.1
		"swpal",  // 8.1
		"svc",
		"sxtb",
		"sxth",
		"sxtw",
		"sys",
		"sysl",
		"tbl",
		"tbnz",
		"tbx",
		"tbz",
		"tlbi",
		"trn1",
		"trn2",
		"tst",
		"uaba",
		"uabal",
		"uabal2",
		"uabd",
		"uabdl",
		"uabdl2",
		"uadalp",
		"uaddl",
		"uaddl2",
		"uaddlp",
		"uaddlv",
		"uaddw",
		"uaddw2",
		"ubfiz",
		"ubfm",
		"ubfx",
		"ucvtf",
		"udiv",
		"udot",
		"uhadd",
		"uhsub",
		"umaddl",
		"umax",
		"umaxp",
		"umaxv",
		"umin",
		"uminp",
		"uminv",
		"umlal",
		"umlal2",
		"umlsl",
		"umlsl2",
		"ummla",  // ARMv8.6
		"usmmla", // ARMv8.6
		"umnegl",
		"umov",
		"umsubl",
		"umulh",
		"umull",
		"umull2",
		"uqadd",
		"uqrshl",
		"uqrshrn",
		"uqrshrn2",
		"uqshl",
		"uqshrn",
		"uqshrn2",
		"uqsub",
		"uqxtn",
		"uqxtn2",
		"urecpe",
		"urhadd",
		"urshl",
		"urshr",
		"ursqrte",
		"ursra",
		"usdot", // ARMv8.6
		"ushl",
		"ushll",
		"ushll2",
		"ushr",
		"usqadd",
		"usra",
		"usubl",
		"usubl2",
		"usubw",
		"usubw2",
		"uxtb",
		"uxth",
		"uzp1",
		"uzp2",
		"wfe",
		"wfi",
		"xpacd",
		"xpaci",
		"xpaclri",
		"xtn",
		"xtn2",
		"yield",
		"zip1",
		"zip2",
		"bti",
		"END_OPERATION_LIST", //NOT AN INSTRUCTION
	}[o]
}

//---------------------------------------------
//C4.4 Data processing - immediate
//---------------------------------------------

type PcRelAddressing uint32

func (i PcRelAddressing) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i PcRelAddressing) Immhi() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 5, 19), 19))
}
func (i PcRelAddressing) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i PcRelAddressing) Immlo() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i PcRelAddressing) Op() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i PcRelAddressing) Immediate() int32 {
	return (i.Immhi() << 2) + int32(i.Immlo())
}
func (i PcRelAddressing) WithUpdatedImmediate(v int32) (uint32, error) {
	newInstr := SetBits(uint32(i), uint32(v>>2), 5, 19)
	newInstr = SetBits(newInstr, uint32(v), 29, 2)
	if PcRelAddressing(newInstr).Immediate() != v {
		return 0, fmt.Errorf("PcRelAddressing: failed to set immediate value %d", v)
	}
	return newInstr, nil
}

type AddSubImm uint32

func (i AddSubImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i AddSubImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i AddSubImm) Imm() uint32 {
	return ExtractBits(uint32(i), 10, 12)
}
func (i AddSubImm) Shift() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i AddSubImm) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i AddSubImm) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i AddSubImm) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i AddSubImm) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type AddSubImmTags uint32

func (i AddSubImmTags) Xd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i AddSubImmTags) Xn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i AddSubImmTags) Uimm4() uint32 {
	return ExtractBits(uint32(i), 10, 4)
}
func (i AddSubImmTags) Op3() uint32 {
	return ExtractBits(uint32(i), 14, 2)
}
func (i AddSubImmTags) Uimm6() uint32 {
	return ExtractBits(uint32(i), 16, 6)
}
func (i AddSubImmTags) Padding() uint32 {
	return ExtractBits(uint32(i), 22, 10)
}

type LogicalImm uint32

func (i LogicalImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LogicalImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LogicalImm) Imms() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i LogicalImm) Immr() uint32 {
	return ExtractBits(uint32(i), 16, 6)
}
func (i LogicalImm) N() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LogicalImm) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i LogicalImm) Opc() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i LogicalImm) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i LogicalImm) String() string {
	return fmt.Sprintf("Sf: %d, Opc: %d, Group1: %#x, N: %d, Immr: %#x, Imms: %#x, Rn: %d, Rd: %d", i.Sf(), i.Opc(), i.Group1(), i.N(), i.Immr(), i.Imms(), i.Rn(), i.Rd())
}

type MoveWideImm uint32

func (i MoveWideImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i MoveWideImm) Imm() uint32 {
	return ExtractBits(uint32(i), 5, 16)
}
func (i MoveWideImm) Hw() uint32 {
	return ExtractBits(uint32(i), 21, 2)
}
func (i MoveWideImm) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i MoveWideImm) Opc() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i MoveWideImm) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i MoveWideImm) String() string {
	return fmt.Sprintf("Sf: %d, Opc: %d, Group1: %#x, Hw: %d, Imm: %d, Rd: %d", i.Sf(), i.Opc(), i.Group1(), i.Hw(), i.Imm(), i.Rd())
}

type Bitfield uint32

func (i Bitfield) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Bitfield) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Bitfield) Imms() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i Bitfield) Immr() uint32 {
	return ExtractBits(uint32(i), 16, 6)
}
func (i Bitfield) N() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i Bitfield) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i Bitfield) Opc() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i Bitfield) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i Bitfield) String() string {
	return fmt.Sprintf("Sf: %d, Opc: %d, Group1: %#x, N: %d, Immr: %#x, Imms: %#x, Rn: %d, Rd: %d", i.Sf(), i.Opc(), i.Group1(), i.N(), i.Immr(), i.Imms(), i.Rn(), i.Rd())
}

type Extract uint32

func (i Extract) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Extract) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Extract) Imms() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i Extract) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i Extract) O0() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i Extract) N() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i Extract) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i Extract) Op21() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i Extract) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

//--------------------------------------------------------
// C4.2  Branches, exception generating and system instructions
//--------------------------------------------------------

type UnconditionalBranch uint32

func (i UnconditionalBranch) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 0, 26), 26))
}
func (i UnconditionalBranch) WithUpdatedImm(v int32) (uint32, error) {
	newInstr := SetBits(uint32(i), uint32(v), 0, 26)
	if UnconditionalBranch(newInstr).Imm() != v {
		return 0, fmt.Errorf("UnconditionalBranch: failed to set immediate value %d", v)
	}
	return newInstr, nil
}
func (i UnconditionalBranch) Opcode() uint32 {
	return ExtractBits(uint32(i), 26, 5)
}
func (i UnconditionalBranch) Op() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i UnconditionalBranch) String() string {
	return fmt.Sprintf("Op: %d, Opcode: %d, Imm: %d", i.Op(), i.Opcode(), i.Imm())
}

type CompareBranchImm uint32

func (i CompareBranchImm) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i CompareBranchImm) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 5, 19), 19))
}
func (i CompareBranchImm) WithUpdatedImm(v int32) (uint32, error) {
	newInstr := SetBits(uint32(i), uint32(v), 5, 19)
	if CompareBranchImm(newInstr).Imm() != v {
		return 0, fmt.Errorf("CompareBranchImm: failed to set immediate value %d", v)
	}
	return newInstr, nil
}
func (i CompareBranchImm) Op() uint32 {
	return ExtractBits(uint32(i), 24, 1)
}
func (i CompareBranchImm) Opcode() uint32 {
	return ExtractBits(uint32(i), 25, 6)
}
func (i CompareBranchImm) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i CompareBranchImm) String() string {
	return fmt.Sprintf("Sf: %d, Opcode: %d, Op: %d, Imm: %d, Rt: %d", i.Sf(), i.Opcode(), i.Op(), i.Imm(), i.Rt())
}

type TestAndBranch uint32

func (i TestAndBranch) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i TestAndBranch) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 5, 14), 14))
}
func (i TestAndBranch) WithUpdatedImm(v int32) (uint32, error) {
	newInstr := SetBits(uint32(i), uint32(v), 5, 14)
	if TestAndBranch(newInstr).Imm() != v {
		return 0, fmt.Errorf("TestAndBranch: failed to set immediate value %d", v)
	}
	return newInstr, nil
}
func (i TestAndBranch) B40() uint32 {
	return ExtractBits(uint32(i), 19, 5)
}
func (i TestAndBranch) Op() uint32 {
	return ExtractBits(uint32(i), 24, 1)
}
func (i TestAndBranch) Opcode() uint32 {
	return ExtractBits(uint32(i), 25, 6)
}
func (i TestAndBranch) B5() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type ConditionalBranchImm uint32

func (i ConditionalBranchImm) Cond() uint32 {
	return ExtractBits(uint32(i), 0, 4)
}
func (i ConditionalBranchImm) O0() uint32 {
	return ExtractBits(uint32(i), 4, 1)
}
func (i ConditionalBranchImm) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 5, 19), 19))
}
func (i ConditionalBranchImm) WithUpdatedImm(v int32) (uint32, error) {
	newInstr := SetBits(uint32(i), uint32(v), 5, 19)
	if ConditionalBranchImm(newInstr).Imm() != v {
		return 0, fmt.Errorf("ConditionalBranchImm: failed to set immediate value %d", v)
	}
	return newInstr, nil
}
func (i ConditionalBranchImm) O1() uint32 {
	return ExtractBits(uint32(i), 24, 1)
}
func (i ConditionalBranchImm) Opcode() uint32 {
	return ExtractBits(uint32(i), 25, 7)
}
func (i ConditionalBranchImm) String() string {
	return fmt.Sprintf("Cond: %d, 0: %d, Imm: 0x%x, o1: %d, Opcode: 0x%x", i.Cond(), i.O0(), i.Imm(), i.O1(), i.Opcode())
}

type ExceptionGeneration uint32

func (i ExceptionGeneration) Ll() uint32 {
	return ExtractBits(uint32(i), 0, 2)
}
func (i ExceptionGeneration) Op2() uint32 {
	return ExtractBits(uint32(i), 2, 3)
}
func (i ExceptionGeneration) Imm() uint32 {
	return ExtractBits(uint32(i), 5, 16)
}
func (i ExceptionGeneration) Opc() uint32 {
	return ExtractBits(uint32(i), 21, 3)
}
func (i ExceptionGeneration) Opcode() uint32 {
	return ExtractBits(uint32(i), 24, 8)
}

type System uint32

func (i System) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i System) Op2() uint32 {
	return ExtractBits(uint32(i), 5, 3)
}
func (i System) Crm() uint32 {
	return ExtractBits(uint32(i), 8, 4)
}
func (i System) Crn() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i System) Op1() uint32 {
	return ExtractBits(uint32(i), 16, 3)
}
func (i System) Op0() uint32 {
	return ExtractBits(uint32(i), 19, 2)
}
func (i System) L() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i System) Group1() uint32 {
	return ExtractBits(uint32(i), 22, 10)
}
func (i System) String() string {
	return fmt.Sprintf("Group1: %d, L: %d, op0: %d, op1: %d, CRn: %d, CRm: %d, op2: %d, Rt: %d",
		i.Group1(), i.L(), i.Op0(), i.Op1(), i.Crn(), i.Crm(), i.Op2(), i.Rt())
}

type UnconditionalBranchReg uint32

func (i UnconditionalBranchReg) Op4() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i UnconditionalBranchReg) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i UnconditionalBranchReg) Op3() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i UnconditionalBranchReg) Op2() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i UnconditionalBranchReg) Opc() uint32 {
	return ExtractBits(uint32(i), 21, 4)
}
func (i UnconditionalBranchReg) Opcode() uint32 {
	return ExtractBits(uint32(i), 25, 7)
}
func (i UnconditionalBranchReg) String() string {
	return fmt.Sprintf("Opcode: %d, Opc: %d, Op2: %#b, Op3: %#b, Rn: %#b, Op4: %#b",
		i.Opcode(), i.Opc(), i.Op2(), i.Op3(), i.Rn(), i.Op4())
}

//--------------------------------------------------------
// C4.3 Loads and stores
//--------------------------------------------------------

type LdstTags uint32

func (i LdstTags) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstTags) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstTags) Op2() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstTags) Imm9() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 12, 9), 9))
}
func (i LdstTags) Anon0() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstTags) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstTags) Anon1() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i LdstTags) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LdstTags) String() string {
	return fmt.Sprintf("Size: %d, Anon1: %d, Opc: %d, Anon0: %d, Imm9: %d, Op2: %d, Rn: %d, Rt: %d",
		i.Size(), i.Anon1(), i.Opc(), i.Anon0(), i.Imm9(), i.Op2(), i.Rn(), i.Rt())
}

type LdstExclusive uint32

func (i LdstExclusive) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstExclusive) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstExclusive) Rt2() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i LdstExclusive) O0() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i LdstExclusive) Rs() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i LdstExclusive) O1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstExclusive) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstExclusive) O2() uint32 {
	return ExtractBits(uint32(i), 23, 1)
}
func (i LdstExclusive) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i LdstExclusive) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LdstExclusive) String() string {
	return fmt.Sprintf("Size: %d, Group1: %d, O2: %d, L: %d, O1: %d, Rs: %d, O0: %d, Rt2: %d, Rn: %d, Rt: %d",
		i.Size(), i.Group1(), i.O2(), i.L(), i.O1(), i.Rs(), i.O0(), i.Rt2(), i.Rn(), i.Rt())
}

type LoadRegisterLiteral uint32

func (i LoadRegisterLiteral) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LoadRegisterLiteral) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 5, 19), 19))
}
func (i LoadRegisterLiteral) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LoadRegisterLiteral) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LoadRegisterLiteral) Group2() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LoadRegisterLiteral) Opc() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LoadRegisterLiteral) String() string {
	return fmt.Sprintf("Rt: %d, Imm: %d, Group1: %d, V: %d, Group2: %d, Opc: %d", i.Rt(), i.Imm(), i.Group1(), i.V(), i.Group2(), i.Opc())
}

type LdstNoAllocPair uint32

func (i LdstNoAllocPair) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstNoAllocPair) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstNoAllocPair) Rt2() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i LdstNoAllocPair) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 15, 7), 7))
}
func (i LdstNoAllocPair) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstNoAllocPair) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 3)
}
func (i LdstNoAllocPair) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstNoAllocPair) Group2() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstNoAllocPair) Opc() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LdstNoAllocPair) String() string {
	return fmt.Sprintf("Rt: %d, Rn: %d, Rt2: %d, Imm: %d, Group1: %d, V: %d, Group2: %d, Opc: %d", i.Rt(), i.Rn(), i.Rt2(), i.Imm(), i.Group1(), i.V(), i.Group2(), i.Opc())
}

type LdstRegPairPostIdx uint32

func (i LdstRegPairPostIdx) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegPairPostIdx) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegPairPostIdx) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegPairPostIdx) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 12, 9), 9))
}
func (i LdstRegPairPostIdx) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegPairPostIdx) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegPairPostIdx) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegPairPostIdx) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegPairPostIdx) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegPairPostIdx) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegPairOffset uint32

func (i LdstRegPairOffset) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegPairOffset) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegPairOffset) Rt2() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i LdstRegPairOffset) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 15, 7), 7))
}
func (i LdstRegPairOffset) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstRegPairOffset) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 3)
}
func (i LdstRegPairOffset) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegPairOffset) Group2() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegPairOffset) Opc() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegPairPreIdx uint32

func (i LdstRegPairPreIdx) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegPairPreIdx) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegPairPreIdx) Rt2() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i LdstRegPairPreIdx) Imm() uint32 {
	return ExtractBits(uint32(i), 15, 7)
}
func (i LdstRegPairPreIdx) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstRegPairPreIdx) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 3)
}
func (i LdstRegPairPreIdx) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegPairPreIdx) Group2() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegPairPreIdx) Opc() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegUnscaledImm uint32

func (i LdstRegUnscaledImm) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegUnscaledImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegUnscaledImm) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegUnscaledImm) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 12, 9), 9))
}
func (i LdstRegUnscaledImm) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegUnscaledImm) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegUnscaledImm) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegUnscaledImm) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegUnscaledImm) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegUnscaledImm) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegImmPostIdx uint32

func (i LdstRegImmPostIdx) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegImmPostIdx) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegImmPostIdx) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegImmPostIdx) Imm() uint32 {
	return ExtractBits(uint32(i), 12, 9)
}
func (i LdstRegImmPostIdx) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegImmPostIdx) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegImmPostIdx) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegImmPostIdx) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegImmPostIdx) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegImmPostIdx) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegisterUnpriv uint32

func (i LdstRegisterUnpriv) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegisterUnpriv) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegisterUnpriv) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegisterUnpriv) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 12, 9), 9))
}
func (i LdstRegisterUnpriv) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegisterUnpriv) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegisterUnpriv) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegisterUnpriv) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegisterUnpriv) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegisterUnpriv) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegImmPreIdx uint32

func (i LdstRegImmPreIdx) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegImmPreIdx) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegImmPreIdx) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegImmPreIdx) Imm() int32 {
	return int32(signExtend(ExtractBits(uint32(i), 12, 9), 9))
}
func (i LdstRegImmPreIdx) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegImmPreIdx) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegImmPreIdx) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegImmPreIdx) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegImmPreIdx) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegImmPreIdx) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegRegOffset uint32

func (i LdstRegRegOffset) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegRegOffset) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegRegOffset) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstRegRegOffset) S() uint32 {
	return ExtractBits(uint32(i), 12, 1)
}
func (i LdstRegRegOffset) Option() uint32 {
	return ExtractBits(uint32(i), 13, 3)
}
func (i LdstRegRegOffset) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i LdstRegRegOffset) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegRegOffset) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegRegOffset) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegRegOffset) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegRegOffset) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegRegOffset) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegUnsignedImm uint32

func (i LdstRegUnsignedImm) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegUnsignedImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegUnsignedImm) Imm() uint32 {
	return ExtractBits(uint32(i), 10, 12)
}
func (i LdstRegUnsignedImm) Opc() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LdstRegUnsignedImm) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegUnsignedImm) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegUnsignedImm) Group2() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegUnsignedImm) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type LdstRegImmPac uint32

func (i LdstRegImmPac) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstRegImmPac) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstRegImmPac) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i LdstRegImmPac) W() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i LdstRegImmPac) Imm() uint32 {
	return ExtractBits(uint32(i), 12, 9)
}
func (i LdstRegImmPac) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstRegImmPac) S() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstRegImmPac) M() uint32 {
	return ExtractBits(uint32(i), 23, 1)
}
func (i LdstRegImmPac) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 2)
}
func (i LdstRegImmPac) V() uint32 {
	return ExtractBits(uint32(i), 26, 1)
}
func (i LdstRegImmPac) Group4() uint32 {
	return ExtractBits(uint32(i), 27, 3)
}
func (i LdstRegImmPac) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LdstRegImmPac) String() string {
	return fmt.Sprintf("Size: %d, Group4: %d, V: %d, Group3: %d, M: %d, S: %d, Group2: %d, Imm: %d, W: %d, Group1: %d, Rn: %d, Rt: %d",
		i.Size(), i.Group4(), i.V(), i.Group3(), i.M(), i.S(), i.Group2(), i.Imm(), i.W(), i.Group1(), i.Rn(), i.Rt())
}

type SimdLdstMult uint32

func (i SimdLdstMult) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdLdstMult) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdLdstMult) Size() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdLdstMult) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdLdstMult) Group1() uint32 {
	return ExtractBits(uint32(i), 16, 6)
}
func (i SimdLdstMult) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i SimdLdstMult) Group2() uint32 {
	return ExtractBits(uint32(i), 23, 7)
}
func (i SimdLdstMult) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdLdstMult) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdLdstMultPi uint32

func (i SimdLdstMultPi) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdLdstMultPi) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdLdstMultPi) Size() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdLdstMultPi) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdLdstMultPi) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdLdstMultPi) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdLdstMultPi) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i SimdLdstMultPi) Group2() uint32 {
	return ExtractBits(uint32(i), 23, 7)
}
func (i SimdLdstMultPi) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdLdstMultPi) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdLdstSingle uint32

func (i SimdLdstSingle) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdLdstSingle) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdLdstSingle) Size() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdLdstSingle) S() uint32 {
	return ExtractBits(uint32(i), 12, 1)
}
func (i SimdLdstSingle) Opcode() uint32 {
	return ExtractBits(uint32(i), 13, 3)
}
func (i SimdLdstSingle) Group1() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdLdstSingle) R() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdLdstSingle) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i SimdLdstSingle) Group2() uint32 {
	return ExtractBits(uint32(i), 23, 7)
}
func (i SimdLdstSingle) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdLdstSingle) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdLdstSinglePi uint32

func (i SimdLdstSinglePi) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdLdstSinglePi) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdLdstSinglePi) Size() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdLdstSinglePi) S() uint32 {
	return ExtractBits(uint32(i), 12, 1)
}
func (i SimdLdstSinglePi) Opcode() uint32 {
	return ExtractBits(uint32(i), 13, 3)
}
func (i SimdLdstSinglePi) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdLdstSinglePi) R() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdLdstSinglePi) L() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i SimdLdstSinglePi) Group1() uint32 {
	return ExtractBits(uint32(i), 23, 7)
}
func (i SimdLdstSinglePi) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdLdstSinglePi) Group2() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type LdstAtomic uint32

func (i LdstAtomic) Rt() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LdstAtomic) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LdstAtomic) O0() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i LdstAtomic) Opc() uint32 {
	return ExtractBits(uint32(i), 12, 3)
}
func (i LdstAtomic) O1() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i LdstAtomic) Rs() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i LdstAtomic) O2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LdstAtomic) R() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i LdstAtomic) A() uint32 {
	return ExtractBits(uint32(i), 23, 1)
}
func (i LdstAtomic) Group() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i LdstAtomic) Size() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}
func (i LdstAtomic) String() string {
	return fmt.Sprintf("Size: %d, Group: %d, A: %d, R: %d, O2: %d, Rs: %d, O1: %d, Opc: %d, O0: %d, Rn: %d, Rt: %d",
		i.Size(), i.Group(), i.A(), i.R(), i.O2(), i.Rs(), i.O1(), i.Opc(), i.O0(), i.Rn(), i.Rt())
}

//--------------------------------------------------------
// C4.5 Data processing - register
//--------------------------------------------------------

type LogicalShiftedReg uint32

func (i LogicalShiftedReg) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i LogicalShiftedReg) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i LogicalShiftedReg) Imm() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i LogicalShiftedReg) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i LogicalShiftedReg) N() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i LogicalShiftedReg) Shift() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i LogicalShiftedReg) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i LogicalShiftedReg) Opc() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i LogicalShiftedReg) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type AddSubShiftedReg uint32

func (i AddSubShiftedReg) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i AddSubShiftedReg) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i AddSubShiftedReg) Imm() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i AddSubShiftedReg) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i AddSubShiftedReg) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i AddSubShiftedReg) Shift() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i AddSubShiftedReg) Group2() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i AddSubShiftedReg) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i AddSubShiftedReg) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i AddSubShiftedReg) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type AddSubExtendedReg uint32

func (i AddSubExtendedReg) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i AddSubExtendedReg) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i AddSubExtendedReg) Imm() uint32 {
	return ExtractBits(uint32(i), 10, 3)
}
func (i AddSubExtendedReg) Option() uint32 {
	return ExtractBits(uint32(i), 13, 3)
}
func (i AddSubExtendedReg) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i AddSubExtendedReg) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i AddSubExtendedReg) Opt() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i AddSubExtendedReg) Group2() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i AddSubExtendedReg) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i AddSubExtendedReg) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i AddSubExtendedReg) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type AddSubWithCarry uint32

func (i AddSubWithCarry) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i AddSubWithCarry) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i AddSubWithCarry) Opcode2() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i AddSubWithCarry) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i AddSubWithCarry) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i AddSubWithCarry) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i AddSubWithCarry) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i AddSubWithCarry) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type ConditionalCompareReg uint32

func (i ConditionalCompareReg) Nzcv() uint32 {
	return ExtractBits(uint32(i), 0, 4)
}
func (i ConditionalCompareReg) O3() uint32 {
	return ExtractBits(uint32(i), 4, 1)
}
func (i ConditionalCompareReg) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i ConditionalCompareReg) O2() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i ConditionalCompareReg) Group1() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i ConditionalCompareReg) Cond() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i ConditionalCompareReg) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i ConditionalCompareReg) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i ConditionalCompareReg) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i ConditionalCompareReg) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i ConditionalCompareReg) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type ConditionalCompareImm uint32

func (i ConditionalCompareImm) Nzcv() uint32 {
	return ExtractBits(uint32(i), 0, 4)
}
func (i ConditionalCompareImm) O3() uint32 {
	return ExtractBits(uint32(i), 4, 1)
}
func (i ConditionalCompareImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i ConditionalCompareImm) O2() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i ConditionalCompareImm) Group1() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i ConditionalCompareImm) Cond() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i ConditionalCompareImm) Imm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i ConditionalCompareImm) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i ConditionalCompareImm) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i ConditionalCompareImm) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i ConditionalCompareImm) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type ConditionalSelect uint32

func (i ConditionalSelect) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i ConditionalSelect) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i ConditionalSelect) Op2() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i ConditionalSelect) Cond() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i ConditionalSelect) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i ConditionalSelect) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i ConditionalSelect) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i ConditionalSelect) Op() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i ConditionalSelect) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type DataProcessing3 uint32

func (i DataProcessing3) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i DataProcessing3) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i DataProcessing3) Ra() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i DataProcessing3) O0() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i DataProcessing3) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i DataProcessing3) Op31() uint32 {
	return ExtractBits(uint32(i), 21, 3)
}
func (i DataProcessing3) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i DataProcessing3) Op54() uint32 {
	return ExtractBits(uint32(i), 29, 2)
}
func (i DataProcessing3) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type DataProcessing2 uint32

func (i DataProcessing2) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i DataProcessing2) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i DataProcessing2) Opcode() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i DataProcessing2) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i DataProcessing2) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i DataProcessing2) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i DataProcessing2) Group2() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i DataProcessing2) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i DataProcessing2) String() string {
	return fmt.Sprintf("Sf: %d, Group2: %d, S: %d, Group1: %d, Rm: %d, Opcode: %d, Rn: %d, Rd: %d",
		i.Sf(), i.Group2(), i.S(), i.Group1(), i.Rm(), i.Opcode(), i.Rn(), i.Rd())
}

type DataProcessing1 uint32

func (i DataProcessing1) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i DataProcessing1) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i DataProcessing1) Opcode() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i DataProcessing1) Opcode2() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i DataProcessing1) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i DataProcessing1) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i DataProcessing1) Group2() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i DataProcessing1) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

//--------------------------------------------------------
// C4.6 - Data Processing -SIMD and floating point
//--------------------------------------------------------

type FloatingFixedConversion uint32

func (i FloatingFixedConversion) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingFixedConversion) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingFixedConversion) Scale() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i FloatingFixedConversion) Opcode() uint32 {
	return ExtractBits(uint32(i), 16, 3)
}
func (i FloatingFixedConversion) Mode() uint32 {
	return ExtractBits(uint32(i), 19, 2)
}
func (i FloatingFixedConversion) Group1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingFixedConversion) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingFixedConversion) Group2() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingFixedConversion) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingFixedConversion) Group3() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingFixedConversion) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i FloatingFixedConversion) String() string {
	return fmt.Sprintf("Sf: %d, Group3: %d, S: %d, Group2: %d, Type: %d, Group1: %d, Mode: %d, Opcode: %d, Scale: %d, Rn: %d, Rd: %d",
		i.Sf(), i.Group3(), i.S(), i.Group2(), i.Type(), i.Group1(), i.Mode(), i.Opcode(), i.Scale(), i.Rn(), i.Rd())
}

type FloatingConditionalCompare uint32

func (i FloatingConditionalCompare) Nzvb() uint32 {
	return ExtractBits(uint32(i), 0, 4)
}
func (i FloatingConditionalCompare) Op() uint32 {
	return ExtractBits(uint32(i), 4, 1)
}
func (i FloatingConditionalCompare) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingConditionalCompare) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i FloatingConditionalCompare) Cond() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i FloatingConditionalCompare) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingConditionalCompare) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingConditionalCompare) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingConditionalCompare) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingConditionalCompare) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingConditionalCompare) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingConditionalCompare) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingDataProcessing2 uint32

func (i FloatingDataProcessing2) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingDataProcessing2) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingDataProcessing2) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i FloatingDataProcessing2) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i FloatingDataProcessing2) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingDataProcessing2) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingDataProcessing2) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingDataProcessing2) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingDataProcessing2) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingDataProcessing2) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingDataProcessing2) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingConditionalSelect uint32

func (i FloatingConditionalSelect) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingConditionalSelect) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingConditionalSelect) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i FloatingConditionalSelect) Cond() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i FloatingConditionalSelect) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingConditionalSelect) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingConditionalSelect) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingConditionalSelect) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingConditionalSelect) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingConditionalSelect) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingConditionalSelect) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingImm uint32

func (i FloatingImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingImm) Imm5() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingImm) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 3)
}
func (i FloatingImm) Imm8() uint32 {
	return ExtractBits(uint32(i), 13, 8)
}
func (i FloatingImm) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingImm) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingImm) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingImm) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingImm) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingImm) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingCompare uint32

func (i FloatingCompare) Opcode2() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingCompare) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingCompare) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 4)
}
func (i FloatingCompare) Op() uint32 {
	return ExtractBits(uint32(i), 14, 2)
}
func (i FloatingCompare) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingCompare) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingCompare) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingCompare) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingCompare) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingCompare) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingCompare) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingDataProcessing1 uint32

func (i FloatingDataProcessing1) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingDataProcessing1) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingDataProcessing1) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i FloatingDataProcessing1) Opcode() uint32 {
	return ExtractBits(uint32(i), 15, 6)
}
func (i FloatingDataProcessing1) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingDataProcessing1) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingDataProcessing1) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingDataProcessing1) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingDataProcessing1) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingDataProcessing1) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i FloatingDataProcessing1) String() string {
	return fmt.Sprintf("Rd: %d, Rn: %d, Group1: %d, Opcode: %d, Group2: %d, Type: %d, Group3: %d, S: %d, Group4: %d, M: %d",
		i.Rd(), i.Rn(), i.Group1(), i.Opcode(), i.Group2(), i.Type(), i.Group3(), i.S(), i.Group4(), i.M())
}

type FloatingIntegerConversion uint32

func (i FloatingIntegerConversion) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingIntegerConversion) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingIntegerConversion) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i FloatingIntegerConversion) Opcode() uint32 {
	return ExtractBits(uint32(i), 16, 3)
}
func (i FloatingIntegerConversion) Rmode() uint32 {
	return ExtractBits(uint32(i), 19, 2)
}
func (i FloatingIntegerConversion) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingIntegerConversion) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingIntegerConversion) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingIntegerConversion) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingIntegerConversion) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingIntegerConversion) Sf() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i FloatingIntegerConversion) String() string {
	return fmt.Sprintf("Rd: %d, Rn: %d, Group1: %d, Opcode: %d, Rmode: %d, Group2: %d, Type: %d, Group3: %d, S: %d, Group4: %d, Sf: %d",
		i.Rd(), i.Rn(), i.Group1(), i.Opcode(), i.Rmode(), i.Group2(), i.Type(), i.Group3(), i.S(), i.Group4(), i.Sf())
}

type FloatingDataProcessing3 uint32

func (i FloatingDataProcessing3) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingDataProcessing3) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingDataProcessing3) Ra() uint32 {
	return ExtractBits(uint32(i), 10, 5)
}
func (i FloatingDataProcessing3) O0() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i FloatingDataProcessing3) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingDataProcessing3) O1() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingDataProcessing3) Type() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingDataProcessing3) Group1() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i FloatingDataProcessing3) S() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i FloatingDataProcessing3) Group2() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingDataProcessing3) M() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type FloatingComplexMultiplyAccumulate uint32

func (i FloatingComplexMultiplyAccumulate) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i FloatingComplexMultiplyAccumulate) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i FloatingComplexMultiplyAccumulate) Flag() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i FloatingComplexMultiplyAccumulate) H() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i FloatingComplexMultiplyAccumulate) Rot() uint32 {
	return ExtractBits(uint32(i), 11, 2)
}
func (i FloatingComplexMultiplyAccumulate) Rot2() uint32 {
	return ExtractBits(uint32(i), 13, 2)
}
func (i FloatingComplexMultiplyAccumulate) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 4)
}
func (i FloatingComplexMultiplyAccumulate) Rm2() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i FloatingComplexMultiplyAccumulate) M() uint32 {
	return ExtractBits(uint32(i), 20, 1)
}
func (i FloatingComplexMultiplyAccumulate) L() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i FloatingComplexMultiplyAccumulate) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i FloatingComplexMultiplyAccumulate) Group() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i FloatingComplexMultiplyAccumulate) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i FloatingComplexMultiplyAccumulate) String() string {
	return fmt.Sprintf("Rd: %d, Rn: %d, Flag: %d, H: %d, Rot: %d, Rot2: %d, Rm: %d, Rm2: %d, M: %d, L: %d, Size: %d, Group: %d, Q: %d",
		i.Rd(), i.Rn(), i.Flag(), i.H(), i.Rot(), i.Rot2(), i.Rm(), i.Rm2(), i.M(), i.L(), i.Size(), i.Group(), i.Q())
}

// C3.5.28 SIMD BFloat16
type SimdBFloat16 uint32

func (i SimdBFloat16) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdBFloat16) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdBFloat16) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 6)
}
func (i SimdBFloat16) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdBFloat16) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 9)
}
func (i SimdBFloat16) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdBFloat16) String() string {
	return fmt.Sprintf("Rd: %d, Rn: %d, Group1: %d, Rm: %d, Group2: %d, Q: %d",
		i.Rd(), i.Rn(), i.Group1(), i.Rm(), i.Group2(), i.Q())
}

type Simd3Same uint32

func (i Simd3Same) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Simd3Same) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Simd3Same) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i Simd3Same) Opcode() uint32 {
	return ExtractBits(uint32(i), 11, 5)
}
func (i Simd3Same) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i Simd3Same) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i Simd3Same) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i Simd3Same) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i Simd3Same) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i Simd3Same) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i Simd3Same) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type Simd3Different uint32

func (i Simd3Different) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Simd3Different) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Simd3Different) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i Simd3Different) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i Simd3Different) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i Simd3Different) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i Simd3Different) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i Simd3Different) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i Simd3Different) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i Simd3Different) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i Simd3Different) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type Simd2RegMisc uint32

func (i Simd2RegMisc) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Simd2RegMisc) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Simd2RegMisc) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i Simd2RegMisc) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i Simd2RegMisc) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i Simd2RegMisc) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i Simd2RegMisc) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i Simd2RegMisc) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i Simd2RegMisc) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i Simd2RegMisc) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i Simd2RegMisc) String() string {
	return fmt.Sprintf("Q: %d, U: %d, Group3: %d, Size: %d, Group2: %d, Opcode: %d, Group1: %d, Rn: %d, Rd: %d",
		i.Q(), i.U(), i.Group3(), i.Size(), i.Group2(), i.Opcode(), i.Group1(), i.Rn(), i.Rd())
}

type SimdAcrossLanes uint32

func (i SimdAcrossLanes) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdAcrossLanes) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdAcrossLanes) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdAcrossLanes) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i SimdAcrossLanes) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i SimdAcrossLanes) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdAcrossLanes) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdAcrossLanes) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdAcrossLanes) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdAcrossLanes) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdCopy uint32

func (i SimdCopy) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdCopy) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdCopy) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdCopy) Imm4() uint32 {
	return ExtractBits(uint32(i), 11, 4)
}
func (i SimdCopy) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdCopy) Imm5() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdCopy) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i SimdCopy) Op() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdCopy) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdCopy) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdRound uint32

func (i SimdRound) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdRound) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdRound) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdRound) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 1)
}
func (i SimdRound) Group2() uint32 {
	return ExtractBits(uint32(i), 13, 4)
}
func (i SimdRound) Group3() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i SimdRound) Size() uint32 {
	return ExtractBits(uint32(i), 22, 1)
}
func (i SimdRound) Group4() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i SimdRound) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdRound) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdRound) Group5() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i SimdRound) String() string {
	return fmt.Sprintf("Rd: %d, Rn: %d, Group1: %d, Opcode: %d, Group2: %d, Group3: %d, Size: %d, Group4: %d, U: %d, Q: %d, Group5: %d",
		i.Rd(), i.Rn(), i.Group1(), i.Opcode(), i.Group2(), i.Group3(), i.Size(), i.Group4(), i.U(), i.Q(), i.Group5())
}

type SimdVectorXIndexedElement uint32

func (i SimdVectorXIndexedElement) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdVectorXIndexedElement) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdVectorXIndexedElement) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdVectorXIndexedElement) H() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i SimdVectorXIndexedElement) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdVectorXIndexedElement) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 4)
}
func (i SimdVectorXIndexedElement) M() uint32 {
	return ExtractBits(uint32(i), 20, 1)
}
func (i SimdVectorXIndexedElement) L() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdVectorXIndexedElement) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdVectorXIndexedElement) Group2() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdVectorXIndexedElement) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdVectorXIndexedElement) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdVectorXIndexedElement) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i SimdVectorXIndexedElement) String() string {
	return fmt.Sprintf("Q: %d, U: %d, Group2: %d, Size: %d, L: %d, M: %d, Rm: %d, Opcode: %d, H: %d, Group1: %d, Rn: %d, Rd: %d",
		i.Q(), i.U(), i.Group2(), i.Size(), i.L(), i.M(), i.Rm(), i.Opcode(), i.H(), i.Group1(), i.Rn(), i.Rd())
}

type SimdModifiedImm uint32

func (i SimdModifiedImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdModifiedImm) H() uint32 {
	return ExtractBits(uint32(i), 5, 1)
}
func (i SimdModifiedImm) G() uint32 {
	return ExtractBits(uint32(i), 6, 1)
}
func (i SimdModifiedImm) F() uint32 {
	return ExtractBits(uint32(i), 7, 1)
}
func (i SimdModifiedImm) E() uint32 {
	return ExtractBits(uint32(i), 8, 1)
}
func (i SimdModifiedImm) D() uint32 {
	return ExtractBits(uint32(i), 9, 1)
}
func (i SimdModifiedImm) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdModifiedImm) O2() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i SimdModifiedImm) Cmode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdModifiedImm) C() uint32 {
	return ExtractBits(uint32(i), 16, 1)
}
func (i SimdModifiedImm) B() uint32 {
	return ExtractBits(uint32(i), 17, 1)
}
func (i SimdModifiedImm) A() uint32 {
	return ExtractBits(uint32(i), 18, 1)
}
func (i SimdModifiedImm) Group2() uint32 {
	return ExtractBits(uint32(i), 19, 10)
}
func (i SimdModifiedImm) Op() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdModifiedImm) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdModifiedImm) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdShiftByImm uint32

func (i SimdShiftByImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdShiftByImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdShiftByImm) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdShiftByImm) Opcode() uint32 {
	return ExtractBits(uint32(i), 11, 5)
}
func (i SimdShiftByImm) Immb() uint32 {
	return ExtractBits(uint32(i), 16, 3)
}
func (i SimdShiftByImm) Immh() uint32 {
	return ExtractBits(uint32(i), 19, 4)
}
func (i SimdShiftByImm) Group2() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i SimdShiftByImm) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdShiftByImm) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdShiftByImm) Group3() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdTableLookup uint32

func (i SimdTableLookup) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdTableLookup) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdTableLookup) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdTableLookup) Op() uint32 {
	return ExtractBits(uint32(i), 12, 1)
}
func (i SimdTableLookup) Len() uint32 {
	return ExtractBits(uint32(i), 13, 2)
}
func (i SimdTableLookup) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdTableLookup) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdTableLookup) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 9)
}
func (i SimdTableLookup) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdTableLookup) Group4() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdPermute uint32

func (i SimdPermute) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdPermute) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdPermute) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdPermute) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 3)
}
func (i SimdPermute) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdPermute) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdPermute) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdPermute) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdPermute) Group4() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i SimdPermute) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdPermute) Group5() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdExtract uint32

func (i SimdExtract) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdExtract) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdExtract) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdExtract) Imm() uint32 {
	return ExtractBits(uint32(i), 11, 4)
}
func (i SimdExtract) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdExtract) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdExtract) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdExtract) Op2() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdExtract) Group4() uint32 {
	return ExtractBits(uint32(i), 24, 6)
}
func (i SimdExtract) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdExtract) Group5() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}

type SimdScalar3Same uint32

func (i SimdScalar3Same) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalar3Same) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalar3Same) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdScalar3Same) Opcode() uint32 {
	return ExtractBits(uint32(i), 11, 5)
}
func (i SimdScalar3Same) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdScalar3Same) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdScalar3Same) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalar3Same) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalar3Same) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalar3Same) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalar3Different uint32

func (i SimdScalar3Different) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalar3Different) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalar3Different) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdScalar3Different) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdScalar3Different) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdScalar3Different) Group2() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdScalar3Different) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalar3Different) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalar3Different) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalar3Different) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalar2RegisterMisc uint32

func (i SimdScalar2RegisterMisc) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalar2RegisterMisc) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalar2RegisterMisc) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdScalar2RegisterMisc) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i SimdScalar2RegisterMisc) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i SimdScalar2RegisterMisc) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalar2RegisterMisc) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalar2RegisterMisc) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalar2RegisterMisc) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalar3RegisterExt uint32

func (i SimdScalar3RegisterExt) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalar3RegisterExt) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalar3RegisterExt) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdScalar3RegisterExt) Opcode() uint32 {
	return ExtractBits(uint32(i), 11, 4)
}
func (i SimdScalar3RegisterExt) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdScalar3RegisterExt) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdScalar3RegisterExt) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdScalar3RegisterExt) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalar3RegisterExt) Group4() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalar3RegisterExt) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalar3RegisterExt) Q() uint32 {
	return ExtractBits(uint32(i), 30, 1)
}
func (i SimdScalar3RegisterExt) Group5() uint32 {
	return ExtractBits(uint32(i), 31, 1)
}
func (i SimdScalar3RegisterExt) String() string {
	return fmt.Sprintf("Q: %d, U: %d, Group4: %d, Size: %d, Group3: %d, Size: %d, Rm: %d, Group2: %d, Opcode: %#b, Group1: %d, Rn: %d, Rd: %d",
		i.Q(), i.U(), i.Group4(), i.Size(), i.Group3(), i.Size(), i.Rm(), i.Group2(), i.Opcode(), i.Group1(), i.Rn(), i.Rd())
}

type SimdScalarPairwise uint32

func (i SimdScalarPairwise) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalarPairwise) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalarPairwise) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i SimdScalarPairwise) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i SimdScalarPairwise) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i SimdScalarPairwise) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalarPairwise) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalarPairwise) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalarPairwise) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalarCopy uint32

func (i SimdScalarCopy) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalarCopy) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalarCopy) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdScalarCopy) Imm4() uint32 {
	return ExtractBits(uint32(i), 11, 4)
}
func (i SimdScalarCopy) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i SimdScalarCopy) Imm5() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i SimdScalarCopy) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 8)
}
func (i SimdScalarCopy) Op() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalarCopy) Group4() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalarXIndexedElement uint32

func (i SimdScalarXIndexedElement) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalarXIndexedElement) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalarXIndexedElement) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdScalarXIndexedElement) H() uint32 {
	return ExtractBits(uint32(i), 11, 1)
}
func (i SimdScalarXIndexedElement) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 4)
}
func (i SimdScalarXIndexedElement) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 4)
}
func (i SimdScalarXIndexedElement) M() uint32 {
	return ExtractBits(uint32(i), 20, 1)
}
func (i SimdScalarXIndexedElement) L() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i SimdScalarXIndexedElement) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i SimdScalarXIndexedElement) Group2() uint32 {
	return ExtractBits(uint32(i), 24, 5)
}
func (i SimdScalarXIndexedElement) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalarXIndexedElement) Group3() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type SimdScalarShiftByImm uint32

func (i SimdScalarShiftByImm) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i SimdScalarShiftByImm) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i SimdScalarShiftByImm) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 1)
}
func (i SimdScalarShiftByImm) Opcode() uint32 {
	return ExtractBits(uint32(i), 11, 5)
}
func (i SimdScalarShiftByImm) Immb() uint32 {
	return ExtractBits(uint32(i), 16, 3)
}
func (i SimdScalarShiftByImm) Immh() uint32 {
	return ExtractBits(uint32(i), 19, 4)
}
func (i SimdScalarShiftByImm) Group2() uint32 {
	return ExtractBits(uint32(i), 23, 6)
}
func (i SimdScalarShiftByImm) U() uint32 {
	return ExtractBits(uint32(i), 29, 1)
}
func (i SimdScalarShiftByImm) Group3() uint32 {
	return ExtractBits(uint32(i), 30, 2)
}

type CryptographicAes uint32

func (i CryptographicAes) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i CryptographicAes) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i CryptographicAes) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i CryptographicAes) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i CryptographicAes) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i CryptographicAes) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i CryptographicAes) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 8)
}

type Cryptographic3RegSha uint32

func (i Cryptographic3RegSha) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Cryptographic3RegSha) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Cryptographic3RegSha) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i Cryptographic3RegSha) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 3)
}
func (i Cryptographic3RegSha) Group2() uint32 {
	return ExtractBits(uint32(i), 15, 1)
}
func (i Cryptographic3RegSha) Rm() uint32 {
	return ExtractBits(uint32(i), 16, 5)
}
func (i Cryptographic3RegSha) Group3() uint32 {
	return ExtractBits(uint32(i), 21, 1)
}
func (i Cryptographic3RegSha) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i Cryptographic3RegSha) Group4() uint32 {
	return ExtractBits(uint32(i), 24, 8)
}

type Cryptographic2RegSha uint32

func (i Cryptographic2RegSha) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i Cryptographic2RegSha) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i Cryptographic2RegSha) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 2)
}
func (i Cryptographic2RegSha) Opcode() uint32 {
	return ExtractBits(uint32(i), 12, 5)
}
func (i Cryptographic2RegSha) Group2() uint32 {
	return ExtractBits(uint32(i), 17, 5)
}
func (i Cryptographic2RegSha) Size() uint32 {
	return ExtractBits(uint32(i), 22, 2)
}
func (i Cryptographic2RegSha) Group3() uint32 {
	return ExtractBits(uint32(i), 24, 8)
}

type PointerAuth uint32

func (i PointerAuth) Rd() uint32 {
	return ExtractBits(uint32(i), 0, 5)
}
func (i PointerAuth) Rn() uint32 {
	return ExtractBits(uint32(i), 5, 5)
}
func (i PointerAuth) Group1() uint32 {
	return ExtractBits(uint32(i), 10, 3)
}
func (i PointerAuth) Z() uint32 {
	return ExtractBits(uint32(i), 13, 1)
}
func (i PointerAuth) Group2() uint32 {
	return ExtractBits(uint32(i), 14, 18)
}

type SystemReg uint32

const (
	SYSREG_NONE SystemReg = iota
	REG_ACTLR_EL1
	REG_ACTLR_EL2
	REG_ACTLR_EL3
	REG_AFSR0_EL1
	REG_AFSR0_EL12
	REG_AFSR1_EL2
	REG_AFSR0_EL2
	REG_AFSR0_EL3
	REG_AFSR1_EL1
	REG_AFSR1_EL12
	REG_AFSR1_EL3
	REG_AIDR_EL1
	REG_ALLE1
	REG_ALLE1IS
	REG_ALLE2
	REG_ALLE2IS
	REG_ALLE3
	REG_ALLE3IS
	REG_AMAIR_EL1
	REG_AMAIR_EL12
	REG_AMAIR_EL2
	REG_AMAIR_EL3
	REG_AMEVCNTVOFF00_EL2
	REG_AMEVCNTVOFF01_EL2
	REG_AMEVCNTVOFF02_EL2
	REG_AMEVCNTVOFF03_EL2
	REG_AMEVCNTVOFF04_EL2
	REG_AMEVCNTVOFF05_EL2
	REG_AMEVCNTVOFF06_EL2
	REG_AMEVCNTVOFF07_EL2
	REG_AMEVCNTVOFF08_EL2
	REG_AMEVCNTVOFF09_EL2
	REG_AMEVCNTVOFF010_EL2
	REG_AMEVCNTVOFF011_EL2
	REG_AMEVCNTVOFF012_EL2
	REG_AMEVCNTVOFF013_EL2
	REG_AMEVCNTVOFF014_EL2
	REG_AMEVCNTVOFF015_EL2
	REG_AMEVCNTVOFF10_EL2
	REG_AMEVCNTVOFF11_EL2
	REG_AMEVCNTVOFF12_EL2
	REG_AMEVCNTVOFF13_EL2
	REG_AMEVCNTVOFF14_EL2
	REG_AMEVCNTVOFF15_EL2
	REG_AMEVCNTVOFF16_EL2
	REG_AMEVCNTVOFF17_EL2
	REG_AMEVCNTVOFF18_EL2
	REG_AMEVCNTVOFF19_EL2
	REG_AMEVCNTVOFF110_EL2
	REG_AMEVCNTVOFF111_EL2
	REG_AMEVCNTVOFF112_EL2
	REG_AMEVCNTVOFF113_EL2
	REG_AMEVCNTVOFF114_EL2
	REG_AMEVCNTVOFF115_EL2
	REG_APDAKEYHI_EL1
	REG_APDAKEYLO_EL1
	REG_APDBKEYHI_EL1
	REG_APDBKEYLO_EL1
	REG_APGAKEYHI_EL1
	REG_APGAKEYLO_EL1
	REG_APIAKEYHI_EL1
	REG_APIAKEYLO_EL1
	REG_APIBKEYHI_EL1
	REG_APIBKEYLO_EL1
	REG_ASIDE1
	REG_ASIDE1IS
	REG_CCSIDR_EL1
	REG_CISW
	REG_CIGSW
	REG_CIGDSW
	REG_CIGVAC
	REG_CIGDVAC
	REG_CIVAC
	REG_CLIDR_EL1
	REG_CNTFRQ_EL0
	REG_CNTHCTL_EL2
	REG_CNTHP_CTL_EL2
	REG_CNTHP_CVAL_EL2
	REG_CNTHP_TVAL_EL2
	REG_CNTHV_TVAL_EL2
	REG_CNTHV_CVAL_EL2
	REG_CNTHV_CTL_EL2
	REG_CNTKCTL_EL1
	REG_CNTKCTL_EL12
	REG_CNTPCT_EL0
	REG_CNTPS_CTL_EL1
	REG_CNTPS_CVAL_EL1
	REG_CNTPS_TVAL_EL1
	REG_CNTP_CTL_EL0
	REG_CNTP_CTL_EL02
	REG_CNTP_CVAL_EL0
	REG_CNTP_CVAL_EL02
	REG_CNTP_TVAL_EL0
	REG_CNTP_TVAL_EL02
	REG_CNTVCT_EL0
	REG_CNTV_CTL_EL0
	REG_CNTV_CTL_EL02
	REG_CNTV_CVAL_EL0
	REG_CNTV_CVAL_EL02
	REG_CNTV_TVAL_EL0
	REG_CNTV_TVAL_EL02
	REG_CNTSCALE_EL2
	REG_CNTISCALE_EL2
	REG_CNTPOFF_EL2
	REG_CNTVFRQ_EL2
	REG_CNTVCTSS_EL0
	REG_CONTEXTIDR_EL1
	REG_CONTEXTIDR_EL12
	REG_CONTEXTIDR_EL2
	REG_CPACR_EL1
	REG_CPACR_EL12
	REG_CPTR_EL2
	REG_CPTR_EL3
	REG_CSSELR_EL1
	REG_CSYNC
	REG_CSW
	REG_CGSW
	REG_CGDSW
	REG_CGVAC
	REG_CGDVAC
	REG_CTR_EL0
	REG_CVAC
	REG_CVAU
	REG_CVAP
	REG_CGVAP
	REG_CGDVAP
	REG_CVADP
	REG_CGVADP
	REG_CGDVADP
	REG_DACR32_EL2
	REG_DAIFCLR
	REG_DAIFSET
	REG_DBGAUTHSTATUS_EL1
	REG_DBGCLAIMCLR_EL1
	REG_DBGCLAIMSET_EL1
	REG_DBGBCR0_EL1
	REG_DBGBCR10_EL1
	REG_DBGBCR11_EL1
	REG_DBGBCR12_EL1
	REG_DBGBCR13_EL1
	REG_DBGBCR14_EL1
	REG_DBGBCR15_EL1
	REG_DBGBCR1_EL1
	REG_DBGBCR2_EL1
	REG_DBGBCR3_EL1
	REG_DBGBCR4_EL1
	REG_DBGBCR5_EL1
	REG_DBGBCR6_EL1
	REG_DBGBCR7_EL1
	REG_DBGBCR8_EL1
	REG_DBGBCR9_EL1
	REG_DBGDTRRX_EL0
	REG_DBGDTRTX_EL0
	REG_DBGDTR_EL0
	REG_DBGPRCR_EL1
	REG_DBGVCR32_EL2
	REG_DBGBVR0_EL1
	REG_DBGBVR10_EL1
	REG_DBGBVR11_EL1
	REG_DBGBVR12_EL1
	REG_DBGBVR13_EL1
	REG_DBGBVR14_EL1
	REG_DBGBVR15_EL1
	REG_DBGBVR1_EL1
	REG_DBGBVR2_EL1
	REG_DBGBVR3_EL1
	REG_DBGBVR4_EL1
	REG_DBGBVR5_EL1
	REG_DBGBVR6_EL1
	REG_DBGBVR7_EL1
	REG_DBGBVR8_EL1
	REG_DBGBVR9_EL1
	REG_DBGWCR0_EL1
	REG_DBGWCR10_EL1
	REG_DBGWCR11_EL1
	REG_DBGWCR12_EL1
	REG_DBGWCR13_EL1
	REG_DBGWCR14_EL1
	REG_DBGWCR15_EL1
	REG_DBGWCR1_EL1
	REG_DBGWCR2_EL1
	REG_DBGWCR3_EL1
	REG_DBGWCR4_EL1
	REG_DBGWCR5_EL1
	REG_DBGWCR6_EL1
	REG_DBGWCR7_EL1
	REG_DBGWCR8_EL1
	REG_DBGWCR9_EL1
	REG_DBGWVR0_EL1
	REG_DBGWVR10_EL1
	REG_DBGWVR11_EL1
	REG_DBGWVR12_EL1
	REG_DBGWVR13_EL1
	REG_DBGWVR14_EL1
	REG_DBGWVR15_EL1
	REG_DBGWVR1_EL1
	REG_DBGWVR2_EL1
	REG_DBGWVR3_EL1
	REG_DBGWVR4_EL1
	REG_DBGWVR5_EL1
	REG_DBGWVR6_EL1
	REG_DBGWVR7_EL1
	REG_DBGWVR8_EL1
	REG_DBGWVR9_EL1
	REG_DCZID_EL0
	REG_EL1
	REG_ESR_EL1
	REG_ESR_EL12
	REG_ESR_EL2
	REG_ESR_EL3
	REG_FAR_EL1
	REG_FAR_EL12
	REG_FAR_EL2
	REG_FAR_EL3
	REG_GCR_EL1
	REG_GMID_EL1
	REG_HACR_EL2
	REG_HCR_EL2
	REG_HPFAR_EL2
	REG_HSTR_EL2
	REG_HFGRTR_EL2
	REG_HFGWTR_EL2
	REG_HFGITR_EL2
	REG_HDFGRTR_EL2
	REG_HDFGWTR_EL2
	REG_IALLU
	REG_IVAU
	REG_IALLUIS
	REG_ID_AA64AFR0_EL1
	REG_ID_AA64AFR1_EL1
	REG_ID_AA64DFR0_EL1
	REG_ID_AA64DFR1_EL1
	REG_ID_AA64ISAR0_EL1
	REG_ID_AA64ISAR1_EL1
	REG_ID_AA64MMFR0_EL1
	REG_ID_AA64MMFR1_EL1
	REG_ID_AA64MMFR2_EL1
	REG_ID_AA64PFR0_EL1
	REG_ID_AA64PFR1_EL1
	REG_IPAS2E1IS
	REG_IPAS2LE1IS
	REG_IPAS2E1
	REG_IPAS2LE1
	REG_ISR_EL1
	REG_ISW
	REG_IGSW
	REG_IGDSW
	REG_IVAC
	REG_IGVAC
	REG_IGDVAC
	REG_MAIR_EL1
	REG_MAIR_EL12
	REG_MAIR_EL2
	REG_MAIR_EL3
	REG_MDCCINT_EL1
	REG_MDCCSR_EL0
	REG_MDCR_EL2
	REG_MDCR_EL3
	REG_MDRAR_EL1
	REG_MDSCR_EL1
	REG_MVFR0_EL1
	REG_MVFR1_EL1
	REG_MVFR2_EL1
	REG_OSDTRRX_EL1
	REG_OSDTRTX_EL1
	REG_OSECCR_EL1
	REG_OSLAR_EL1
	REG_OSDLR_EL1
	REG_OSLSR_EL1
	REG_PAN
	REG_PAR_EL1
	REG_PMBIDR_EL1
	REG_PMBLIMITR_EL1
	REG_PMBPTR_EL1
	REG_PMBSR_EL1
	REG_PMSCR_EL2
	REG_PMSCR_EL12
	REG_PMSCR_EL1
	REG_PMSICR_EL1
	REG_PMSIRR_EL1
	REG_PMSFCR_EL1
	REG_PMSEVFR_EL1
	REG_PMSLATFR_EL1
	REG_PMSIDR_EL1
	REG_PMCCNTR_EL0
	REG_PMCEID0_EL0
	REG_PMCEID1_EL0
	REG_PMCNTENSET_EL0
	REG_PMCR_EL0
	REG_PMCNTENCLR_EL0
	REG_PMINTENCLR_EL1
	REG_PMINTENSET_EL1
	REG_PMOVSCLR_EL0
	REG_PMOVSSET_EL0
	REG_PMSELR_EL0
	REG_PMSWINC_EL0
	REG_PMUSERENR_EL0
	REG_PMXEVCNTR_EL0
	REG_PMXEVTYPER_EL0
	REG_RCTX
	REG_RGSR_EL1
	REG_RMR_EL1
	REG_RMR_EL2
	REG_RMR_EL3
	REG_RNDR
	REG_RNDRRS
	REG_RVBAR_EL1
	REG_RVBAR_EL2
	REG_RVBAR_EL3
	REG_S12E0R
	REG_S12E0W
	REG_S12E1R
	REG_S12E1W
	REG_S1E0R
	REG_S1E0W
	REG_S1E1R
	REG_S1E1W
	REG_S1E2R
	REG_S1E2W
	REG_S1E3R
	REG_S1E3W
	REG_SCR_EL3
	REG_SDER32_EL3
	REG_SCTLR_EL1
	REG_SCTLR_EL12
	REG_SCTLR_EL2
	REG_SCTLR_EL3
	REG_SCXTNUM_EL0
	REG_SCXTNUM_EL1
	REG_SCXTNUM_EL12
	REG_SCXTNUM_EL2
	REG_SCXTNUM_EL3
	REG_SPSEL
	REG_SSBS // ARMv8.5
	REG_TCO
	REG_TCR_EL1
	REG_TCR_EL12
	REG_TCR_EL2
	REG_TCR_EL3
	REG_TFSR_EL1
	REG_TFSR_EL2
	REG_TFSR_EL12
	REG_TFSR_EL3
	REG_TFSRE0_EL1
	REG_TPIDRRO_EL0
	REG_TPIDR_EL0
	REG_TPIDR_EL1
	REG_TPIDR_EL2
	REG_TPIDR_EL3
	REG_TTBR0_EL1
	REG_TTBR0_EL12
	REG_TTBR1_EL1
	REG_TTBR1_EL12
	REG_TTBR1_EL2
	REG_TTBR0_EL2
	REG_TTBR0_EL3
	REG_VAAE1
	REG_VAAE1IS
	REG_VAALE1
	REG_VAALE1IS
	REG_VAE1
	REG_VAE1IS
	REG_VAE2
	REG_VAE2IS
	REG_VAE3
	REG_VAE3IS
	REG_VALE1
	REG_VALE1IS
	REG_VALE2
	REG_VALE2IS
	REG_VALE3
	REG_VALE3IS
	REG_VBAR_EL1
	REG_VBAR_EL12
	REG_VBAR_EL2
	REG_VBAR_EL3
	REG_VMALLE1
	REG_VMALLE1IS
	REG_VMALLS12E1
	REG_VMALLS12E1IS
	REG_VMPIDR_EL0
	REG_VMPIDR_EL2
	REG_VPIDR_EL2
	REG_VTCR_EL2
	REG_VTTBR_EL2
	REG_GVA
	REG_GZVA
	REG_ZVA
	REG_NUMBER0
	REG_OSHLD
	REG_OSHST
	REG_OSH
	REG_NUMBER4
	REG_NSHLD
	REG_NSHST
	REG_NSH
	REG_NUMBER8
	REG_ISHLD
	REG_ISHST
	REG_ISH
	REG_NUMBER12
	REG_LD
	REG_ST
	REG_SY
	REG_PMEVCNTR0_EL0
	REG_PMEVCNTR1_EL0
	REG_PMEVCNTR2_EL0
	REG_PMEVCNTR3_EL0
	REG_PMEVCNTR4_EL0
	REG_PMEVCNTR5_EL0
	REG_PMEVCNTR6_EL0
	REG_PMEVCNTR7_EL0
	REG_PMEVCNTR8_EL0
	REG_PMEVCNTR9_EL0
	REG_PMEVCNTR10_EL0
	REG_PMEVCNTR11_EL0
	REG_PMEVCNTR12_EL0
	REG_PMEVCNTR13_EL0
	REG_PMEVCNTR14_EL0
	REG_PMEVCNTR15_EL0
	REG_PMEVCNTR16_EL0
	REG_PMEVCNTR17_EL0
	REG_PMEVCNTR18_EL0
	REG_PMEVCNTR19_EL0
	REG_PMEVCNTR20_EL0
	REG_PMEVCNTR21_EL0
	REG_PMEVCNTR22_EL0
	REG_PMEVCNTR23_EL0
	REG_PMEVCNTR24_EL0
	REG_PMEVCNTR25_EL0
	REG_PMEVCNTR26_EL0
	REG_PMEVCNTR27_EL0
	REG_PMEVCNTR28_EL0
	REG_PMEVCNTR29_EL0
	REG_PMEVCNTR30_EL0
	REG_PMEVTYPER0_EL0
	REG_PMEVTYPER1_EL0
	REG_PMEVTYPER2_EL0
	REG_PMEVTYPER3_EL0
	REG_PMEVTYPER4_EL0
	REG_PMEVTYPER5_EL0
	REG_PMEVTYPER6_EL0
	REG_PMEVTYPER7_EL0
	REG_PMEVTYPER8_EL0
	REG_PMEVTYPER9_EL0
	REG_PMEVTYPER10_EL0
	REG_PMEVTYPER11_EL0
	REG_PMEVTYPER12_EL0
	REG_PMEVTYPER13_EL0
	REG_PMEVTYPER14_EL0
	REG_PMEVTYPER15_EL0
	REG_PMEVTYPER16_EL0
	REG_PMEVTYPER17_EL0
	REG_PMEVTYPER18_EL0
	REG_PMEVTYPER19_EL0
	REG_PMEVTYPER20_EL0
	REG_PMEVTYPER21_EL0
	REG_PMEVTYPER22_EL0
	REG_PMEVTYPER23_EL0
	REG_PMEVTYPER24_EL0
	REG_PMEVTYPER25_EL0
	REG_PMEVTYPER26_EL0
	REG_PMEVTYPER27_EL0
	REG_PMEVTYPER28_EL0
	REG_PMEVTYPER29_EL0
	REG_PMEVTYPER30_EL0
	REG_PMCCFILTR_EL0
	REG_C0
	REG_C1
	REG_C2
	REG_C3
	REG_C4
	REG_C5
	REG_C6
	REG_C7
	REG_C8
	REG_C9
	REG_C10
	REG_C11
	REG_C12
	REG_C13
	REG_C14
	REG_C15

	REG_SPSR_EL1
	REG_SPSR_EL12
	REG_ELR_EL1
	REG_ELR_EL12
	REG_SP_EL0
	REG_CURRENT_EL
	REG_NZCV
	REG_FPCR
	REG_DSPSR_EL0
	REG_DAIF
	REG_FPSR
	REG_DLR_EL0
	REG_SPSR_EL2
	REG_ELR_EL2
	REG_SP_EL1
	REG_SP_EL2
	REG_SPSR_IRQ
	REG_SPSR_ABT
	REG_SPSR_UND
	REG_SPSR_FIQ
	REG_SPSR_EL3
	REG_ELR_EL3
	REG_IFSR32_EL2
	REG_FPEXC32_EL2
	REG_CNTVOFF_EL2

	REG_MIDR_EL1
	REG_MPIDR_EL1
	REG_REVIDR_EL1
	REG_ID_PFR0_EL1
	REG_ID_PFR1_EL1
	REG_ID_PFR2_EL1
	REG_ID_DFR0_EL1
	REG_ID_AFR0_EL1
	REG_ID_MMFR0_EL1
	REG_ID_MMFR1_EL1
	REG_ID_MMFR2_EL1
	REG_ID_MMFR3_EL1
	REG_ID_ISAR0_EL1
	REG_ID_ISAR1_EL1
	REG_ID_ISAR2_EL1
	REG_ID_ISAR3_EL1
	REG_ID_ISAR4_EL1
	REG_ID_ISAR5_EL1
	REG_ID_ISAR6_EL1
	REG_ID_MMFR4_EL1
	REG_ID_MMFR5_EL1

	REG_ICC_IAR0_EL1
	REG_ICC_EOIR0_EL1
	REG_ICC_HPPIR0_EL1
	REG_ICC_BPR0_EL1
	REG_ICC_AP0R0_EL1
	REG_ICC_AP0R1_EL1
	REG_ICC_AP0R2_EL1
	REG_ICC_AP0R3_EL1
	REG_ICC_AP1R0_EL1
	REG_ICC_AP1R1_EL1
	REG_ICC_AP1R2_EL1
	REG_ICC_AP1R3_EL1
	REG_ICC_DIR_EL1
	REG_ICC_RPR_EL1
	REG_ICC_IAR1_EL1
	REG_ICC_EOIR1_EL1
	REG_ICC_HPPIR1_EL1
	REG_ICC_BPR1_EL1
	REG_ICC_CTLR_EL1
	REG_ICC_SRE_EL1
	REG_ICC_IGRPEN0_EL1
	REG_ICC_IGRPEN1_EL1

	REG_ICC_ASGI1R_EL2
	REG_ICC_SGI0R_EL2
	REG_ICH_AP0R0_EL2
	REG_ICH_AP0R1_EL2
	REG_ICH_AP0R2_EL2
	REG_ICH_AP0R3_EL2
	REG_ICH_AP1R0_EL2
	REG_ICH_AP1R1_EL2
	REG_ICH_AP1R2_EL2
	REG_ICH_AP1R3_EL2
	REG_ICH_AP1R4_EL2
	REG_ICC_HSRE_EL2
	REG_ICH_HCR_EL2
	REG_ICH_VTR_EL2
	REG_ICH_MISR_EL2
	REG_ICH_EISR_EL2
	REG_ICH_ELRSR_EL2
	REG_ICH_VMCR_EL2

	REG_ICH_LR0_EL2
	REG_ICH_LR1_EL2
	REG_ICH_LR2_EL2
	REG_ICH_LR3_EL2
	REG_ICH_LR4_EL2
	REG_ICH_LR5_EL2
	REG_ICH_LR6_EL2
	REG_ICH_LR7_EL2
	REG_ICH_LR8_EL2
	REG_ICH_LR9_EL2
	REG_ICH_LR10_EL2
	REG_ICH_LR11_EL2
	REG_ICH_LR12_EL2
	REG_ICH_LR13_EL2
	REG_ICH_LR14_EL2
	REG_ICH_LR15_EL2

	REG_ICH_LRC0_EL2
	REG_ICH_LRC1_EL2
	REG_ICH_LRC2_EL2
	REG_ICH_LRC3_EL2
	REG_ICH_LRC4_EL2
	REG_ICH_LRC5_EL2
	REG_ICH_LRC6_EL2
	REG_ICH_LRC7_EL2
	REG_ICH_LRC8_EL2
	REG_ICH_LRC9_EL2
	REG_ICH_LRC10_EL2
	REG_ICH_LRC11_EL2
	REG_ICH_LRC12_EL2
	REG_ICH_LRC13_EL2
	REG_ICH_LRC14_EL2
	REG_ICH_LRC15_EL2

	REG_ICC_MCTLR_EL3
	REG_ICC_MSRE_EL3
	REG_ICC_MGRPEN1_EL3

	REG_TEECR32_EL1
	REG_TEEHBR32_EL1

	REG_ICC_PMR_EL1
	REG_ICC_SGI1R_EL1
	REG_ICC_SGI0R_EL1
	REG_ICC_ASGI1R_EL1
	REG_ICC_SEIEN_EL1

	REG_TGT_C
	REG_TGT_J
	REG_TGT_JC

	REG_LOREA_EL1
	REG_LORSA_EL1
	REG_LORN_EL1
	REG_LORC_EL1
	REG_LORID_EL1

	REG_CNTPCTSS_EL0
	REG_UAO

	REG_END_REG
)

func (s SystemReg) String() string {
	return []string{
		"NONE",
		"actlr_el1",
		"actlr_el2",
		"actlr_el3",
		"afsr0_el1",
		"afsr0_el12",
		"afsr1_el2",
		"afsr0_el2",
		"afsr0_el3",
		"afsr1_el1",
		"afsr1_el12",
		"afsr1_el3",
		"aidr_el1",
		"alle1",
		"alle1is",
		"alle2",
		"alle2is",
		"alle3",
		"alle3is",
		"amair_el1",
		"amair_el12",
		"amair_el2",
		"amair_el3",
		"amevcntvoff00_el2",
		"amevcntvoff01_el2",
		"amevcntvoff02_el2",
		"amevcntvoff03_el2",
		"amevcntvoff04_el2",
		"amevcntvoff05_el2",
		"amevcntvoff06_el2",
		"amevcntvoff07_el2",
		"amevcntvoff08_el2",
		"amevcntvoff09_el2",
		"amevcntvoff010_el2",
		"amevcntvoff011_el2",
		"amevcntvoff012_el2",
		"amevcntvoff013_el2",
		"amevcntvoff014_el2",
		"amevcntvoff015_el2",
		"amevcntvoff10_el2",
		"amevcntvoff11_el2",
		"amevcntvoff12_el2",
		"amevcntvoff13_el2",
		"amevcntvoff14_el2",
		"amevcntvoff15_el2",
		"amevcntvoff16_el2",
		"amevcntvoff17_el2",
		"amevcntvoff18_el2",
		"amevcntvoff19_el2",
		"amevcntvoff110_el2",
		"amevcntvoff111_el2",
		"amevcntvoff112_el2",
		"amevcntvoff113_el2",
		"amevcntvoff114_el2",
		"amevcntvoff115_el2",
		"apdakeyhi_el1",
		"apdakeylo_el1",
		"apdbkeyhi_el1",
		"apdbkeylo_el1",
		"apgakeyhi_el1",
		"apgakeylo_el1",
		"apiakeyhi_el1",
		"apiakeylo_el1",
		"apibkeyhi_el1",
		"apibkeylo_el1",
		"aside1",
		"aside1is",
		"ccsidr_el1",
		"cisw",
		"cigsw",
		"cigdsw",
		"cigvac",
		"cigdvac",
		"civac",
		"clidr_el1",
		"cntfrq_el0",
		"cnthctl_el2",
		"cnthp_ctl_el2",
		"cnthp_cval_el2",
		"cnthp_tval_el2",
		"cnthv_tval_el2",
		"cnthv_cval_el2",
		"cnthv_ctl_el2",
		"cntkctl_el1",
		"cntkctl_el12",
		"cntpct_el0",
		"cntps_ctl_el1",
		"cntps_cval_el1",
		"cntps_tval_el1",
		"cntp_ctl_el0",
		"cntp_ctl_el02",
		"cntp_cval_el0",
		"cntp_cval_el02",
		"cntp_tval_el0",
		"cntp_tval_el02",
		"cntvct_el0",
		"cntv_ctl_el0",
		"cntv_ctl_el02",
		"cntv_cval_el0",
		"cntv_cval_el02",
		"cntv_tval_el0",
		"cntv_tval_el02",
		"cntscale_el2",
		"cntiscale_el2",
		"cntpoff_el2",
		"cntvfrq_el2",
		"cntvctss_el0",
		"contextidr_el1",
		"contextidr_el12",
		"contextidr_el2",
		"cpacr_el1",
		"cpacr_el12",
		"cptr_el2",
		"cptr_el3",
		"csselr_el1",
		"csync",
		"csw",
		"cgsw",
		"cgdsw",
		"cgvac",
		"cgdvac",
		"ctr_el0",
		"cvac",
		"cvau",
		"cvap",
		"cgvap",
		"cgdvap",
		"cvadp",
		"cgvadp",
		"cgdvadp",
		"dacr32_el2",
		"daifclr",
		"daifset",
		"dbgauthstatus_el1",
		"dbgclaimclr_el1",
		"dbgclaimset_el1",
		"dbgbcr0_el1",
		"dbgbcr10_el1",
		"dbgbcr11_el1",
		"dbgbcr12_el1",
		"dbgbcr13_el1",
		"dbgbcr14_el1",
		"dbgbcr15_el1",
		"dbgbcr1_el1",
		"dbgbcr2_el1",
		"dbgbcr3_el1",
		"dbgbcr4_el1",
		"dbgbcr5_el1",
		"dbgbcr6_el1",
		"dbgbcr7_el1",
		"dbgbcr8_el1",
		"dbgbcr9_el1",
		"dbgdtrrx_el0",
		"dbgdtrtx_el0",
		"dbgdtr_el0",
		"dbgprcr_el1",
		"dbgvcr32_el2",
		"dbgbvr0_el1",
		"dbgbvr10_el1",
		"dbgbvr11_el1",
		"dbgbvr12_el1",
		"dbgbvr13_el1",
		"dbgbvr14_el1",
		"dbgbvr15_el1",
		"dbgbvr1_el1",
		"dbgbvr2_el1",
		"dbgbvr3_el1",
		"dbgbvr4_el1",
		"dbgbvr5_el1",
		"dbgbvr6_el1",
		"dbgbvr7_el1",
		"dbgbvr8_el1",
		"dbgbvr9_el1",
		"dbgwcr0_el1",
		"dbgwcr10_el1",
		"dbgwcr11_el1",
		"dbgwcr12_el1",
		"dbgwcr13_el1",
		"dbgwcr14_el1",
		"dbgwcr15_el1",
		"dbgwcr1_el1",
		"dbgwcr2_el1",
		"dbgwcr3_el1",
		"dbgwcr4_el1",
		"dbgwcr5_el1",
		"dbgwcr6_el1",
		"dbgwcr7_el1",
		"dbgwcr8_el1",
		"dbgwcr9_el1",
		"dbgwvr0_el1",
		"dbgwvr10_el1",
		"dbgwvr11_el1",
		"dbgwvr12_el1",
		"dbgwvr13_el1",
		"dbgwvr14_el1",
		"dbgwvr15_el1",
		"dbgwvr1_el1",
		"dbgwvr2_el1",
		"dbgwvr3_el1",
		"dbgwvr4_el1",
		"dbgwvr5_el1",
		"dbgwvr6_el1",
		"dbgwvr7_el1",
		"dbgwvr8_el1",
		"dbgwvr9_el1",
		"dczid_el0",
		"el1",
		"esr_el1",
		"esr_el12",
		"esr_el2",
		"esr_el3",
		"far_el1",
		"far_el12",
		"far_el2",
		"far_el3",
		"gcr_el1",
		"gmid_el1",
		"hacr_el2",
		"hcr_el2",
		"hpfar_el2",
		"hstr_el2",
		"hfgrtr_el2",
		"hfgwtr_el2",
		"hfgitr_el2",
		"hdfgrtr_el2",
		"hdfgwtr_el2",
		"iallu",
		"ivau",
		"ialluis",
		"id_aa64afr0_el1",
		"id_aa64afr1_el1",
		"id_aa64dfr0_el1",
		"id_aa64dfr1_el1",
		"id_aa64isar0_el1",
		"id_aa64isar1_el1",
		"id_aa64mmfr0_el1",
		"id_aa64mmfr1_el1",
		"id_aa64mmfr2_el1",
		"id_aa64pfr0_el1",
		"id_aa64pfr1_el1",
		"ipas2e1is",
		"ipas2le1is",
		"ipas2e1",
		"ipas2le1",
		"isr_el1",
		"isw",
		"igsw",
		"igdsw",
		"ivac",
		"igvac",
		"igdvac",
		"mair_el1",
		"mair_el12",
		"mair_el2",
		"mair_el3",
		"mdccint_el1",
		"mdccsr_el0",
		"mdcr_el2",
		"mdcr_el3",
		"mdrar_el1",
		"mdscr_el1",
		"mvfr0_el1",
		"mvfr1_el1",
		"mvfr2_el1",
		"osdtrrx_el1",
		"osdtrtx_el1",
		"oseccr_el1",
		"oslar_el1",
		"osdlr_el1",
		"oslsr_el1",
		"pan",
		"par_el1",
		"pmbidr_el1",
		"pmblimitr_el1",
		"pmbptr_el1",
		"pmbsr_el1",
		"pmscr_el2",
		"pmscr_el12",
		"pmscr_el1",
		"pmsicr_el1",
		"pmsirr_el1",
		"pmsfcr_el1",
		"pmsevfr_el1",
		"pmslatfr_el1",
		"pmsidr_el1",
		"pmccntr_el0",
		"pmceid0_el0",
		"pmceid1_el0",
		"pmcntenset_el0",
		"pmcr_el0",
		"pmcntenclr_el0",
		"pmintenclr_el1",
		"pmintenset_el1",
		"pmovsclr_el0",
		"pmovsset_el0",
		"pmselr_el0",
		"pmswinc_el0",
		"pmuserenr_el0",
		"pmxevcntr_el0",
		"pmxevtyper_el0",
		"rctx",
		"rgsr_el1",
		"rmr_el1",
		"rmr_el2",
		"rmr_el3",
		"rndr",
		"rndrrs",
		"rvbar_el1",
		"rvbar_el2",
		"rvbar_el3",
		"s12e0r",
		"s12e0w",
		"s12e1r",
		"s12e1w",
		"s1e0r",
		"s1e0w",
		"s1e1r",
		"s1e1w",
		"s1e2r",
		"s1e2w",
		"s1e3r",
		"s1e3w",
		"scr_el3",
		"sder32_el3",
		"sctlr_el1",
		"sctlr_el12",
		"sctlr_el2",
		"sctlr_el3",
		"scxtnum_el0",
		"scxtnum_el1",
		"scxtnum_el12",
		"scxtnum_el2",
		"scxtnum_el3",
		"spsel",
		"ssbs",
		"tco",
		"tcr_el1",
		"tcr_el12",
		"tcr_el2",
		"tcr_el3",
		"tfsr_el1",
		"tfsr_el2",
		"tfsr_el12",
		"tfsr_el3",
		"tfsre0_el1",
		"tpidrro_el0",
		"tpidr_el0",
		"tpidr_el1",
		"tpidr_el2",
		"tpidr_el3",
		"ttbr0_el1",
		"ttbr0_el12",
		"ttbr1_el1",
		"ttbr1_el12",
		"ttbr1_el2",
		"ttbr0_el2",
		"ttbr0_el3",
		"vaae1",
		"vaae1is",
		"vaale1",
		"vaale1is",
		"vae1",
		"vae1is",
		"vae2",
		"vae2is",
		"vae3",
		"vae3is",
		"vale1",
		"vale1is",
		"vale2",
		"vale2is",
		"vale3",
		"vale3is",
		"vbar_el1",
		"vbar_el12",
		"vbar_el2",
		"vbar_el3",
		"vmalle1",
		"vmalle1is",
		"vmalls12e1",
		"vmalls12e1is",
		"vmpidr_el0",
		"vmpidr_el2",
		"vpidr_el2",
		"vtcr_el2",
		"vttbr_el2",
		"gva",
		"gzva",
		"zva",
		"#0",
		"oshld",
		"oshst",
		"osh",
		"#4",
		"nshld",
		"nshst",
		"nsh",
		"#8",
		"ishld",
		"ishst",
		"ish",
		"#12",
		"ld",
		"st",
		"sy",
		"pmevcntr0_el0",
		"pmevcntr1_el0",
		"pmevcntr2_el0",
		"pmevcntr3_el0",
		"pmevcntr4_el0",
		"pmevcntr5_el0",
		"pmevcntr6_el0",
		"pmevcntr7_el0",
		"pmevcntr8_el0",
		"pmevcntr9_el0",
		"pmevcntr10_el0",
		"pmevcntr11_el0",
		"pmevcntr12_el0",
		"pmevcntr13_el0",
		"pmevcntr14_el0",
		"pmevcntr15_el0",
		"pmevcntr16_el0",
		"pmevcntr17_el0",
		"pmevcntr18_el0",
		"pmevcntr19_el0",
		"pmevcntr20_el0",
		"pmevcntr21_el0",
		"pmevcntr22_el0",
		"pmevcntr23_el0",
		"pmevcntr24_el0",
		"pmevcntr25_el0",
		"pmevcntr26_el0",
		"pmevcntr27_el0",
		"pmevcntr28_el0",
		"pmevcntr29_el0",
		"pmevcntr30_el0",

		"pmevtyper0_el0",
		"pmevtyper1_el0",
		"pmevtyper2_el0",
		"pmevtyper3_el0",
		"pmevtyper4_el0",
		"pmevtyper5_el0",
		"pmevtyper6_el0",
		"pmevtyper7_el0",
		"pmevtyper8_el0",
		"pmevtyper9_el0",
		"pmevtyper10_el0",
		"pmevtyper11_el0",
		"pmevtyper12_el0",
		"pmevtyper13_el0",
		"pmevtyper14_el0",
		"pmevtyper15_el0",
		"pmevtyper16_el0",
		"pmevtyper17_el0",
		"pmevtyper18_el0",
		"pmevtyper19_el0",
		"pmevtyper20_el0",
		"pmevtyper21_el0",
		"pmevtyper22_el0",
		"pmevtyper23_el0",
		"pmevtyper24_el0",
		"pmevtyper25_el0",
		"pmevtyper26_el0",
		"pmevtyper27_el0",
		"pmevtyper28_el0",
		"pmevtyper29_el0",
		"pmevtyper30_el0",
		"pmccfiltr_el0",

		"c0",
		"c1",
		"c2",
		"c3",
		"c4",
		"c5",
		"c6",
		"c7",
		"c8",
		"c9",
		"c10",
		"c11",
		"c12",
		"c13",
		"c14",
		"c15",

		"spsr_el1",
		"spsr_el12",
		"elr_el1",
		"elr_el12",
		"sp_el0",
		"currentel",
		"nzcv",
		"fpcr",
		"dspsr_el0",
		"daif",
		"fpsr",
		"dlr_el0",
		"spsr_el2",
		"elr_el2",
		"sp_el1",
		"sp_el2",
		"spsr_irq",
		"spsr_abt",
		"spsr_und",
		"spsr_fiq",
		"spsr_el3",
		"elr_el3",
		"ifsr32_el2",
		"fpexc32_el2",
		"cntvoff_el2",

		"midr_el1",
		"mpidr_el1",
		"revidr_el1",
		"id_pfr0_el1",
		"id_pfr1_el1",
		"id_pfr2_el1",
		"id_dfr0_el1",
		"id_afr0_el1",
		"id_mmfr0_el1",
		"id_mmfr1_el1",
		"id_mmfr2_el1",
		"id_mmfr3_el1",
		"id_isar0_el1",
		"id_isar1_el1",
		"id_isar2_el1",
		"id_isar3_el1",
		"id_isar4_el1",
		"id_isar5_el1",
		"id_isar6_el1",
		"id_mmfr4_el1",
		"id_mmfr5_el1",

		"icc_iar0_el1",
		"icc_eoir0_el1",
		"icc_hppir0_el1",
		"icc_bpr0_el1",
		"icc_ap0r0_el1",
		"icc_ap0r1_el1",
		"icc_ap0r2_el1",
		"icc_ap0r3_el1",
		"icc_ap1r0_el1",
		"icc_ap1r1_el1",
		"icc_ap1r2_el1",
		"icc_ap1r3_el1",
		"icc_dir_el1",
		"icc_rpr_el1",
		"icc_iar1_el1",
		"icc_eoir1_el1",
		"icc_hppir1_el1",
		"icc_bpr1_el1",
		"icc_ctlr_el1",
		"icc_sre_el1",
		"icc_igrpen0_el1",
		"icc_igrpen1_el1",

		"icc_asgi1r_el2",
		"icc_sgi0r_el2",
		"ich_ap0r0_el2",
		"ich_ap0r1_el2",
		"ich_ap0r2_el2",
		"ich_ap0r3_el2",
		"ich_ap1r0_el2",
		"ich_ap1r1_el2",
		"ich_ap1r2_el2",
		"ich_ap1r3_el2",
		"ich_ap1r4_el2",
		"icc_hsre_el2",
		"ich_hcr_el2",
		"ich_vtr_el2",
		"ich_misr_el2",
		"ich_eisr_el2",
		"ich_elrsr_el2",
		"ich_vmcr_el2",

		"ich_lr0_el2",
		"ich_lr1_el2",
		"ich_lr2_el2",
		"ich_lr3_el2",
		"ich_lr4_el2",
		"ich_lr5_el2",
		"ich_lr6_el2",
		"ich_lr7_el2",
		"ich_lr8_el2",
		"ich_lr9_el2",
		"ich_lr10_el2",
		"ich_lr11_el2",
		"ich_lr12_el2",
		"ich_lr13_el2",
		"ich_lr14_el2",
		"ich_lr15_el2",

		"ich_lrc0_el2",
		"ich_lrc1_el2",
		"ich_lrc2_el2",
		"ich_lrc3_el2",
		"ich_lrc4_el2",
		"ich_lrc5_el2",
		"ich_lrc6_el2",
		"ich_lrc7_el2",
		"ich_lrc8_el2",
		"ich_lrc9_el2",
		"ich_lrc10_el2",
		"ich_lrc11_el2",
		"ich_lrc12_el2",
		"ich_lrc13_el2",
		"ich_lrc14_el2",
		"ich_lrc15_el2",

		"icc_mctlr_el3",
		"icc_msre_el3",
		"icc_mgrpen1_el3",

		"teecr32_el1",
		"teehbr32_el1",

		"icc_pmr_el1",
		"icc_sgi1r_el1",
		"icc_sgi0r_el1",
		"icc_asgi1r_el1",
		"icc_seien_el1",

		"c",
		"j",
		"jc",

		"lorea_el1",
		"lorsa_el1",
		"lorn_el1",
		"lorc_el1",
		"lorid_el1",

		"cntpctss_el0",

		"uao",

		"END_REG",
	}[s]
}

type OperandClass uint32

const (
	NONE OperandClass = iota
	IMM32
	IMM64
	FIMM32
	REG
	MULTI_REG
	SYS_REG
	MEM_REG
	MEM_PRE_IDX
	MEM_POST_IDX
	MEM_OFFSET
	MEM_EXTENDED
	LABEL
	CONDITION
	IMPLEMENTATION_SPECIFIC
)

type Register uint32

const (
	REG_NONE Register = iota
	REG_W0
	REG_W1
	REG_W2
	REG_W3
	REG_W4
	REG_W5
	REG_W6
	REG_W7
	REG_W8
	REG_W9
	REG_W10
	REG_W11
	REG_W12
	REG_W13
	REG_W14
	REG_W15
	REG_W16
	REG_W17
	REG_W18
	REG_W19
	REG_W20
	REG_W21
	REG_W22
	REG_W23
	REG_W24
	REG_W25
	REG_W26
	REG_W27
	REG_W28
	REG_W29
	REG_W30
	REG_WZR
	REG_WSP
	REG_X0
	REG_X1
	REG_X2
	REG_X3
	REG_X4
	REG_X5
	REG_X6
	REG_X7
	REG_X8
	REG_X9
	REG_X10
	REG_X11
	REG_X12
	REG_X13
	REG_X14
	REG_X15
	REG_X16
	REG_X17
	REG_X18
	REG_X19
	REG_X20
	REG_X21
	REG_X22
	REG_X23
	REG_X24
	REG_X25
	REG_X26
	REG_X27
	REG_X28
	REG_X29
	REG_X30
	REG_XZR
	REG_SP
	REG_V0
	REG_V1
	REG_V2
	REG_V3
	REG_V4
	REG_V5
	REG_V6
	REG_V7
	REG_V8
	REG_V9
	REG_V10
	REG_V11
	REG_V12
	REG_V13
	REG_V14
	REG_V15
	REG_V16
	REG_V17
	REG_V18
	REG_V19
	REG_V20
	REG_V21
	REG_V22
	REG_V23
	REG_V24
	REG_V25
	REG_V26
	REG_V27
	REG_V28
	REG_V29
	REG_V30
	REG_VZR
	REG_V31
	REG_B0
	REG_B1
	REG_B2
	REG_B3
	REG_B4
	REG_B5
	REG_B6
	REG_B7
	REG_B8
	REG_B9
	REG_B10
	REG_B11
	REG_B12
	REG_B13
	REG_B14
	REG_B15
	REG_B16
	REG_B17
	REG_B18
	REG_B19
	REG_B20
	REG_B21
	REG_B22
	REG_B23
	REG_B24
	REG_B25
	REG_B26
	REG_B27
	REG_B28
	REG_B29
	REG_B30
	REG_BZR
	REG_B31
	REG_H0
	REG_H1
	REG_H2
	REG_H3
	REG_H4
	REG_H5
	REG_H6
	REG_H7
	REG_H8
	REG_H9
	REG_H10
	REG_H11
	REG_H12
	REG_H13
	REG_H14
	REG_H15
	REG_H16
	REG_H17
	REG_H18
	REG_H19
	REG_H20
	REG_H21
	REG_H22
	REG_H23
	REG_H24
	REG_H25
	REG_H26
	REG_H27
	REG_H28
	REG_H29
	REG_H30
	REG_HZR
	REG_H31
	REG_S0
	REG_S1
	REG_S2
	REG_S3
	REG_S4
	REG_S5
	REG_S6
	REG_S7
	REG_S8
	REG_S9
	REG_S10
	REG_S11
	REG_S12
	REG_S13
	REG_S14
	REG_S15
	REG_S16
	REG_S17
	REG_S18
	REG_S19
	REG_S20
	REG_S21
	REG_S22
	REG_S23
	REG_S24
	REG_S25
	REG_S26
	REG_S27
	REG_S28
	REG_S29
	REG_S30
	REG_SZR
	REG_S31
	REG_D0
	REG_D1
	REG_D2
	REG_D3
	REG_D4
	REG_D5
	REG_D6
	REG_D7
	REG_D8
	REG_D9
	REG_D10
	REG_D11
	REG_D12
	REG_D13
	REG_D14
	REG_D15
	REG_D16
	REG_D17
	REG_D18
	REG_D19
	REG_D20
	REG_D21
	REG_D22
	REG_D23
	REG_D24
	REG_D25
	REG_D26
	REG_D27
	REG_D28
	REG_D29
	REG_D30
	REG_DZR
	REG_D31
	REG_Q0
	REG_Q1
	REG_Q2
	REG_Q3
	REG_Q4
	REG_Q5
	REG_Q6
	REG_Q7
	REG_Q8
	REG_Q9
	REG_Q10
	REG_Q11
	REG_Q12
	REG_Q13
	REG_Q14
	REG_Q15
	REG_Q16
	REG_Q17
	REG_Q18
	REG_Q19
	REG_Q20
	REG_Q21
	REG_Q22
	REG_Q23
	REG_Q24
	REG_Q25
	REG_Q26
	REG_Q27
	REG_Q28
	REG_Q29
	REG_Q30
	REG_QZR
	REG_Q31
	REG_PF0
	REG_PF1
	REG_PF2
	REG_PF3
	REG_PF4
	REG_PF5
	REG_PF6
	REG_PF7
	REG_PF8
	REG_PF9
	REG_PF10
	REG_PF11
	REG_PF12
	REG_PF13
	REG_PF14
	REG_PF15
	REG_PF16
	REG_PF17
	REG_PF18
	REG_PF19
	REG_PF20
	REG_PF21
	REG_PF22
	REG_PF23
	REG_PF24
	REG_PF25
	REG_PF26
	REG_PF27
	REG_PF28
	REG_PF29
	REG_PF30
	REG_PF31
	REG_END
)

func (r Register) String() string {
	return []string{
		"NONE",
		"w0", "w1", "w2", "w3", "w4", "w5", "w6", "w7",
		"w8", "w9", "w10", "w11", "w12", "w13", "w14", "w15",
		"w16", "w17", "w18", "w19", "w20", "w21", "w22", "w23",
		"w24", "w25", "w26", "w27", "w28", "w29", "w30", "wzr", "wsp",
		"x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7",
		"x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15",
		"x16", "x17", "x18", "x19", "x20", "x21", "x22", "x23",
		"x24", "x25", "x26", "x27", "x28", "x29", "x30", "xzr", "sp",
		"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
		"v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15",
		"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23",
		"v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "v31",
		"b0", "b1", "b2", "b3", "b4", "b5", "b6", "b7",
		"b8", "b9", "b10", "b11", "b12", "b13", "b14", "b15",
		"b16", "b17", "b18", "b19", "b20", "b21", "b22", "b23",
		"b24", "b25", "b26", "b27", "b28", "b29", "b30", "b31", "b31",
		"h0", "h1", "h2", "h3", "h4", "h5", "h6", "h7",
		"h8", "h9", "h10", "h11", "h12", "h13", "h14", "h15",
		"h16", "h17", "h18", "h19", "h20", "h21", "h22", "h23",
		"h24", "h25", "h26", "h27", "h28", "h29", "h30", "h31", "h31",
		"s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7",
		"s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15",
		"s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23",
		"s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31", "s31",
		"d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
		"d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15",
		"d16", "d17", "d18", "d19", "d20", "d21", "d22", "d23",
		"d24", "d25", "d26", "d27", "d28", "d29", "d30", "d31", "d31",
		"q0", "q1", "q2", "q3", "q4", "q5", "q6", "q7",
		"q8", "q9", "q10", "q11", "q12", "q13", "q14", "q15",
		"q16", "q17", "q18", "q19", "q20", "q21", "q22", "q23",
		"q24", "q25", "q26", "q27", "q28", "q29", "q30", "q31", "q31",
		"pldl1keep", "pldl1strm", "pldl2keep", "pldl2strm",
		"pldl3keep", "pldl3strm", "#6", "#7",
		"plil1keep", "plil1strm", "plil2keep", "plil2strm",
		"plil3keep", "plil3strm", "#14", "#15",
		"pstl1keep", "pstl1strm", "pstl2keep", "pstl2strm",
		"pstl3keep", "pstl3strm",
		"#23", "#24", "#25", "#26", "#27", "#28", "#29", "#30", "#31",
	}[r]
}

var regMap = [2][9][32]Register{
	{
		{
			REG_W0, REG_W1, REG_W2, REG_W3, REG_W4, REG_W5, REG_W6, REG_W7,
			REG_W8, REG_W9, REG_W10, REG_W11, REG_W12, REG_W13, REG_W14, REG_W15,
			REG_W16, REG_W17, REG_W18, REG_W19, REG_W20, REG_W21, REG_W22, REG_W23,
			REG_W24, REG_W25, REG_W26, REG_W27, REG_W28, REG_W29, REG_W30, REG_WSP,
		}, {
			REG_X0, REG_X1, REG_X2, REG_X3, REG_X4, REG_X5, REG_X6, REG_X7,
			REG_X8, REG_X9, REG_X10, REG_X11, REG_X12, REG_X13, REG_X14, REG_X15,
			REG_X16, REG_X17, REG_X18, REG_X19, REG_X20, REG_X21, REG_X22, REG_X23,
			REG_X24, REG_X25, REG_X26, REG_X27, REG_X28, REG_X29, REG_X30, REG_SP,
		}, {
			REG_V0, REG_V1, REG_V2, REG_V3, REG_V4, REG_V5, REG_V6, REG_V7,
			REG_V8, REG_V9, REG_V10, REG_V11, REG_V12, REG_V13, REG_V14, REG_V15,
			REG_V16, REG_V17, REG_V18, REG_V19, REG_V20, REG_V21, REG_V22, REG_V23,
			REG_V24, REG_V25, REG_V26, REG_V27, REG_V28, REG_V29, REG_V30, REG_V31,
		}, {
			REG_B0, REG_B1, REG_B2, REG_B3, REG_B4, REG_B5, REG_B6, REG_B7,
			REG_B8, REG_B9, REG_B10, REG_B11, REG_B12, REG_B13, REG_B14, REG_B15,
			REG_B16, REG_B17, REG_B18, REG_B19, REG_B20, REG_B21, REG_B22, REG_B23,
			REG_B24, REG_B25, REG_B26, REG_B27, REG_B28, REG_B29, REG_B30, REG_B31,
		}, {
			REG_H0, REG_H1, REG_H2, REG_H3, REG_H4, REG_H5, REG_H6, REG_H7,
			REG_H8, REG_H9, REG_H10, REG_H11, REG_H12, REG_H13, REG_H14, REG_H15,
			REG_H16, REG_H17, REG_H18, REG_H19, REG_H20, REG_H21, REG_H22, REG_H23,
			REG_H24, REG_H25, REG_H26, REG_H27, REG_H28, REG_H29, REG_H30, REG_H31,
		}, {
			REG_S0, REG_S1, REG_S2, REG_S3, REG_S4, REG_S5, REG_S6, REG_S7,
			REG_S8, REG_S9, REG_S10, REG_S11, REG_S12, REG_S13, REG_S14, REG_S15,
			REG_S16, REG_S17, REG_S18, REG_S19, REG_S20, REG_S21, REG_S22, REG_S23,
			REG_S24, REG_S25, REG_S26, REG_S27, REG_S28, REG_S29, REG_S30, REG_S31,
		}, {
			REG_D0, REG_D1, REG_D2, REG_D3, REG_D4, REG_D5, REG_D6, REG_D7,
			REG_D8, REG_D9, REG_D10, REG_D11, REG_D12, REG_D13, REG_D14, REG_D15,
			REG_D16, REG_D17, REG_D18, REG_D19, REG_D20, REG_D21, REG_D22, REG_D23,
			REG_D24, REG_D25, REG_D26, REG_D27, REG_D28, REG_D29, REG_D30, REG_D31,
		}, {
			REG_Q0, REG_Q1, REG_Q2, REG_Q3, REG_Q4, REG_Q5, REG_Q6, REG_Q7,
			REG_Q8, REG_Q9, REG_Q10, REG_Q11, REG_Q12, REG_Q13, REG_Q14, REG_Q15,
			REG_Q16, REG_Q17, REG_Q18, REG_Q19, REG_Q20, REG_Q21, REG_Q22, REG_Q23,
			REG_Q24, REG_Q25, REG_Q26, REG_Q27, REG_Q28, REG_Q29, REG_Q30, REG_Q31,
		}, {
			REG_PF0, REG_PF1, REG_PF2, REG_PF3, REG_PF4, REG_PF5, REG_PF6, REG_PF7,
			REG_PF8, REG_PF9, REG_PF10, REG_PF11, REG_PF12, REG_PF13, REG_PF14, REG_PF15,
			REG_PF16, REG_PF17, REG_PF18, REG_PF19, REG_PF20, REG_PF21, REG_PF22, REG_PF23,
			REG_PF24, REG_PF25, REG_PF26, REG_PF27, REG_PF28, REG_PF29, REG_PF30, REG_PF31,
		},
	}, {
		{
			REG_W0, REG_W1, REG_W2, REG_W3, REG_W4, REG_W5, REG_W6, REG_W7,
			REG_W8, REG_W9, REG_W10, REG_W11, REG_W12, REG_W13, REG_W14, REG_W15,
			REG_W16, REG_W17, REG_W18, REG_W19, REG_W20, REG_W21, REG_W22, REG_W23,
			REG_W24, REG_W25, REG_W26, REG_W27, REG_W28, REG_W29, REG_W30, REG_WZR,
		}, {
			REG_X0, REG_X1, REG_X2, REG_X3, REG_X4, REG_X5, REG_X6, REG_X7,
			REG_X8, REG_X9, REG_X10, REG_X11, REG_X12, REG_X13, REG_X14, REG_X15,
			REG_X16, REG_X17, REG_X18, REG_X19, REG_X20, REG_X21, REG_X22, REG_X23,
			REG_X24, REG_X25, REG_X26, REG_X27, REG_X28, REG_X29, REG_X30, REG_XZR,
		}, {
			REG_V0, REG_V1, REG_V2, REG_V3, REG_V4, REG_V5, REG_V6, REG_V7,
			REG_V8, REG_V9, REG_V10, REG_V11, REG_V12, REG_V13, REG_V14, REG_V15,
			REG_V16, REG_V17, REG_V18, REG_V19, REG_V20, REG_V21, REG_V22, REG_V23,
			REG_V24, REG_V25, REG_V26, REG_V27, REG_V28, REG_V29, REG_V30, REG_VZR,
		}, {
			REG_B0, REG_B1, REG_B2, REG_B3, REG_B4, REG_B5, REG_B6, REG_B7,
			REG_B8, REG_B9, REG_B10, REG_B11, REG_B12, REG_B13, REG_B14, REG_B15,
			REG_B16, REG_B17, REG_B18, REG_B19, REG_B20, REG_B21, REG_B22, REG_B23,
			REG_B24, REG_B25, REG_B26, REG_B27, REG_B28, REG_B29, REG_B30, REG_BZR,
		}, {
			REG_H0, REG_H1, REG_H2, REG_H3, REG_H4, REG_H5, REG_H6, REG_H7,
			REG_H8, REG_H9, REG_H10, REG_H11, REG_H12, REG_H13, REG_H14, REG_H15,
			REG_H16, REG_H17, REG_H18, REG_H19, REG_H20, REG_H21, REG_H22, REG_H23,
			REG_H24, REG_H25, REG_H26, REG_H27, REG_H28, REG_H29, REG_H30, REG_HZR,
		}, {
			REG_S0, REG_S1, REG_S2, REG_S3, REG_S4, REG_S5, REG_S6, REG_S7,
			REG_S8, REG_S9, REG_S10, REG_S11, REG_S12, REG_S13, REG_S14, REG_S15,
			REG_S16, REG_S17, REG_S18, REG_S19, REG_S20, REG_S21, REG_S22, REG_S23,
			REG_S24, REG_S25, REG_S26, REG_S27, REG_S28, REG_S29, REG_S30, REG_SZR,
		}, {
			REG_D0, REG_D1, REG_D2, REG_D3, REG_D4, REG_D5, REG_D6, REG_D7,
			REG_D8, REG_D9, REG_D10, REG_D11, REG_D12, REG_D13, REG_D14, REG_D15,
			REG_D16, REG_D17, REG_D18, REG_D19, REG_D20, REG_D21, REG_D22, REG_D23,
			REG_D24, REG_D25, REG_D26, REG_D27, REG_D28, REG_D29, REG_D30, REG_DZR,
		}, {
			REG_Q0, REG_Q1, REG_Q2, REG_Q3, REG_Q4, REG_Q5, REG_Q6, REG_Q7,
			REG_Q8, REG_Q9, REG_Q10, REG_Q11, REG_Q12, REG_Q13, REG_Q14, REG_Q15,
			REG_Q16, REG_Q17, REG_Q18, REG_Q19, REG_Q20, REG_Q21, REG_Q22, REG_Q23,
			REG_Q24, REG_Q25, REG_Q26, REG_Q27, REG_Q28, REG_Q29, REG_Q30, REG_QZR,
		}, {
			REG_PF0, REG_PF1, REG_PF2, REG_PF3, REG_PF4, REG_PF5, REG_PF6, REG_PF7,
			REG_PF8, REG_PF9, REG_PF10, REG_PF11, REG_PF12, REG_PF13, REG_PF14, REG_PF15,
			REG_PF16, REG_PF17, REG_PF18, REG_PF19, REG_PF20, REG_PF21, REG_PF22, REG_PF23,
			REG_PF24, REG_PF25, REG_PF26, REG_PF27, REG_PF28, REG_PF29, REG_PF30, REG_PF31,
		},
	},
}

const (
	REG_W_BASE  = 0
	REG_X_BASE  = 1
	REG_V_BASE  = 2
	REG_B_BASE  = 3
	REG_H_BASE  = 4
	REG_S_BASE  = 5
	REG_D_BASE  = 6
	REG_Q_BASE  = 7
	REG_PF_BASE = 8

	REGSET_SP = 0
	REGSET_ZR = 1
)

var (
	regSize     = []uint32{REG_W_BASE, REG_X_BASE}
	simdRegSize = []uint32{REG_S_BASE, REG_D_BASE, REG_Q_BASE}
	dataSize    = []uint8{32, 64}
)

func getRegisterSize(r Register) uint32 {
	//Comparison done in order of likelyhood to occur
	if (r >= REG_X0 && r <= REG_SP) || (r >= REG_D0 && r <= REG_D31) {
		return 8
	} else if (r >= REG_W0 && r <= REG_WSP) || (r >= REG_S0 && r <= REG_S31) {
		return 4
	} else if r >= REG_B0 && r <= REG_B31 {
		return 1
	} else if r >= REG_H0 && r <= REG_H31 {
		return 2
	} else if (r >= REG_Q0 && r <= REG_Q31) || (r >= REG_V0 && r <= REG_V31) {
		return 16
	}
	return 0
}

type ieee754 uint32

func (i ieee754) Value() uint32 {
	return uint32(i)
}
func (i ieee754) Fraction() uint32 {
	return ExtractBits(i.Value(), 0, 23)
}
func (i ieee754) Exponent() uint32 {
	return ExtractBits(i.Value(), 23, 8)
}
func (i ieee754) Sign() uint32 {
	return ExtractBits(i.Value(), 31, 1)
}
func (i ieee754) Float() float32 {
	return math.Float32frombits(i.Value())
}
func (i ieee754) SetFraction(fraction uint32) ieee754 {
	return ieee754(i.Value() | fraction)
}
func (i ieee754) SetExponent(exponent uint32) ieee754 {
	return ieee754(i.Value() | exponent<<23)
}
func (i ieee754) SetSign(sign uint32) ieee754 {
	mask := (^uint32(0) >> 31) << 31
	if sign != 0 {
		return ieee754(i.Value() | mask)
	} else {
		return ieee754(i.Value() & ^mask)
	}
}
func (i ieee754) SetFloat(fvalue float32) ieee754 {
	return ieee754(math.Float32bits(fvalue))
}

func bfxPreferred(sf, uns, imms, immr uint32) uint32 {
	if imms < immr {
		return 0
	}
	if sf == 0 && imms == 31 {
		return 0
	} else if sf == 1 && imms == 63 {
		return 0
	}
	if immr == 0 {
		if sf == 0 && (imms == 7 || imms == 15) {
			return 0
		}
		if sf == 1 && uns == 0 && (imms == 7 || imms == 15 || imms == 31) {
			return 0
		}
	}
	return 1
}

func ones32(i uint32) uint32 {
	return math.MaxUint32 >> (32 - i)
}

func ones64(i uint64) uint64 {
	return math.MaxUint64 >> (64 - i)
}

func ror(x uint64, N uint64, nbits uint64) uint64 {
	return (((x) >> (N)) | ((x & ones64(N)) << (nbits - (N))))
}

func DecodeBitMasks(immN, imms, immr, outBits uint32) uint64 {
	/*
	* bits(M) DecodeBitMasks (bit immN, bits(6) imms, bits(6) immr, boolean immediate)
	* bits(M) wmask;
	* bits(6) levels;
	*
	* // Compute log2 of element size
	* // 2^len must be in range [2, M]
	* len = HighestSetBit(immN:NOT(imms));
	* if len < 1 then ReservedValue();
	* assert M >= (1 << len);
	*
	* // Determine S, R and S - R parameters
	* levels = ZeroExtend(Ones(len), 6);
	*
	* // For logical immediates an all-ones value of S is reserved
	* // since it would generate a useless all-ones result (many times)
	* if immediate && (imms AND levels) == levels then
	* ReservedValue();
	*
	* S = UInt(imms AND levels);
	* R = UInt(immr AND levels);
	* diff = S - R; // 6-bit subtract with borrow
	*
	* esize = 1 << len;
	* d = UInt(diff<len-1:0>);
	* welem = ZeroExtend(Ones(S + 1), esize);
	* wmask = Replicate(ROR(welem, R));
	* return wmask;
	 */
	len := uint32(bits.Len32(uint32(immN<<6|((^imms)&0x3f))) - 1)
	if len < 1 {
		return 0
	}

	levels := ones32(len) & 0x3f
	if (imms & levels) == levels {
		return 0
	}

	S := uint64(imms & levels)
	R := uint64(immr & levels)
	// diff := int64(S - R)

	esize := uint64(1 << len)
	// d := uint32(diff) & ones32(len)

	welm := uint64(ones64(S+1) & ones64(esize))
	// telm := (1 << (d + 2)) - 1

	wmask := ror(welm, R, esize) & ones64(esize)
	// tmask := uint64(telm) & ones64(esize)
	if uint64(outBits)/esize != 0 {
		for i := uint64(0); i < ((uint64(outBits) / esize) - 1); i++ {
			wmask |= wmask << esize
		}
	}

	return wmask
}

type Condition uint32

const (
	COND_EQ Condition = iota
	COND_NE
	COND_CS
	COND_CC
	COND_MI
	COND_PL
	COND_VS
	COND_VC
	COND_HI
	COND_LS
	COND_GE
	COND_LT
	COND_GT
	COND_LE
	COND_AL
	COND_NV
	END_CONDITION
)

func (c Condition) String() string {
	return []string{
		"eq",
		"ne",
		"hs", // or cs - Unsigned higher or same (or carry set)
		"lo", // or cc - Unsigned lower (or carry clear)
		"mi",
		"pl",
		"vs",
		"vc",
		"hi",
		"ls",
		"ge",
		"lt",
		"gt",
		"le",
		"al",
		"nv",
	}[c]
}

// #define INVERT_CONDITION(N) ((N)^1)

type ShiftType uint32

const (
	SHIFT_NONE ShiftType = iota
	SHIFT_LSL
	SHIFT_LSR
	SHIFT_ASR
	SHIFT_ROR
	SHIFT_UXTW
	SHIFT_SXTW
	SHIFT_SXTX
	SHIFT_UXTX
	SHIFT_SXTB
	SHIFT_SXTH
	SHIFT_UXTH
	SHIFT_UXTB
	SHIFT_MSL
	END_SHIFT
)

func (s ShiftType) String() string {
	return []string{
		"NONE", "lsl", "lsr", "asr",
		"ror", "uxtw", "sxtw", "sxtx",
		"uxtx", "sxtb", "sxth", "uxth",
		"uxtb", "msl",
	}[s]
}

var (
	failedToDisassembleOperand   = errors.New("failed to disassemble operand")
	failedToDisassembleOperation = errors.New("failed to disassemble operation")
	failedToDisassembleRegister  = errors.New("failed to disassemble register")
	failedToDecodeInstruction    = errors.New("failed to decode instruction")
	operandIsNotRegister         = errors.New("operand is not register")
	notMemoryOperand             = errors.New("not memory operand")
)

type Group uint32

const (
	GROUP_UNALLOCATED Group = iota
	GROUP_DATA_PROCESSING_IMM
	GROUP_BRANCH_EXCEPTION_SYSTEM
	GROUP_LOAD_STORE
	GROUP_DATA_PROCESSING_REG
	GROUP_DATA_PROCESSING_SIMD
	GROUP_DATA_PROCESSING_SIMD2
	END_GROUP
)

type InstructionOperand struct {
	OpClass        OperandClass
	strRepr        string
	Reg            [5]uint32 //registers or conditions
	Scale          uint32
	HasScale       bool
	DataSize       uint32
	ElementSize    uint32
	Index          uint32
	Immediate      uint64
	ShiftType      ShiftType
	ShiftValueUsed bool
	ShiftValue     uint32
	Extend         ShiftType
	SignedImm      uint32
	Rotation       uint32
	HasRotation    bool
}

func (op InstructionOperand) String() string {
	return op.strRepr
}
func (op InstructionOperand) Registers() []Register {
	var regs []Register
	for _, reg := range op.Reg {
		if op.OpClass == REG && reg != uint32(REG_NONE) {
			regs = append(regs, Register(reg))
		}
	}
	return regs
}
func (op InstructionOperand) SystemRegisters() []SystemReg {
	var regs []SystemReg
	for _, reg := range op.Reg {
		if op.OpClass == SYS_REG && reg != uint32(SYSREG_NONE) {
			regs = append(regs, SystemReg(reg))
		}
	}
	return regs
}
func (op InstructionOperand) Conditions() []Condition {
	var conds []Condition
	for _, reg := range op.Reg {
		if op.OpClass == CONDITION {
			conds = append(conds, Condition(reg))
		}
	}
	return conds
}

type PCRelType int

const (
	PCRelTypeNone PCRelType = iota
	PCRelTypeTestAndBranch
	PCRelTypeCompareBranchImm
	PCRelTypeConditionalBranchImm
	PCRelTypeUnconditionalBranch
	PCRelTypeAddrPage
	PCRelTypeAddrNear
)

type BranchType int

const (
	BranchTypeNone BranchType = iota
	BranchTypeCond
	BranchTypeUncond
	BranchTypeUncondLink
	BranchTypeException
)

// representation of the link register in the general purpose register read/write mask
const RWREGS_LINK = uint64(1) << 30

// representation of the status register in the general purpose register read/write mask (note that individual status bits
// are not represented)
const RWREGS_STATUS = uint64(1) << 32

// representation of all general purpose registers and status in the read/write mask for cases where the register effect is
// unknown, to present a conservative approximation
const RWREGS_ALL = (uint64(1) << 33) - 1

// representation of all general purpose registers but without status in the read/write mask for cases where the register
// effect is unknown but status will not be live, to present a conservative approximation
const RWREGS_ALL_NO_STATUS = (uint64(1) << 32) - 1

// total number of read/write registers that are defined
const NUM_RWREGS = 33

// Instruction represents a decoded instruction
// Note: read/write mask does not currently differentiate usage of r31 between zero and stack pointer and
// non-general purpose register accesses (including system and SIMD/FP) are not represented
type Instruction struct {
	raw             uint32
	address         uint64
	pcRelType       PCRelType // PC-relative instruction type to allow rewriting of PC-relative instructions
	pcRelTargetAddr uint64    // target address for PC-relative instructions (including branches)
	branchType      BranchType
	readRegs        uint64 // general purpose register read mask (with bit 32 representing the status register)
	writeRegs       uint64 // general purpose register write mask (with bit 32 representing the status register)
	group           Group
	operation       Operation
	operands        [MAX_OPERANDS]InstructionOperand
	// operands []InstructionOperand
}

func (i *Instruction) Raw() uint32 {
	return i.raw
}
func (i *Instruction) OpCodes() string {
	return getOpCodeByteString(i.raw)
}
func (i *Instruction) Address() uint64 {
	return i.address
}
func (i *Instruction) GetReadRegs() uint64 {
	return i.readRegs
}
func (i *Instruction) GetWriteRegs() uint64 {
	return i.writeRegs
}
func (i *Instruction) PCRelType() PCRelType {
	return i.pcRelType
}
func (i *Instruction) PCRelTargetAddress() uint64 {
	return i.pcRelTargetAddr
}
func (i *Instruction) BranchType() BranchType {
	return i.branchType
}
func (i *Instruction) Group() Group {
	return i.group
}
func (i *Instruction) Operation() Operation {
	return i.operation
}
func (i *Instruction) Operands() []InstructionOperand {
	var ops []InstructionOperand
	for _, op := range i.operands {
		if op.OpClass != NONE {
			ops = append(ops, op)
		}
	}
	return ops
}
func (i *Instruction) OpStr() string {
	return fmt.Sprintf("%s%s%s%s%s",
		i.operands[0],
		i.operands[1],
		i.operands[2],
		i.operands[3],
		i.operands[4])
}

type MachoArm64RelocationType uint32

const (
	ARM64_RELOC_UNSIGNED MachoArm64RelocationType = iota
	ARM64_RELOC_SUBTRACTOR
	ARM64_RELOC_BRANCH26
	ARM64_RELOC_PAGE21
	ARM64_RELOC_PAGEOFF12
	ARM64_RELOC_GOT_LOAD_PAGE21
	ARM64_RELOC_GOT_LOAD_PAGEOFF12
	ARM64_RELOC_POINTER_TO_GOT
	ARM64_RELOC_TLVP_LOAD_PAGE21
	ARM64_RELOC_TLVP_LOAD_PAGEOFF12
	ARM64_RELOC_ADDEND
	MACHO_MAX_ARM64_RELOCATION
)

var lsb32Mtable = [33]uint32{
	0x00000000, 0x00000001, 0x00000003,
	0x00000007, 0x0000000f, 0x0000001f,
	0x0000003f, 0x0000007f, 0x000000ff,
	0x000001ff, 0x000003ff, 0x000007ff,
	0x00000fff, 0x00001fff, 0x00003fff,
	0x00007fff, 0x0000ffff, 0x0001ffff,
	0x0003ffff, 0x0007ffff, 0x000fffff,
	0x001fffff, 0x003fffff, 0x007fffff,
	0x00ffffff, 0x01ffffff, 0x03ffffff,
	0x07ffffff, 0x0fffffff, 0x1fffffff,
	0x3fffffff, 0x7fffffff, 0xffffffff,
}

func MaskLSB32(x uint32, nbits uint8) uint32 {
	return x & lsb32Mtable[nbits]
}

func ExtractBits(x uint32, start, nbits int32) uint32 {
	return MaskLSB32(x>>start, uint8(nbits))
}

func SetBits(x, v uint32, start, nbits int32) uint32 {
	v &= lsb32Mtable[nbits]
	x &= ^(lsb32Mtable[nbits] << start)
	x |= (v << start)
	return x
}

func signExtend(value, bits uint32) uint32 {
	sign := (1 << (bits - 1)) & value
	mask := (^uint32(0) >> (bits - 1)) << (bits - 1)
	if sign != 0 {
		value |= mask
	} else {
		value &= ^mask
	}
	return value
}

func signExtend64(value, bits uint64) uint64 {
	sign := (1 << (bits - 1)) & value
	mask := (^uint64(0) >> (bits - 1)) << (bits - 1)
	if sign != 0 {
		value |= mask
	} else {
		value &= ^mask
	}
	return value
}

func getOpCodeByteString(opcode uint32) string {
	op := new(bytes.Buffer)
	err := binary.Write(op, binary.LittleEndian, opcode)
	if err != nil {
		return ""
	}
	return fmt.Sprintf("% x", op.Bytes())
}
