<!doctype html><html lang=en dir=auto><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>Super16 | Raleigh Wise</title><meta name=keywords content="cpu,emulator,ISA,S16"><meta name=description content="Super16&mldr; What is it? Super16 is my custom architechture for a theoretical CPU. It&rsquo;s on github! I have designed the thing from the ground up, so here&rsquo;s an overview:
Features:  Text-out support 7 16-bit registers Binary compilation 16-bit data on every instruction Built-in screen drawing (pixel by pixel)  Missing stuff:  Any support for memory, I mean who needs that?  Basic design: One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data."><meta name=author content="l3gacy"><link rel=canonical href=https://raleighwi.se/projects/super16/><link crossorigin=anonymous href=/assets/css/stylesheet.min.04512c372388e08b5118f5b117b2d3efef4ddae52017e16085c8d8d4e361c43d.css integrity="sha256-BFEsNyOI4ItRGPWxF7LT7+9N2uUgF+FghcjY1ONhxD0=" rel="preload stylesheet" as=style><script defer crossorigin=anonymous src=/assets/js/highlight.min.7680afc38aa6b15ddf158a4f3780b7b1f7dde7e91d26f073e6229bb7a0793c92.js integrity="sha256-doCvw4qmsV3fFYpPN4C3sffd5+kdJvBz5iKbt6B5PJI=" onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://raleighwi.se/images/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://raleighwi.se/images/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://raleighwi.se/images/favicon-32x32.png><link rel=apple-touch-icon href=https://raleighwi.se/images/apple-touch-icon.png><link rel=mask-icon href=https://raleighwi.se/images/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><script async defer data-website-id=c6f00937-5011-47a3-961f-13efbf04c8b1 src=https://data.lilvibeyloser.tk/umami.js></script><meta name=generator content="Hugo 0.83.1"><meta property="og:title" content="Super16"><meta property="og:description" content="Super16&mldr; What is it? Super16 is my custom architechture for a theoretical CPU. It&rsquo;s on github! I have designed the thing from the ground up, so here&rsquo;s an overview:
Features:  Text-out support 7 16-bit registers Binary compilation 16-bit data on every instruction Built-in screen drawing (pixel by pixel)  Missing stuff:  Any support for memory, I mean who needs that?  Basic design: One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data."><meta property="og:type" content="article"><meta property="og:url" content="https://raleighwi.se/projects/super16/"><meta property="og:image" content="https://raleighwi.se/papermod-cover.png"><meta property="article:section" content="projects"><meta property="article:published_time" content="2021-05-13T15:53:43+00:00"><meta property="article:modified_time" content="2021-05-13T15:53:43+00:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://raleighwi.se/papermod-cover.png"><meta name=twitter:title content="Super16"><meta name=twitter:description content="Super16&mldr; What is it? Super16 is my custom architechture for a theoretical CPU. It&rsquo;s on github! I have designed the thing from the ground up, so here&rsquo;s an overview:
Features:  Text-out support 7 16-bit registers Binary compilation 16-bit data on every instruction Built-in screen drawing (pixel by pixel)  Missing stuff:  Any support for memory, I mean who needs that?  Basic design: One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data."><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":2,"name":"Projects","item":"https://raleighwi.se/projects/"},{"@type":"ListItem","position":3,"name":"Super16","item":"https://raleighwi.se/projects/super16/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"Super16","name":"Super16","description":"Super16\u0026hellip; What is it? Super16 is my custom architechture for a theoretical CPU. It\u0026rsquo;s on github! I have designed the thing from the ground up, so here\u0026rsquo;s an overview:\nFeatures:  Text-out support 7 16-bit registers Binary compilation 16-bit data on every instruction Built-in screen drawing (pixel by pixel)  Missing stuff:  Any support for memory, I mean who needs that?  Basic design: One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data.","keywords":["cpu","emulator","ISA","S16"],"articleBody":"Super16… What is it? Super16 is my custom architechture for a theoretical CPU. It’s on github! I have designed the thing from the ground up, so here’s an overview:\nFeatures:  Text-out support 7 16-bit registers Binary compilation 16-bit data on every instruction Built-in screen drawing (pixel by pixel)  Missing stuff:  Any support for memory, I mean who needs that?  Basic design: One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data. The opcode is two hexadecimal digits, the register is another two, and the data is a 4-digit hexadecimal numbers split into two two-digit numbers. Here is an example instruction loading 0xf988 into r5:\n   Opcode Register Data 1 Data 2     0x20 0x05 0xf9 0x88    There are a ton of opcodes/instructions, (but not as may as x86) 19 to be precise. Here’s a table of all the current instructions:\n   Opcode Instruction      0x10 store store reg reg2     Copy value from one reg to another   0x20 load load reg val     Load a value into a reg   0x30 add add reg val     Add value to reg   0x31 addr addr reg reg2     Adds reg2 to reg   0x40 sub sub reg val     Subtracts val from reg   0x41 subr subr reg reg2     Subtracts reg2 from reg   0x50 mul mul reg val     Multipy register by value   0x51 mulr mul reg reg2     Multiply reg by reg 2   0x60 div div reg val     Intiger divides the register by the value   0x61 divr div reg reg2     Initger devides reg by rg2   0xff prt prt 0x0000 0x0000     Print ascii value in p0 reg   0x0f scrn scrn 0x0000 val     Set pixel in x8 and y9 regs to the value (0: black) (1: white)   0xdd drw drw 0x0000 0x0000     Draw screen buffer   0xf0 cmp cmp reg reg2     Set cm reg to 0x0001 if bigger, 0x0000 if smaller, and 0xffff if their equal   0xb0 branch branch val label     Branch to loop if cm is val   0xb1 nbranch nbranch val label     Branch to loop if cm is not val   0xbb jump jump 0x0000 label     Jump to label   0x00 noop noop 0x000 0x000     Literally does nothing   0xfe halt halt 0x0000 0x0000     Halts the cpu    As you can see, I’ve spent way to much time on this.\nImplementing it: As I have not yet learned how to build an actual sim in logisim or similar software (so many sim-s!), I have implemented this ISA in python. After running assembler.py with a valid asembly file as an argument, a pickle file named rom.pic will appear. In order to run it, simply execute cpu.py for normal use, and slowpu.py for debugging.\nThis will give you an accurate emulation of the cpu using any assembly you want.\nExample programs: # Do some math: load r1 0x0002 load r2 0x0002 mulr r1 r2 This is a simple little program that, 1st, loads 2 into r1 and r2, and 2nd, multiplies r1 by r2. As you know, there are more interesting things you can do with programming. So here we gooooo!\n# setup r2 and r2 load r2 0x0005 load r1 0x0001 # setup h load p1 0x0068 .top # Print h prt 0x0000 0x0000 # Increment r1 add r1 0x0001 # compare and branch cmp r1 r2 nbranch 0x0001 top # # if it's done, write an g load p1 0x0067 prt 0x0000 0x0000 Wow, that’s a lot longer. This bit of code does something really fun.\n It sets up r1, r2, and p0 with the right values. p0 is the special register that saves an ascii code and prints it on a prt instruction. We define a label .top, this’ll come in help latter! We also print a h for debugging. We then increment r1 by 1. Fun stuff now! We then compare r1 and r2. If r1 is bigger than r2, then cm will be 0x0001.\nIf that’s not true, then we’ll jump back to .top, other wise we’ll print a g.  The output then looks like this:\nhhhhhg\nSo it worked! Magical branches are cool.\nBinaries: The last feature I’m going to talk about is the building into a binary thing. Here’s the hex representation of the binary for the math program:\n20 01 00 02 20 02 00 02 51 01 00 02 There we go! We can se the 20 on the beginging of every line. That is the opcode for load, and then we see the 2 register names, r1 and r2.\nThe last line starts with 51 which is the opcode for mulr, and then has the numbers for r1 and r2. So we can see that it would work on a theoretical CPU!\nThanks for reading,\n- L3gacy\n","wordCount":"769","inLanguage":"en","datePublished":"2021-05-13T15:53:43Z","dateModified":"2021-05-13T15:53:43Z","author":{"@type":"Person","name":"l3gacy"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://raleighwi.se/projects/super16/"},"publisher":{"@type":"Organization","name":"Raleigh Wise","logo":{"@type":"ImageObject","url":"https://raleighwi.se/images/favicon.ico"}}}</script></head><body class=dark id=top><script>localStorage.getItem("pref-theme")==="light"&&document.body.classList.remove('dark')</script><noscript><style type=text/css>#theme-toggle,.top-link{display:none}</style></noscript><header class=header><nav class=nav><div class=logo><a href=https://raleighwi.se accesskey=h title="Raleigh Wise (Alt + H)">Raleigh Wise</a>
<span class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)"><svg id="moon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg><svg id="sun" xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></span></div><ul id=menu onscroll=menu_on_scroll()><li><a href=https://raleighwi.se/search/ title="Search (Alt + /)" accesskey=/><span>Search</span></a></li><li><a href=https://raleighwi.se/projects title=Projects><span>Projects</span></a></li><li><a href=https://raleighwi.se/aboutme title="About me"><span>About me</span></a></li><li><a href=https://raleighwi.se/archives title=Postography><span>Postography</span></a></li><li><a href=https://ll.raleighwi.se title=Links><span>Links</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://raleighwi.se>Home</a>&nbsp;»&nbsp;<a href=https://raleighwi.se/projects/>Projects</a></div><h1 class=post-title>Super16</h1><div class=post-meta>May 13, 2021&nbsp;·&nbsp;4 min&nbsp;·&nbsp;l3gacy</div></header><div class=toc><details><summary accesskey=c title="(Alt + C)"><div class=details>Table of Contents</div></summary><div class=inner><ul><li><a href=#super16-what-is-it aria-label="Super16&amp;hellip; What is it?">Super16&mldr; What is it?</a><ul><li><a href=#features aria-label=Features:>Features:</a></li><li><a href=#missing-stuff aria-label="Missing stuff:">Missing stuff:</a></li><li><a href=#basic-design aria-label="Basic design:">Basic design:</a></li><li><a href=#implementing-it aria-label="Implementing it:">Implementing it:</a></li><li><a href=#example-programs aria-label="Example programs:">Example programs:</a></li><li><a href=#binaries aria-label=Binaries:>Binaries:</a></li></ul></li></ul></div></details></div><div class=post-content><h1 id=super16-what-is-it>Super16&mldr; What is it?<a hidden class=anchor aria-hidden=true href=#super16-what-is-it>#</a></h1><p>Super16 is my custom architechture for a theoretical CPU. It&rsquo;s on <a href=https://github.com/l3gacyb3ta/super16>github</a>!
I have designed the thing from the ground up, so here&rsquo;s an overview:</p><h2 id=features>Features:<a hidden class=anchor aria-hidden=true href=#features>#</a></h2><ul><li>Text-out support</li><li>7 16-bit registers</li><li>Binary compilation</li><li>16-bit data on every instruction</li><li>Built-in screen drawing (pixel by pixel)</li></ul><h2 id=missing-stuff>Missing stuff:<a hidden class=anchor aria-hidden=true href=#missing-stuff>#</a></h2><ul><li>Any support for memory, I mean who needs that?</li></ul><h2 id=basic-design>Basic design:<a hidden class=anchor aria-hidden=true href=#basic-design>#</a></h2><p>One instruction is composed of 32 bits, making up 3 catagories; Opcode, Register and data.
The opcode is two hexadecimal digits, the register is another two, and the data is a 4-digit
hexadecimal numbers split into two two-digit numbers.
Here is an example instruction loading <code>0xf988</code> into <code>r5</code>:</p><table><thead><tr><th>Opcode</th><th>Register</th><th>Data 1</th><th>Data 2</th></tr></thead><tbody><tr><td>0x20</td><td>0x05</td><td>0xf9</td><td>0x88</td></tr></tbody></table><p>There are a <em>ton</em> of opcodes/instructions, (but not as may as x86) 19 to be precise.
Here&rsquo;s a table of all the current instructions:</p><table><thead><tr><th>Opcode</th><th>Instruction</th><th></th></tr></thead><tbody><tr><td>0x10</td><td>store</td><td>store reg reg2</td></tr><tr><td></td><td></td><td>Copy value from one reg to another</td></tr><tr><td>0x20</td><td>load</td><td>load reg val</td></tr><tr><td></td><td></td><td>Load a value into a reg</td></tr><tr><td>0x30</td><td>add</td><td>add reg val</td></tr><tr><td></td><td></td><td>Add value to reg</td></tr><tr><td>0x31</td><td>addr</td><td>addr reg reg2</td></tr><tr><td></td><td></td><td>Adds reg2 to reg</td></tr><tr><td>0x40</td><td>sub</td><td>sub reg val</td></tr><tr><td></td><td></td><td>Subtracts val from reg</td></tr><tr><td>0x41</td><td>subr</td><td>subr reg reg2</td></tr><tr><td></td><td></td><td>Subtracts reg2 from reg</td></tr><tr><td>0x50</td><td>mul</td><td>mul reg val</td></tr><tr><td></td><td></td><td>Multipy register by value</td></tr><tr><td>0x51</td><td>mulr</td><td>mul reg reg2</td></tr><tr><td></td><td></td><td>Multiply reg by reg 2</td></tr><tr><td>0x60</td><td>div</td><td>div reg val</td></tr><tr><td></td><td></td><td>Intiger divides the register by the value</td></tr><tr><td>0x61</td><td>divr</td><td>div reg reg2</td></tr><tr><td></td><td></td><td>Initger devides reg by rg2</td></tr><tr><td>0xff</td><td>prt</td><td>prt 0x0000 0x0000</td></tr><tr><td></td><td></td><td>Print ascii value in p0 reg</td></tr><tr><td>0x0f</td><td>scrn</td><td>scrn 0x0000 val</td></tr><tr><td></td><td></td><td>Set pixel in x8 and y9 regs to the value (0: black) (1: white)</td></tr><tr><td>0xdd</td><td>drw</td><td>drw 0x0000 0x0000</td></tr><tr><td></td><td></td><td>Draw screen buffer</td></tr><tr><td>0xf0</td><td>cmp</td><td>cmp reg reg2</td></tr><tr><td></td><td></td><td>Set cm reg to 0x0001 if bigger, 0x0000 if smaller, and 0xffff if their equal</td></tr><tr><td>0xb0</td><td>branch</td><td>branch val label</td></tr><tr><td></td><td></td><td>Branch to loop if cm is val</td></tr><tr><td>0xb1</td><td>nbranch</td><td>nbranch val label</td></tr><tr><td></td><td></td><td>Branch to loop if cm is not val</td></tr><tr><td>0xbb</td><td>jump</td><td>jump 0x0000 label</td></tr><tr><td></td><td></td><td>Jump to label</td></tr><tr><td>0x00</td><td>noop</td><td>noop 0x000 0x000</td></tr><tr><td></td><td></td><td>Literally does nothing</td></tr><tr><td>0xfe</td><td>halt</td><td>halt 0x0000 0x0000</td></tr><tr><td></td><td></td><td>Halts the cpu</td></tr></tbody></table><p>As you can see, I&rsquo;ve spent <em>way</em> to much time on this.</p><h2 id=implementing-it>Implementing it:<a hidden class=anchor aria-hidden=true href=#implementing-it>#</a></h2><p>As I have not yet learned how to build an actual sim in logisim or similar software (so many sim-s!), I have implemented this ISA in python.
After running <code>assembler.py</code> with a valid asembly file as an argument,
a pickle file named rom.pic will appear.
In order to run it, simply execute <code>cpu.py</code> for normal use, and <code>slowpu.py</code> for debugging.<br>This will give you an accurate emulation of the cpu using any assembly you want.</p><h2 id=example-programs>Example programs:<a hidden class=anchor aria-hidden=true href=#example-programs>#</a></h2><pre><code># Do some math:

load r1 0x0002
load r2 0x0002
mulr r1 r2
</code></pre><p>This is a simple little program that, 1st, loads 2 into <code>r1</code> and <code>r2</code>, and 2nd, multiplies <code>r1</code> by <code>r2</code>.
As you know, there are more interesting things you can do with programming. So here we gooooo!</p><pre><code># setup r2 and r2
load r2 0x0005
load r1 0x0001
# setup h
load p1 0x0068
.top
# Print h
prt 0x0000 0x0000
# Increment r1
add r1 0x0001
# compare and branch
cmp r1 r2
nbranch 0x0001 top
#
# if it's done, write an g
load p1 0x0067
prt 0x0000 0x0000
</code></pre><p>Wow, that&rsquo;s a lot longer. This bit of code does something really fun.</p><ol><li>It sets up <code>r1</code>, <code>r2</code>, and <code>p0</code> with the right values.
<code>p0</code> is the special register that saves an ascii code and prints it on a <code>prt</code>
instruction.</li><li>We define a label <code>.top</code>, this&rsquo;ll come in help latter! We also print a h for debugging.</li><li>We then increment <code>r1</code> by 1.</li><li>Fun stuff now! We then compare <code>r1</code> and <code>r2</code>. If <code>r1</code> is bigger
than <code>r2</code>, then <code>cm</code> will be <code>0x0001</code>.<br>If that&rsquo;s <em>not</em> true, then we&rsquo;ll jump back to <code>.top</code>, other wise we&rsquo;ll print a g.</li></ol><p>The output then looks like this:<br><code>hhhhhg</code><br>So it worked! Magical branches are cool.</p><h2 id=binaries>Binaries:<a hidden class=anchor aria-hidden=true href=#binaries>#</a></h2><p>The last feature I&rsquo;m going to talk about is the building into a binary thing.
Here&rsquo;s the hex representation of the binary for the math program:</p><pre><code>20 01 00 02
20 02 00 02
51 01 00 02
</code></pre><p>There we go! We can se the <code>20</code> on the beginging of every line.
That is the opcode for <code>load</code>, and then we see the 2 register names, <code>r1</code> and <code>r2</code>.<br>The last line starts with <code>51</code> which is the opcode for <code>mulr</code>, and then has the numbers for <code>r1</code> and <code>r2</code>.
So we can see that it would work on a theoretical CPU!</p><p>Thanks for reading,</p><p>- L3gacy</p></div><footer class=post-footer><ul class=post-tags><li><a href=https://raleighwi.se/tags/cpu/>cpu</a></li><li><a href=https://raleighwi.se/tags/emulator/>emulator</a></li><li><a href=https://raleighwi.se/tags/isa/>ISA</a></li><li><a href=https://raleighwi.se/tags/s16/>S16</a></li></ul><div class=share-buttons><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on twitter" href="https://twitter.com/intent/tweet/?text=Super16&url=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f&hashtags=cpu%2cemulator%2cISA%2cS16"><svg viewBox="0 0 512 512"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM195.519 424.544c135.939.0 210.268-112.643 210.268-210.268.0-3.218.0-6.437-.153-9.502 14.406-10.421 26.973-23.448 36.935-38.314-13.18 5.824-27.433 9.809-42.452 11.648 15.326-9.196 26.973-23.602 32.49-40.92-14.252 8.429-30.038 14.56-46.896 17.931-13.487-14.406-32.644-23.295-53.946-23.295-40.767.0-73.87 33.104-73.87 73.87.0 5.824.613 11.494 1.992 16.858-61.456-3.065-115.862-32.49-152.337-77.241-6.284 10.881-9.962 23.601-9.962 37.088.0 25.594 13.027 48.276 32.95 61.456-12.107-.307-23.448-3.678-33.41-9.196v.92c0 35.862 25.441 65.594 59.311 72.49-6.13 1.686-12.72 2.606-19.464 2.606-4.751.0-9.348-.46-13.946-1.38 9.349 29.426 36.628 50.728 68.965 51.341-25.287 19.771-57.164 31.571-91.8 31.571-5.977.0-11.801-.306-17.625-1.073 32.337 21.15 71.264 33.41 112.95 33.41z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&url=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f&title=Super16&summary=Super16&source=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f"><svg viewBox="0 0 512 512"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on reddit" href="https://reddit.com/submit?url=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f&title=Super16"><svg viewBox="0 0 512 512"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f"><svg viewBox="0 0 512 512"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on whatsapp" href="https://api.whatsapp.com/send?text=Super16%20-%20https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f"><svg viewBox="0 0 512 512"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a><a target=_blank rel="noopener noreferrer" aria-label="share Super16 on telegram" href="https://telegram.me/share/url?text=Super16&url=https%3a%2f%2fraleighwi.se%2fprojects%2fsuper16%2f"><svg viewBox="2 2 28 28"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a></div></footer></article></main><footer class=footer></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)"><button class=top-link id=top-link type=button accesskey=g><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 12 6" fill="currentcolor"><path d="M12 6H0l6-6z"/></svg></button></a>
<script>window.onload=function(){localStorage.getItem("menu-scroll-position")&&(document.getElementById('menu').scrollLeft=localStorage.getItem("menu-scroll-position"))};function menu_on_scroll(){localStorage.setItem("menu-scroll-position",document.getElementById('menu').scrollLeft)}document.querySelectorAll('a[href^="#"]').forEach(a=>{a.addEventListener("click",function(b){b.preventDefault();var a=this.getAttribute("href").substr(1);window.matchMedia('(prefers-reduced-motion: reduce)').matches?document.querySelector(`[id='${decodeURIComponent(a)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(a)}']`).scrollIntoView({behavior:"smooth"}),a==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${a}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove('dark'),localStorage.setItem("pref-theme",'light')):(document.body.classList.add('dark'),localStorage.setItem("pref-theme",'dark'))})</script><script>document.querySelectorAll('pre > code').forEach(b=>{const c=b.parentNode.parentNode,a=document.createElement('button');a.classList.add('copy-code'),a.innerText='copy';function d(){a.innerText='copied!',setTimeout(()=>{a.innerText='copy'},2e3)}a.addEventListener('click',e=>{if('clipboard'in navigator){navigator.clipboard.writeText(b.textContent),d();return}const a=document.createRange();a.selectNodeContents(b);const c=window.getSelection();c.removeAllRanges(),c.addRange(a);try{document.execCommand('copy'),d()}catch(a){}c.removeRange(a)}),c.classList.contains("highlight")?c.appendChild(a):c.parentNode.firstChild==c||(b.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?b.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(a):b.parentNode.appendChild(a))})</script></body></html>