Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:08:08 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_jacobi_1d_imper_timing_routed.rpt
| Design       : kernel_jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 114 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.513        0.000                      0                 1602        0.100        0.000                      0                 1602        4.600        0.000                       0                  1006  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.513        0.000                      0                 1602        0.100        0.000                      0                 1602        4.600        0.000                       0                  1006  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 reg_148_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div3_fu_133/p_Result_i_i_reg_573_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.105ns (28.182%)  route 5.364ns (71.818%))
  Logic Levels:           20  (CARRY4=12 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1007, unset)         0.672     0.672    ap_clk
    SLICE_X13Y90         FDRE                                         r  reg_148_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  reg_148_reg[54]/Q
                         net (fo=18, routed)          0.910     1.851    grp_operator_double_div3_fu_133/Q[54]
    SLICE_X5Y89          LUT2 (Prop_lut2_I0_O)        0.068     1.919 f  grp_operator_double_div3_fu_133/tmp_9_reg_638[0]_i_8/O
                         net (fo=2, routed)           0.441     2.360    grp_operator_double_div3_fu_133/tmp_9_reg_638[0]_i_8_n_2
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.169     2.529 r  grp_operator_double_div3_fu_133/tmp_9_reg_638[0]_i_2/O
                         net (fo=66, routed)          0.605     3.134    grp_operator_double_div3_fu_133/icmp_fu_254_p2__8
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.053     3.187 f  grp_operator_double_div3_fu_133/tmp_9_reg_638[0]_i_18/O
                         net (fo=2, routed)           0.571     3.758    grp_operator_double_div3_fu_133/COUNT[6]
    SLICE_X2Y92          LUT5 (Prop_lut5_I0_O)        0.053     3.811 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__6_i_20/O
                         net (fo=61, routed)          1.016     4.827    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__6_i_20_n_2
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.065     4.892 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__0_i_27/O
                         net (fo=4, routed)           0.491     5.383    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__0_i_27_n_2
    SLICE_X8Y79          LUT6 (Prop_lut6_I1_O)        0.168     5.551 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_i_17/O
                         net (fo=4, routed)           0.923     6.474    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_i_17_n_2
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.064     6.538 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_i_6/O
                         net (fo=2, routed)           0.408     6.945    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_i_6_n_2
    SLICE_X3Y77          LUT5 (Prop_lut5_I2_O)        0.170     7.115 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.115    grp_operator_double_div3_fu_133/xf_V_3_fu_370_p3[12]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     7.348 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__1_n_2
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.406 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.406    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__2_n_2
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.464 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.464    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__3_n_2
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.522 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.522    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__4_n_2
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.580 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.580    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__5_n_2
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.638 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.638    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__6_n_2
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.696 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.696    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__7_n_2
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.754 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.754    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__8_n_2
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.812 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.812    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__9_n_2
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.870 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.870    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__10_n_2
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.928 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.928    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__11_n_2
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.141 r  grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__12/O[1]
                         net (fo=1, routed)           0.000     8.141    grp_operator_double_div3_fu_133/xf_V_fu_378_p2_carry__12_n_8
    SLICE_X3Y88          FDRE                                         r  grp_operator_double_div3_fu_133/p_Result_i_i_reg_573_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1007, unset)         0.638    10.638    grp_operator_double_div3_fu_133/ap_clk
    SLICE_X3Y88          FDRE                                         r  grp_operator_double_div3_fu_133/p_Result_i_i_reg_573_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.051    10.654    grp_operator_double_div3_fu_133/p_Result_i_i_reg_573_reg[2]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 reg_142_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_1d_cud_U16/din1_buf1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.529%)  route 0.081ns (38.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1007, unset)         0.283     0.283    ap_clk
    SLICE_X13Y79         FDRE                                         r  reg_142_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_142_reg[18]/Q
                         net (fo=2, routed)           0.081     0.465    kernel_jacobi_1d_cud_U16/reg_142_reg[63][18]
    SLICE_X12Y79         LUT3 (Prop_lut3_I0_O)        0.030     0.495 r  kernel_jacobi_1d_cud_U16/din1_buf1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.495    kernel_jacobi_1d_cud_U16/din1[18]
    SLICE_X12Y79         FDRE                                         r  kernel_jacobi_1d_cud_U16/din1_buf1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1007, unset)         0.298     0.298    kernel_jacobi_1d_cud_U16/ap_clk
    SLICE_X12Y79         FDRE                                         r  kernel_jacobi_1d_cud_U16/din1_buf1_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.096     0.394    kernel_jacobi_1d_cud_U16/din1_buf1_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X1Y33   kernel_jacobi_1d_cud_U16/kernel_jacobi_1d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X22Y77  kernel_jacobi_1d_cud_U16/kernel_jacobi_1d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X17Y87  kernel_jacobi_1d_cud_U16/kernel_jacobi_1d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C



