
*** Running vivado
    with args -log pointwise_conv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pointwise_conv.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pointwise_conv.tcl -notrace
Command: synth_design -top pointwise_conv -part xc7z020clg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19080 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 687.648 ; gain = 236.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 40 - type: integer 
	Parameter OUT_CHANNELS bound to: 48 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PARALLELISM bound to: 4 - type: integer 
	Parameter PARALLEL_GROUPS bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:29]
INFO: [Synth 8-251] Loaded 1920 weights for parallel pointwise convolution [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:132]
INFO: [Synth 8-251] Parallel Input[x]: Data=0xxxxx, InCh=x, Group=x [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:167]
INFO: [Synth 8-251] Parallel Accumulation: Group=x, OutCh[x-x] processed [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:186]
INFO: [Synth 8-251] Parallel Output[x]: Data=0xxxxx, Channel=x, Accumulator=0xxxxxxx [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:210]
WARNING: [Synth 8-639] system function call 'time' not supported [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:228]
INFO: [Synth 8-251] Parallel pointwise convolution completed at time 1'b0 [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:228]
INFO: [Synth 8-155] case statement is not full and has no default [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:272]
WARNING: [Synth 8-6014] Unused sequential element pixel_count_reg was removed.  [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:100]
WARNING: [Synth 8-6014] Unused sequential element output_active_reg was removed.  [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:105]
WARNING: [Synth 8-6014] Unused sequential element stage1_in_ch_reg was removed.  [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:109]
WARNING: [Synth 8-6014] Unused sequential element pixel_count_reg was removed.  [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:278]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv' (1#1) [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 923.922 ; gain = 473.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 923.922 ; gain = 473.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 923.922 ; gain = 473.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pointwise_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              PROCESSING |                               01 |                               01
            ACCUMULATING |                               10 |                               10
              DONE_STATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pointwise_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1110.148 ; gain = 659.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |pointwise_conv__GB0         |           1|     33050|
|2     |pointwise_conv__GB1         |           1|     30706|
|3     |pointwise_conv__GB2         |           1|     18014|
|4     |muxpart__448_pointwise_conv |           1|     30704|
|5     |muxpart__455_pointwise_conv |           1|     30704|
|6     |pointwise_conv__GB5         |           1|     31123|
|7     |pointwise_conv__GB6         |           1|     15040|
+------+----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 48    
	               16 Bit    Registers := 1925  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 276   
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1228  
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pointwise_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 48    
	               16 Bit    Registers := 1925  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 53    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 276   
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1228  
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pointwise_conv__GB0 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB0 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB1 has port P[0] driven by constant 1
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_group_reg[3:0]' into 'stage1_group_reg[3:0]' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:110]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:66]
INFO: [Synth 8-4471] merging register 'stage1_data_reg[15:0]' into 'stage1_data_reg[15:0]' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:66]
DSP Report: Generating DSP mult_results[2], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[2] is absorbed into DSP mult_results[2].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[2].
DSP Report: operator mult_results[2] is absorbed into DSP mult_results[2].
DSP Report: Generating DSP mult_results[1], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[1] is absorbed into DSP mult_results[1].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[1].
DSP Report: operator mult_results[1] is absorbed into DSP mult_results[1].
DSP Report: Generating DSP mult_results[0], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[0] is absorbed into DSP mult_results[0].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[0].
DSP Report: operator mult_results[0] is absorbed into DSP mult_results[0].
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port P[6] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port O39[1] driven by constant 1
WARNING: [Synth 8-3917] design pointwise_conv__GB2 has port O39[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulator_valid_reg[4] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'group_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:98]
DSP Report: Generating DSP mult_results[3], operation Mode is: A2*B2.
DSP Report: register parallel_weights_reg[3] is absorbed into DSP mult_results[3].
DSP Report: register stage1_data_reg is absorbed into DSP mult_results[3].
DSP Report: operator mult_results[3] is absorbed into DSP mult_results[3].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:28 . Memory (MB): peak = 1154.359 ; gain = 703.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pointwise_conv | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |pointwise_conv__GB0         |           1|     33092|
|2     |pointwise_conv__GB1         |           1|     30729|
|3     |pointwise_conv__GB2         |           1|     13559|
|4     |muxpart__448_pointwise_conv |           1|     30704|
|5     |muxpart__455_pointwise_conv |           1|     30704|
|6     |pointwise_conv__GB5         |           1|     15424|
|7     |pointwise_conv__GB6         |           1|     15040|
+------+----------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[19][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[18][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[17][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[16][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[21][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[20][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[23][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[22][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[27][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[26][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[28][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[31][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[30][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[25][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[24][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[5][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[4][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[7][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[6][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[13][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[12][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[15][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[14][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[9][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[8][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[11][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[10][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[33][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[35][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[34][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[39][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[38][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[37][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[36][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[43][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[42][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[47][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[46][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[45][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[44][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[21][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[20][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[17][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[16][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[23][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[22][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[19][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[18][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[28][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[25][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\accumulators_reg[24][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:32 . Memory (MB): peak = 1169.266 ; gain = 718.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pointwise_conv__GB0 |           1|     33042|
|2     |pointwise_conv__GB2 |           1|     13338|
|3     |pointwise_conv__GB5 |           1|       418|
|4     |pointwise_conv__GB6 |           1|     15040|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:41 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |pointwise_conv__GB0 |           1|      3825|
|2     |pointwise_conv__GB2 |           1|     13239|
|3     |pointwise_conv__GB5 |           1|       350|
|4     |pointwise_conv__GB6 |           1|     15040|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'output_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:287]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:287]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:48 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:48 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[5] with 1st driver pin 'input_ch_count_reg[5]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[5] with 2nd driver pin 'input_ch_count_reg[5]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[4] with 1st driver pin 'input_ch_count_reg[4]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[4] with 2nd driver pin 'input_ch_count_reg[4]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[3] with 1st driver pin 'input_ch_count_reg[3]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[3] with 2nd driver pin 'input_ch_count_reg[3]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[2] with 1st driver pin 'input_ch_count_reg[2]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[2] with 2nd driver pin 'input_ch_count_reg[2]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[1] with 1st driver pin 'input_ch_count_reg[1]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[1] with 2nd driver pin 'input_ch_count_reg[1]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[0] with 1st driver pin 'input_ch_count_reg[0]__0/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin input_ch_count[0] with 2nd driver pin 'input_ch_count_reg[0]/Q' [C:/intelFPGA/Final_Project/point/pointwise_conv.sv:298]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        6|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:49 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:49 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:49 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:49 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    10|
|3     |DSP48E1 |     1|
|4     |LUT1    |     9|
|5     |LUT2    |    28|
|6     |LUT3    |    58|
|7     |LUT4    |    33|
|8     |LUT5    |    84|
|9     |LUT6    |  2181|
|10    |MUXF7   |  1088|
|11    |MUXF8   |   544|
|12    |FDRE    |  8256|
|13    |IBUF    |  8218|
|14    |OBUF    |    24|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 20535|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:49 . Memory (MB): peak = 1169.668 ; gain = 718.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:06 ; elapsed = 00:02:50 . Memory (MB): peak = 1169.668 ; gain = 718.934
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:50 . Memory (MB): peak = 1169.668 ; gain = 718.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1169.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pointwise_conv' is not ideal for floorplanning, since the cellview 'pointwise_conv' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1221.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 16 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:16 . Memory (MB): peak = 1221.957 ; gain = 796.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1221.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/intelFPGA/Final_Project/point/project_1/project_1.runs/synth_1/pointwise_conv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pointwise_conv_utilization_synth.rpt -pb pointwise_conv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 15:37:03 2025...
