// Seed: 2575262409
`define pp_12 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  input id_11;
  inout id_10;
  inout id_9;
  output id_8;
  output id_7;
  inout id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_12;
  logic id_13 = id_3 ^ 1;
  logic id_14 = 1;
  initial begin
    #1 id_6 = id_10;
    id_6 <= id_10;
    id_7 <= 1;
    id_6 <= 1;
  end
endmodule
