# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-11.10"
module \unique_case
  attribute \src "dut.sv:1.34-1.39"
  wire input 1 \clock
  attribute \src "dut.sv:2.13-2.18"
  wire width 3 \state
  attribute \src "dut.sv:2.20-2.26"
  wire width 3 \random
  attribute \src "dut.sv:3.1-10.4"
  attribute \always_ff 1
  process $proc$dut.sv:3$1
    sync posedge \clock
  end
end
