Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Jul 11 12:11:42 2025
| Host         : artixThinkpad running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36701)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111566)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36701)
----------------------------
 There are 36701 register/latch pins with no clock driven by root clock pin: Clock_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111566)
-----------------------------------------------------
 There are 111566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0               111568          inf        0.000                      0               111568           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay        111568 Endpoints
Min Delay        111568 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][45]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.200ns  (logic 0.828ns (3.569%)  route 22.372ns (96.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.333    23.200    A/row/memory[127]_59
    SLICE_X97Y57         FDCE                                         r  A/row/memory_reg[127][45]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][52]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.200ns  (logic 0.828ns (3.569%)  route 22.372ns (96.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.333    23.200    A/row/memory[127]_59
    SLICE_X97Y57         FDCE                                         r  A/row/memory_reg[127][52]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][57]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.200ns  (logic 0.828ns (3.569%)  route 22.372ns (96.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.333    23.200    A/row/memory[127]_59
    SLICE_X97Y57         FDCE                                         r  A/row/memory_reg[127][57]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][58]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.200ns  (logic 0.828ns (3.569%)  route 22.372ns (96.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.333    23.200    A/row/memory[127]_59
    SLICE_X97Y57         FDCE                                         r  A/row/memory_reg[127][58]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][61]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.200ns  (logic 0.828ns (3.569%)  route 22.372ns (96.431%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.333    23.200    A/row/memory[127]_59
    SLICE_X97Y57         FDCE                                         r  A/row/memory_reg[127][61]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][60]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.019ns  (logic 0.828ns (3.597%)  route 22.191ns (96.403%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.151    23.019    A/row/memory[127]_59
    SLICE_X96Y63         FDCE                                         r  A/row/memory_reg[127][60]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][62]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.019ns  (logic 0.828ns (3.597%)  route 22.191ns (96.403%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.151    23.019    A/row/memory[127]_59
    SLICE_X96Y63         FDCE                                         r  A/row/memory_reg[127][62]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][63]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.019ns  (logic 0.828ns (3.597%)  route 22.191ns (96.403%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          8.151    23.019    A/row/memory[127]_59
    SLICE_X96Y63         FDCE                                         r  A/row/memory_reg[127][63]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/DOUT_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.743ns  (logic 1.402ns (6.164%)  route 21.341ns (93.836%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       20.040    20.496    A/row/count_reg[2]
    SLICE_X86Y69         MUXF7 (Prop_muxf7_S_O)       0.292    20.788 r  A/row/DOUT_reg[62]_i_23/O
                         net (fo=1, routed)           0.000    20.788    A/row/DOUT_reg[62]_i_23_n_0
    SLICE_X86Y69         MUXF8 (Prop_muxf8_I1_O)      0.088    20.876 r  A/row/DOUT_reg[62]_i_9/O
                         net (fo=1, routed)           1.301    22.177    A/row/DOUT_reg[62]_i_9_n_0
    SLICE_X94Y61         LUT6 (Prop_lut6_I1_O)        0.319    22.496 r  A/row/DOUT[62]_i_3/O
                         net (fo=1, routed)           0.000    22.496    A/row/DOUT[62]_i_3_n_0
    SLICE_X94Y61         MUXF7 (Prop_muxf7_I1_O)      0.247    22.743 r  A/row/DOUT_reg[62]_i_1/O
                         net (fo=1, routed)           0.000    22.743    A/row/memory[0]_250[62]
    SLICE_X94Y61         FDCE                                         r  A/row/DOUT_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/row/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/row/memory_reg[127][50]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.512ns  (logic 0.828ns (3.678%)  route 21.684ns (96.322%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE                         0.000     0.000 r  A/row/count_reg[2]/C
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  A/row/count_reg[2]/Q
                         net (fo=1085, routed)       11.236    11.692    A/row/count_reg[2]
    SLICE_X82Y59         LUT2 (Prop_lut2_I1_O)        0.124    11.816 f  A/row/memory[0][63]_i_4/O
                         net (fo=17, routed)          1.950    13.766    A/row/memory[0][63]_i_4_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  A/row/memory[127][63]_i_2/O
                         net (fo=1, routed)           0.853    14.743    A/row/memory_reg[127]_60
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124    14.867 r  A/row/memory[127][63]_i_1/O
                         net (fo=64, routed)          7.645    22.512    A/row/memory[127]_59
    SLICE_X107Y70        FDCE                                         r  A/row/memory_reg[127][50]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.053     0.181    <hidden>
    SLICE_X41Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/D2/UART_TX_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/D1/TX_FIFO_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  PC/D2/UART_TX_DATA_reg[5]/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PC/D2/UART_TX_DATA_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    PC/D1/TX_FIFO_reg[7]_0[5]
    SLICE_X38Y61         FDRE                                         r  PC/D1/TX_FIFO_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/D1/SM3_stato_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/D1/TX_FIFO_LOADED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE                         0.000     0.000 r  PC/D1/SM3_stato_reg/C
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/D1/SM3_stato_reg/Q
                         net (fo=3, routed)           0.068     0.209    PC/D1/SM3_stato
    SLICE_X29Y58         FDRE                                         r  PC/D1/TX_FIFO_LOADED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/alu/c_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/alu/DOUT_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE                         0.000     0.000 r  A/alu/c_reg[18]/C
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A/alu/c_reg[18]/Q
                         net (fo=1, routed)           0.087     0.228    A/alu/c[18]
    SLICE_X50Y49         FDCE                                         r  A/alu/DOUT_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC/D5/MEMORY_reg[48]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PC/D5/DATA_OUT_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE                         0.000     0.000 r  PC/D5/MEMORY_reg[48]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PC/D5/MEMORY_reg[48]/Q
                         net (fo=1, routed)           0.087     0.228    PC/D5/MEMORY[48]
    SLICE_X30Y61         FDRE                                         r  PC/D5/DATA_OUT_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/alu/c_reg[52]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/alu/DOUT_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDCE                         0.000     0.000 r  B/alu/c_reg[52]/C
    SLICE_X27Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/alu/c_reg[52]/Q
                         net (fo=1, routed)           0.091     0.232    B/alu/c[52]
    SLICE_X26Y56         FDCE                                         r  B/alu/DOUT_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cl/CNTRL_CUR_ROW_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/multiplier_b/ROW_SELECT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.982%)  route 0.109ns (46.018%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE                         0.000     0.000 r  CNT/cl/CNTRL_CUR_ROW_reg[0]/C
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CNT/cl/CNTRL_CUR_ROW_reg[0]/Q
                         net (fo=2, routed)           0.109     0.237    CNT/multiplier_b/D[0]
    SLICE_X39Y59         FDCE                                         r  CNT/multiplier_b/ROW_SELECT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/cl/CNTRL_CUR_ROW_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/multiplier_b/ROW_SELECT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.174%)  route 0.113ns (46.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE                         0.000     0.000 r  CNT/cl/CNTRL_CUR_ROW_reg[4]/C
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CNT/cl/CNTRL_CUR_ROW_reg[4]/Q
                         net (fo=2, routed)           0.113     0.241    CNT/multiplier_b/D[4]
    SLICE_X39Y59         FDCE                                         r  CNT/multiplier_b/ROW_SELECT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CNT/multiplier_a/COL_SELECT_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A/cl/B_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDCE                         0.000     0.000 r  CNT/multiplier_a/COL_SELECT_reg[1]/C
    SLICE_X40Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CNT/multiplier_a/COL_SELECT_reg[1]/Q
                         net (fo=1, routed)           0.101     0.242    A/cl/B_addr_reg[9]_0[1]
    SLICE_X42Y58         FDCE                                         r  A/cl/B_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A/alu/DOUT_reg[44]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CNT/multiplier_a/TMP_RESULT_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE                         0.000     0.000 r  A/alu/DOUT_reg[44]/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A/alu/DOUT_reg[44]/Q
                         net (fo=1, routed)           0.116     0.244    CNT/multiplier_a/TMP_RESULT_reg[63]_1[44]
    SLICE_X47Y60         FDCE                                         r  CNT/multiplier_a/TMP_RESULT_reg[44]/D
  -------------------------------------------------------------------    -------------------





