
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001865                       # Number of seconds simulated
sim_ticks                                  1865301000                       # Number of ticks simulated
final_tick                                 1865301000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 251650                       # Simulator instruction rate (inst/s)
host_op_rate                                   385579                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72860156                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682440                       # Number of bytes of host memory used
host_seconds                                    25.60                       # Real time elapsed on the host
sim_insts                                     6442521                       # Number of instructions simulated
sim_ops                                       9871248                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           78912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           72960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             151872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        78912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78912                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2373                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           42305237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           39114331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81419567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      42305237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42305237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          42305237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          39114331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81419567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 151872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  151872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1865184000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.488798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.016039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.639883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          187     38.09%     38.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          119     24.24%     62.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48      9.78%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      6.72%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      3.05%     81.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.83%     83.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.83%     85.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      2.65%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           58     11.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          491                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     57350500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               101844250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24167.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42917.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        81.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     786002.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2070600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1070190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8617980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             20964600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2030880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        83614440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        43382880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        371978460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              568764510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            304.918313                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1813941250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3911500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14904000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1517693750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    112973000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      32485000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    183333750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   793155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8325240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59005440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24914700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3460800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       149461410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        74349600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        319965420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              641803725                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            344.075106                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1801468750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      6628500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      25098000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1280266750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    193618750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31896500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    327792500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  596599                       # Number of BP lookups
system.cpu.branchPred.condPredicted            596599                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             19468                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               486867                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   49733                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2727                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          486867                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299559                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           187308                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        10663                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3730603                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             920459                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7357189                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      596599                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             349292                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2693047                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   39733                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  192                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1849                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    865235                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4966                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3635536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.129710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.513012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1733747     47.69%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   148310      4.08%     51.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   160424      4.41%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169860      4.67%     60.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    72531      2.00%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   127824      3.52%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   114377      3.15%     69.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    83773      2.30%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1024690     28.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3635536                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.159920                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.972118                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   551786                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1516123                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1078348                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                469413                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  19866                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11122213                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  19866                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   755968                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  289090                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1331                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1335034                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1234247                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11022028                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14082                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 649186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 410639                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  57155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11650545                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25651784                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10731463                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8628448                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10488435                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1162110                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 92                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             93                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2487898                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1932190                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              535076                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            358711                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           103188                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10862575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 460                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10548053                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3146                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          991787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1152546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            450                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3635536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.901375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.179353                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              583012     16.04%     16.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              530499     14.59%     30.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              632817     17.41%     48.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              537844     14.79%     62.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              486812     13.39%     76.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              381446     10.49%     86.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              219452      6.04%     92.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              142034      3.91%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              121620      3.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3635536                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   21619     30.13%     30.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 12710     17.71%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     47.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  31050     43.27%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   643      0.90%     92.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              5728      7.98%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8647      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5389053     51.09%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   12      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     51.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2724190     25.83%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1079957     10.24%     87.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              284554      2.70%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          834899      7.92%     97.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         226713      2.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10548053                       # Type of FU issued
system.cpu.iq.rate                           2.827439                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71758                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006803                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           14983579                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6329729                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5608506                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             9822967                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            5525349                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4852782                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5689944                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4921220                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           319299                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       157553                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          333                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        49790                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        21549                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            64                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  19866                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  126329                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 21002                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10863035                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1670                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1932190                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               535076                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                211                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9874                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11137                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            333                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5941                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        18254                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                24195                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10503047                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1904331                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             45006                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2412808                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   532455                       # Number of branches executed
system.cpu.iew.exec_stores                     508477                       # Number of stores executed
system.cpu.iew.exec_rate                     2.815375                       # Inst execution rate
system.cpu.iew.wb_sent                       10471176                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10461288                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7843092                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13043169                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.804182                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.601318                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          991885                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             19642                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3496492                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.823186                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.175769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1298406     37.13%     37.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       563070     16.10%     53.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       207814      5.94%     59.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       275364      7.88%     67.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       183501      5.25%     72.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        67266      1.92%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        80059      2.29%     76.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        52326      1.50%     78.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       768686     21.98%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3496492                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6442521                       # Number of instructions committed
system.cpu.commit.committedOps                9871248                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2259923                       # Number of memory references committed
system.cpu.commit.loads                       1774637                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     500063                       # Number of branches committed
system.cpu.commit.fp_insts                    4654317                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6194280                       # Number of committed integer instructions.
system.cpu.commit.function_calls                38433                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1045      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4983360     50.48%     50.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              10      0.00%     50.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2626889     26.61%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1014055     10.27%     87.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267708      2.71%     90.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       760582      7.71%     97.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       217578      2.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9871248                       # Class of committed instruction
system.cpu.commit.bw_lim_events                768686                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13590939                       # The number of ROB reads
system.cpu.rob.rob_writes                    21865884                       # The number of ROB writes
system.cpu.timesIdled                             710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           95067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6442521                       # Number of Instructions Simulated
system.cpu.committedOps                       9871248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.579060                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.579060                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.726938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.726938                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10258942                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4789283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8044011                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4509296                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2065032                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1796800                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3849243                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1947                       # number of replacements
system.cpu.dcache.tags.tagsinuse           492.878202                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4087962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2459                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1662.448963                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1857287500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   492.878202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.962653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962653                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          166                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8194695                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8194695                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1559577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1559577                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       484400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         484400                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2043977                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2043977                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2043977                       # number of overall hits
system.cpu.dcache.overall_hits::total         2043977                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3191                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          891                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4082                       # number of overall misses
system.cpu.dcache.overall_misses::total          4082                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     99951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     99951000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     73731499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73731499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    173682499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    173682499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    173682499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    173682499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1562768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1562768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       485291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       485291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2048059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2048059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2048059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2048059                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002042                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001836                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001836                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001993                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001993                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31322.782827                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31322.782827                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82751.401796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82751.401796                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42548.382901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42548.382901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42548.382901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42548.382901                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          532                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1461                       # number of writebacks
system.cpu.dcache.writebacks::total              1461                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1618                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1619                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          890                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2463                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     44299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44299500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     72807499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72807499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    117106999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    117106999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    117106999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    117106999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001834                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001203                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28162.428481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28162.428481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81806.178652                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81806.178652                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47546.487617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47546.487617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47546.487617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47546.487617                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               864                       # number of replacements
system.cpu.icache.tags.tagsinuse           487.127964                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1727020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1258.760933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   487.127964                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.951422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3462315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3462315                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       863510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          863510                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        863510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           863510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       863510                       # number of overall hits
system.cpu.icache.overall_hits::total          863510                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1725                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1725                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1725                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1725                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1725                       # number of overall misses
system.cpu.icache.overall_misses::total          1725                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    152275999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152275999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    152275999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152275999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    152275999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152275999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       865235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       865235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       865235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       865235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       865235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       865235                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001994                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001994                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001994                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001994                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001994                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001994                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88275.941449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88275.941449                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88275.941449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88275.941449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88275.941449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88275.941449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          730                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.153846                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          864                       # number of writebacks
system.cpu.icache.writebacks::total               864                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          349                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          349                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          349                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          349                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          349                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          349                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1376                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1376                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1376                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1376                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1376                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1376                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    127090999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127090999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    127090999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127090999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    127090999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127090999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001590                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001590                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001590                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001590                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001590                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001590                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 92362.644622                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92362.644622                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 92362.644622                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92362.644622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 92362.644622                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92362.644622                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1848.422034                       # Cycle average of tags in use
system.l2.tags.total_refs                        8522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.591235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1052.457438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        795.964596                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.128474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.097164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.225637                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.289673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    108533                       # Number of tag accesses
system.l2.tags.data_accesses                   108533                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1461                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1461                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              860                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                136                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1311                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   136                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1319                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1455                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  136                       # number of overall hits
system.l2.overall_hits::cpu.data                 1319                       # number of overall hits
system.l2.overall_hits::total                    1455                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 878                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1234                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             262                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1234                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1140                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2374                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1234                       # number of overall misses
system.l2.overall_misses::cpu.data               1140                       # number of overall misses
system.l2.overall_misses::total                  2374                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     71339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      71339500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    123555500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    123555500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     28153500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     28153500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     123555500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      99493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        223048500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    123555500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     99493000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       223048500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1461                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          860                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1370                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3829                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1370                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3829                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.990971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990971                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.900730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900730                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.166561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166561                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.900730                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.463603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620005                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.900730                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.463603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620005                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81252.277904                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81252.277904                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100126.012966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100126.012966                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 107456.106870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107456.106870                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100126.012966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 87274.561404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93954.717776                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100126.012966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 87274.561404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93954.717776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            878                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1234                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          262                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2374                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     62559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     62559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    111225500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111225500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     25533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    111225500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     88093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    199318500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    111225500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     88093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    199318500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.990971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.900730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.166561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166561                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.900730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.463603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.900730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.463603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620005                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71252.277904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71252.277904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90134.116694                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90134.116694                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 97456.106870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97456.106870                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90134.116694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 77274.561404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83958.930076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90134.116694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 77274.561404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83958.930076                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1495                       # Transaction distribution
system.membus.trans_dist::ReadExReq               878                       # Transaction distribution
system.membus.trans_dist::ReadExResp              878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2373                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2900000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12589500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         6650                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2818                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1865301000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1461                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          864                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             486                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             886                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1573                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       250880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 393792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               6                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3818     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5650000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2062999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3690500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
