Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Mar 29 20:24:11 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_control_sets -verbose -file top_VGA_control_sets_placed.rpt
| Design       : top_VGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           24 |
| No           | No                    | Yes                    |              81 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |             202 |           79 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------+----------------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------+----------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_iologic/s_pbsync                         | reset_i_IBUF                     |                2 |              5 |
|  clk_i_IBUF_BUFG | i_iologic/E[0]                             | reset_i_IBUF                     |                4 |             10 |
|  clk_i_IBUF_BUFG | i_vgacontroller/s_enable_reg_n_0           | reset_i_IBUF                     |                4 |             10 |
|  clk_i_IBUF_BUFG | i_vgacontroller/s_pixelvertical[9]_i_1_n_0 | reset_i_IBUF                     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_sourcemultiplexer/updown_s5_out          | reset_i_IBUF                     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_vgacontroller/p_0_in                     | i_vgacontroller/red_o[3]_i_1_n_0 |                4 |             12 |
|  clk_i_IBUF_BUFG | i_memory2/pixelcount_s[0]_i_1_n_0          | reset_i_IBUF                     |                4 |             14 |
|  clk_i_IBUF_BUFG | i_iologic/s_swsync[15]_i_1_n_0             | reset_i_IBUF                     |                6 |             16 |
|  clk_i_IBUF_BUFG | i_sourcemultiplexer/tempspeed_v0           |                                  |                8 |             17 |
|  clk_i_IBUF_BUFG | i_vgacontroller/addr_rom1_o_reg[16]        | reset_i_IBUF                     |                5 |             17 |
|  clk_i_IBUF_BUFG | i_vgacontroller/pixelcount_1_s_reg[0]      | reset_i_IBUF                     |                5 |             17 |
|  clk_i_IBUF_BUFG | i_vgacontroller/pixelcount_2_s             | reset_i_IBUF                     |                5 |             17 |
|  clk_i_IBUF_BUFG | i_sourcemultiplexer/speed_s[20]_i_1_n_0    | reset_i_IBUF                     |                6 |             17 |
|  clk_i_IBUF_BUFG | i_sourcemultiplexer/position_vertical2     | reset_i_IBUF                     |               10 |             18 |
|  clk_i_IBUF_BUFG | i_sourcemultiplexer/position_horizontal2   | reset_i_IBUF                     |               12 |             20 |
|  clk_i_IBUF_BUFG | i_iologic/Q[4]                             | reset_i_IBUF                     |                6 |             21 |
|  clk_i_IBUF_BUFG |                                            |                                  |               24 |             31 |
|  clk_i_IBUF_BUFG |                                            | reset_i_IBUF                     |               32 |             81 |
+------------------+--------------------------------------------+----------------------------------+------------------+----------------+


