module Cont_top(
    input clk,
    input pulso,
    input sel,
    input reset,
    output [3:0] an,
    output [6:0] segs
    );
	 
	 wire clk10,clkdef;
	 wire [3:0] num0,num1,num2,num3;
	 
	 clk10MHz clk1(clk,clk10);
	 
	 mux2_1 #(1) mux(clk10,pulso,sel,clkdef);
	 
	 Cont_0_9999 cont(clkdef,reset,num0,num1,num2,num3);
	 
	 Simult7segs disp(clk,num0,num1,num2,num3,an,segs);	  	 


endmodule