
---------- Begin Simulation Statistics ----------
final_tick                                  513319500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716924                       # Number of bytes of host memory used
host_op_rate                                   248376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.69                       # Real time elapsed on the host
host_tick_rate                               76733533                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      954464                       # Number of instructions simulated
sim_ops                                       1661544                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000513                       # Number of seconds simulated
sim_ticks                                   513319500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               167041                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             12791                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            179793                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              84116                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          167041                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            82925                       # Number of indirect misses.
system.cpu.branchPred.lookups                  204309                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11423                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6941                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    771921                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   627228                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             12832                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     125137                       # Number of branches committed
system.cpu.commit.bw_lim_events                113954                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             334                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          469510                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               954464                       # Number of instructions committed
system.cpu.commit.committedOps                1661544                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       826696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.009861                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.866691                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       436032     52.74%     52.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        94230     11.40%     64.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        44380      5.37%     69.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        62728      7.59%     77.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        35436      4.29%     81.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        16620      2.01%     83.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         9318      1.13%     84.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        13998      1.69%     86.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113954     13.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       826696                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     491708                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9212                       # Number of function calls committed.
system.cpu.commit.int_insts                   1313688                       # Number of committed integer instructions.
system.cpu.commit.loads                        206300                       # Number of loads committed
system.cpu.commit.membars                         144                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8651      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1096897     66.02%     66.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2224      0.13%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4556      0.27%     66.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          72503      4.36%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             96      0.01%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2008      0.12%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           27853      1.68%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3836      0.23%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6879      0.41%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           781      0.05%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        69315      4.17%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         5552      0.33%     78.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1058      0.06%     78.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        50915      3.06%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          111773      6.73%     88.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          50392      3.03%     91.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        94527      5.69%     96.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        51708      3.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1661544                       # Class of committed instruction
system.cpu.commit.refs                         308400                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      954464                       # Number of Instructions Simulated
system.cpu.committedOps                       1661544                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.075619                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.075619                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                346299                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2293865                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   197398                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    317478                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  12958                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 22951                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      250308                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           323                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      110816                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            71                       # TLB misses on write requests
system.cpu.fetch.Branches                      204309                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    158224                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        660798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4429                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1351074                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           252                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   25916                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.199007                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             222917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              95539                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.316015                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             897084                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.683887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.482571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   520748     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15466      1.72%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17417      1.94%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    33380      3.72%     65.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20669      2.30%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29603      3.30%     71.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18211      2.03%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    15445      1.72%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   226145     25.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               897084                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    758177                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   456704                       # number of floating regfile writes
system.cpu.idleCycles                          129556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15876                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   144981                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.906372                       # Inst execution rate
system.cpu.iew.exec_refs                       361982                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     110800                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  135231                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                270905                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                483                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2838                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               119473                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2131001                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                251182                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             28251                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1957158                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1209                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 27679                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12958                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29554                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           302                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41305                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        64605                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        17373                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            164                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12315                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3561                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2409825                       # num instructions consuming a value
system.cpu.iew.wb_count                       1938436                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599322                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1444262                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.888136                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1944115                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2328271                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1227337                       # number of integer regfile writes
system.cpu.ipc                               0.929697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.929697                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14582      0.73%      0.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1334594     67.22%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2256      0.11%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4874      0.25%     68.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               78509      3.95%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 110      0.01%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2617      0.13%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                32574      1.64%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 5716      0.29%     74.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7654      0.39%     74.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1582      0.08%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           70696      3.56%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            5876      0.30%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1060      0.05%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          52331      2.64%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               153338      7.72%     89.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               58965      2.97%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          104336      5.26%     97.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53719      2.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1985409                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  528949                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1057111                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       519257                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             602934                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23488                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011830                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   19955     84.96%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.03%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    207      0.88%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    167      0.71%     86.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.04%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   11      0.05%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 6      0.03%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 1      0.00%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              334      1.42%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1505      6.41%     94.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   819      3.49%     98.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               263      1.12%     99.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              205      0.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1465366                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3838566                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1419179                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1997671                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2130084                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1985409                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 917                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          469456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4287                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            583                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       637495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        897084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.213181                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.565363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              421093     46.94%     46.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               55849      6.23%     53.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               62698      6.99%     60.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               75299      8.39%     68.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               74921      8.35%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               67524      7.53%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               67719      7.55%     91.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               41199      4.59%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30782      3.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          897084                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.933890                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      158266                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           267                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12919                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5381                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               270905                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              119473                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  699048                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                          1026640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  225301                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1992120                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  17866                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   210431                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2652                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4319                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5413353                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2237439                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2676771                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    324714                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  86303                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  12958                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                113770                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   684651                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            827101                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2773607                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9910                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                293                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     93581                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            315                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2843796                       # The number of ROB reads
system.cpu.rob.rob_writes                     4333309                       # The number of ROB writes
system.cpu.timesIdled                            1356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1234                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1853                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3099                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1702                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1702                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3655                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         6585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        15047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       270016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       421824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       421824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7723                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.003496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.059028                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7696     99.65%     99.65% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7723                       # Request fanout histogram
system.membus.reqLayer2.occupancy            27614500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12576750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28488500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         342848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             494272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       151424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        151424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        78976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           78976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1234                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1234                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         294989768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         667903713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             962893481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    294989768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        294989768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153853497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153853497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153853497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        294989768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        667903713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1116746977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090961750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          187                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          187                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               17731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2854                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3076                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              159                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     99183750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               241833750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13036.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31786.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.621268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.786045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.501772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          896     36.65%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          678     27.73%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274     11.21%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          152      6.22%     81.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           86      3.52%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           66      2.70%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      1.47%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      1.39%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          223      9.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2445                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.647059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.845286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.034868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            110     58.82%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            50     26.74%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      9.63%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      1.60%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.60%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.53%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           187                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.262032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.733823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              163     87.17%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.67%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      7.49%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.14%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           187                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 486912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  494272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               196864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       948.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       379.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    962.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    383.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     513313000                       # Total gap between requests
system.mem_ctrls.avgGap                      47533.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       339904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       194624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 286386938.349312663078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 662168493.501610636711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 379147879.634418725967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     77660500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    164173250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12087949500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32823.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30646.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3929762.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9853200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5218125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27981660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8539920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        204003000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         25322880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          320870385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.089024                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     63908750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    432510750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7689780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4060650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26339460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7334100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        208238670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         21756000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          315370260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.374206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54527250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    441892250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       513319500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       155164                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           155164                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       155164                       # number of overall hits
system.cpu.icache.overall_hits::total          155164                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3060                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3060                       # number of overall misses
system.cpu.icache.overall_misses::total          3060                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189395999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189395999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189395999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189395999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       158224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       158224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       158224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       158224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019340                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019340                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019340                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019340                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61894.117320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61894.117320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61894.117320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61894.117320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1750                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1853                       # number of writebacks
system.cpu.icache.writebacks::total              1853                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153925500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153925500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153925500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014953                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014953                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014953                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014953                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65057.269653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65057.269653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65057.269653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65057.269653                       # average overall mshr miss latency
system.cpu.icache.replacements                   1853                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       155164                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          155164                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3060                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189395999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189395999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       158224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       158224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019340                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019340                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61894.117320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61894.117320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153925500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65057.269653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65057.269653                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.518910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               99043                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.421251                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.518910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.928748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.928748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            318814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           318814                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       290290                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           290290                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       290290                       # number of overall hits
system.cpu.dcache.overall_hits::total          290290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20535                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20535                       # number of overall misses
system.cpu.dcache.overall_misses::total         20535                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1082051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1082051500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1082051500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1082051500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       310825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       310825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       310825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       310825                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52693.036280                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52693.036280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52693.036280                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52693.036280                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19485                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          795                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.383562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1234                       # number of writebacks
system.cpu.dcache.writebacks::total              1234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    334306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    334306500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    334306500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    334306500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62405.544148                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62405.544148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62405.544148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62405.544148                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4333                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       189884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          189884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    979936000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    979936000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       208709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       208709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.090197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52055.033201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52055.033201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    234158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    234158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64065.253078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64065.253078                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100406                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102115500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       102116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       102116                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59716.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59716.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100148000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58841.363102                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58841.363102                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    513319500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           931.963832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.822525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   931.963832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.910121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.910121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            627007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           627007                       # Number of data accesses

---------- End Simulation Statistics   ----------
