// Seed: 3461886442
module module_0;
  logic [7:0] id_1 = id_1;
  wire id_2;
  ;
  assign id_1[-1'h0] = id_2;
  wire [1 'b0 : 1] id_3 = id_3;
  uwire id_4 = -1;
  wire id_5 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd84
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout reg id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 ();
  always id_10 = #id_21 id_20;
  xor primCall (
      id_1, id_10, id_13, id_14, id_15, id_16, id_18, id_19, id_20, id_3, id_4, id_6, id_8
  );
  wire  [  id_2  :  (  1  ?  1  :  -1  )  ]  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
endmodule
