Source Block: oh/elink/hdl/etx_protocol.v@161:171@HdlStmAssign

   //#######################################
   //# Wait propagation circuit backwards
   //########################################	      
   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;
   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;
  
endmodule // etx_protocol
// Local Variables:
// verilog-library-directories:("." "../../common/hdl")
// End:

Diff Content:
- 166    assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;
+ 166    assign tx_wait     = tx_wr_wait  | tx_rd_wait;
+ 166    reg 	     tx_wait_reg;   
+ 166    always @ (posedge clk)
+ 166      tx_wait_reg <=tx_wait;
+ 166    assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust
+ 166    assign etx_rd_wait = (tx_rd_wait | tx_ack_wait );// & ~adjust  ;//& ~adjust
+ 166    assign etx_wait    = etx_wr_wait | etx_rd_wait;   

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/etx_protocol.v@160:170
  

   //#######################################
   //# Wait propagation circuit backwards
   //########################################	      
   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;
   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;
  
endmodule // etx_protocol
// Local Variables:
// verilog-library-directories:("." "../../common/hdl")

