$date
	Sun Oct 23 07:37:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#35418
b110 &
b110 %
1$
b110 !
1"
#35419
0"
#35422
b11 &
b11 %
#35426
b1010 &
b1010 %
#35430
b101 &
b101 %
#35434
b10000 &
b10000 %
#35438
b1000 &
b1000 %
#35442
b100 &
b100 %
#35446
b10 &
b10 %
#35450
b1 &
b1 %
1#
#35454
b0 &
0#
b0 %
0$
#1043141
b1101 !
1"
#1043142
b1101 &
b1101 %
1$
#1043143
0"
#1043146
b101000 &
b101000 %
#1043150
b10100 &
b10100 %
#1043154
b1010 &
b1010 %
#1043158
b101 &
b101 %
#1043162
b10000 &
b10000 %
#1043166
b1000 &
b1000 %
#1043170
b100 &
b100 %
#1043174
b10 &
b10 %
#1043178
b1 &
b1 %
1#
#1043182
b0 &
0#
b0 %
0$
#2080692
b1011 !
1"
#2080694
b1011 &
b1011 %
1$
#2080695
0"
#2080698
b100010 &
b100010 %
#2080702
b10001 &
b10001 %
#2080706
b110100 &
b110100 %
#2080710
b11010 &
b11010 %
#2080714
b1101 &
b1101 %
#2080718
b101000 &
b101000 %
#2080722
b10100 &
b10100 %
#2080726
b1010 &
b1010 %
#2080730
b101 &
b101 %
#2080734
b10000 &
b10000 %
#2080738
b1000 &
b1000 %
#2080742
b100 &
b100 %
#2080746
b10 &
b10 %
#2080750
b1 &
1#
b1 %
#2080754
b0 &
b0 %
0#
0$
#4500012
