<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Robot: Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robot
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   63</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">   65</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>;   </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">   68</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>;  </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">   71</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a>;       </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">   74</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a>;       </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">   78</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a>;       </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">   81</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a>;       </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  uint32_t PLLR;       </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t PLLI2SM;    </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t PLLI2SP;    </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint32_t PLLI2SQ;    </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}RCC_PLLI2SInitTypeDef;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uint32_t PLLSAIM;    </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  uint32_t PLLSAIN;    </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  uint32_t PLLSAIP;    </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  uint32_t PLLSAIQ;    </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}RCC_PLLSAIInitTypeDef;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  RCC_PLLI2SInitTypeDef PLLI2S;  </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  RCC_PLLSAIInitTypeDef PLLSAI;  </div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  uint32_t PLLI2SDivQ;           </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  uint32_t PLLSAIDivQ;           </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  uint32_t Sai1ClockSelection;    </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  uint32_t Sai2ClockSelection;    </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  uint32_t I2sApb1ClockSelection;    </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  uint32_t I2sApb2ClockSelection;    </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  uint32_t SdioClockSelection;    </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  uint32_t CecClockSelection;      </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  uint32_t Fmpi2c1ClockSelection;  </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  uint32_t SpdifClockSelection;    </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  uint32_t Clk48ClockSelection;     </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  uint8_t TIMPresSelection;      </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  uint32_t PeriphClockSelection;   </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  uint32_t I2SClockSelection;      </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  uint32_t Lptim1ClockSelection;   </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  uint32_t Fmpi2c1ClockSelection;  </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  uint8_t TIMPresSelection;        </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  uint32_t PLLI2SM;    </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  uint32_t PLLI2SQ;    </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}RCC_PLLI2SInitTypeDef;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  RCC_PLLI2SInitTypeDef PLLI2S;  </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  uint32_t PLLDivR;              </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  uint32_t PLLI2SDivR;           </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                      </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint32_t I2sApb1ClockSelection;    </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  uint32_t I2sApb2ClockSelection;    </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  uint32_t SdioClockSelection;    </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uint32_t Fmpi2c1ClockSelection;  </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uint32_t Clk48ClockSelection;     </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  uint32_t Dfsdm1ClockSelection;    </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uint32_t Dfsdm1AudioClockSelection;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  uint32_t Dfsdm2ClockSelection;    </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  uint32_t Dfsdm2AudioClockSelection;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  uint32_t Lptim1ClockSelection;   </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  uint32_t SaiAClockSelection;     </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  uint32_t SaiBClockSelection;     </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  uint32_t PLLI2SSelection;      </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  uint8_t TIMPresSelection;      </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  uint32_t PLLI2SQ;    </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}RCC_PLLI2SInitTypeDef;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;{</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  uint32_t PLLSAIN;    </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  uint32_t PLLSAIP;    </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                 </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  uint32_t PLLSAIQ;    </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  uint32_t PLLSAIR;    </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}RCC_PLLSAIInitTypeDef;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  RCC_PLLI2SInitTypeDef PLLI2S;  </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  RCC_PLLSAIInitTypeDef PLLSAI;  </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  uint32_t PLLI2SDivQ;           </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  uint32_t PLLSAIDivQ;           </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  uint32_t PLLSAIDivR;           </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  uint8_t TIMPresSelection;      </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t Clk48ClockSelection;  </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  uint32_t SdioClockSelection;   </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  uint32_t PLLI2SM;    </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}RCC_PLLI2SInitTypeDef;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  RCC_PLLI2SInitTypeDef PLLI2S;  </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  uint8_t TIMPresSelection;        </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;}RCC_PeriphCLKInitTypeDef;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* Peripheral Clock source for STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB1        0x00000001U</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB2        0x00000002U</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000004U</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000008U</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000010U</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000020U</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000040U</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000080U</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1          0x00000100U</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1_AUDIO    0x00000200U</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx) || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM2          0x00000400U</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_DFSDM2_AUDIO    0x00000800U</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          0x00001000U</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAIA            0x00002000U</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAIB            0x00004000U</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/*------------------- Peripheral Clock source for STM32F410xx ----------------*/</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000002U</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000004U</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000008U</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          0x00000010U</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/*------------------- Peripheral Clock source for STM32F446xx ----------------*/</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB1        0x00000001U</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB2        0x00000002U</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI1            0x00000004U</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI2            0x00000008U</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CEC             0x00000040U</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         0x00000080U</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000100U</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000200U</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SPDIFRX         0x00000400U</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000800U</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">/*----------- Peripheral Clock source for STM32F469xx/STM32F479xx -------------*/</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LTDC            0x00000008U</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000040U</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CLK48           0x00000080U</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO            0x00000100U</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/*-------- Peripheral Clock source for STM32F42xxx/STM32F43xxx ---------------*/</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LTDC            0x00000008U</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000010U</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000020U</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000040U</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/*-------- Peripheral Clock source for STM32F40xxx/STM32F41xxx ---------------*/</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             0x00000001U</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             0x00000002U</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          0x00000004U</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             0x00000008U</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">    defined(STM32F479xx) </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_PLLI2S         0x00000000U</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT            0x00000001U</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_2                0x00000000U</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_4                0x00010000U</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_8                0x00020000U</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_16               0x00030000U</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV2                  0x00000002U</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV4                  0x00000004U</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV6                  0x00000006U</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV8                  0x00000008U</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV2                  0x00000002U</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV4                  0x00000004U</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV6                  0x00000006U</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV8                  0x00000008U</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLSAI             0x00000000U</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLI2S             0x00100000U</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_EXT                0x00200000U</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLSAI             0x00000000U</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLI2S             0x00400000U</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_EXT                0x00800000U</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_DSIPHY             0x00000000U</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_DSISEL)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSAI             0x00000000U</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1SRC)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSAI             0x00000000U</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI2SRC_0)</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI2SRC_1)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI2SRC)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLI2S          0x00000000U</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S1SRC)</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLI2S          0x00000000U</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S2SRC)</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1            0x00000000U</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK           ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI              ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_HSI                0x00000000U</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_LSE                ((uint32_t)RCC_DCKCFGR2_CECSEL)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLR           0x00000000U</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLI2SP        ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLI2SR            0x00000000U</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1ASRC_1)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0 | RCC_DCKCFGR_SAI1ASRC_1)</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLI2SR            0x00000000U</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0)</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1BSRC_1)</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0 | RCC_DCKCFGR_SAI1BSRC_1)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1           0x00000000U</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2S1       0x00000000U</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define RCC_DFSDM2AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM2ASEL)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define RCC_DFSDM2CLKSOURCE_PCLK2           0x00000000U</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define RCC_DFSDM2CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCLKSOURCE_PLLSRC          0x00000000U </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCLKSOURCE_EXT             ((uint32_t)RCC_PLLI2SCFGR_PLLI2SSRC)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2S1       0x00000000U</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM1ASEL)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_PCLK2           0x00000000U</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLI2S         0x00000000U</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S1SRC)</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLI2S         0x00000000U</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S2SRC)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1          0x00000000U</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK         ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLQ             0x00000000U</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define RCC_CLK48CLKSOURCE_PLLI2SQ          ((uint32_t)RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLR            0x00000000U</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_PCLK1              0x00000000U</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1          0x00000000U</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">    defined(STM32F423xx)</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||\</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">          STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            0x00000000U</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">          STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            0x00000000U</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_I2SCLK            RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">/*------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx --------*/</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">                                         UNUSED(tmpreg); \</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">                                         } while(0U)</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">                                         __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">                                         SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">                                         </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">                                         tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">                                         UNUSED(tmpreg); \</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">                                         } while(0U)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOJEN))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOKEN))</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2DEN))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE()       (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET) </span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET) </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) != RESET) </span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) != RESET)</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) != RESET) </span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET) </span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) </span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()             (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">                                                    __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">                                                    __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()) </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET) </span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET) </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) == RESET) </span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) == RESET)</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) == RESET) </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET) </span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) </span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()             (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">                                                     __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">                                                     __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"> #define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                        </div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET)</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET)</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET) </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)     </span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET) </span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET) </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)  </span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET) </span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET) </span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET) </span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET) </span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)  </span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET) </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET) </span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET) </span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI6EN))</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_LTDCEN))</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DSIEN))</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET) </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET) </span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) != RESET) </span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET) </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN))!= RESET)  </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN))== RESET)</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) == RESET)</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) != RESET)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) == RESET)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) != RESET)</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) == RESET)</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))  </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_FORCE_RESET()   (RCC-&gt;APB2RSTR |=  (RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM3LPEN))</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI6LPEN))</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |=  (RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/*----------------------------------- STM32F40xxx/STM32F41xxx-----------------*/</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">                                       } while(0U)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE()      do {                            \</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))  </span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">                                           __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">                                           __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">                                           __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">                                          } while(0U)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET)</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN))== RESET)</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET)</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;                                        </div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET) </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)   </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET) </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET) </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET) </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET) </span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET) </span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET) </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET) </span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE() (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FSMCEN))</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) != RESET) </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) == RESET) </span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET) </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET) </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET) </span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET) </span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET) </span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET) </span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET) </span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET) </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET) </span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET) </span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET) </span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET) </span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET) </span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET) </span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET) </span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)  </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET) </span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET) </span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET) </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  </div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)  </span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)  </span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET) </span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET) </span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET) </span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()       (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)  </span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;   </div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET() (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;                                          </div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">/*------------------------- STM32F401xE/STM32F401xC --------------------------*/</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE)</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)  </span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)  </span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)  </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)  </span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)  </span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  </span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;                                        </div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)   </span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET) </span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET) </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U) </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">/*-------------------------------- STM32F410xx -------------------------------*/</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_RNGEN))</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_RNGEN)) != RESET)</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;      </div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_RNGEN)) == RESET)</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">                                      } while(0U) </span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;                                        </div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCAPBEN))</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET) </span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) != RESET)</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET) </span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)  </span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET) </span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) == RESET)</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET) </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)  </span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)  </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_EXTITEN))</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)  </span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) != RESET)  </span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  </div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)  </span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) == RESET)  </span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_RNGRST))</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_RNGRST))</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))                                        </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_RNGLPEN))</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_RNGLPEN))</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))                                </span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))                                        </span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_EXTITLPEN))</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">/*-------------------------------- STM32F411xx -------------------------------*/</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) != RESET) </span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET) </span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET) </span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET) </span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET) </span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET) </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET) </span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET) </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET) </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET)  </span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)   </span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET) </span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;</div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET)  </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)   </span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)  </span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)   </span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;</div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;                                        </div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))                                        </span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">/*---------------------------------- STM32F446xx -----------------------------*/</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">                                        } while(0U)</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET) </span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET) </span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET) </span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET) </span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)  </span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET) </span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)  </span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN))!= RESET)  </span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET) </span></div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;</div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET) </span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET) </span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET) </span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET) </span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)  </span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET) </span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)  </span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)  </span></div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET) </span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;                                        </div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()    ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET) </span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET) </span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()   (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;</div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)  </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET) </span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) != RESET)</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;</div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)  </span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET) </span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) == RESET)</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span></div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;</div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;</div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET) </span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET) </span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)  </span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET) </span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET) </span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) != RESET)</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;</div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET) </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET) </span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)  </span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET) </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET) </span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) == RESET) </span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;</div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;</div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU) </span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;</div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;</div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()    (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;                                          </div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) </span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST)) </span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;</div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">/*-------STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx-------*/</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) </span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="preprocessor">                                      } while(0U)                                        </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;</div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div><div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)</span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;</div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="preprocessor">#if defined(STM32F423xx)</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;</div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_AESEN))</span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;                                        </div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;                                     </div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="preprocessor">                                              }while(0U)</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;                                        </div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="preprocessor">#if defined(STM32F423xx)</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) != RESET)</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) == RESET)</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;                                        </div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;          </div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)   </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)   </span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FSMCEN))</span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) != RESET) </span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET) </span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FSMCEN)) == RESET)</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                        </span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;</div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;                                        </div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;                                        </div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN)) </span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                 </span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCAPBEN))                                       </span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)   </span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN3EN))                                        </span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;                                        </div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET) </span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET) </span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET) </span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                            </span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) != RESET)                                    </span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET) </span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET) </span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) != RESET)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN))!= RESET)</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) != RESET)</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET) </span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET) </span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;</div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET) </span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                          </span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET) </span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCAPBEN)) == RESET)                                        </span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                           </span></div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET) </span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET) </span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_FMPI2C1EN)) == RESET)</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)                                        </span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) == RESET)</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET) </span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET)</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART9EN);\</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART9EN);\</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART10EN);\</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_UART10EN);\</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">                                      } while(0U)                                          </span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                   </span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">                                      } while(0U) </span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">                                      } while(0U)                                        </span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">                                      } while(0U) </span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">                                      } while(0U)                                         </span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">                                      } while(0U)</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_ENABLE() do { \</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg = 0x00U; \</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM2EN);\</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM2EN);\</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="preprocessor">                                      } while(0U)                                        </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160; </div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_UART9EN))</span></div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_UART10EN))                                        </span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_EXTITEN))</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))                                        </span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM1EN))</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM2EN))                                      </span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;</div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART9EN)) != RESET)</span></div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART10EN)) != RESET)                                        </span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) != RESET) </span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) != RESET)</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)                                    </span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) != RESET)</span></div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM2EN)) != RESET)                                  </span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART9EN)) == RESET) </span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_UART10EN)) == RESET)                                         </span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDIOEN)) == RESET) </span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_EXTITEN)) == RESET)</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)                                       </span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) == RESET)</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM2EN)) == RESET)                                       </span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;</div><div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l05352"></a><span class="lineno"> 5352</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;</div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;</div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;</div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#if defined(STM32F423xx)</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_AESRST))</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_AESRST))                                        </span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;                                        </div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;</div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;</div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U) </span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;</div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;</div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET()    (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"> </span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#if defined(STM32F412Cx)</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;</div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET()</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;</div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST)) </span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))                                        </span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST)) </span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST)) </span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))                                        </span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))                                        </span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                          </span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))                                        </span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN3RST))</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))                                        </span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST)) </span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))                                        </span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN3RST))</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))                                      </span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_UART9RST))</span></div><div class="line"><a name="l05487"></a><span class="lineno"> 5487</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_UART10RST))                                        </span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))                                        </span></div><div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                         </span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM2RST))</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_UART9RST))</span></div><div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_UART10RST))                                        </span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM1RST))</span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM2RST))</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;</div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#if defined(STM32F423xx)</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))                                        </span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_AESLPEN))</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;                                        </div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;</div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))                                        </span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))                                       </span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))                                        </span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))                                        </span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;</div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))                                        </span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                </span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))                                        </span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN3LPEN))</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))                                        </span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                     </span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;</div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_UART9LPEN))</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_UART10LPEN))                                        </span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))  </span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN)) </span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))                                        </span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM2LPEN))</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;                                        </div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_UART9LPEN))</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_UART10LPEN))                                        </span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_EXTITLPEN))</span></div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))    </span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM1LPEN))</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM2LPEN))</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">                                        </span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/*------------------------------- PLL Configuration --------------------------*/</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                      | \</span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)          | \</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)                      | \</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;<span class="preprocessor">                            ((__PLLR__) &lt;&lt; RCC_PLLCFGR_PLLR_Pos)))</span></div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;</div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431"> 5791</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \</span></div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| \</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                | \</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)    | \</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)))</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="preprocessor"> #endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;                             </div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">/*----------------------------PLLI2S Configuration ---------------------------*/</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;</div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;</div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || </span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">          STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)    \</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">                               ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">                               ((((__PLLI2SP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos) |\</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">      defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;</div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)    \</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">                               ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;</div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga5a2fa2687b621f6eda72457d09715298"> 5895</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                    \</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = (((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)  |\</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                                       |\</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">                                                                                                  ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">                                                                                                  ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos)))</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;</div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; 6U)  |\</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">                                                                                                 ((__PLLI2SQ__) &lt;&lt; 24U) |\</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">                                                                                                 ((__PLLI2SR__) &lt;&lt; 28U))</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor">   </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/*------------------------------ PLLSAI Configuration ------------------------*/</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)</span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)     \</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIM__)                                   | \</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">                               ((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)             | \</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">                               ((((__PLLSAIP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) | \</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos))) </span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;                                 </div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;</div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__) \</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)             |\</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">                                                   ((((__PLLSAIP__) &gt;&gt; 1U) -1U) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos) |\</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">                                                   ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)             |\</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">                                                   ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos)))</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">                                 </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;</div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                        \</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos)  | \</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)                      | \</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">                               ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos)))</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;</div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="comment">/*------------------- PLLSAI/PLLI2S Dividers Configuration -------------------*/</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(__PLLI2SDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, (__PLLI2SDivR__)-1U))</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(__PLLDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLDIVR, ((__PLLDivR__)-1U)&lt;&lt;8U))                                 </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;                                 </div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U))</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;</div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1U)&lt;&lt;8U))</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;</div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, (__PLLSAIDivR__)))</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;</div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">/*------------------------- Peripheral Clock selection -----------------------*/</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">    defined(STM32F479xx)</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__))</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;</div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;</div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC)))</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;                                 </div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;                                 </div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;</div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;</div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;</div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC))</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;</div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;</div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC))</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;</div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;</div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;</div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;</div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL))</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;</div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;</div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;</div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;</div><div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))</span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;      </div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;      </div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;</div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL))</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL))  </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;      </div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;</div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL))       </span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;      </div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;</div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM1_CLKSOURCE__))</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;</div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;</div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL, (__SOURCE__)))</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL))</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;</div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;</div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2_CONFIG(__DFSDM2_CLKSOURCE__)  MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM2_CLKSOURCE__))</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;</div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;</div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define __HAL_RCC_DFSDM2AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL, (__SOURCE__)))</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DFSDM2AUDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL))</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;      </div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;      </div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI_BLOCKA_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC))</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;</div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;      </div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI_BLOCKB_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC))</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;</div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))      </span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;      </div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;</div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;</div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;</div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_PLLI2SCFGR_PLLI2SSRC_BB = (__SOURCE__))</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;      </div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;</div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;</div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;</div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;</div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;</div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;</div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;</div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC, (__SOURCE__)))</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC))</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;</div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;</div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;</div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))</span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;      </div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;</div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))</span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;</div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\</span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="comment">          STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx  || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx ||\</span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="comment">          STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;</div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;</div><div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;</div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;</div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;</div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;</div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_IT() ((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;</div><div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;</div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;</div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;</div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = ENABLE)</span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = DISABLE)</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;</div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = ENABLE)</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = DISABLE)</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;</div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;</div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);</div><div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;<span class="keywordtype">void</span> HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);</div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;</div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div><div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;</div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\</span></div><div class="line"><a name="l06734"></a><span class="lineno"> 6734</span>&#160;<span class="preprocessor">    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\</span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor">    defined(STM32F423xx)</span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="keywordtype">void</span> HAL_RCCEx_SelectLSEMode(uint8_t Mode);</div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2S_SUPPORT)</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLI2S(<span class="keywordtype">void</span>);</div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2S_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI_SUPPORT)</span></div><div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit);</div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLSAI(<span class="keywordtype">void</span>);</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;</div><div class="line"><a name="l06753"></a><span class="lineno"> 6753</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l06755"></a><span class="lineno"> 6755</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="comment">/* --- CR Register ---*/</span>  </div><div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="comment">/* Alias word address of PLLSAION bit */</span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define RCC_PLLSAION_BIT_NUMBER       0x1CU</span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLSAION_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;</div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define PLLSAI_TIMEOUT_VALUE          2U  </span><span class="comment">/* Timeout value fixed to 2 ms  */</span><span class="preprocessor"></span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;</div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="comment">/* Alias word address of PLLI2SON bit */</span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;<span class="preprocessor">#define RCC_PLLI2SON_BIT_NUMBER    0x1AU</span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_BB         (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="comment">          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;</div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;<span class="comment">/* --- DCKCFGR Register ---*/</span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\</span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l06790"></a><span class="lineno"> 6790</span>&#160;<span class="preprocessor">    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\</span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;<span class="comment">/* Alias word address of TIMPRE bit */</span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_OFFSET            (RCC_OFFSET + 0x8CU)</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define RCC_TIMPRE_BIT_NUMBER          0x18U</span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F401xC ||\</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="comment">          STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="comment">          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;</div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="comment">/* --- CFGR Register ---*/</span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08U)</span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">/* Alias word address of I2SSRC bit */</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define RCC_I2SSRC_BIT_NUMBER      0x17U</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06809"></a><span class="lineno"> 6809</span>&#160;      </div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE       2U  </span><span class="comment">/* Timeout value fixed to 2 ms  */</span><span class="preprocessor"></span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;      </div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;<span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="comment">/* --- PLLI2SCFGR Register ---*/</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_OFFSET         (RCC_OFFSET + 0x84U)</span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="comment">/* Alias word address of PLLI2SSRC bit */</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define RCC_PLLI2SSRC_BIT_NUMBER      0x16U</span></div><div class="line"><a name="l06820"></a><span class="lineno"> 6820</span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SSRC_BB         (PERIPH_BB_BASE + (RCC_PLLI2SCFGR_OFFSET * 32U) + (RCC_PLLI2SSRC_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;      </div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE          2U  </span><span class="comment">/* Timeout value fixed to 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx | STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;</div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="comment">/* Alias word address of MCO1EN bit */</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define RCC_MCO1EN_BIT_NUMBER      0x8U</span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO1EN_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;</div><div class="line"><a name="l06830"></a><span class="lineno"> 6830</span>&#160;<span class="comment">/* Alias word address of MCO2EN bit */</span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define RCC_MCO2EN_BIT_NUMBER      0x9U</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO2EN_BIT_NUMBER * 4U))</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;</div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          2U  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;</div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((192U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((192U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))      </span></div><div class="line"><a name="l06854"></a><span class="lineno"> 6854</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="comment">         STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410Tx || STM32F410Cx || </span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">         STM32F410Rx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Cx || STM32F412Rx || </span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment">         STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor">    </span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;      </div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)</span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000007FU))</span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;</div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000007U))</span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;</div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000000FU))</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000001FU))</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;</div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000FFFU))</span></div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;</div><div class="line"><a name="l06882"></a><span class="lineno"> 6882</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x000001FFU))</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)</span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x000003FFU))</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;      </div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00007FFFU))</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;      </div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;</div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\</span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div><div class="line"><a name="l06899"></a><span class="lineno"> 6899</span>&#160;</div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE)     ((50U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432U))</span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;</div><div class="line"><a name="l06902"></a><span class="lineno"> 6902</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE)     ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;</div><div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;</div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;</div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||\</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||\</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||\</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_16))</span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="preprocessor">#if defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SM_VALUE(VALUE)   ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63U))</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160; </div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160;<span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l06922"></a><span class="lineno"> 6922</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l06923"></a><span class="lineno"> 6923</span>&#160;</div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;</div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;</div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||\</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||\</span></div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div><div class="line"><a name="l06938"></a><span class="lineno"> 6938</span>&#160;</div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;<span class="preprocessor">#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||\</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;</div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;  </div><div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||\</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||\</span></div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||\</span></div><div class="line"><a name="l06950"></a><span class="lineno"> 6950</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV8))</span></div><div class="line"><a name="l06951"></a><span class="lineno"> 6951</span>&#160;</div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIM_VALUE(VALUE)       ((VALUE) &lt;= 63U)</span></div><div class="line"><a name="l06953"></a><span class="lineno"> 6953</span>&#160;  </div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV8))</span></div><div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;</div><div class="line"><a name="l06959"></a><span class="lineno"> 6959</span>&#160;<span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||\</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;</div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||\</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160; </div><div class="line"><a name="l06969"></a><span class="lineno"> 6969</span>&#160;<span class="preprocessor">#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;                                              </div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor"> #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;</div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||\</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;</div><div class="line"><a name="l06986"></a><span class="lineno"> 6986</span>&#160;<span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div><div class="line"><a name="l06987"></a><span class="lineno"> 6987</span>&#160;<span class="preprocessor">                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))</span></div><div class="line"><a name="l06988"></a><span class="lineno"> 6988</span>&#160;</div><div class="line"><a name="l06989"></a><span class="lineno"> 6989</span>&#160;<span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;</div><div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||\</span></div><div class="line"><a name="l06993"></a><span class="lineno"> 6993</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))  </span></div><div class="line"><a name="l06994"></a><span class="lineno"> 6994</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;</div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE)            ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;</div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV8))</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160; </div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">                                              ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;</div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;</div><div class="line"><a name="l07010"></a><span class="lineno"> 7010</span>&#160;<span class="preprocessor">#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))</span></div><div class="line"><a name="l07012"></a><span class="lineno"> 7012</span>&#160;</div><div class="line"><a name="l07013"></a><span class="lineno"> 7013</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;<span class="preprocessor">                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;</div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="preprocessor">#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="preprocessor">    defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15U))</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;    </div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7U))</span></div><div class="line"><a name="l07022"></a><span class="lineno"> 7022</span>&#160;</div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLI2SCLKSOURCE_PLLSRC) || \</span></div><div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">                                            ((__SOURCE__) == RCC_PLLI2SCLKSOURCE_EXT))</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160; </div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="preprocessor">#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l07030"></a><span class="lineno"> 7030</span>&#160;                                              </div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"> #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;</div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;</div><div class="line"><a name="l07040"></a><span class="lineno"> 7040</span>&#160;<span class="preprocessor">#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\</span></div><div class="line"><a name="l07041"></a><span class="lineno"> 7041</span>&#160;<span class="preprocessor">                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLI2SQ))</span></div><div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;</div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;<span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;</div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="preprocessor">                                            ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;</div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S1) || \</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="preprocessor">                                                 ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S2))</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;</div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;<span class="preprocessor">#if defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2CLKSOURCE_PCLK2) || \</span></div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">                                            ((__SOURCE__) == RCC_DFSDM2CLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="preprocessor">#define IS_RCC_DFSDM2AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S1) || \</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">                                                 ((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S2))</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;</div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  ||\</span></div><div class="line"><a name="l07061"></a><span class="lineno"> 7061</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  ||\</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;</div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="preprocessor">#define IS_RCC_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIACLKSOURCE_PLLI2SR) ||\</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_EXT)     ||\</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLR)    ||\</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="preprocessor">#define IS_RCC_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIBCLKSOURCE_PLLI2SR) ||\</span></div><div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_EXT)     ||\</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLR)    ||\</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;</div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;<span class="preprocessor">#define IS_RCC_PLL_DIVR_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;</div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVR_VALUE(VALUE) ((1U &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32U))</span></div><div class="line"><a name="l07077"></a><span class="lineno"> 7077</span>&#160;</div><div class="line"><a name="l07078"></a><span class="lineno"> 7078</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;</div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l07083"></a><span class="lineno"> 7083</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \</span></div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="preprocessor">    defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;      </div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;</div><div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l07091"></a><span class="lineno"> 7091</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || \</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;<span class="comment">          STM32F412Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)      </span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)|| \</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;</div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;}</div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;</div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;</div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a4f9e0db99adb7afb9d2a87a2b4f433ab"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:81</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:63</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition   </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_def.h:55</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a2e8a73f7961f8d6570193c68daba88a6"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2e8a73f7961f8d6570193c68daba88a6">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:74</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_ae2047a6040de6fcd43e0033a7b09a226"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ae2047a6040de6fcd43e0033a7b09a226">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:78</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_adb1ffaed93a1680042e24b5442b90af4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#adb1ffaed93a1680042e24b5442b90af4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:71</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:68</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:65</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
