/*
 * Copyright (c) 2020-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */
#ifndef __CLK_CHAR_H
#define __CLK_CHAR_H

/* clk_crgctrl */
enum clk_crgctrl {
	CLKIN_SYS,
	CLKIN_SYS_SERDES,
	CLKIN_REF,
	CLK_FLL_SRC,
	CLK_PPLL1,
	CLK_PPLL2,
	CLK_PPLL3,
	CLK_PPLL5,
	CLK_PPLL7,
	CLK_SPLL,
	CLK_MODEM_BASE,
	CLK_ULPPLL_1,
	CLK_LBINTJPLL,
	CLK_AUPLL,
	CLK_SCPLL,
	CLK_FNPLL,
	CLK_PPLL_PCIE,
	CLK_PPLL_PCIE1,
	CLK_SDPLL,
	PCLK,
	CLK_GATE_PPLL1,
	CLK_GATE_PPLL2,
	CLK_DIV_PPLL2_B,
	CLK_GATE_PPLL2_B,
	CLK_GATE_PPLL3,
	CLK_GATE_PPLL7,
	CLK_GATE_PPLL0_MEDIA,
	CLK_GATE_PPLL1_MEDIA,
	CLK_GATE_PPLL2_MEDIA,
	CLK_GATE_PPLL2B_MEDIA,
	CLK_GATE_PPLL3_MEDIA,
	CLK_GATE_PPLL7_MEDIA,
	CLK_GATE_PPLL0_M2,
	CLK_GATE_PPLL1_M2,
	CLK_GATE_PPLL2_M2,
	CLK_GATE_PPLL2B_M2,
	CLK_GATE_PPLL3_M2,
	CLK_PPLL_EPS,
	CLK_GATE_HIFACE,
	CLK_SYS_INI,
	CLK_DIV_SYSBUS,
	CLK_DIV_CFGBUS,
	PCLK_GPIO0,
	PCLK_GPIO1,
	PCLK_GPIO2,
	PCLK_GPIO3,
	PCLK_GPIO4,
	PCLK_GPIO5,
	PCLK_GPIO6,
	PCLK_GPIO7,
	PCLK_GPIO8,
	PCLK_GPIO9,
	PCLK_GPIO10,
	PCLK_GPIO11,
	PCLK_GPIO12,
	PCLK_GPIO13,
	PCLK_GPIO14,
	PCLK_GPIO15,
	PCLK_GPIO16,
	PCLK_GPIO17,
	PCLK_GPIO18,
	PCLK_GPIO19,
	PCLK_GATE_WD0_HIGH,
	CLK_GATE_WD0_HIGH,
	PCLK_GATE_WD0,
	PCLK_GATE_WD1,
	ACLK_GATE_MEDIA_COMMON,
	ACLK_GATE_QIC_DSS,
	PCLK_GATE_MEDIA_COMMON,
	PCLK_GATE_QIC_DSS_CFG,
	PCLK_GATE_MMBUF_CFG,
	PCLK_GATE_DISP_QIC_SUBSYS,
	ACLK_GATE_DISP_QIC_SUBSYS,
	PCLK_GATE_DSS,
	CODECCSSI_MUX,
	CLK_GATE_CODECSSI,
	PCLK_GATE_CODECSSI,
	CLK_DIV_AOBUS_334M,
	CLK_DIV_AOBUS,
	CLK_FACTOR_TCXO,
	CLK_GATE_TIMER5_A,
	CLK_ANDGT_HSDT1_USBDP,
	CLK_DIV_HSDT1_USBDP,
	CLK_GATE_HSDT1_USBDP,
	HCLK_GATE_USB3OTG,
	CLK_MUX_USB_DOCK,
	PCLK_GATE_IOC,
	CLK_ATDVFS,
	ATCLK,
	ATCLK_TO_CPU,
	PCLK_DBG,
	PCLK_DIV_DBG,
	CLK_GATE_TIME_STAMP_GT,
	CLK_DIV_TIME_STAMP,
	CLK_GATE_TIME_STAMP,
	ACLK_GATE_PERF_STAT,
	PCLK_GATE_PERF_STAT,
	CLK_DIV_PERF_STAT,
	CLK_PERF_DIV_GT,
	CLK_GATE_PERF_STAT,
	CLK_GATE_PERF_CTRL,
	CLK_DIV_CSSYSDBG,
	CLK_GATE_CSSYSDBG,
	CLK_DIV_DMABUS,
	CLK_GATE_DMAC,
	CLK_GATE_DMA_IOMCU,
	CLK_GATE_ODT_ACPU,
	CLK_GATE_ODT_DEFLATE,
	CLK_GATE_TCLK_ODT,
	CLK_GATE_PFA_TFT,
	ACLK_GATE_DSS,
	CLK_SDIO_SYS,
	HCLK_GATE_SDIO,
	PCLK_GATE_DSI0,
	PCLK_GATE_DSI1,
	CLK_GATE_LDI0,
	CLK_GATE_VENC2,
	CLK_GATE_PPLL5,
	CLK_GATE_FD_FUNC,
	CLK_GATE_FDAI_FUNC,
	CLK_DIV_HSDT1BUS,
	CLK_ANDGT_SD_PERI,
	CLK_DIV_SD_PERI,
	CLK_GATE_SD_PERI,
	CLK_MUX_SD_PLL,
	CLK_DIV_SD,
	CLK_ANDGT_SD,
	CLK_SD_SYS,
	CLK_MUX_A53HPM,
	CLK_A53HPM_ANDGT,
	CLK_DIV_A53HPM,
	CLK_320M_PLL_GT,
	CLK_DIV_320M,
	CLK_GATE_UART4,
	PCLK_GATE_UART4,
	CLK_MUX_UARTH,
	CLK_DIV_UARTH,
	CLK_ANDGT_UARTH,
	CLK_GATE_UART5,
	PCLK_GATE_UART5,
	CLK_MUX_UARTL,
	CLK_DIV_UARTL,
	CLK_ANDGT_UARTL,
	CLK_GATE_UART0,
	PCLK_GATE_UART0,
	CLK_MUX_UART0,
	CLK_DIV_UART0,
	CLK_ANDGT_UART0,
	CLK_FACTOR_UART0,
	CLK_UART0_DBG,
	CLK_UART6,
	CLK_GATE_UART3,
	CLK_GATE_UART8,
	CLK_GATE_UART7,
	CLK_GATE_I2C2_ACPU,
	CLK_GATE_I2C3,
	CLK_GATE_I2C4,
	CLK_GATE_I2C6_ACPU,
	CLK_GATE_I2C7,
	PCLK_GATE_I2C2,
	PCLK_GATE_I2C3,
	PCLK_GATE_I2C4,
	PCLK_GATE_I2C6_ACPU,
	PCLK_GATE_I2C7,
	CLK_DIV_I2C,
	CLK_MUX_I2C,
	CLK_GATE_I2C0,
	CLK_GATE_I2C1,
	CLK_GATE_I2C2,
	CLK_ANDGT_I3C4,
	CLK_DIV_I3C4,
	CLK_GATE_I3C4,
	PCLK_GATE_I3C4,
	CLK_ANDGT_SPI1,
	CLK_DIV_SPI1,
	CLK_MUX_SPI1,
	CLK_GATE_SPI1,
	CLK_ANDGT_SPI4,
	CLK_DIV_SPI4,
	CLK_MUX_SPI4,
	CLK_GATE_SPI4,
	PCLK_GATE_SPI1,
	PCLK_GATE_SPI4,
	CLK_ANDGT_SPI6,
	CLK_DIV_SPI6,
	CLK_MUX_SPI6,
	CLK_GATE_SPI6,
	PCLK_GATE_SPI6,
	CLK_GATE_SPI0,
	CLK_FAC_180M,
	CLK_GATE_IOMCU_PERI0,
	CLK_GATE_SPI2,
	CLK_GATE_USB3OTG_REF,
	CLK_USB3_32K_DIV,
	CLK_FACTOR_USB3PHY_PLL,
	CLK_USB2PHY_REF_DIV,
	CLK_MUX_ULPI,
	CLK_GATE_ULPI_REF,
	CLK_HSDT1_EUSB_MUX,
	CLK_GATE_HSDT1_EUSB,
	CLK_GATE_ABB_USB,
	CLK_PCIE1PLL_SERDES,
	CLK_HSDT_SUBSYS_INI,
	PCLK_GATE_HSDT0_PCIE,
	PCLK_GATE_HSDT1_PCIE1,
	PCLK_DIV_PCIE,
	PCLK_ANDGT_PCIE,
	CLK_GATE_UFSPHY_REF,
	CLK_GATE_UFSIO_REF,
	CLK_GATE_AO_ASP,
	CLK_DIV_AO_ASP,
	CLK_MUX_AO_ASP,
	CLK_DIV_AO_ASP_GT,
	PCLK_GATE_PCTRL,
	CLK_ANDGT_PTP,
	CLK_DIV_PTP,
	CLK_GATE_BLPWM1,
	CLK_GATE_BLPWM,
	CLK_SYSCNT_DIV,
	CLK_GATE_GPS_REF,
	CLK_MUX_GPS_REF,
	CLK_GATE_MDM2GPS0,
	CLK_GATE_MDM2GPS1,
	CLK_GATE_MDM2GPS2,
	CLK_GATE_LDI1,
	PERI_VOLT_HOLD,
	PERI_VOLT_MIDDLE,
	PERI_VOLT_LOW,
	EPS_VOLT_HIGH,
	EPS_VOLT_MIDDLE,
	EPS_VOLT_LOW,
	VENC_VOLT_HOLD,
	VDEC_VOLT_HOLD,
	EDC_VOLT_HOLD,
	EFUSE_VOLT_HOLD,
	LDI0_VOLT_HOLD,
	SEPLAT_VOLT_HOLD,
	CLK_MUX_DPCTRL_16M,
	CLK_GT_DPCTRL_16M,
	CLK_DIV_DPCTRL_16M,
	CLK_GATE_DPCTRL_16M,
	CLK_MUX_DPCTR_PIXEL,
	CLK_ANDGT_DPCTR_PIXEL,
	CLK_DIV_DPCTR_PIXEL,
	CLK_GATE_DPCTRL_PIXEL,
	ACLK_GATE_DPCTRL,
	CLK_GATE_ISPFUNC3FREQ,
	CLK_GATE_ISPFUNC4FREQ,
	CLK_GATE_ISPFUNC5FREQ,
	CLK_GATE_ISPFUNC3,
	CLK_GATE_ISPFUNC4,
	CLK_GATE_ISPFUNC5,
	CLK_GT_ISP_I2C,
	CLK_DIV_ISP_I2C,
	CLK_GATE_ISP_I2C_MEDIA,
	CLK_GATE_ISP_SNCLK0,
	CLK_GATE_ISP_SNCLK1,
	CLK_GATE_ISP_SNCLK2,
	CLK_GATE_ISP_SNCLK3,
	CLK_ISP_SNCLK_MUX0,
	CLK_ISP_SNCLK_DIV0,
	CLK_ISP_SNCLK_MUX1,
	CLK_ISP_SNCLK_DIV1,
	CLK_ISP_SNCLK_MUX2,
	CLK_ISP_SNCLK_DIV2,
	CLK_ISP_SNCLK_MUX3,
	CLK_ISP_SNCLK_DIV3,
	CLK_ISP_SNCLK_FAC,
	CLK_ISP_SNCLK_ANGT,
	CLK_GATE_RXDPHY0_CFG,
	CLK_GATE_RXDPHY1_CFG,
	CLK_GATE_RXDPHY2_CFG,
	CLK_GATE_RXDPHY3_CFG,
	CLK_GATE_RXDPHY4_CFG,
	CLK_GATE_RXDPHY5_CFG,
	CLK_GATE_RXDPHY_CFG,
	CLK_DIV_RXDPHY_CFG,
	CLKANDGT_RXDPHY_CFG,
	CLK_GATE_TXDPHY0_CFG,
	CLK_GATE_TXDPHY0_REF,
	CLK_GATE_TXDPHY1_CFG,
	CLK_GATE_TXDPHY1_REF,
	CLKANDGT_RXDPHY_FLL,
	CLK_RXDPHY_FLL_DIV,
	CLK_MUX_RXDPHY_CFG,
	CLK_MEDIA_COMMON_SW,
	CLKANDGT_MEDIA_COMMON,
	CLK_MEDIA_COMMON_DIV,
	CLK_GATE_MEDIA_COMMONFREQ,
	CLK_GATE_MEDIA_COMMON,
	CLK_GATE_BRG,
	CLK_SW_AO_LOADMONITOR,
	PCLK_GATE_LOADMONITOR,
	CLK_GATE_LOADMONITOR,
	CLK_DIV_LOADMONITOR,
	CLK_GT_LOADMONITOR,
	PCLK_GATE_LOADMONITOR_L,
	CLK_GATE_LOADMONITOR_L,
	CLK_GATE_MEDIA_TCXO,
	CLK_GATE_IVP32DSP_COREFREQ,
	CLK_GATE_IVP32DSP_CORE,
	CLK_GATE_IVP1DSP_COREFREQ,
	CLK_GATE_IVP1DSP_CORE,
	CLK_GATE_ARPPFREQ,
	CLK_GATE_ARPP,
	CLK_ADE_FUNC_MUX,
	CLK_ANDGT_ADE_FUNC,
	CLK_DIV_ADE_FUNC,
	CLK_GATE_ADE_FUNCFREQ,
	CLK_GATE_ADE_FUNC,
	ACLK_GATE_ASC,
	CLK_GATE_DSS_AXI_MM,
	CLK_GATE_MMBUF,
	PCLK_GATE_MMBUF,
	CLK_SW_MMBUF,
	ACLK_DIV_MMBUF,
	PCLK_DIV_MMBUF,
	CLK_GATE_PFA_GT,
	CLK_DIV_PFA,
	CLK_GATE_PFA_REF,
	HCLK_GATE_PFA,
	CLK_GATE_PFA,
	CLK_GATE_DRA_REF,
	ACLK_GATE_DRA,
	OSC32K,
	OSC19M,
	CLK_480M,
	CLK_INVALID,
	AUTODIV_SYSBUS,
	AUTODIV_HSDT1BUS,
	AUTODIV_CFGBUS,
	AUTODIV_DMABUS,
	AUTODIV_ISP_DVFS,
	AUTODIV_ISP,
	CLK_GATE_ATDIV_HSDT1BUS,
	CLK_GATE_ATDIV_DMA,
	CLK_GATE_ATDIV_CFG,
	CLK_GATE_ATDIV_SYS,
	CLK_FPGA_1P92,
	CLK_FPGA_2M,
	CLK_FPGA_10M,
	CLK_FPGA_19M,
	CLK_FPGA_20M,
	CLK_FPGA_24M,
	CLK_FPGA_26M,
	CLK_FPGA_27M,
	CLK_FPGA_32M,
	CLK_FPGA_40M,
	CLK_FPGA_48M,
	CLK_FPGA_50M,
	CLK_FPGA_57M,
	CLK_FPGA_60M,
	CLK_FPGA_64M,
	CLK_FPGA_80M,
	CLK_FPGA_100M,
	CLK_FPGA_160M,
	PERI_VOLT_NO_AVS_L,
};


/* clk_hsdt_crg */
enum clk_hsdt_crg {
	CLK_GATE_PCIE0PLL,
	CLK_GATE_HSDT0_PCIE0_MCU,
	CLK_GATE_HSDT0_PCIE1_MCU,
	CLK_GATE_HSDT0_PCIE0_MCU_BUS,
	CLK_GATE_HSDT0_PCIE1_MCU_BUS,
	CLK_GATE_HSDT0_PCIE0_MCU_32K,
	CLK_GATE_HSDT0_PCIE1_MCU_32K,
	CLK_GATE_HSDT0_PCIE0_MCU_19P2,
	CLK_GATE_HSDT0_PCIE1_MCU_19P2,
	CLK_GATE_PCIEPHY_REF,
	CLK_GATE_PCIE1PHY_REF,
	PCLK_GATE_PCIE_SYS,
	PCLK_GATE_PCIE1_SYS,
	PCLK_GATE_PCIE_PHY,
	PCLK_GATE_PCIE1_PHY,
	ACLK_GATE_PCIE,
	CLK_GATE_HSDT_TCU,
	CLK_GATE_HSDT_TBU,
	CLK_GATE_PCIE1_TBU,
	ACLK_GATE_PCIE1,
};


/* clk_hsdt1_crg */
enum clk_hsdt1_crg {
	CLK_GATE_SDPLL,
	ACLK_GATE_USB3OTG,
	ACLK_GATE_USB3OTG_ASYNCBRG,
	CLK_ANDGT_SDIOPLL,
	CLK_DIV_SDIOPLL,
	CLK_SDIO_SYS_GT,
	CLK_MUX_SDIO_PLL,
	CLK_GATE_SDIO,
	CLK_GATE_SD,
	HCLK_GATE_SD,
	CLK_MUX_SD_SYS,
	CLK_ANDGT_SDPLL,
	CLK_DIV_SDPLL,
	CLK_SD_SYS_GT,
	CLK_GATE_USB31PHY_APB,
	HCLK_GATE_DCDR_MUX,
	CLK_GATE_HI_USB3_SUSPEND,
	CLK_GATE_USBDP_MCU_32K,
	CLK_GATE_SNP_USB3_SUSPEND,
	CLK_GATE_HSDT1_USBDP_MCU,
	CLK_GATE_HSDT1_USBDP_MCU_BUS,
	CLK_GATE_HI_USB3_SYS,
	ACLK_GATE_HI_USB3,
	ACLK_GATE_SNP_USB3,
	CLK_GATE_HSDT1_USBDP_MCU_19P2,
	PCLK_GATE_USB2PHY,
	CLK_GATE_HI_USB3CTRL_REF,
	CLK_GATE_SNP_USB3CTRL_REF,
	PCLK_GATE_USB_SCTRL,
	CLK_ANDGT_USB2PHY_REF,
	CLK_GATE_USB2PHY_REF,
	CLK_GATE_USBDP_AUX,
	CLKGT_USB2_ULPI,
	CLK_DIV_USB2_ULPI,
	CLK_GATE_USB2_ULPI,
	PCLK_GATE_DPCTRL,
};


/* clk_sctrl */
enum clk_sctrl {
	CLK_GATE_AUPLL,
	PCLK_GPIO20,
	PCLK_GPIO21,
	CLK_GATE_TIMER5_B,
	CLK_MUX_TIMER5_A,
	CLK_MUX_TIMER5_B,
	CLK_GATE_TIMER5,
	CLK_MUX_I2C9,
	CLK_ANDGT_I2C9,
	CLK_DIV_I2C9,
	CLK_GATE_I2C9,
	PCLK_GATE_I2C9,
	CLK_ANDGT_SPI3_ULPPLL,
	CLK_DIV_SPI3_ULPPLL,
	CLK_ANDGT_SPI3,
	CLK_DIV_SPI3,
	CLK_MUX_SPI3,
	CLK_GATE_SPI,
	PCLK_GATE_SPI,
	CLK_GATE_QIC_SPIDMA,
	CLK_ANDGT_SPI5_ULPPLL,
	CLK_DIV_SPI5_ULPPLL,
	CLK_ANDGT_SPI5,
	CLK_DIV_SPI5,
	CLK_MUX_SPI5,
	CLK_GATE_SPI5,
	PCLK_GATE_SPI5,
	CLK_ANDGT_32KPLL_PCIEAUX,
	CLK_DIV_32KPLL_PCIEAUX,
	CLK_MUX_PCIEAUX,
	CLK_GATE_HSDT0_PCIEAUX,
	CLK_GATE_PCIEAUX,
	CLK_GATE_PCIE1AUX,
	PCLK_GATE_RTC,
	PCLK_AO_GPIO0,
	PCLK_AO_GPIO1,
	PCLK_AO_GPIO2,
	PCLK_AO_GPIO3,
	PCLK_AO_GPIO4,
	PCLK_AO_GPIO5,
	PCLK_AO_GPIO6,
	PCLK_AO_GPIO29,
	PCLK_AO_GPIO30,
	PCLK_AO_GPIO31,
	PCLK_AO_GPIO32,
	PCLK_AO_GPIO33,
	PCLK_AO_GPIO34,
	PCLK_AO_GPIO35,
	PCLK_AO_GPIO36,
	CLK_ANDGT_BLPWM2,
	CLK_DIV_BLPWM2,
	CLK_GATE_BLPWM2,
	PCLK_GATE_SYSCNT,
	CLK_GATE_SYSCNT,
	CLKMUX_SYSCNT,
	CLKGT_ASP_CODEC,
	CLKDIV_ASP_CODEC,
	CLK_ASP_CODEC,
	CLK_GATE_ASP_SUBSYS,
	CLK_MUX_ASP_PLL,
	CLK_AO_ASP_32KPLL_MUX,
	CLK_GATE_ASP_TCXO,
	CLK_GATE_DP_AUDIO_PLL,
	CLKDIV_DP_AUDIO_PLL_AO,
	CLKGT_DP_AUDIO_PLL_AO,
	CLK_MUX_AO_CAMERA,
	CLK_ANDGT_AO_CAMERA,
	CLK_DIV_AO_CAMERA,
	CLK_GATE_AO_TOF,
	CLK_GATE_AO_CAMERA,
	PCLK_GATE_AO_LOADMONITOR,
	CLK_GATE_AO_LOADMONITOR,
	CLK_DIV_AO_LOADMONITOR,
	CLK_GT_AO_LOADMONITOR,
	CLK_ANDGT_OUT0,
	CLK_MUX_OUT0,
	CLK_DIV_OUT0,
	CLK_GATE_OUT0
};


/* clk_iomcu_crgctrl */
enum clk_iomcu_crgctrl {
	CLK_I2C1_GATE_IOMCU,
};


/* clk_media1_crg */
enum clk_media1_crg {
	CLK_DSS_TCXO,
	CLK_MUX_VIVOBUS,
	CLK_GATE_VIVOBUS_ANDGT,
	CLK_DIV_VIVOBUS,
	CLK_GATE_VIVOBUS,
	CLK_MUX_VDEC,
	CLK_ANDGT_VDEC,
	CLK_DIV_VDEC,
	CLK_GATE_VDECFREQ,
	PCLK_GATE_VDEC,
	ACLK_GATE_VDEC,
	CLK_MUX_ARPP,
	CLK_ANDGT_ARPP,
	CLK_DIV_ARPP,
	ACLK_GATE_JPG,
	PCLK_GATE_JPG,
	CLK_GATE_ATDIV_VIVO,
	CLK_GATE_ATDIV_VDEC,
};


/* clk_media2_crg */
enum clk_media2_crg {
	PCLK_GATE_ISP_QIC_SUBSYS,
	ACLK_GATE_ISP_QIC_SUBSYS,
	ACLK_GATE_ISP,
	CLK_GATE_VCODECBUS,
	CLK_GATE_VCODECBUS2DDR,
	CLK_DIV_VCODECBUS,
	CLK_GATE_VCODECBUS_GT,
	CLK_VCODEC_SYSPLL0,
	CLK_MUX_VCODECBUS,
	CLK_MUX_VENC,
	CLK_ANDGT_VENC,
	CLK_DIV_VENC,
	CLK_GATE_VENCFREQ,
	PCLK_GATE_VENC,
	ACLK_MUX_VENC,
	ACLK_ANDGT_VENC,
	ACLK_DIV_VENC,
	ACLK_GATE_VENCFREQ,
	CLK_MUX_ISPI2C,
	CLK_GATE_ISPI2C,
	CLK_GATE_ISP_SYS,
	CLK_MUX_ISPCPU,
	CLK_ANDGT_ISPCPU,
	CLK_DIV_ISPCPU,
	CLK_GATE_ISPCPUFREQ,
	CLK_ANDGT_ISP_I3C,
	CLK_DIV_ISP_I3C,
	CLK_GATE_ISP_I3C,
	CLK_GATE_IVP32DSP_TCXO,
	CLK_MUX_IVP32DSP_CORE,
	CLK_ANDGT_IVP32DSP_CORE,
	CLK_DIV_IVP32DSP_CORE,
	CLK_GATE_AUTODIV_VCODECBUS,
	CLK_GATE_ATDIV_VENC,
};


/* clk_pctrl */


/* clk_xfreqclk */
enum clk_xfreqclk {
	CLK_CLUSTER0,
	CLK_CLUSTER1,
	CLK_G3D0,
	CLK_DDRC_FREQ0,
	CLK_DDRC_MAX0,
	CLK_DDRC_MIN0,
	CLK_L1BUS_MIN0,
};


/* clk_pmuctrl */
enum clk_pmuctrl {
	CLK_GATE_ABB_192,
	CLK_PMU32KA,
	CLK_PMU32KB,
	CLK_PMU32KC,
	CLK_PMUAUDIOCLK,
	CLK_EUSB_38M4,
};


/* clk_interactive */
/* clk_dvfs */
enum clk_dvfs {
	CLK_GATE_EDC0,
	CLK_GATE_VDEC,
	CLK_GATE_VENC,
	CLK_GATE_ISPFUNC,
	CLK_GATE_JPG_FUNC,
	ACLK_GATE_VENC,
	CLK_GATE_EDC0_MEM,
	CLK_GATE_VDEC_MEM,
	CLK_GATE_VENC_MEM,
	CLK_GATE_ISPFUNC_MEM,
	CLK_GATE_JPG_FUNC_MEM,
	ACLK_GATE_VENC_MEM,
	CLK_GATE_ISPCPU,
};

/* clk_fast_dvfs_media1 */
enum clk_fast_dvfs_media1 {
	CLK_GATE_EDC0FREQ,
	CLK_GATE_JPG_FUNCFREQ,
};

/* clk_fast_dvfs_media2 */
enum clk_fast_dvfs_media2 {
	CLK_GATE_ISPFUNCFREQ,
	CLK_GATE_ISPFUNC2FREQ,
};

#endif /* __CLK_CHAR_H */
