{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 12:18:24 2018 " "Info: Processing started: Fri Jun 01 12:18:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vuaparalela -c vuaparalela --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vuaparalela -c vuaparalela --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "c0 c\[4\] 11.257 ns Longest " "Info: Longest tpd from source pin \"c0\" to destination pin \"c\[4\]\" is 11.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns c0 1 PIN PIN_141 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_141; Fanout = 3; PIN Node = 'c0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/VUA Paralela/vuaparalela.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.056 ns) + CELL(0.275 ns) 6.181 ns c~3 2 COMB LCCOMB_X1_Y6_N28 2 " "Info: 2: + IC(5.056 ns) + CELL(0.275 ns) = 6.181 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = 'c~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { c0 c~3 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/VUA Paralela/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.577 ns c~5 3 COMB LCCOMB_X1_Y6_N24 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 6.577 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 1; COMB Node = 'c~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { c~3 c~5 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/VUA Paralela/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.271 ns) 7.095 ns c~6 4 COMB LCCOMB_X1_Y6_N18 1 " "Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 7.095 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'c~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { c~5 c~6 } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/VUA Paralela/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(2.808 ns) 11.257 ns c\[4\] 5 PIN PIN_47 0 " "Info: 5: + IC(1.354 ns) + CELL(2.808 ns) = 11.257 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'c\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.162 ns" { c~6 c[4] } "NODE_NAME" } } { "vuaparalela.vhd" "" { Text "D:/CircuitoLógicoAula/Projetos_CL/VUA Paralela/vuaparalela.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.354 ns ( 38.68 % ) " "Info: Total cell delay = 4.354 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.903 ns ( 61.32 % ) " "Info: Total interconnect delay = 6.903 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.257 ns" { c0 c~3 c~5 c~6 c[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.257 ns" { c0 {} c0~combout {} c~3 {} c~5 {} c~6 {} c[4] {} } { 0.000ns 0.000ns 5.056ns 0.246ns 0.247ns 1.354ns } { 0.000ns 0.850ns 0.275ns 0.150ns 0.271ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 12:18:25 2018 " "Info: Processing ended: Fri Jun 01 12:18:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
