--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 81590 paths analyzed, 359 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.067ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X25Y23.F1), 3935 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_9_1
                                                       vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.G3      net (fanout=4)        0.685   vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y13.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y13.F5       Tbxf5                 0.510   text_unit/Mmux_font_bit_4_f5
                                                       text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y12.FXINB    net (fanout=1)        0.000   text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y27.BX      net (fanout=2)        0.396   rgb_next<2>7
    SLICE_X18Y27.X       Tbxx                  0.699   N116
                                                       rgb_next<2>195_SW1
    SLICE_X25Y23.F1      net (fanout=1)        0.667   N116
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.056ns (6.159ns logic, 6.897ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.056ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_9_1
                                                       vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.G3      net (fanout=4)        0.685   vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y12.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y12.F5       Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y27.BX      net (fanout=2)        0.396   rgb_next<2>7
    SLICE_X18Y27.X       Tbxx                  0.699   N116
                                                       rgb_next<2>195_SW1
    SLICE_X25Y23.F1      net (fanout=1)        0.667   N116
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.056ns (6.159ns logic, 6.897ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.017ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg_9_1
                                                       vga_sync_unit/h_count_reg_9_1
    SLICE_X17Y18.G2      net (fanout=4)        0.702   vga_sync_unit/h_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y12.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y12.F5       Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y27.BX      net (fanout=2)        0.396   rgb_next<2>7
    SLICE_X18Y27.X       Tbxx                  0.699   N116
                                                       rgb_next<2>195_SW1
    SLICE_X25Y23.F1      net (fanout=1)        0.667   N116
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.017ns (6.103ns logic, 6.914ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X25Y23.F2), 2822 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_9_1
                                                       vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.G3      net (fanout=4)        0.685   vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y13.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y13.F5       Tbxf5                 0.510   text_unit/Mmux_font_bit_4_f5
                                                       text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y12.FXINB    net (fanout=1)        0.000   text_unit/Mmux_font_bit_4_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y26.F4      net (fanout=2)        0.033   rgb_next<2>7
    SLICE_X18Y26.X       Tilo                  0.660   N115
                                                       rgb_next<2>195_SW0
    SLICE_X25Y23.F2      net (fanout=1)        0.868   N115
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.855ns (6.120ns logic, 6.735ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.855ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_9_1
                                                       vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.G3      net (fanout=4)        0.685   vga_sync_unit/v_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y12.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y12.F5       Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y26.F4      net (fanout=2)        0.033   rgb_next<2>7
    SLICE_X18Y26.X       Tilo                  0.660   N115
                                                       rgb_next<2>195_SW0
    SLICE_X25Y23.F2      net (fanout=1)        0.868   N115
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.855ns (6.120ns logic, 6.735ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.816ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.029 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg_9_1
                                                       vga_sync_unit/h_count_reg_9_1
    SLICE_X17Y18.G2      net (fanout=4)        0.702   vga_sync_unit/h_count_reg_9_1
    SLICE_X17Y18.Y       Tilo                  0.612   text_unit/rule_on_and00001
                                                       text_unit/rule_on_and000011
    SLICE_X3Y9.G4        net (fanout=7)        1.394   text_unit/N10
    SLICE_X3Y9.Y         Tilo                  0.612   N201
                                                       text_unit/score_on_and00001
    SLICE_X12Y15.F1      net (fanout=28)       1.054   text_on<3>
    SLICE_X12Y15.X       Tilo                  0.660   text_unit/font_word_not0000<1>
                                                       text_unit/font_word_not0000<1>52
    SLICE_X3Y12.BX       net (fanout=2)        0.753   text_unit/font_word_not0000<1>
    SLICE_X3Y12.F5       Tbxf5                 0.510   text_rgb<0>
                                                       text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.FXINA    net (fanout=1)        0.000   text_unit/Mmux_font_bit_3_f5
    SLICE_X3Y12.Y        Tif6y                 0.451   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X16Y26.G1      net (fanout=7)        1.571   text_rgb<0>
    SLICE_X16Y26.Y       Tilo                  0.660   ball_reg_mux0000<0>20
                                                       graph_unit/graph_on29_SW2
    SLICE_X18Y26.G2      net (fanout=1)        0.377   N141
    SLICE_X18Y26.Y       Tilo                  0.660   N115
                                                       rgb_next<2>7
    SLICE_X18Y26.F4      net (fanout=2)        0.033   rgb_next<2>7
    SLICE_X18Y26.X       Tilo                  0.660   N115
                                                       rgb_next<2>195_SW0
    SLICE_X25Y23.F2      net (fanout=1)        0.868   N115
    SLICE_X25Y23.CLK     Tfck                  0.728   rgb_reg<2>
                                                       rgb_next<2>243
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.816ns (6.064ns logic, 6.752ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X23Y24.F1), 3125 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.562ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.033 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_5_1
                                                       vga_sync_unit/v_count_reg_5_1
    SLICE_X28Y23.F1      net (fanout=8)        2.277   vga_sync_unit/v_count_reg_5_1
    SLICE_X28Y23.X       Tilo                  0.660   N67
                                                       graph_unit/Mrom_not0001_rom000017_SW0
    SLICE_X31Y25.G1      net (fanout=4)        0.502   N67
    SLICE_X31Y25.Y       Tilo                  0.612   graph_unit/Mmux_Player1_rom_bit1971
                                                       graph_unit/Mrom_not0000_rom000021
    SLICE_X31Y28.F1      net (fanout=6)        0.722   graph_unit/Mrom_not0000_rom00002
    SLICE_X31Y28.F5      Tif5                  0.759   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_8
                                                       graph_unit/Mmux_Player2_rom_bit_7_f5_0
    SLICE_X31Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_Player2_rom_bit_7_f51
    SLICE_X31Y28.Y       Tif6y                 0.451   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_6_f6_0
    SLICE_X24Y24.G4      net (fanout=1)        0.602   graph_unit/Mmux_Player2_rom_bit_6_f61
    SLICE_X24Y24.Y       Tilo                  0.660   N291
                                                       graph_unit/_not0002<3>11
    SLICE_X26Y22.F1      net (fanout=3)        0.427   graph_unit/Player2_rom_bit<2>
    SLICE_X26Y22.X       Tilo                  0.660   graph_unit/rgb_and0002
                                                       graph_unit/rgb_and00021
    SLICE_X26Y24.G1      net (fanout=3)        0.402   graph_unit/rgb_and0002
    SLICE_X26Y24.Y       Tilo                  0.660   rgb_next<1>145
                                                       rgb_next<1>96_SW1
    SLICE_X26Y24.F1      net (fanout=1)        0.381   rgb_next<1>96_SW1/O
    SLICE_X26Y24.X       Tilo                  0.660   rgb_next<1>145
                                                       rgb_next<1>145
    SLICE_X23Y24.F1      net (fanout=1)        0.888   rgb_next<1>145
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.562ns (6.361ns logic, 6.201ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.033 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_5_1
                                                       vga_sync_unit/v_count_reg_5_1
    SLICE_X28Y23.F1      net (fanout=8)        2.277   vga_sync_unit/v_count_reg_5_1
    SLICE_X28Y23.X       Tilo                  0.660   N67
                                                       graph_unit/Mrom_not0001_rom000017_SW0
    SLICE_X31Y25.G1      net (fanout=4)        0.502   N67
    SLICE_X31Y25.Y       Tilo                  0.612   graph_unit/Mmux_Player1_rom_bit1971
                                                       graph_unit/Mrom_not0000_rom000021
    SLICE_X31Y28.F1      net (fanout=6)        0.722   graph_unit/Mrom_not0000_rom00002
    SLICE_X31Y28.F5      Tif5                  0.759   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_8
                                                       graph_unit/Mmux_Player2_rom_bit_7_f5_0
    SLICE_X31Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_Player2_rom_bit_7_f51
    SLICE_X31Y28.Y       Tif6y                 0.451   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_6_f6_0
    SLICE_X24Y24.G4      net (fanout=1)        0.602   graph_unit/Mmux_Player2_rom_bit_6_f61
    SLICE_X24Y24.Y       Tilo                  0.660   N291
                                                       graph_unit/_not0002<3>11
    SLICE_X26Y22.F1      net (fanout=3)        0.427   graph_unit/Player2_rom_bit<2>
    SLICE_X26Y22.X       Tilo                  0.660   graph_unit/rgb_and0002
                                                       graph_unit/rgb_and00021
    SLICE_X27Y25.G4      net (fanout=3)        0.316   graph_unit/rgb_and0002
    SLICE_X27Y25.X       Tif5x                 0.890   N189
                                                       rgb_next<1>96_SW0_F
                                                       rgb_next<1>96_SW0
    SLICE_X26Y24.F4      net (fanout=1)        0.020   N189
    SLICE_X26Y24.X       Tilo                  0.660   rgb_next<1>145
                                                       rgb_next<1>145
    SLICE_X23Y24.F1      net (fanout=1)        0.888   rgb_next<1>145
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     12.345ns (6.591ns logic, 5.754ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_5_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.915ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.033 - 0.037)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_5_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y19.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_5_1
                                                       vga_sync_unit/v_count_reg_5_1
    SLICE_X31Y23.G1      net (fanout=8)        2.326   vga_sync_unit/v_count_reg_5_1
    SLICE_X31Y23.Y       Tilo                  0.612   graph_unit/Mrom_not0000_rom000016
                                                       graph_unit/Mrom_not0000_rom00001621
    SLICE_X31Y23.F4      net (fanout=3)        0.060   graph_unit/N13
    SLICE_X31Y23.X       Tilo                  0.612   graph_unit/Mrom_not0000_rom000016
                                                       graph_unit/Mrom_not0000_rom0000161
    SLICE_X31Y28.G4      net (fanout=4)        0.516   graph_unit/Mrom_not0000_rom000016
    SLICE_X31Y28.F5      Tif5                  0.759   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_92
                                                       graph_unit/Mmux_Player2_rom_bit_7_f5_0
    SLICE_X31Y28.FXINA   net (fanout=1)        0.000   graph_unit/Mmux_Player2_rom_bit_7_f51
    SLICE_X31Y28.Y       Tif6y                 0.451   graph_unit/Mmux_Player2_rom_bit_6_f61
                                                       graph_unit/Mmux_Player2_rom_bit_6_f6_0
    SLICE_X24Y24.G4      net (fanout=1)        0.602   graph_unit/Mmux_Player2_rom_bit_6_f61
    SLICE_X24Y24.Y       Tilo                  0.660   N291
                                                       graph_unit/_not0002<3>11
    SLICE_X26Y22.F1      net (fanout=3)        0.427   graph_unit/Player2_rom_bit<2>
    SLICE_X26Y22.X       Tilo                  0.660   graph_unit/rgb_and0002
                                                       graph_unit/rgb_and00021
    SLICE_X26Y24.G1      net (fanout=3)        0.402   graph_unit/rgb_and0002
    SLICE_X26Y24.Y       Tilo                  0.660   rgb_next<1>145
                                                       rgb_next<1>96_SW1
    SLICE_X26Y24.F1      net (fanout=1)        0.381   rgb_next<1>96_SW1/O
    SLICE_X26Y24.X       Tilo                  0.660   rgb_next<1>145
                                                       rgb_next<1>145
    SLICE_X23Y24.F1      net (fanout=1)        0.888   rgb_next<1>145
    SLICE_X23Y24.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>249
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.915ns (6.313ns logic, 5.602ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/h_count_reg_9 (SLICE_X12Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/h_count_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/h_count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X12Y17.CE      net (fanout=20)       0.498   vga_sync_unit/mod2_reg
    SLICE_X12Y17.CLK     Tckce       (-Th)    -0.071   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.525ns logic, 0.498ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/h_count_reg_8 (SLICE_X12Y17.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/h_count_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/h_count_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X12Y17.CE      net (fanout=20)       0.498   vga_sync_unit/mod2_reg
    SLICE_X12Y17.CLK     Tckce       (-Th)    -0.071   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.525ns logic, 0.498ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/h_count_reg_8_1 (SLICE_X13Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/h_count_reg_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/h_count_reg_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X13Y19.CE      net (fanout=20)       0.501   vga_sync_unit/mod2_reg
    SLICE_X13Y19.CLK     Tckce       (-Th)    -0.071   vga_sync_unit/h_count_reg_8_1
                                                       vga_sync_unit/h_count_reg_8_1
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.525ns logic, 0.501ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X12Y29.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: state_reg_FSM_FFd1/SR
  Logical resource: state_reg_FSM_FFd1/SR
  Location pin: SLICE_X12Y29.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ball_reg<0>/SR
  Logical resource: ball_reg_0/SR
  Location pin: SLICE_X16Y27.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   13.067|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 81590 paths, 0 nets, and 2977 connections

Design statistics:
   Minimum period:  13.067ns{1}   (Maximum frequency:  76.529MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 16 21:19:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



