# Loading project bancodereg
vsim work.banco_reg
# vsim work.banco_reg 
# Start time: 21:18:20 on Nov 27,2019
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
vsim work.banco_reg
# End time: 21:18:30 on Nov 27,2019, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
# vsim work.banco_reg 
# Start time: 21:18:30 on Nov 27,2019
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# Compile of reg_banco.v was successful.
vsim work.banco_reg
# End time: 21:18:52 on Nov 27,2019, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim work.banco_reg 
# Start time: 21:18:52 on Nov 27,2019
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
vsim work.testbench
# End time: 21:18:57 on Nov 27,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 21:18:57 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
vsim work.testbench
# End time: 21:19:02 on Nov 27,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 21:19:02 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# Compile of testbench.v failed with 1 errors.
# Compile of testbench.v failed with 2 errors.
# Compile of testbench.v was successful.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 21:21:12 on Nov 27,2019, Elapsed time: 0:02:10
# Errors: 98, Warnings: 0
# vsim work.testbench 
# Start time: 21:21:12 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[31:0]' is incompatible with 'wire$[0:31]' for  port (data):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v Line: 21
# Error loading design
# End time: 21:21:12 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 50, Warnings: 0
# Compile of reg_d.v was successful.
vsim work.reg_d
# vsim work.reg_d 
# Start time: 21:24:23 on Nov 27,2019
# Loading work.reg_d
force -freeze sim:/reg_d/D 010101101001100 0
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
force -freeze sim:/reg_d/clk 0 0
run
force -freeze sim:/reg_d/clk 0 0
force -freeze sim:/reg_d/clk 1 0
add wave -position end  sim:/reg_d/Q
run
# Compile of reg_32.v was successful.
# Compile of reg_banco.v was successful.
vsim work.banco_reg
# End time: 21:26:24 on Nov 27,2019, Elapsed time: 0:02:01
# Errors: 209, Warnings: 10
# vsim work.banco_reg 
# Start time: 21:26:24 on Nov 27,2019
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/zero File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/zero/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/zero/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/at File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/at/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/at/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v0 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/v1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a0 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 30
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a2 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 32
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a3 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/a3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t0 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 34
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 35
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t2 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 36
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t3 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 37
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t4 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t4/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t4/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t5 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t5/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t5/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t6 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 40
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t6/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t6/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t7 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t7/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t7/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s0 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s2 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 44
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s2/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s3 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 45
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s3/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s4 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s4/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s4/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s5 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s5/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s5/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s6 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 48
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s6/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s6/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s7 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 49
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s7/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/s7/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t8 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t8/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t8/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t9 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t9/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/t9/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k0 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k0/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 53
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/k1/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/gp File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/gp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/gp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/sp File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/sp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/sp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/fp File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/fp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/fp/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire[0:31]' is incompatible with 'wire$[0:31]' for  port (in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/ra File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_banco.v Line: 57
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/ra/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /banco_reg/ra/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# Error loading design
# End time: 21:26:24 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 196, Warnings: 32
vsim work.reg_32
# vsim work.reg_32 
# Start time: 21:26:29 on Nov 27,2019
# Loading work.reg_32
# Loading work.reg_d
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /reg_32/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /reg_32/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# Error loading design
# End time: 21:26:29 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 133, Warnings: 1
# Compile of reg_banco.v was successful.
vsim work.reg_32
# vsim work.reg_32 
# Start time: 21:27:31 on Nov 27,2019
# Loading work.reg_32
# Loading work.reg_d
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_d.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /reg_32/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'reg[0:31]' for  port (Q):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /reg_32/flipflop File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v Line: 9
# Error loading design
# End time: 21:27:31 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 133, Warnings: 1
vlog -work work {/home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 21:27:47 on Nov 27,2019
# vlog -reportprogress 300 -work work /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/reg_32.v 
# -- Compiling module reg_32
# 
# Top level modules:
# 	reg_32
# End time: 21:27:47 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.reg_32
# vsim work.reg_32 
# Start time: 21:27:51 on Nov 27,2019
# Loading work.reg_32
# Loading work.reg_d
force -freeze sim:/reg_32/in 111111111111111111000000000001 0
force -freeze sim:/reg_32/writereg 1 0
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
force -freeze sim:/reg_32/readreg 0 0
run
force -freeze sim:/reg_32/writereg 0 0
force -freeze sim:/reg_32/readreg 0 0
force -freeze sim:/reg_32/in 1111111111111111 0
run
force -freeze sim:/reg_32/writereg 0 0
force -freeze sim:/reg_32/writereg 1 0
run
# Compile of reg_32.v was successful.
# Compile of reg_banco.v failed with 2 errors.
run
run
# Compile of reg_banco.v was successful.
vsim work.banco_reg
# End time: 21:30:36 on Nov 27,2019, Elapsed time: 0:02:45
# Errors: 192, Warnings: 10
# vsim work.banco_reg 
# Start time: 21:30:36 on Nov 27,2019
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
vsim work.testbench
# End time: 21:30:51 on Nov 27,2019, Elapsed time: 0:00:15
# Errors: 168, Warnings: 0
# vsim work.testbench 
# Start time: 21:30:51 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'wire[0:31]' for  port (ReadData1):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v Line: 21
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'wire[0:31]' for  port (ReadData2):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v Line: 21
# Error loading design
# End time: 21:30:51 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 167, Warnings: 0
# Compile of reg_banco.v was successful.
vsim work.testbench
# vsim work.testbench 
# Start time: 21:31:34 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'wire[0:31]' for  port (ReadData1):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v Line: 21
# ** Error (suppressible): (vsim-12027) Array connection type 'wire$[0:31]' is incompatible with 'wire[0:31]' for  port (ReadData2):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test1 File: /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v Line: 21
# Error loading design
# End time: 21:31:34 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 167, Warnings: 0
vlog -work work {/home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 21:33:33 on Nov 27,2019
# vlog -reportprogress 300 -work work /home/eduardogusmao/Documents/infra-hw/banco de registradores/projeto/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:33:33 on Nov 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 21:33:36 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# Compile of reg_banco.v was successful.
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
# Compile of reg_banco.v was successful.
run
run
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 21:37:54 on Nov 27,2019, Elapsed time: 0:04:18
# Errors: 359, Warnings: 10
# vsim work.testbench 
# Start time: 21:37:54 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 21:38:52 on Nov 27,2019, Elapsed time: 0:00:58
# Errors: 280, Warnings: 10
# vsim work.testbench 
# Start time: 21:38:52 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 21:40:13 on Nov 27,2019, Elapsed time: 0:01:21
# Errors: 299, Warnings: 10
# vsim work.testbench 
# Start time: 21:40:13 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v was successful.
run
vsim work.testbench
# End time: 21:41:30 on Nov 27,2019, Elapsed time: 0:01:17
# Errors: 309, Warnings: 10
# vsim work.testbench 
# Start time: 21:41:30 on Nov 27,2019
# Loading work.testbench
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 21:42:49 on Nov 27,2019, Elapsed time: 0:01:19
# Errors: 333, Warnings: 0
# vsim work.testbench 
# Start time: 21:42:49 on Nov 27,2019
# Loading work.testbench
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v failed with 1 errors.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 21:43:21 on Nov 27,2019, Elapsed time: 0:00:32
# Errors: 339, Warnings: 10
# vsim work.testbench 
# Start time: 21:43:21 on Nov 27,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 09:54:02 on Nov 28,2019, Elapsed time: 12:10:41
# Errors: 739, Warnings: 10
# vsim work.testbench 
# Start time: 09:54:02 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v failed with 3 errors.
# Compile of testbench.v was successful.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:00:50 on Nov 28,2019, Elapsed time: 0:06:48
# Errors: 869, Warnings: 10
# vsim work.testbench 
# Start time: 10:00:50 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:01:44 on Nov 28,2019, Elapsed time: 0:00:54
# Errors: 715, Warnings: 10
# vsim work.testbench 
# Start time: 10:01:44 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
# Compile of testbench.v was successful.
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:02:30 on Nov 28,2019, Elapsed time: 0:00:46
# Errors: 844, Warnings: 10
# vsim work.testbench 
# Start time: 10:02:30 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 10:03:24 on Nov 28,2019, Elapsed time: 0:00:54
# Errors: 780, Warnings: 10
# vsim work.testbench 
# Start time: 10:03:24 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# Compile of reg_banco.v was successful.
# Compile of reg_zero.v failed with 2 errors.
# Compile of reg_zero.v failed with 2 errors.
# Compile of reg_zero.v was successful.
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 10:08:05 on Nov 28,2019, Elapsed time: 0:04:41
# Errors: 1609, Warnings: 10
# vsim work.testbench 
# Start time: 10:08:05 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
# Compile of reg_banco.v was successful.
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
add wave -position end  sim:/testbench/test1/s2/Q
add wave -position end  sim:/testbench/ReadData1
add wave -position end  sim:/testbench/ReadData2
add wave -position end  sim:/testbench/test1/k1/Q
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 10:19:35 on Nov 28,2019, Elapsed time: 0:11:30
# Errors: 1459, Warnings: 10
# vsim work.testbench 
# Start time: 10:19:35 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
# Compile of reg_banco.v was successful.
vsim work.testbench
# End time: 10:19:53 on Nov 28,2019, Elapsed time: 0:00:18
# Errors: 1354, Warnings: 0
# vsim work.testbench 
# Start time: 10:19:53 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
add wave -position end sim:/testbench/test1/s2/*
add wave -position end  sim:/testbench/test1/k1/Q
add wave -position end sim:/testbench/test1/fp/*
add wave -position end sim:/testbench/test1/t7/flipflop/*
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
vsim work.testbench
# End time: 10:21:52 on Nov 28,2019, Elapsed time: 0:01:59
# Errors: 1362, Warnings: 10
# vsim work.testbench 
# Start time: 10:21:52 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
add wave -position end  sim:/testbench/ReadData1
add wave -position end  sim:/testbench/ReadData2
add wave -position end  sim:/testbench/WriteData
add wave -position end  sim:/testbench/WriteRegister
add wave -position end  sim:/testbench/test1/s1/flipflop/Q
add wave -position end  sim:/testbench/test1/t7/flipflop/Q
add wave -position end  sim:/testbench/test1/k1/flipflop/Q
add wave -position end  sim:/testbench/test1/fp/flipflop/Q
add wave -position end  sim:/testbench/test1/zero/Q
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
# Compile of testbench.v failed with 1 errors.
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:24:03 on Nov 28,2019, Elapsed time: 0:02:11
# Errors: 1392, Warnings: 10
# vsim work.testbench 
# Start time: 10:24:03 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
add wave -position end  sim:/testbench/test1/ReadData1
add wave -position end  sim:/testbench/test1/ReadData2
add wave -position end  sim:/testbench/test1/Q
add wave -position end  sim:/testbench/ReadRegister1
add wave -position end  sim:/testbench/ReadRegister2
add wave -position end  sim:/testbench/WriteRegister
add wave -position end  sim:/testbench/ReadData1
add wave -position end  sim:/testbench/ReadData2
add wave -position end  sim:/testbench/WriteData
add wave -position end  sim:/testbench/test1/t7/Q
add wave -position end  sim:/testbench/test1/s1/flipflop/Q
add wave -position end  sim:/testbench/test1/s2/flipflop/Q
add wave -position end  sim:/testbench/test1/k1/flipflop/Q
add wave -position end  sim:/testbench/test1/fp/flipflop/Q
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:27:12 on Nov 28,2019, Elapsed time: 0:03:09
# Errors: 1383, Warnings: 10
# vsim work.testbench 
# Start time: 10:27:12 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
add wave -position end  sim:/testbench/test1/s1/Q
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
# Compile of testbench.v was successful.
vsim work.testbench
# End time: 10:29:34 on Nov 28,2019, Elapsed time: 0:02:22
# Errors: 1389, Warnings: 10
# vsim work.testbench 
# Start time: 10:29:34 on Nov 28,2019
# Loading work.testbench
# Loading work.banco_reg
# Loading work.reg_zero
# Loading work.reg_32
# Loading work.reg_d
add wave -position end  sim:/testbench/ReadRegister1
add wave -position end  sim:/testbench/test1/s2/Q
add wave -position end  sim:/testbench/test1/data
add wave -position end  sim:/testbench/test1/ReadData1
run
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_compat.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_nis.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnsl.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
run
