// Seed: 3573028714
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0
);
  assign id_2 = 1 & id_0;
  module_0 modCall_1 ();
  assign {-1} = id_0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  initial $display;
endmodule
macromodule module_3 (
    output tri1 id_0,
    input  wand id_1,
    input  tri1 id_2,
    input  tri  id_3,
    input  wire id_4
);
  wire id_6, id_7;
  assign id_0 = {-1 ? 1 : id_3, 1'b0, id_3, id_3};
  module_2 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
  assign id_0 = 1;
endmodule
