Half word address = X合X1 penalty: 2 cycles/instruction
Full word address = X合01 penalty: 3 cycles/instruction
Full word address = X合10 penalty: 2 cycles/instruction
Full word address = X合11 penalty: 3 cycles/instruction
Address dependency penalty: 2 cycles/instruction
Data dependency penalty: 2 cycles/instruction
Maximum VDIV/VSQRT overlap: 15 clock cycles

