// Seed: 1268641169
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  logic id_3 = -1;
  wire  id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
) (
    output tri id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 _id_3
);
  assign id_0 = id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  generate
    if (1)
      if (1) begin : LABEL_0
        logic [-1 : id_3] id_5;
      end else assign id_0 = -1;
    else begin : LABEL_1
      wire id_6;
      ;
      assign id_0 = id_6;
      wire id_7;
      ;
      assign id_6 = id_3;
    end
  endgenerate
endmodule
