{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681779699670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681779699670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 18:01:39 2023 " "Processing started: Mon Apr 17 18:01:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681779699670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779699670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_uart -c my_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_uart -c my_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779699670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681779699956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681779699956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/desktop/ensc350/project/my_uart/simulation/tb_my_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/desktop/ensc350/project/my_uart/simulation/tb_my_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_MY_UART-TEST " "Found design unit 1: TB_MY_UART-TEST" {  } { { "../simulation/tb_my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/simulation/tb_my_uart.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706436 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_MY_UART " "Found entity 1: TB_MY_UART" {  } { { "../simulation/tb_my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/simulation/tb_my_uart.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779706436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/desktop/ensc350/project/my_uart/simulation/tb2_my_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/desktop/ensc350/project/my_uart/simulation/tb2_my_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB2_MY_UART-TEST " "Found design unit 1: TB2_MY_UART-TEST" {  } { { "../simulation/tb2_my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/simulation/tb2_my_uart.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706438 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB2_MY_UART " "Found entity 1: TB2_MY_UART" {  } { { "../simulation/tb2_my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/simulation/tb2_my_uart.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779706438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/desktop/ensc350/project/my_uart/rtl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/desktop/ensc350/project/my_uart/rtl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-DATAPATH " "Found design unit 1: UART_TX-DATAPATH" {  } { { "../rtl/uart_tx.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706440 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../rtl/uart_tx.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/uart_tx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779706440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/desktop/ensc350/project/my_uart/rtl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/desktop/ensc350/project/my_uart/rtl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-DATAPATH " "Found design unit 1: UART_RX-DATAPATH" {  } { { "../rtl/uart_rx.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/uart_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706442 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../rtl/uart_rx.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/uart_rx.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779706442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/desktop/ensc350/project/my_uart/rtl/my_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/desktop/ensc350/project/my_uart/rtl/my_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_UART-DATAPATH " "Found design unit 1: MY_UART-DATAPATH" {  } { { "../rtl/my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/my_uart.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706444 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_UART " "Found entity 1: MY_UART" {  } { { "../rtl/my_uart.vhd" "" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/my_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681779706444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779706444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_uart " "Elaborating entity \"my_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681779706480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:TX\"" {  } { { "../rtl/my_uart.vhd" "TX" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/my_uart.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681779706490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:RX\"" {  } { { "../rtl/my_uart.vhd" "RX" { Text "C:/Users/simon/Desktop/ENSC350/project/my_uart/rtl/my_uart.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681779706503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681779707109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681779707451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681779707557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681779707557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "376 " "Implemented 376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681779707612 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681779707612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "350 " "Implemented 350 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681779707612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681779707612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681779707629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 18:01:47 2023 " "Processing ended: Mon Apr 17 18:01:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681779707629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681779707629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681779707629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681779707629 ""}
