{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675767044224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675767044230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 16:20:44 2023 " "Processing started: Tue Feb 07 16:20:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675767044230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767044230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Line_following -c Line_following " "Command: quartus_map --read_settings_files=on --write_settings_files=off Line_following -c Line_following" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767044230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675767044589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675767044589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pwm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pwm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Generator " "Found entity 1: PWM_Generator" {  } { { "rtl/PWM_Generator.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/PWM_Generator.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767052004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767052004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_control.v(46) " "Verilog HDL information at adc_control.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/adc_control.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/adc_control.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675767052005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_control.v(61) " "Verilog HDL information at adc_control.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/adc_control.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/adc_control.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675767052006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_control " "Found entity 1: adc_control" {  } { { "rtl/adc_control.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/adc_control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767052006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767052006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor.v(21) " "Verilog HDL information at motor.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/motor.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/motor.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675767052006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/motor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "rtl/motor.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767052006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767052006 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 line_following.v(25) " "Verilog HDL Expression warning at line_following.v(25): truncated literal to match 5 bits" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675767052007 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "line_following.v(94) " "Verilog HDL information at line_following.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675767052008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "turn Turn line_following.v(31) " "Verilog HDL Declaration information at line_following.v(31): object \"turn\" differs only in case from object \"Turn\" in the same scope" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675767052008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/line_following.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/line_following.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_following " "Found entity 1: line_following" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767052008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767052008 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist path_planner.v(52) " "Verilog HDL Declaration warning at path_planner.v(52): \"dist\" is SystemVerilog-2005 keyword" {  } { { "rtl/path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/path_planner.v" 52 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1675767052008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "path_planner.v(145) " "Verilog HDL information at path_planner.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/path_planner.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675767052009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "rtl/path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/path_planner.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767052010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767052010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(49) " "Verilog HDL Parameter Declaration warning at path_planner.v(49): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/path_planner.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1675767052010 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "path_planner path_planner.v(54) " "Verilog HDL Parameter Declaration warning at path_planner.v(54): Parameter Declaration in module \"path_planner\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/path_planner.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/path_planner.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1675767052010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "line_following " "Elaborating entity \"line_following\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675767052041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_node line_following.v(25) " "Verilog HDL or VHDL warning at line_following.v(25): object \"s_node\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052042 "|line_following"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e_node line_following.v(25) " "Verilog HDL or VHDL warning at line_following.v(25): object \"e_node\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052042 "|line_following"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "planner_counter line_following.v(27) " "Verilog HDL or VHDL warning at line_following.v(27): object \"planner_counter\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_heading line_following.v(30) " "Verilog HDL or VHDL warning at line_following.v(30): object \"current_heading\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "planner_start_wire line_following.v(32) " "Verilog HDL or VHDL warning at line_following.v(32): object \"planner_start_wire\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "turn_direction line_following.v(83) " "Verilog HDL or VHDL warning at line_following.v(83): object \"turn_direction\" assigned a value but never read" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 line_following.v(111) " "Verilog HDL assignment warning at line_following.v(111): truncated value with size 32 to match size of target (1)" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 line_following.v(141) " "Verilog HDL assignment warning at line_following.v(141): truncated value with size 32 to match size of target (8)" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 line_following.v(144) " "Verilog HDL assignment warning at line_following.v(144): truncated value with size 32 to match size of target (8)" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052043 "|line_following"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 line_following.v(145) " "Verilog HDL assignment warning at line_following.v(145): truncated value with size 32 to match size of target (1)" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052044 "|line_following"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_control adc_control:ADC1 " "Elaborating entity \"adc_control\" for hierarchy \"adc_control:ADC1\"" {  } { { "rtl/line_following.v" "ADC1" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767052063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor motor:motor_control " "Elaborating entity \"motor\" for hierarchy \"motor:motor_control\"" {  } { { "rtl/line_following.v" "motor_control" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767052074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motor.v(27) " "Verilog HDL assignment warning at motor.v(27): truncated value with size 32 to match size of target (1)" {  } { { "rtl/motor.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/motor.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052075 "|line_following|motor:motor_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Generator motor:motor_control\|PWM_Generator:motor1_fwd " "Elaborating entity \"PWM_Generator\" for hierarchy \"motor:motor_control\|PWM_Generator:motor1_fwd\"" {  } { { "rtl/motor.v" "motor1_fwd" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/motor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767052080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM_Generator.v(35) " "Verilog HDL assignment warning at PWM_Generator.v(35): truncated value with size 32 to match size of target (8)" {  } { { "rtl/PWM_Generator.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/PWM_Generator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052081 "|line_following|motor:motor_control|PWM_Generator:motor1_fwd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM_Generator.v(43) " "Verilog HDL assignment warning at PWM_Generator.v(43): truncated value with size 32 to match size of target (1)" {  } { { "rtl/PWM_Generator.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/PWM_Generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675767052081 "|line_following|motor:motor_control|PWM_Generator:motor1_fwd"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_2d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_2d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_2d41 " "Found entity 1: sld_ela_trigger_flow_sel_2d41" {  } { { "db/sld_ela_trigger_flow_sel_2d41.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/sld_ela_trigger_flow_sel_2d41.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_line_following_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_line_following_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Line_following_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_Line_following_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_line_following_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/sld_reserved_line_following_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ge24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ge24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ge24 " "Found entity 1: altsyncram_ge24" {  } { { "db/altsyncram_ge24.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/altsyncram_ge24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bii " "Found entity 1: cntr_bii" {  } { { "db/cntr_bii.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cntr_bii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767054975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767054975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767055274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767055274 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767055698 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675767055816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.07.16:20:58 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl " "2023.02.07.16:20:58 Progress: Loading slde63dadb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767058750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767060668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767060762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767062974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767063047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767063120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767063217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767063224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767063225 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1675767064000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde63dadb7/alt_sld_fab.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064496 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/db/ip/slde63dadb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675767064555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767064555 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1675767065985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[0\] VCC " "Pin \"direction\[0\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[1\] GND " "Pin \"direction\[1\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[2\] VCC " "Pin \"direction\[2\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[3\] GND " "Pin \"direction\[3\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[4\] GND " "Pin \"direction\[4\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[5\] VCC " "Pin \"direction\[5\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[6\] GND " "Pin \"direction\[6\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[7\] VCC " "Pin \"direction\[7\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[8\] VCC " "Pin \"direction\[8\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[9\] GND " "Pin \"direction\[9\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[10\] GND " "Pin \"direction\[10\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[11\] GND " "Pin \"direction\[11\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[12\] GND " "Pin \"direction\[12\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[13\] GND " "Pin \"direction\[13\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[14\] GND " "Pin \"direction\[14\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[15\] GND " "Pin \"direction\[15\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[16\] GND " "Pin \"direction\[16\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[17\] GND " "Pin \"direction\[17\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[18\] GND " "Pin \"direction\[18\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction\[19\] GND " "Pin \"direction\[19\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[0\] VCC " "Pin \"direction_index\[0\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[1\] GND " "Pin \"direction_index\[1\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[2\] GND " "Pin \"direction_index\[2\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[3\] VCC " "Pin \"direction_index\[3\]\" is stuck at VCC" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[4\] GND " "Pin \"direction_index\[4\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direction_index\[5\] GND " "Pin \"direction_index\[5\]\" is stuck at GND" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675767066120 "|line_following|direction_index[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675767066120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767066191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1675767066555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/output_files/Line_following.map.smsg " "Generated suppressed messages file F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/output_files/Line_following.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767066763 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 492 507 0 0 15 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 492 of its 507 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 15 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1675767067713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675767067772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675767067772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "planner_start " "No output dependent on input pin \"planner_start\"" {  } { { "rtl/line_following.v" "" { Text "F:/eyrc22_SB_2999/Task4/SB#2999_Line_following/SB#2999_Line_following/rtl/line_following.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675767068169 "|line_following|planner_start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675767068169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4598 " "Implemented 4598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675767068169 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675767068169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4353 " "Implemented 4353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675767068169 ""} { "Info" "ICUT_CUT_TM_RAMS" "159 " "Implemented 159 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1675767068169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675767068169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675767068201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 07 16:21:08 2023 " "Processing ended: Tue Feb 07 16:21:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675767068201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675767068201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675767068201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675767068201 ""}
