Info: constrained 'clk' to bel 'X24/Y0/io1'
Info: constrained 'resetn' to bel 'X17/Y0/io0'
Info: constrained 'TXD' to bel 'X8/Y33/io0'
Info: constrained 'RXD' to bel 'X8/Y33/io1'
Info: constrained 'LEDS[0]' to bel 'X7/Y33/io1'
Info: constrained 'LEDS[1]' to bel 'X6/Y33/io0'
Info: constrained 'LEDS[2]' to bel 'X6/Y33/io1'
Info: constrained 'LEDS[3]' to bel 'X4/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      887 LCs used as LUT4 only
Info:      238 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      101 LCs used as DFF only
Info: Packing carries..
Info:        8 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        3 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 379)
Info: promoting resetn_SB_LUT4_I3_O [reset] (fanout 146)
Info: promoting CPU.aluReg_SB_DFFE_Q_E [cen] (fanout 37)
Info: promoting RAM.mem_rstrb_SB_LUT4_O_I2_SB_LUT4_I0_O [cen] (fanout 32)
Info: promoting mult1.mult1.B_SB_DFFE_Q_E [cen] (fanout 32)
Info: promoting mult1.mult1.result_SB_DFFER_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0x0ae9a9ed

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1245/ 7680    16%
Info: 	        ICESTORM_RAM:    20/   32    62%
Info: 	               SB_IO:     8/  256     3%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1049 cells, random placement wirelen = 39431.
Info:     at initial placer iter 0, wirelen = 341
Info:     at initial placer iter 1, wirelen = 364
Info:     at initial placer iter 2, wirelen = 363
Info:     at initial placer iter 3, wirelen = 366
Info: Running main analytical placer, max placement attempts per cell = 204480.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 494, spread = 8332, legal = 8667; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 8615, spread = 8705, legal = 8741; time = 0.01s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 7888, spread = 10882, legal = 11139; time = 0.01s
Info:     at iteration #1, type ALL: wirelen solved = 357, spread = 10878, legal = 11745; time = 0.14s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 4141, spread = 10572, legal = 11110; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 11055, spread = 11109, legal = 11134; time = 0.01s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 9235, spread = 10822, legal = 10955; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 474, spread = 10417, legal = 11576; time = 0.02s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 4448, spread = 10291, legal = 10674; time = 0.02s
Info:     at iteration #3, type SB_GB: wirelen solved = 10619, spread = 10697, legal = 10696; time = 0.01s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 8319, spread = 11068, legal = 11085; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 680, spread = 9917, legal = 10785; time = 0.39s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 4125, spread = 10167, legal = 10379; time = 0.02s
Info:     at iteration #4, type SB_GB: wirelen solved = 10289, spread = 10340, legal = 10345; time = 0.01s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 8578, spread = 10513, legal = 10329; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 722, spread = 9344, legal = 9871; time = 0.02s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 3833, spread = 8454, legal = 8900; time = 0.02s
Info:     at iteration #5, type SB_GB: wirelen solved = 8837, spread = 8903, legal = 8896; time = 0.01s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 7517, spread = 9176, legal = 9420; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 886, spread = 9358, legal = 10122; time = 0.02s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 4282, spread = 8914, legal = 9333; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 9268, spread = 9332, legal = 9333; time = 0.01s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 7355, spread = 8716, legal = 9136; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1167, spread = 8874, legal = 9762; time = 0.02s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 4088, spread = 8740, legal = 9048; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 8978, spread = 9063, legal = 9058; time = 0.01s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 7203, spread = 8580, legal = 8674; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 1263, spread = 8489, legal = 9437; time = 0.02s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 4336, spread = 8094, legal = 8615; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 8541, spread = 8629, legal = 8664; time = 0.01s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 6789, spread = 8537, legal = 8832; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 1419, spread = 8486, legal = 9021; time = 0.02s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 4605, spread = 8211, legal = 8619; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 8552, spread = 8644, legal = 8644; time = 0.01s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 6705, spread = 8483, legal = 8751; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 1578, spread = 8189, legal = 8952; time = 0.02s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 4532, spread = 7810, legal = 8310; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 8237, spread = 8306, legal = 8310; time = 0.01s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 6388, spread = 7757, legal = 8037; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 1545, spread = 8233, legal = 8898; time = 0.02s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 4706, spread = 8367, legal = 8568; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 8483, spread = 8590, legal = 8584; time = 0.01s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 7226, spread = 9117, legal = 9122; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 1848, spread = 8211, legal = 8853; time = 0.02s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 4121, spread = 7809, legal = 8227; time = 0.01s
Info:     at iteration #12, type SB_GB: wirelen solved = 8147, spread = 8227, legal = 8231; time = 0.01s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 6394, spread = 7992, legal = 8649; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 1900, spread = 7948, legal = 8605; time = 0.02s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 4875, spread = 8403, legal = 8819; time = 0.02s
Info:     at iteration #13, type SB_GB: wirelen solved = 8748, spread = 8829, legal = 8833; time = 0.01s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 6981, spread = 9021, legal = 9040; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 1849, spread = 8779, legal = 9001; time = 0.01s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 5365, spread = 8610, legal = 9044; time = 0.02s
Info:     at iteration #14, type SB_GB: wirelen solved = 8966, spread = 9041, legal = 9058; time = 0.01s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 7348, spread = 9231, legal = 9198; time = 0.01s
Info:     at iteration #14, type ALL: wirelen solved = 2054, spread = 8183, legal = 8663; time = 0.78s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 5317, spread = 8347, legal = 8708; time = 0.01s
Info:     at iteration #15, type SB_GB: wirelen solved = 8628, spread = 8693, legal = 8708; time = 0.01s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 7075, spread = 8517, legal = 8609; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 2277, spread = 8176, legal = 8571; time = 0.02s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 5420, spread = 8464, legal = 8831; time = 0.01s
Info:     at iteration #16, type SB_GB: wirelen solved = 8759, spread = 8831, legal = 8841; time = 0.01s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 7150, spread = 9053, legal = 8924; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 2377, spread = 8057, legal = 8534; time = 0.03s
Info:     at iteration #17, type ICESTORM_LC: wirelen solved = 5517, spread = 7841, legal = 8468; time = 0.02s
Info:     at iteration #17, type SB_GB: wirelen solved = 8414, spread = 8463, legal = 8474; time = 0.01s
Info:     at iteration #17, type ICESTORM_RAM: wirelen solved = 6586, spread = 7955, legal = 8194; time = 0.01s
Info:     at iteration #17, type ALL: wirelen solved = 2300, spread = 8237, legal = 8555; time = 0.02s
Info:     at iteration #18, type ICESTORM_LC: wirelen solved = 5561, spread = 7623, legal = 8248; time = 0.02s
Info:     at iteration #18, type SB_GB: wirelen solved = 8181, spread = 8236, legal = 8260; time = 0.01s
Info:     at iteration #18, type ICESTORM_RAM: wirelen solved = 6322, spread = 8161, legal = 8055; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 2302, spread = 8423, legal = 8548; time = 0.02s
Info:     at iteration #19, type ICESTORM_LC: wirelen solved = 5549, spread = 8170, legal = 8395; time = 0.02s
Info:     at iteration #19, type SB_GB: wirelen solved = 8332, spread = 8380, legal = 8401; time = 0.01s
Info:     at iteration #19, type ICESTORM_RAM: wirelen solved = 6832, spread = 8632, legal = 8578; time = 0.01s
Info:     at iteration #19, type ALL: wirelen solved = 2518, spread = 7991, legal = 8304; time = 0.02s
Info:     at iteration #20, type ICESTORM_LC: wirelen solved = 5559, spread = 7301, legal = 7942; time = 0.01s
Info:     at iteration #20, type SB_GB: wirelen solved = 7885, spread = 7927, legal = 7970; time = 0.01s
Info:     at iteration #20, type ICESTORM_RAM: wirelen solved = 6203, spread = 8147, legal = 7950; time = 0.01s
Info:     at iteration #20, type ALL: wirelen solved = 2433, spread = 7581, legal = 8361; time = 0.02s
Info:     at iteration #21, type ICESTORM_LC: wirelen solved = 5686, spread = 7450, legal = 7841; time = 0.01s
Info:     at iteration #21, type SB_GB: wirelen solved = 7782, spread = 7837, legal = 7847; time = 0.01s
Info:     at iteration #21, type ICESTORM_RAM: wirelen solved = 6009, spread = 7822, legal = 7827; time = 0.01s
Info:     at iteration #21, type ALL: wirelen solved = 2569, spread = 7566, legal = 8070; time = 0.02s
Info:     at iteration #22, type ICESTORM_LC: wirelen solved = 5533, spread = 6982, legal = 7705; time = 0.01s
Info:     at iteration #22, type SB_GB: wirelen solved = 7652, spread = 7700, legal = 7723; time = 0.01s
Info:     at iteration #22, type ICESTORM_RAM: wirelen solved = 6051, spread = 8066, legal = 7822; time = 0.01s
Info:     at iteration #22, type ALL: wirelen solved = 2635, spread = 7696, legal = 8101; time = 0.02s
Info:     at iteration #23, type ICESTORM_LC: wirelen solved = 5743, spread = 7308, legal = 7833; time = 0.02s
Info:     at iteration #23, type SB_GB: wirelen solved = 7776, spread = 7833, legal = 7843; time = 0.01s
Info:     at iteration #23, type ICESTORM_RAM: wirelen solved = 6056, spread = 8002, legal = 7903; time = 0.01s
Info:     at iteration #23, type ALL: wirelen solved = 2783, spread = 7750, legal = 8265; time = 0.02s
Info:     at iteration #24, type ICESTORM_LC: wirelen solved = 5924, spread = 7444, legal = 7955; time = 0.02s
Info:     at iteration #24, type SB_GB: wirelen solved = 7907, spread = 7952, legal = 7955; time = 0.01s
Info:     at iteration #24, type ICESTORM_RAM: wirelen solved = 6035, spread = 8005, legal = 7808; time = 0.01s
Info:     at iteration #24, type ALL: wirelen solved = 2770, spread = 7543, legal = 8242; time = 0.02s
Info:     at iteration #25, type ICESTORM_LC: wirelen solved = 5954, spread = 7829, legal = 8252; time = 0.02s
Info:     at iteration #25, type SB_GB: wirelen solved = 8206, spread = 8231, legal = 8252; time = 0.01s
Info:     at iteration #25, type ICESTORM_RAM: wirelen solved = 6512, spread = 8205, legal = 8116; time = 0.01s
Info:     at iteration #25, type ALL: wirelen solved = 2916, spread = 7573, legal = 7685; time = 0.02s
Info:     at iteration #26, type ICESTORM_LC: wirelen solved = 5507, spread = 6832, legal = 7576; time = 0.01s
Info:     at iteration #26, type SB_GB: wirelen solved = 7530, spread = 7533, legal = 7578; time = 0.01s
Info:     at iteration #26, type ICESTORM_RAM: wirelen solved = 6040, spread = 8066, legal = 7960; time = 0.01s
Info:     at iteration #26, type ALL: wirelen solved = 3116, spread = 7440, legal = 7900; time = 0.01s
Info:     at iteration #27, type ICESTORM_LC: wirelen solved = 5807, spread = 7011, legal = 7495; time = 0.02s
Info:     at iteration #27, type SB_GB: wirelen solved = 7452, spread = 7462, legal = 7495; time = 0.01s
Info:     at iteration #27, type ICESTORM_RAM: wirelen solved = 5926, spread = 7896, legal = 7818; time = 0.01s
Info:     at iteration #27, type ALL: wirelen solved = 3153, spread = 7771, legal = 8004; time = 0.02s
Info:     at iteration #28, type ICESTORM_LC: wirelen solved = 6233, spread = 7389, legal = 7957; time = 0.01s
Info:     at iteration #28, type SB_GB: wirelen solved = 7916, spread = 7925, legal = 7957; time = 0.01s
Info:     at iteration #28, type ICESTORM_RAM: wirelen solved = 6290, spread = 7874, legal = 7880; time = 0.01s
Info:     at iteration #28, type ALL: wirelen solved = 3404, spread = 7699, legal = 7809; time = 0.02s
Info:     at iteration #29, type ICESTORM_LC: wirelen solved = 6004, spread = 6973, legal = 7478; time = 0.01s
Info:     at iteration #29, type SB_GB: wirelen solved = 7435, spread = 7438, legal = 7482; time = 0.01s
Info:     at iteration #29, type ICESTORM_RAM: wirelen solved = 5921, spread = 7911, legal = 7825; time = 0.01s
Info:     at iteration #29, type ALL: wirelen solved = 3259, spread = 7454, legal = 7909; time = 0.02s
Info:     at iteration #30, type ICESTORM_LC: wirelen solved = 6166, spread = 7337, legal = 7868; time = 0.02s
Info:     at iteration #30, type SB_GB: wirelen solved = 7828, spread = 7832, legal = 7868; time = 0.01s
Info:     at iteration #30, type ICESTORM_RAM: wirelen solved = 6101, spread = 8095, legal = 7971; time = 0.01s
Info:     at iteration #30, type ALL: wirelen solved = 3495, spread = 7615, legal = 7937; time = 0.02s
Info: HeAP Placer Time: 2.83s
Info:   of which solving equations: 1.13s
Info:   of which spreading cells: 0.11s
Info:   of which strict legalisation: 1.40s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 274, wirelen = 7685
Info:   at iteration #5: temp = 0.000000, timing cost = 288, wirelen = 6533
Info:   at iteration #10: temp = 0.000000, timing cost = 246, wirelen = 6232
Info:   at iteration #15: temp = 0.000000, timing cost = 242, wirelen = 6057
Info:   at iteration #20: temp = 0.000000, timing cost = 240, wirelen = 5989
Info:   at iteration #22: temp = 0.000000, timing cost = 242, wirelen = 5980 
Info: SA placement time 0.72s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 49.90 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 8.73 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 4.36 ns

Info: Checksum: 0x491f7e82

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4802 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      222        777 |  222   777 |      4047|       0.27       0.27|
Info:       2000 |      469       1530 |  247   753 |      3427|       0.20       0.47|
Info:       3000 |      787       2137 |  318   607 |      2936|       0.15       0.63|
Info:       4000 |     1212       2712 |  425   575 |      2526|       0.13       0.76|
Info:       5000 |     1641       3283 |  429   571 |      2178|       0.16       0.92|
Info:       6000 |     2074       3831 |  433   548 |      1851|       0.17       1.09|
Info:       7000 |     2576       4329 |  502   498 |      1708|       0.23       1.32|
Info:       8000 |     3118       4769 |  542   440 |      1479|       0.22       1.55|
Info:       9000 |     3634       5222 |  516   453 |      1179|       0.19       1.73|
Info:      10000 |     3975       5852 |  341   630 |       649|       0.16       1.89|
Info:      10898 |     4150       6561 |  175   709 |         0|       0.30       2.20|
Info: Routing complete.
Info: Router1 time 2.20s
Info: Checksum: 0x5cbaf038

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source CPU.mem_rdata_SB_LUT4_O_21_LC.O
Info:  1.3  1.9    Net CPU.instr[5] (10,13) -> (9,18)
Info:                Sink CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.2  Source CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9  3.2    Net CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3[0] (9,18) -> (6,18)
Info:                Sink CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.5  Source CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.6  5.2    Net CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2] (6,18) -> (4,13)
Info:                Sink RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_28_LC.I3
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  5.5  Source RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_28_LC.O
Info:  0.6  6.1    Net RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2] (4,13) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_9_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.2  6.3  Source CPU.aluMinus_SB_LUT4_O_9_LC.COUT
Info:  0.0  6.3    Net CPU.aluMinus_SB_LUT4_O_I3[3] (3,14) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.5  Source CPU.aluMinus_SB_LUT4_O_6_LC.COUT
Info:  0.0  6.5    Net CPU.aluMinus_SB_LUT4_O_I3[4] (3,14) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.6  Source CPU.aluMinus_SB_LUT4_O_5_LC.COUT
Info:  0.0  6.6    Net CPU.aluMinus_SB_LUT4_O_I3[5] (3,14) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.7  Source CPU.aluMinus_SB_LUT4_O_4_LC.COUT
Info:  0.0  6.7    Net CPU.aluMinus_SB_LUT4_O_I3[6] (3,14) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.8  Source CPU.aluMinus_SB_LUT4_O_3_LC.COUT
Info:  0.0  6.8    Net CPU.aluMinus_SB_LUT4_O_I3[7] (3,14) -> (3,14)
Info:                Sink CPU.aluMinus_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.0  Source CPU.aluMinus_SB_LUT4_O_2_LC.COUT
Info:  0.2  7.2    Net CPU.aluMinus_SB_LUT4_O_I3[8] (3,14) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.3  Source CPU.aluMinus_SB_LUT4_O_1_LC.COUT
Info:  0.0  7.3    Net CPU.aluMinus_SB_LUT4_O_I3[9] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.4  Source CPU.aluMinus_SB_LUT4_O_LC.COUT
Info:  0.0  7.4    Net CPU.aluMinus_SB_LUT4_O_I3[10] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_30_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.5  Source CPU.aluMinus_SB_LUT4_O_30_LC.COUT
Info:  0.0  7.5    Net CPU.aluMinus_SB_LUT4_O_I3[11] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_29_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.7  Source CPU.aluMinus_SB_LUT4_O_29_LC.COUT
Info:  0.0  7.7    Net CPU.aluMinus_SB_LUT4_O_I3[12] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_28_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.8  Source CPU.aluMinus_SB_LUT4_O_28_LC.COUT
Info:  0.0  7.8    Net CPU.aluMinus_SB_LUT4_O_I3[13] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_27_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.9  Source CPU.aluMinus_SB_LUT4_O_27_LC.COUT
Info:  0.0  7.9    Net CPU.aluMinus_SB_LUT4_O_I3[14] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_26_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.0  Source CPU.aluMinus_SB_LUT4_O_26_LC.COUT
Info:  0.0  8.0    Net CPU.aluMinus_SB_LUT4_O_I3[15] (3,15) -> (3,15)
Info:                Sink CPU.aluMinus_SB_LUT4_O_25_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.2  Source CPU.aluMinus_SB_LUT4_O_25_LC.COUT
Info:  0.2  8.4    Net CPU.aluMinus_SB_LUT4_O_I3[16] (3,15) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_24_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.5  Source CPU.aluMinus_SB_LUT4_O_24_LC.COUT
Info:  0.0  8.5    Net CPU.aluMinus_SB_LUT4_O_I3[17] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_23_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.6  Source CPU.aluMinus_SB_LUT4_O_23_LC.COUT
Info:  0.0  8.6    Net CPU.aluMinus_SB_LUT4_O_I3[18] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.7  Source CPU.aluMinus_SB_LUT4_O_22_LC.COUT
Info:  0.0  8.7    Net CPU.aluMinus_SB_LUT4_O_I3[19] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.9  Source CPU.aluMinus_SB_LUT4_O_21_LC.COUT
Info:  0.0  8.9    Net CPU.aluMinus_SB_LUT4_O_I3[20] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.0  Source CPU.aluMinus_SB_LUT4_O_19_LC.COUT
Info:  0.0  9.0    Net CPU.aluMinus_SB_LUT4_O_I3[21] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.1  Source CPU.aluMinus_SB_LUT4_O_18_LC.COUT
Info:  0.0  9.1    Net CPU.aluMinus_SB_LUT4_O_I3[22] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.2  Source CPU.aluMinus_SB_LUT4_O_17_LC.COUT
Info:  0.0  9.2    Net CPU.aluMinus_SB_LUT4_O_I3[23] (3,16) -> (3,16)
Info:                Sink CPU.aluMinus_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.4  Source CPU.aluMinus_SB_LUT4_O_16_LC.COUT
Info:  0.2  9.6    Net CPU.aluMinus_SB_LUT4_O_I3[24] (3,16) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.7  Source CPU.aluMinus_SB_LUT4_O_15_LC.COUT
Info:  0.0  9.7    Net CPU.aluMinus_SB_LUT4_O_I3[25] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.8  Source CPU.aluMinus_SB_LUT4_O_14_LC.COUT
Info:  0.0  9.8    Net CPU.aluMinus_SB_LUT4_O_I3[26] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  9.9  Source CPU.aluMinus_SB_LUT4_O_13_LC.COUT
Info:  0.0  9.9    Net CPU.aluMinus_SB_LUT4_O_I3[27] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1 10.1  Source CPU.aluMinus_SB_LUT4_O_12_LC.COUT
Info:  0.0 10.1    Net CPU.aluMinus_SB_LUT4_O_I3[28] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1 10.2  Source CPU.aluMinus_SB_LUT4_O_11_LC.COUT
Info:  0.0 10.2    Net CPU.aluMinus_SB_LUT4_O_I3[29] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1 10.3  Source CPU.aluMinus_SB_LUT4_O_10_LC.COUT
Info:  0.0 10.3    Net CPU.aluMinus_SB_LUT4_O_I3[30] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_8_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1 10.4  Source CPU.aluMinus_SB_LUT4_O_8_LC.COUT
Info:  0.0 10.4    Net CPU.aluMinus_SB_LUT4_O_I3[31] (3,17) -> (3,17)
Info:                Sink CPU.aluMinus_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:131.27-131.66
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1 10.6  Source CPU.aluMinus_SB_LUT4_O_7_LC.COUT
Info:  0.5 11.0    Net $nextpnr_ICESTORM_LC_0$I3 (3,17) -> (3,18)
Info:                Sink $nextpnr_ICESTORM_LC_0.I3
Info:  0.3 11.3  Source $nextpnr_ICESTORM_LC_0.O
Info:  0.6 11.9    Net CPU.aluMinus_SB_LUT4_O_I3[32] (3,18) -> (2,17)
Info:                Sink CPU.writeBackData_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 12.3  Source CPU.writeBackData_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  0.6 12.9    Net CPU.writeBackData_SB_LUT4_O_27_I1_SB_LUT4_O_1_I1[2] (2,17) -> (2,17)
Info:                Sink CPU.writeBackData_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.3  Source CPU.writeBackData_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:  1.2 14.5    Net CPU.writeBackData_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3] (2,17) -> (5,17)
Info:                Sink RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 14.8  Source RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.6 15.4    Net RAM.mem_wmask_SB_LUT4_O_3_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2] (5,17) -> (6,17)
Info:                Sink CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 15.8  Source CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.6 16.4    Net CPU.registerFile.0.0_WCLKE_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2] (6,17) -> (6,16)
Info:                Sink CPU.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 16.7  Source CPU.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  1.3 18.0    Net CPU.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3] (6,16) -> (9,14)
Info:                Sink CPU.writeBackData_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kreiop/miniconda3/envs/digital/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 18.3  Source CPU.writeBackData_SB_LUT4_O_LC.O
Info:  1.3 19.6    Net CPU.writeBackData[0] (9,14) -> (8,15)
Info:                Sink CPU.registerFile.0.0_RAM.WDATA_0
Info:                Defined in:
Info:                  SOC.v:22.13-32.4
Info:                  cores/cpu/femtorv32_quark.v:225.16-225.29
Info:  0.1 19.7  Setup CPU.registerFile.0.0_RAM.WDATA_0
Info: 8.0 ns logic, 11.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source resetn$sb_io.D_IN_0
Info:  3.1  3.1    Net resetn$SB_IO_IN (17,0) -> (9,22)
Info:                Sink resetn_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  SOC.v:7.23-7.29
Info:  0.4  3.5  Source resetn_SB_LUT4_I2_LC.O
Info:  2.7  6.2    Net CPU.isJAL_SB_DFFE_Q_E (9,22) -> (10,13)
Info:                Sink CPU.instr_SB_DFFE_Q_7_DFFLC.CEN
Info:  0.1  6.3  Setup CPU.instr_SB_DFFE_Q_7_DFFLC.CEN
Info: 0.5 ns logic, 5.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source FalloArriba_SB_DFFESR_Q_DFFLC.O
Info:  2.7  3.2    Net FalloAbajo_SB_LUT4_I0_I1[1] (11,19) -> (6,32)
Info:                Sink Fallo_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  SOC.v:92.17-103.2
Info:                  peripheral_gpio.v:13.23-13.31
Info:  0.4  3.6  Source Fallo_SB_LUT4_O_LC.O
Info:  1.5  5.1    Net Fallo (6,32) -> (4,33)
Info:                Sink LEDS[3]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  SOC.v:8.23-8.27
Info: 0.9 ns logic, 4.2 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 50.87 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.27 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 5.11 ns

Info: Program finished normally.
