TimeQuest Timing Analyzer report for ECCDH3DES
Tue Mar 15 20:21:18 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Slow 1200mV 0C Model Metastability Report
 43. Fast 1200mV 0C Model Setup Summary
 44. Fast 1200mV 0C Model Hold Summary
 45. Fast 1200mV 0C Model Recovery Summary
 46. Fast 1200mV 0C Model Removal Summary
 47. Fast 1200mV 0C Model Minimum Pulse Width Summary
 48. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Propagation Delay
 58. Minimum Propagation Delay
 59. Fast 1200mV 0C Model Metastability Report
 60. Multicorner Timing Analysis Summary
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Propagation Delay
 66. Minimum Propagation Delay
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; ECCDH3DES                                           ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.8%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; avalon_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Mar 15 20:20:58 2016 ;
; avalon_system/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Tue Mar 15 20:20:58 2016 ;
+----------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                      ;
+----------+-----------------+---------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name          ; Note ;
+----------+-----------------+---------------------+------+
; 92.7 MHz ; 92.7 MHz        ; altera_reserved_tck ;      ;
+----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.705 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.393 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.146 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.146 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.717 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 5.211      ;
; 44.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.942      ;
; 45.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.689      ;
; 45.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 4.582      ;
; 45.436 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 4.474      ;
; 45.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 4.353      ;
; 45.994 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.938      ;
; 46.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 3.889      ;
; 46.281 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.109     ; 3.608      ;
; 46.333 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.586      ;
; 46.360 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.572      ;
; 46.419 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.109     ; 3.470      ;
; 46.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.406      ;
; 46.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.141      ;
; 46.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.042      ;
; 47.052 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.864      ;
; 47.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.862      ;
; 47.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.755      ;
; 47.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.580      ;
; 47.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.502      ;
; 47.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.412      ;
; 47.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.368      ;
; 47.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 2.363      ;
; 48.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.603      ;
; 89.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 11.047     ;
; 89.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 11.004     ;
; 89.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 10.962     ;
; 89.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 10.815     ;
; 89.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 10.772     ;
; 89.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 10.730     ;
; 89.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 10.675     ;
; 89.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 10.476     ;
; 89.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.226      ; 10.469     ;
; 89.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 10.443     ;
; 89.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 10.370     ;
; 89.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 10.326     ;
; 89.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 10.301     ;
; 89.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 10.271     ;
; 90.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 10.244     ;
; 90.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 10.229     ;
; 90.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 10.237     ;
; 90.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 10.186     ;
; 90.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 10.158     ;
; 90.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 10.138     ;
; 90.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 10.127     ;
; 90.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 10.094     ;
; 90.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 10.038     ;
; 90.236 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.998      ;
; 90.236 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.998      ;
; 90.238 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 10.002     ;
; 90.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 10.007     ;
; 90.250 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.971      ;
; 90.250 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.971      ;
; 90.252 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.975      ;
; 90.271 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 9.980      ;
; 90.272 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 9.973      ;
; 90.272 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 9.973      ;
; 90.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 9.965      ;
; 90.283 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 9.965      ;
; 90.283 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 9.965      ;
; 90.285 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 9.969      ;
; 90.289 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 9.955      ;
; 90.290 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 9.948      ;
; 90.290 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 9.948      ;
; 90.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 9.954      ;
; 90.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 9.926      ;
; 90.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 9.929      ;
; 90.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 9.895      ;
; 90.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.864      ;
; 90.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.832      ;
; 90.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.803      ;
; 90.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.812      ;
; 90.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 9.809      ;
; 90.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.231      ; 9.836      ;
; 90.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a83~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 9.691      ;
; 90.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 9.743      ;
; 90.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.222      ; 9.736      ;
; 90.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a108~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 9.662      ;
; 90.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.685      ;
; 90.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 9.666      ;
; 90.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.637      ;
; 90.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 9.632      ;
; 90.622 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.611      ;
; 90.623 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.604      ;
; 90.623 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.604      ;
; 90.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 9.600      ;
; 90.632 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.589      ;
; 90.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 9.622      ;
; 90.633 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 9.582      ;
; 90.633 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 9.582      ;
; 90.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 9.571      ;
; 90.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 9.593      ;
; 90.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.580      ;
; 90.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.577      ;
; 90.661 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.237      ; 9.614      ;
; 90.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.227      ; 9.604      ;
; 90.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a40~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 9.543      ;
; 90.678 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 9.558      ;
; 90.679 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 9.551      ;
; 90.679 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 9.551      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.674      ;
; 0.403 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.006      ;
; 0.410 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.022      ;
; 0.410 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.022      ;
; 0.411 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a65~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.389      ; 1.022      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.685      ;
; 0.412 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.037      ;
; 0.412 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a98~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.381      ; 1.015      ;
; 0.414 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.383      ; 1.019      ;
; 0.414 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.026      ;
; 0.416 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a44~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.023      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.690      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.691      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.030      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.011      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.693      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.015      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.037      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.694      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.695      ;
; 0.423 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.029      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.697      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.424 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a58~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.037      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.426 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.403      ; 1.051      ;
; 0.427 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.376      ; 1.025      ;
; 0.427 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a5~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.409      ; 1.058      ;
; 0.428 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a113~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.044      ;
; 0.428 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.024      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.704      ;
; 0.429 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.406      ; 1.057      ;
; 0.429 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.033      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.703      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.031      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.053      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.042      ;
; 0.431 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.037      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.706      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.706      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.706      ;
; 0.433 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.412      ; 1.067      ;
; 0.433 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.388      ; 1.043      ;
; 0.434 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a63~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.393      ; 1.049      ;
; 0.436 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.032      ;
; 0.437 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.371      ; 1.030      ;
; 0.438 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a94~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.405      ; 1.065      ;
; 0.438 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a48~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.379      ; 1.039      ;
; 0.439 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.390      ; 1.051      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.713      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.714      ;
; 0.440 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.374      ; 1.036      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 2.770      ;
; 96.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.455      ;
; 96.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.455      ;
; 96.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.455      ;
; 96.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.455      ;
; 96.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.179      ;
; 96.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.179      ;
; 96.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.179      ;
; 96.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 3.179      ;
; 96.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.182      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.157      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.157      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.157      ;
; 96.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.157      ;
; 96.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 2.974      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.973      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.973      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.973      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.973      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.822      ;
; 97.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.280      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 2.206      ;
; 97.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.217      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.199      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.143      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.130      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.055      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 97.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.913      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.842      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.842      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.842      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.833      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.833      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.833      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.833      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.833      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.423      ;
; 1.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.423      ;
; 1.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.423      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.701      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.718      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.718      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.718      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.783      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.934      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.006      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.017      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.057      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.033      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.060      ;
; 1.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.081      ;
; 1.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.116      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.660      ;
; 2.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.808      ;
; 2.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.847      ;
; 2.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.847      ;
; 2.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.847      ;
; 2.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 2.847      ;
; 2.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.887      ;
; 2.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.887      ;
; 2.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.887      ;
; 2.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.887      ;
; 2.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.007      ;
; 2.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.007      ;
; 2.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 3.007      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.717 ; 49.952       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a99~portb_address_reg0  ;
; 49.717 ; 49.952       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a99~portb_we_reg        ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a100~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a100~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a121~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a121~portb_we_reg       ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a33~portb_address_reg0  ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a33~portb_we_reg        ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a36~portb_address_reg0  ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a36~portb_we_reg        ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a71~portb_address_reg0  ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a71~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a12~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a12~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a28~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a28~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a31~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a31~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a34~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a34~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a44~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a44~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a4~portb_address_reg0   ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a4~portb_we_reg         ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a57~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a57~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_address_reg0  ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_we_reg        ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a99~portb_datain_reg0   ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a102~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a102~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a118~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a118~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a119~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a119~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a120~portb_address_reg0 ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a120~portb_we_reg       ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a32~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a32~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a38~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a38~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a53~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a53~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a54~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a54~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a61~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a61~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0   ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_we_reg         ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a7~portb_address_reg0   ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a7~portb_we_reg         ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a93~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a93~portb_we_reg        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a98~portb_address_reg0  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a98~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a100~portb_datain_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_datain_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a113~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a113~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a114~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a114~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a121~portb_datain_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a125~portb_address_reg0 ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a125~portb_we_reg       ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a26~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a26~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a29~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a29~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a33~portb_datain_reg0   ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a35~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a35~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a36~portb_datain_reg0   ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a41~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a41~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a42~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a42~portb_we_reg        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_address_reg0  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_we_reg        ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.146 ; 1.276 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.199 ; 5.291 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.036 ; 0.952 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.358 ; 0.260 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.465 ; 16.014 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.440 ; 13.996 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 5.495 ;    ;    ; 5.526 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 5.345 ;    ;    ; 5.378 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 100.4 MHz ; 100.4 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.135 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.346 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.402 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.049 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.712 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 4.783      ;
; 45.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 4.525      ;
; 45.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 4.267      ;
; 45.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 4.199      ;
; 45.751 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.089     ; 4.159      ;
; 45.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 4.048      ;
; 46.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.599      ;
; 46.396 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.536      ;
; 46.587 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 3.310      ;
; 46.587 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 3.334      ;
; 46.680 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.252      ;
; 46.693 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.102     ; 3.204      ;
; 46.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 3.186      ;
; 47.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.915      ;
; 47.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.782      ;
; 47.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.652      ;
; 47.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.634      ;
; 47.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.539      ;
; 47.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.321      ;
; 47.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.308      ;
; 47.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.167      ;
; 47.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.153      ;
; 47.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.118      ;
; 48.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 1.439      ;
; 90.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 10.188     ;
; 90.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 10.128     ;
; 90.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 10.087     ;
; 90.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 10.059     ;
; 90.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.999      ;
; 90.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.958      ;
; 90.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 9.844      ;
; 90.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 9.715      ;
; 90.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.651      ;
; 90.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.200      ; 9.646      ;
; 90.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.588      ;
; 90.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 9.545      ;
; 90.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 9.542      ;
; 90.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 9.522      ;
; 90.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.502      ;
; 90.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 9.517      ;
; 90.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 9.501      ;
; 90.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 9.416      ;
; 90.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 9.373      ;
; 90.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 9.391      ;
; 90.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 9.354      ;
; 90.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.336      ;
; 90.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.339      ;
; 90.922 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 9.286      ;
; 90.922 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.178      ; 9.286      ;
; 90.924 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 9.290      ;
; 90.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.291      ;
; 90.927 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 9.265      ;
; 90.927 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 9.265      ;
; 90.929 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 9.269      ;
; 90.940 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.191      ; 9.281      ;
; 90.941 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.274      ;
; 90.941 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 9.274      ;
; 90.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 9.262      ;
; 90.961 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.188      ; 9.257      ;
; 90.962 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 9.250      ;
; 90.962 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 9.250      ;
; 90.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 9.250      ;
; 90.965 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.254      ;
; 90.965 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 9.254      ;
; 90.967 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 9.258      ;
; 90.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 9.244      ;
; 90.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 9.225      ;
; 91.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 9.207      ;
; 91.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 9.092      ;
; 91.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 9.052      ;
; 91.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 9.042      ;
; 91.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 9.065      ;
; 91.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.149      ; 9.021      ;
; 91.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.206      ; 9.075      ;
; 91.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.197      ; 9.060      ;
; 91.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 9.039      ;
; 91.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 8.995      ;
; 91.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 8.963      ;
; 91.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 8.959      ;
; 91.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a83~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 8.918      ;
; 91.266 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 8.937      ;
; 91.267 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 8.930      ;
; 91.267 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 8.930      ;
; 91.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 8.923      ;
; 91.278 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 8.914      ;
; 91.279 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 8.907      ;
; 91.279 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 8.907      ;
; 91.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a108~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 8.886      ;
; 91.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 8.912      ;
; 91.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 8.913      ;
; 91.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 8.916      ;
; 91.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 8.892      ;
; 91.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 8.946      ;
; 91.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 8.910      ;
; 91.312 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 8.930      ;
; 91.322 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 8.885      ;
; 91.323 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 8.878      ;
; 91.323 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 8.878      ;
; 91.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 8.865      ;
; 91.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a83~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 8.789      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.619      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.625      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.633      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.633      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.635      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.637      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.638      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.639      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.639      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.642      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.647      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.648      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.654      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.655      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.656      ;
; 0.405 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.656      ;
; 0.405 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.950      ;
; 0.405 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.950      ;
; 0.405 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.942      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.656      ;
; 0.408 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a65~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.953      ;
; 0.409 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.954      ;
; 0.411 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.356      ; 0.968      ;
; 0.411 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.338      ; 0.950      ;
; 0.411 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a98~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.336      ; 0.948      ;
; 0.412 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.348      ; 0.961      ;
; 0.413 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.327      ; 0.941      ;
; 0.413 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a44~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.340      ; 0.954      ;
; 0.417 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.948      ;
; 0.417 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.962      ;
; 0.422 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 0.983      ;
; 0.424 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a58~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 0.971      ;
; 0.424 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.955      ;
; 0.424 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.964      ;
; 0.425 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.956      ;
; 0.426 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.367      ; 0.994      ;
; 0.426 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a113~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.349      ; 0.976      ;
; 0.427 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.357      ; 0.985      ;
; 0.428 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a5~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.361      ; 0.990      ;
; 0.429 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.333      ; 0.963      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.358      ; 0.989      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.327      ; 0.958      ;
; 0.430 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.344      ; 0.975      ;
; 0.431 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.969      ;
; 0.431 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.969      ;
; 0.431 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a63~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.348      ; 0.980      ;
; 0.432 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.330      ; 0.963      ;
; 0.433 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.342      ; 0.976      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.517      ;
; 96.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.168      ;
; 96.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.168      ;
; 96.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.168      ;
; 96.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.168      ;
; 96.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.916      ;
; 97.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.898      ;
; 97.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.898      ;
; 97.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.898      ;
; 97.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.898      ;
; 97.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.854      ;
; 97.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.854      ;
; 97.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.854      ;
; 97.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.854      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.751      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.751      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.751      ;
; 97.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.751      ;
; 97.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.697      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.562      ;
; 97.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.075      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.988      ;
; 97.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.989      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.980      ;
; 97.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 1.940      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.927      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.923      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.861      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.722      ;
; 98.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.697      ;
; 98.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.697      ;
; 98.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.697      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.681      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.681      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.681      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.681      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.681      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.302      ;
; 1.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.302      ;
; 1.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.302      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.542      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.549      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.549      ;
; 1.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.549      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.634      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.771      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.835      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.848      ;
; 1.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.855      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 1.895      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.896      ;
; 1.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.907      ;
; 1.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.927      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.436      ;
; 2.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.557      ;
; 2.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.557      ;
; 2.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.557      ;
; 2.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.557      ;
; 2.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 2.570      ;
; 2.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.655      ;
; 2.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.655      ;
; 2.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.655      ;
; 2.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.655      ;
; 2.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.725      ;
; 2.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.725      ;
; 2.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.725      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a8~portb_address_reg0   ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a8~portb_we_reg         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_address_reg0  ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_we_reg        ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a59~portb_address_reg0  ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a59~portb_we_reg        ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0   ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_we_reg         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a116~portb_address_reg0 ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a116~portb_we_reg       ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_we_reg        ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a68~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a68~portb_we_reg        ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a72~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a72~portb_we_reg        ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a74~portb_address_reg0  ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a74~portb_we_reg        ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a8~portb_datain_reg0    ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a9~portb_address_reg0   ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a9~portb_we_reg         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a0~portb_address_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a0~portb_we_reg         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a102~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a102~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a126~portb_address_reg0 ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a126~portb_we_reg       ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_we_reg         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a26~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a26~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a39~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a39~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a3~portb_address_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a3~portb_we_reg         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a48~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a48~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a4~portb_address_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a4~portb_we_reg         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a50~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a50~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_datain_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a53~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a53~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a59~portb_datain_reg0   ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a65~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a65~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_datain_reg0    ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a70~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a70~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a73~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a73~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_we_reg        ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a77~portb_address_reg0  ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a77~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a106~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a106~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a116~portb_datain_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a117~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a117~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a123~portb_address_reg0 ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a123~portb_we_reg       ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a37~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a37~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a38~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a38~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_datain_reg0   ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a60~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a60~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a66~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a66~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a68~portb_datain_reg0   ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a72~portb_datain_reg0   ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a74~portb_datain_reg0   ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a92~portb_address_reg0  ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a92~portb_we_reg        ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a9~portb_datain_reg0    ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a0~portb_datain_reg0    ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a102~portb_datain_reg0  ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_address_reg0 ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_we_reg       ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_address_reg0 ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg       ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.338 ; 1.430 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.162 ; 5.135 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.773 ; 0.719 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.108 ; 0.033 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.357 ; 14.558 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.373 ; 12.588 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 4.931 ;    ;    ; 5.041 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 4.788 ;    ;    ; 4.896 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.569 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.174 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.833 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.548 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.414 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 2.718      ;
; 47.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 2.574      ;
; 47.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 2.402      ;
; 47.934 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.346      ;
; 47.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 2.351      ;
; 47.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 2.322      ;
; 48.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 2.017      ;
; 48.325 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.976      ;
; 48.412 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.858      ;
; 48.466 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 1.825      ;
; 48.474 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.283      ; 1.796      ;
; 48.505 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 1.796      ;
; 48.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.720      ;
; 48.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.548      ;
; 48.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.442      ;
; 48.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.440      ;
; 48.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.414      ;
; 48.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.367      ;
; 49.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.246      ;
; 49.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.247      ;
; 49.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.192      ;
; 49.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.171      ;
; 49.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.143      ;
; 49.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 0.766      ;
; 94.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 5.928      ;
; 94.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.124      ; 5.881      ;
; 94.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 5.860      ;
; 94.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 5.835      ;
; 94.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 5.813      ;
; 94.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.788      ;
; 94.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 5.742      ;
; 94.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 5.695      ;
; 94.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 5.660      ;
; 94.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 5.655      ;
; 94.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 5.654      ;
; 94.503 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.605      ;
; 94.503 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.605      ;
; 94.505 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 5.606      ;
; 94.518 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.601      ;
; 94.518 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.601      ;
; 94.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.122      ; 5.613      ;
; 94.519 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 5.594      ;
; 94.519 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 5.594      ;
; 94.520 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 5.602      ;
; 94.521 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 5.595      ;
; 94.522 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 5.594      ;
; 94.522 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 5.594      ;
; 94.524 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 5.569      ;
; 94.524 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.595      ;
; 94.524 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 5.569      ;
; 94.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.123      ; 5.608      ;
; 94.526 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a24~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 5.570      ;
; 94.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 5.564      ;
; 94.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 5.539      ;
; 94.576 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.528      ;
; 94.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.090      ; 5.497      ;
; 94.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.119      ; 5.513      ;
; 94.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.481      ;
; 94.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 5.476      ;
; 94.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.450      ;
; 94.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.109      ; 5.461      ;
; 94.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 5.457      ;
; 94.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 5.468      ;
; 94.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a111~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 5.429      ;
; 94.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 5.423      ;
; 94.704 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 5.394      ;
; 94.704 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 5.394      ;
; 94.706 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a88~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 5.395      ;
; 94.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a21~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 5.414      ;
; 94.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a47~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 5.410      ;
; 94.716 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 5.370      ;
; 94.716 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 5.370      ;
; 94.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a84~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 5.398      ;
; 94.718 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a80~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 5.371      ;
; 94.731 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 5.409      ;
; 94.734 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 5.369      ;
; 94.734 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 5.369      ;
; 94.736 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 5.370      ;
; 94.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.117      ; 5.364      ;
; 94.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a109~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 5.359      ;
; 94.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                             ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a45~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 5.327      ;
; 94.803 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a70~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 5.263      ;
; 94.812 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 5.328      ;
; 94.812 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 5.328      ;
; 94.814 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a25~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.134      ; 5.329      ;
; 94.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.285      ;
; 94.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 5.275      ;
; 94.824 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a60~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 5.248      ;
; 94.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.067      ; 5.251      ;
; 94.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.091      ; 5.274      ;
; 94.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 5.272      ;
; 94.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a107~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 5.238      ;
; 94.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                        ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a82~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 5.232      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a18~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 5.228      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a105~portb_we_reg      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.072      ; 5.204      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.096      ; 5.227      ;
; 94.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a43~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 5.225      ;
; 94.889 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a16~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 5.191      ;
; 94.889 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a16~portb_we_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.071      ; 5.191      ;
; 94.891 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a16~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 5.192      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.174 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a65~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.475      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a23~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.209      ; 0.490      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a5~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.216      ; 0.498      ;
; 0.179 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.501      ;
; 0.179 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.484      ;
; 0.180 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a20~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.212      ; 0.496      ;
; 0.180 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.190      ; 0.474      ;
; 0.181 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.486      ;
; 0.181 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.486      ;
; 0.181 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a113~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.200      ; 0.485      ;
; 0.181 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[49]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a49~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.209      ; 0.494      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.212      ; 0.498      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a63~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.488      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[58]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a58~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.200      ; 0.487      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a89~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.479      ;
; 0.184 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.489      ;
; 0.184 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.202      ; 0.490      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a6~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.473      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a73~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.487      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[34]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a98~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.190      ; 0.479      ;
; 0.186 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[44]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a44~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.483      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.187 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[48]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a112~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.483      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.318      ;
; 0.188 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.493      ;
; 0.188 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a94~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.211      ; 0.503      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.189 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[37]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.183      ; 0.476      ;
; 0.189 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[60]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.485      ;
; 0.190 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[52]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.490      ;
; 0.190 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.482      ;
; 0.191 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.205      ; 0.500      ;
; 0.191 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a81~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.220      ; 0.515      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.322      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.322      ;
; 0.192 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.497      ;
; 0.192 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a30~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.206      ; 0.502      ;
; 0.192 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_datain_reg0   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.488      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.323      ;
; 0.193 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a1~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.498      ;
; 0.193 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[59]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a123~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.201      ; 0.498      ;
; 0.194 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a75~portb_datain_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.485      ;
; 0.194 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[63]           ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a127~portb_datain_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.199      ; 0.497      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.324      ;
; 0.194 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a69~portb_address_reg0 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.486      ;
; 0.194 ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a5~portb_address_reg0  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.490      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 1.454      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.825      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.825      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.825      ;
; 98.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.825      ;
; 98.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.713      ;
; 98.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.640      ;
; 98.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.640      ;
; 98.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.640      ;
; 98.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.640      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.649      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.649      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.649      ;
; 98.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.649      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.598      ;
; 98.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.557      ;
; 98.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.557      ;
; 98.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.557      ;
; 98.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.557      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.512      ;
; 98.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.178      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.154      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.145      ;
; 98.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.132      ;
; 98.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.099      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.088      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.092      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.050      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 98.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.969      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.927      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.927      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 0.927      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.924      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.924      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.924      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.924      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.924      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.681      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.681      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.681      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.797      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.797      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.797      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.796      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.855      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.927      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.954      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.967      ;
; 0.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.977      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[6] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.999      ;
; 0.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.001      ;
; 0.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.996      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.306      ;
; 1.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.361      ;
; 1.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.361      ;
; 1.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.361      ;
; 1.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.361      ;
; 1.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.382      ;
; 1.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.389      ;
; 1.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.389      ;
; 1.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.389      ;
; 1.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.389      ;
; 1.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.435      ;
; 1.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.435      ;
; 1.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                      ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst2|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.435      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                        ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a31~portb_address_reg0  ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a31~portb_we_reg        ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a95~portb_address_reg0  ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a95~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a104~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a114~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a114~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a118~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a118~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a120~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a120~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a121~portb_address_reg0 ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a121~portb_we_reg       ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a13~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a52~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a57~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a57~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a58~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a58~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a61~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a61~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a68~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a68~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a73~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a73~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a77~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a77~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a94~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a94~portb_we_reg        ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a99~portb_address_reg0  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a99~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a0~portb_address_reg0   ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a0~portb_we_reg         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a100~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a100~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a101~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a103~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a106~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a106~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a10~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a10~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a115~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a115~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a116~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a116~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a11~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a122~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a122~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_address_reg0 ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a124~portb_we_reg       ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a12~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a12~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a28~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a28~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a29~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a29~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a2~portb_address_reg0   ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a2~portb_we_reg         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a30~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a30~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a31~portb_datain_reg0   ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a33~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a33~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a35~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a35~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a36~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a36~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a46~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a50~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a50~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a51~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a54~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a54~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a56~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a56~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a62~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a62~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a64~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a64~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a67~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a67~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a71~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a71~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a74~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a74~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a76~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a87~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a91~portb_address_reg0  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a91~portb_we_reg        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|sram:sram_inst1|altsyncram:altsyncram_component|altsyncram_l7k1:auto_generated|altsyncram_ala2:altsyncram1|ram_block3a95~portb_datain_reg0   ;
+--------+--------------+----------------+-----------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.337 ; 0.740 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.140 ; 2.654 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.678 ; 0.298 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.485 ; 0.106 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.211 ; 8.971 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.158 ; 7.907 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 3.024 ;    ;    ; 3.298 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 2.939 ;    ;    ; 3.217 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 44.705 ; 0.174 ; 47.146   ; 0.548   ; 49.414              ;
;  altera_reserved_tck ; 44.705 ; 0.174 ; 47.146   ; 0.548   ; 49.414              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.338 ; 1.430 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 5.199 ; 5.291 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.036 ; 0.952 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.485 ; 0.260 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 15.465 ; 16.014 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.158 ; 7.907 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 5.495 ;    ;    ; 5.526 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; CLOCK_50   ; DRAM_CLK    ; 2.939 ;    ;    ; 3.217 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FAN_CTRL            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00923 V          ; 0.196 V                              ; 0.189 V                              ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00923 V         ; 0.196 V                             ; 0.189 V                             ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11348    ; 0        ; 38       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 11348    ; 0        ; 38       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 106      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 106      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 99    ; 99   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 93    ; 93   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Tue Mar 15 20:20:47 2016
Info: Command: quartus_sta ECCDH3DES -c ECCDH3DES
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1536 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'avalon_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'avalon_system/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register avalon_system:u0|avalon_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] is being clocked by CLOCK_50
Warning (332060): Node: avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|ECCDH3DES:ECC|des_TripleDES:DES|des_DES:DES3|des_DES_round:DESROUNDFOR[3].DES_R|input_left_reg[12]~45 is being clocked by avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|altpll_qsys|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.705
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.705               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.146               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.146
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.146               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.717               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register avalon_system:u0|avalon_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] is being clocked by CLOCK_50
Warning (332060): Node: avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|ECCDH3DES:ECC|des_TripleDES:DES|des_DES:DES3|des_DES_round:DESROUNDFOR[3].DES_R|input_left_reg[12]~45 is being clocked by avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|altpll_qsys|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 45.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.135               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.402               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.712
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.712               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register avalon_system:u0|avalon_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] is being clocked by CLOCK_50
Warning (332060): Node: avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch avalon_system:u0|ECCDH3DES_fpga:eccdh3des_fpga_0|ECCDH3DES:ECC|des_TripleDES:DES|des_DES:DES3|des_DES_round:DESROUNDFOR[3].DES_R|input_left_reg[12]~45 is being clocked by avalon_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|icdrclk was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|pcie_ip|altgx_internal|avalon_system_pcie_ip_altgx_internal_alt_c3gxb_rfh8_component|pll0|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: u0|altpll_qsys|sd1|pll7|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 47.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.569               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.833               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.548               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.414               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 1551 megabytes
    Info: Processing ended: Tue Mar 15 20:21:18 2016
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:30


