--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_largenum_display.twx test_largenum_display.ncd -o
test_largenum_display.twr test_largenum_display.pcf

Design file:              test_largenum_display.ncd
Physical constraint file: test_largenum_display.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   11.741(R)|clk_BUFGP         |   0.000|
an<1>       |   11.699(R)|clk_BUFGP         |   0.000|
an<2>       |   11.716(R)|clk_BUFGP         |   0.000|
an<3>       |   12.199(R)|clk_BUFGP         |   0.000|
hex<0>      |   16.395(R)|clk_BUFGP         |   0.000|
hex<1>      |   17.126(R)|clk_BUFGP         |   0.000|
hex<2>      |   16.696(R)|clk_BUFGP         |   0.000|
hex<3>      |   16.095(R)|clk_BUFGP         |   0.000|
hex<4>      |   14.793(R)|clk_BUFGP         |   0.000|
hex<5>      |   16.597(R)|clk_BUFGP         |   0.000|
hex<6>      |   15.763(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.796|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |hex<0>         |   13.498|
sw<0>          |hex<1>         |   13.871|
sw<0>          |hex<2>         |   13.392|
sw<0>          |hex<3>         |   13.283|
sw<0>          |hex<4>         |   12.044|
sw<0>          |hex<5>         |   13.427|
sw<0>          |hex<6>         |   12.544|
sw<1>          |hex<0>         |   27.387|
sw<1>          |hex<1>         |   28.118|
sw<1>          |hex<2>         |   27.688|
sw<1>          |hex<3>         |   27.087|
sw<1>          |hex<4>         |   25.830|
sw<1>          |hex<5>         |   27.589|
sw<1>          |hex<6>         |   26.755|
sw<2>          |hex<0>         |   32.641|
sw<2>          |hex<1>         |   33.372|
sw<2>          |hex<2>         |   32.942|
sw<2>          |hex<3>         |   32.341|
sw<2>          |hex<4>         |   31.084|
sw<2>          |hex<5>         |   32.843|
sw<2>          |hex<6>         |   32.009|
sw<3>          |hex<0>         |   35.044|
sw<3>          |hex<1>         |   35.775|
sw<3>          |hex<2>         |   35.345|
sw<3>          |hex<3>         |   34.744|
sw<3>          |hex<4>         |   33.487|
sw<3>          |hex<5>         |   35.246|
sw<3>          |hex<6>         |   34.412|
sw<4>          |hex<0>         |   33.610|
sw<4>          |hex<1>         |   34.341|
sw<4>          |hex<2>         |   33.911|
sw<4>          |hex<3>         |   33.310|
sw<4>          |hex<4>         |   32.053|
sw<4>          |hex<5>         |   33.812|
sw<4>          |hex<6>         |   32.978|
sw<5>          |hex<0>         |   33.619|
sw<5>          |hex<1>         |   34.350|
sw<5>          |hex<2>         |   33.920|
sw<5>          |hex<3>         |   33.319|
sw<5>          |hex<4>         |   32.062|
sw<5>          |hex<5>         |   33.821|
sw<5>          |hex<6>         |   32.987|
sw<6>          |hex<0>         |   33.443|
sw<6>          |hex<1>         |   34.174|
sw<6>          |hex<2>         |   33.744|
sw<6>          |hex<3>         |   33.143|
sw<6>          |hex<4>         |   31.886|
sw<6>          |hex<5>         |   33.645|
sw<6>          |hex<6>         |   32.811|
sw<7>          |hex<0>         |   34.172|
sw<7>          |hex<1>         |   34.903|
sw<7>          |hex<2>         |   34.473|
sw<7>          |hex<3>         |   33.872|
sw<7>          |hex<4>         |   32.615|
sw<7>          |hex<5>         |   34.374|
sw<7>          |hex<6>         |   33.540|
---------------+---------------+---------+


Analysis completed Sat Sep 02 01:33:57 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



