
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.38

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency cosine_out[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency cosine_out[0]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sine_out[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.26    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.46    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.62    0.01    0.09    0.15 v sine_out[11]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net33 (net)
                  0.01    0.00    0.15 v _542_/A1 (NAND2_X1)
     1    1.65    0.01    0.01    0.17 ^ _542_/ZN (NAND2_X1)
                                         _201_ (net)
                  0.01    0.00    0.17 ^ _550_/A1 (NAND2_X1)
     1    1.24    0.01    0.01    0.18 v _550_/ZN (NAND2_X1)
                                         _013_ (net)
                  0.01    0.00    0.18 v sine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.41    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.26    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.46    0.02    0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    9.08    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   18.31    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   13.36    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    9.94    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   19.53    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    9.06    0.02    0.07    0.46 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.46 v _419_/A4 (NOR4_X1)
     1    1.81    0.04    0.08    0.54 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.54 ^ _422_/A (AOI21_X1)
     1    1.62    0.01    0.02    0.56 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.01    0.00    0.56 v _425_/A2 (NAND3_X1)
     3    5.69    0.02    0.03    0.59 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.59 ^ _428_/C1 (OAI221_X1)
     1    2.31    0.02    0.03    0.62 v _428_/ZN (OAI221_X1)
                                         _099_ (net)
                  0.02    0.00    0.62 v _429_/B2 (AOI21_X1)
     1    1.37    0.02    0.03    0.65 ^ _429_/ZN (AOI21_X1)
                                         _002_ (net)
                  0.02    0.00    0.65 ^ cosine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.65   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.41    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.26    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.46    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ cosine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.15    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    9.08    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   18.31    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   13.36    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    9.94    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   19.53    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    9.06    0.02    0.07    0.46 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.46 v _419_/A4 (NOR4_X1)
     1    1.81    0.04    0.08    0.54 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.54 ^ _422_/A (AOI21_X1)
     1    1.62    0.01    0.02    0.56 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.01    0.00    0.56 v _425_/A2 (NAND3_X1)
     3    5.69    0.02    0.03    0.59 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.59 ^ _428_/C1 (OAI221_X1)
     1    2.31    0.02    0.03    0.62 v _428_/ZN (OAI221_X1)
                                         _099_ (net)
                  0.02    0.00    0.62 v _429_/B2 (AOI21_X1)
     1    1.37    0.02    0.03    0.65 ^ _429_/ZN (AOI21_X1)
                                         _002_ (net)
                  0.02    0.00    0.65 ^ cosine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.65   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.41    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.26    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    12   16.46    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ cosine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.14708468317985535

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7409

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.621513366699219

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8233

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.19 ^ sine_out[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.21 v _590_/ZN (AOI221_X1)
   0.05    0.26 ^ _591_/ZN (NOR3_X1)
   0.00    0.26 ^ sine_out[2]$_SDFFE_PN0P_/D (DFF_X2)
           0.26   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.77   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 v sine_out[11]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _542_/ZN (NAND2_X1)
   0.01    0.18 v _550_/ZN (NAND2_X1)
   0.00    0.18 v sine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ sine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.0667

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.0672

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6515

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3827

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
58.741366

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.43e-04   7.08e-06   1.84e-06   1.52e-04  34.0%
Combinational          1.03e-04   1.03e-04   1.07e-05   2.16e-04  48.3%
Clock                  3.41e-05   4.50e-05   1.03e-07   7.92e-05  17.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.80e-04   1.55e-04   1.27e-05   4.47e-04 100.0%
                          62.6%      34.6%       2.8%
