{
    "DESIGN_NAME": "project_assignment_1",
    "VERILOG_FILES": "dir::src/project_assignment_1.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "FP_PDN_MULTILAYER": true,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "BASE_SDC_FILE": "dir::src/project_assignment_1.sdc",
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_VPITCH": 25,
    "FP_PDN_HPITCH": 25,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "PL_TARGET_DENSITY": 0.75
}