#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Feb  8 16:37:21 2021
# Process ID: 17257
# Current directory: /home/spdy18695/workbench/Vivado_projects/FIFO
# Command line: vivado FIFO.xpr
# Log file: /home/spdy18695/workbench/Vivado_projects/FIFO/vivado.log
# Journal file: /home/spdy18695/workbench/Vivado_projects/FIFO/vivado.jou
#-----------------------------------------------------------
start_gui
open_project FIFO.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 7317.750 ; gain = 56.059 ; free physical = 4990 ; free virtual = 10484
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-159] /* in comment [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 439.664 ; gain = 0.133 ; free physical = 4775 ; free virtual = 10382
INFO: [Common 17-206] Exiting Webtalk at Mon Feb  8 16:38:12 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 7354.504 ; gain = 0.000 ; free physical = 4835 ; free virtual = 10442
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 7447.320 ; gain = 92.816 ; free physical = 4777 ; free virtual = 10406
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4801 ; free virtual = 10421
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4755 ; free virtual = 10396
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4322 ; free virtual = 9934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v:27]
	Parameter register bound to: 31 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter add_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_datapath' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v:28]
	Parameter register bound to: 31 - type: integer 
	Parameter width bound to: 7 - type: integer 
	Parameter add_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO_ram' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v:29]
	Parameter width bound to: 7 - type: integer 
	Parameter register bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO_ram' (1#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v:29]
INFO: [Synth 8-6157] synthesizing module 'WRITE_BUFFER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v:27]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WRITE_BUFFER' (2#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v:27]
INFO: [Synth 8-6157] synthesizing module 'READ_BUFFER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v:27]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'READ_BUFFER' (3#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v:27]
INFO: [Synth 8-6157] synthesizing module 'POINTER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:26]
	Parameter add_width bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'sel' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
WARNING: [Synth 8-567] referenced signal 'write_pointer' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
WARNING: [Synth 8-567] referenced signal 'read_pointer' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:60]
INFO: [Synth 8-6155] done synthesizing module 'POINTER' (4#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v:26]
INFO: [Synth 8-6157] synthesizing module 'STATUS_REGISTER' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v:24]
INFO: [Synth 8-6155] done synthesizing module 'STATUS_REGISTER' (5#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v:24]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_datapath' (6#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v:28]
INFO: [Synth 8-6157] synthesizing module 'FIFO_controller' [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:24]
	Parameter idle bound to: 3'b000 
	Parameter setupW bound to: 3'b001 
	Parameter write bound to: 3'b010 
	Parameter setupR bound to: 3'b011 
	Parameter read bound to: 3'b100 
	Parameter clear bound to: 3'b101 
WARNING: [Synth 8-567] referenced signal 'Write' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:80]
WARNING: [Synth 8-567] referenced signal 'ClearAllReg' should be on the sensitivity list [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:80]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_controller' (7#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v:24]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4331 ; free virtual = 9947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4318 ; free virtual = 9936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4318 ; free virtual = 9936
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7447.320 ; gain = 0.000 ; free physical = 4311 ; free virtual = 9929
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/constrs_1/new/FIFO.xdc]
Finished Parsing XDC File [/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/constrs_1/new/FIFO.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7509.453 ; gain = 0.000 ; free physical = 4222 ; free virtual = 9852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7613.586 ; gain = 166.266 ; free physical = 4136 ; free virtual = 9781
19 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 7613.586 ; gain = 166.266 ; free physical = 4136 ; free virtual = 9781
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb  8 17:16:38 2021...
