Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Thu Nov 21 16:42:39 2024
| Host         : FredMachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.363        0.000                      0                   66        0.158        0.000                      0                   66        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.363        0.000                      0                   66        0.158        0.000                      0                   66        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.363ns  (required time - arrival time)
  Source:                 amount_paid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.959ns (28.386%)  route 2.419ns (71.614%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  amount_paid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.433     5.101 r  amount_paid_reg[0]/Q
                         net (fo=19, routed)          0.741     5.842    debounce_inst/Q[0]
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.105     5.947 r  debounce_inst/amount_paid[2]_i_2/O
                         net (fo=3, routed)           0.819     6.766    debounce_inst/amount_paid[2]_i_2_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.116     6.882 r  debounce_inst/amount_paid[6]_i_2/O
                         net (fo=4, routed)           0.428     7.310    debounce_inst/amount_paid[6]_i_2_n_0
    SLICE_X7Y95          LUT5 (Prop_lut5_I1_O)        0.305     7.615 r  debounce_inst/amount_paid[4]_i_1/O
                         net (fo=1, routed)           0.432     8.047    p_1_in[4]
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.347    14.399    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[4]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)       -0.195    14.410    amount_paid_reg[4]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  6.363    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.982ns (28.253%)  route 2.494ns (71.747%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.458     4.668    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.047 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=12, routed)          1.025     6.072    debounce_inst/debounced_money_input[1]
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.126     6.198 r  debounce_inst/amount_paid[5]_i_3/O
                         net (fo=3, routed)           0.667     6.865    debounce_inst/amount_paid[5]_i_3_n_0
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.267     7.132 r  debounce_inst/amount_paid[7]_i_6/O
                         net (fo=8, routed)           0.689     7.821    debounce_inst/amount_paid[7]_i_6_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.105     7.926 r  debounce_inst/amount_paid[7]_i_7/O
                         net (fo=1, routed)           0.113     8.039    debounce_inst/amount_paid[7]_i_7_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.105     8.144 r  debounce_inst/amount_paid[7]_i_2/O
                         net (fo=1, routed)           0.000     8.144    p_1_in[7]
    SLICE_X7Y96          FDCE                                         r  amount_paid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.347    14.399    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  amount_paid_reg[7]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)        0.032    14.637    amount_paid_reg[7]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.747ns (52.817%)  route 1.561ns (47.183%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.710 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.710    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.975 r  debounce_inst/debounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.975    debounce_inst/debounce_counter_reg[16]_i_1_n_6
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 1.742ns (52.746%)  route 1.561ns (47.254%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.710 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.710    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.970 r  debounce_inst/debounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.970    debounce_inst/debounce_counter_reg[16]_i_1_n_4
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.682ns (51.871%)  route 1.561ns (48.129%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.710 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.710    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.910 r  debounce_inst/debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.910    debounce_inst/debounce_counter_reg[16]_i_1_n_5
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 debounce_inst/stable_money_input_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.904ns (27.331%)  route 2.404ns (72.669%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.458     4.668    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  debounce_inst/stable_money_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.379     5.047 r  debounce_inst/stable_money_input_reg[2]/Q
                         net (fo=11, routed)          0.706     5.753    debounce_inst/debounced_money_input[2]
    SLICE_X6Y96          LUT3 (Prop_lut3_I2_O)        0.105     5.858 r  debounce_inst/amount_paid[4]_i_3/O
                         net (fo=1, routed)           0.566     6.425    debounce_inst/amount_paid[4]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I4_O)        0.105     6.530 r  debounce_inst/amount_paid[4]_i_2/O
                         net (fo=2, routed)           0.341     6.870    debounce_inst/amount_paid[4]_i_2_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.105     6.975 r  debounce_inst/amount_paid[5]_i_2/O
                         net (fo=2, routed)           0.236     7.211    debounce_inst/amount_paid[5]_i_2_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I5_O)        0.105     7.316 r  debounce_inst/amount_paid[7]_i_5/O
                         net (fo=2, routed)           0.555     7.871    debounce_inst/amount_paid[7]_i_5_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I3_O)        0.105     7.976 r  debounce_inst/amount_paid[6]_i_1/O
                         net (fo=1, routed)           0.000     7.976    p_1_in[6]
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.347    14.399    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[6]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.032    14.637    amount_paid_reg[6]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 1.663ns (51.588%)  route 1.561ns (48.412%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.710 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.710    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.891 r  debounce_inst/debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.891    debounce_inst/debounce_counter_reg[16]_i_1_n_7
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.686ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.649ns (51.377%)  route 1.561ns (48.623%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.877 r  debounce_inst/debounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.877    debounce_inst/debounce_counter_reg[12]_i_1_n_6
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[13]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  6.686    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 debounce_inst/money_input_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.644ns (51.301%)  route 1.561ns (48.699%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.457     4.667    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  debounce_inst/money_input_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.433     5.100 r  debounce_inst/money_input_prev_reg[3]/Q
                         net (fo=1, routed)           0.343     5.444    debounce_inst/money_input_prev[3]
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.105     5.549 r  debounce_inst/money_input_prev[3]_i_2/O
                         net (fo=2, routed)           0.326     5.875    debounce_inst/money_input_prev[3]_i_2_n_0
    SLICE_X6Y94          LUT5 (Prop_lut5_I0_O)        0.105     5.980 r  debounce_inst/stable_money_input[3]_i_5/O
                         net (fo=22, routed)          0.890     6.870    debounce_inst/stable_money_input[3]_i_5_n_0
    SLICE_X4Y97          LUT2 (Prop_lut2_I1_O)        0.105     6.975 r  debounce_inst/debounce_counter[0]_i_5/O
                         net (fo=1, routed)           0.000     6.975    debounce_inst/debounce_counter[0]_i_5_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.415 r  debounce_inst/debounce_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.415    debounce_inst/debounce_counter_reg[0]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.513 r  debounce_inst/debounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    debounce_inst/debounce_counter_reg[4]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.611 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.612    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.872 r  debounce_inst/debounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.872    debounce_inst/debounce_counter_reg[12]_i_1_n_4
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.329    14.381    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[15]/C
                         clock pessimism              0.159    14.540    
                         clock uncertainty           -0.035    14.504    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.059    14.563    debounce_inst/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 amount_paid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.937ns (29.116%)  route 2.281ns (70.884%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 14.399 - 10.000 ) 
    Source Clock Delay      (SCD):    4.668ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.458     4.668    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  amount_paid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.433     5.101 r  amount_paid_reg[0]/Q
                         net (fo=19, routed)          0.741     5.842    debounce_inst/Q[0]
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.105     5.947 r  debounce_inst/amount_paid[2]_i_2/O
                         net (fo=3, routed)           0.819     6.766    debounce_inst/amount_paid[2]_i_2_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I0_O)        0.116     6.882 r  debounce_inst/amount_paid[6]_i_2/O
                         net (fo=4, routed)           0.722     7.604    debounce_inst/amount_paid[6]_i_2_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.283     7.887 r  debounce_inst/amount_paid[5]_i_1/O
                         net (fo=1, routed)           0.000     7.887    p_1_in[5]
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.347    14.399    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  amount_paid_reg[5]/C
                         clock pessimism              0.242    14.640    
                         clock uncertainty           -0.035    14.605    
    SLICE_X7Y95          FDCE (Setup_fdce_C_D)        0.030    14.635    amount_paid_reg[5]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  6.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  debounce_inst/debounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    debounce_inst/debounce_counter_reg[12]_i_1_n_7
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  debounce_inst/debounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    debounce_inst/debounce_counter_reg[12]_i_1_n_5
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.087 r  debounce_inst/debounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.087    debounce_inst/debounce_counter_reg[12]_i_1_n_6
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.087 r  debounce_inst/debounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    debounce_inst/debounce_counter_reg[12]_i_1_n_4
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDCE                                         r  debounce_inst/debounce_counter_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.394ns (69.557%)  route 0.172ns (30.443%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.090 r  debounce_inst/debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    debounce_inst/debounce_counter_reg[16]_i_1_n_7
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 item_price_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            purchase_success_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.227ns (75.817%)  route 0.072ns (24.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.603     1.522    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  item_price_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  item_price_reg[3]/Q
                         net (fo=3, routed)           0.072     1.723    item_price[3]
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.099     1.822 r  purchase_success_i_1/O
                         net (fo=1, routed)           0.000     1.822    purchase_success0
    SLICE_X4Y96          FDCE                                         r  purchase_success_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.874     2.039    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  purchase_success_reg/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.092     1.614    purchase_success_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.405ns (70.137%)  route 0.172ns (29.863%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.101 r  debounce_inst/debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.101    debounce_inst/debounce_counter_reg[16]_i_1_n_5
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 debounce_inst/stable_money_input_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amount_paid_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.354%)  route 0.163ns (46.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  debounce_inst/stable_money_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/stable_money_input_reg[1]/Q
                         net (fo=12, routed)          0.163     1.827    debounce_inst/debounced_money_input[1]
    SLICE_X6Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  debounce_inst/amount_paid[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_1_in[0]
    SLICE_X6Y97          FDCE                                         r  amount_paid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  amount_paid_reg[0]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.120     1.656    amount_paid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.430ns (71.376%)  route 0.172ns (28.624%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.126 r  debounce_inst/debounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    debounce_inst/debounce_counter_reg[16]_i_1_n_6
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debounce_inst/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst/debounce_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.430ns (71.376%)  route 0.172ns (28.624%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.604     1.523    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDCE                                         r  debounce_inst/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  debounce_inst/debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.836    debounce_inst/debounce_counter_reg[11]
    SLICE_X4Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  debounce_inst/debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    debounce_inst/debounce_counter[8]_i_2_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.996 r  debounce_inst/debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.997    debounce_inst/debounce_counter_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  debounce_inst/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    debounce_inst/debounce_counter_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.126 r  debounce_inst/debounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.126    debounce_inst/debounce_counter_reg[16]_i_1_n_4
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.034    debounce_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  debounce_inst/debounce_counter_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.105     1.893    debounce_inst/debounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     amount_paid_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y96     amount_paid_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     amount_paid_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     amount_paid_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     amount_paid_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     amount_paid_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y95     amount_paid_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y96     amount_paid_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     button_pressed_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     amount_paid_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     amount_paid_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     amount_paid_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     amount_paid_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     amount_paid_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     button_pressed_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     debounce_inst/debounce_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     amount_paid_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     amount_paid_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y97     amount_paid_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     amount_paid_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y95     amount_paid_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     amount_paid_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     button_pressed_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y98     debounce_inst/debounce_counter_reg[5]/C



