# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fa_w_decoder.srcs/sources_1/new/decoder3to8.vhd" \
"../../../../fa_w_decoder.srcs/sources_1/new/fa_decoder.vhd" \
"../../../../fa_w_decoder.srcs/sim_1/new/tb_fa_decoder.vhd" \

# Do not sort compile order
nosort
