--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Topmodule.twx Topmodule.ncd -o Topmodule.twr Topmodule.pcf
-ucf Temp.ucf

Design file:              Topmodule.ncd
Physical constraint file: Topmodule.pcf
Device,package,speed:     xc3s1600e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;

 10227 paths analyzed, 153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.714ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/contador_25 (SLICE_X53Y96.CIN), 674 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.711ns (Levels of Logic = 19)
  Clock Path Skew:      -0.003ns (0.130 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.COUT    Tbyp                  0.118   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CLK     Tcinck                1.002   clkdiv/contador<24>
                                                       clkdiv/Mcount_contador_cy<24>
                                                       clkdiv/Mcount_contador_xor<25>
                                                       clkdiv/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      8.711ns (5.644ns logic, 3.067ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_1 (FF)
  Destination:          clkdiv/contador_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.619ns (Levels of Logic = 19)
  Clock Path Skew:      -0.003ns (0.130 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_1 to clkdiv/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.587   clkdiv/contador<0>
                                                       clkdiv/contador_1
    SLICE_X55Y88.F3      net (fanout=2)        1.229   clkdiv/contador<1>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.COUT    Tbyp                  0.118   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CLK     Tcinck                1.002   clkdiv/contador<24>
                                                       clkdiv/Mcount_contador_cy<24>
                                                       clkdiv/Mcount_contador_xor<25>
                                                       clkdiv/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      8.619ns (5.640ns logic, 2.979ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.561ns (Levels of Logic = 19)
  Clock Path Skew:      -0.003ns (0.130 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.F4      net (fanout=28)       1.439   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyf                1.162   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<0>
                                                       clkdiv/Mcount_contador_cy<0>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.COUT    Tbyp                  0.118   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<23>
    SLICE_X53Y96.CLK     Tcinck                1.002   clkdiv/contador<24>
                                                       clkdiv/Mcount_contador_cy<24>
                                                       clkdiv/Mcount_contador_xor<25>
                                                       clkdiv/contador_25
    -------------------------------------------------  ---------------------------
    Total                                      8.561ns (5.805ns logic, 2.756ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/contador_23 (SLICE_X53Y95.CIN), 620 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.593ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CLK     Tcinck                1.002   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_xor<23>
                                                       clkdiv/contador_23
    -------------------------------------------------  ---------------------------
    Total                                      8.593ns (5.526ns logic, 3.067ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_1 (FF)
  Destination:          clkdiv/contador_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.501ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_1 to clkdiv/contador_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.587   clkdiv/contador<0>
                                                       clkdiv/contador_1
    SLICE_X55Y88.F3      net (fanout=2)        1.229   clkdiv/contador<1>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CLK     Tcinck                1.002   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_xor<23>
                                                       clkdiv/contador_23
    -------------------------------------------------  ---------------------------
    Total                                      8.501ns (5.522ns logic, 2.979ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.443ns (Levels of Logic = 18)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.F4      net (fanout=28)       1.439   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyf                1.162   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<0>
                                                       clkdiv/Mcount_contador_cy<0>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.COUT    Tbyp                  0.118   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<21>
    SLICE_X53Y95.CLK     Tcinck                1.002   clkdiv/contador<22>
                                                       clkdiv/Mcount_contador_cy<22>
                                                       clkdiv/Mcount_contador_xor<23>
                                                       clkdiv/contador_23
    -------------------------------------------------  ---------------------------
    Total                                      8.443ns (5.687ns logic, 2.756ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/contador_21 (SLICE_X53Y94.CIN), 566 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 17)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CLK     Tcinck                1.002   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_xor<21>
                                                       clkdiv/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (5.408ns logic, 3.067ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_1 (FF)
  Destination:          clkdiv/contador_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.383ns (Levels of Logic = 17)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_1 to clkdiv/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.YQ      Tcko                  0.587   clkdiv/contador<0>
                                                       clkdiv/contador_1
    SLICE_X55Y88.F3      net (fanout=2)        1.229   clkdiv/contador<1>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.G3      net (fanout=28)       1.750   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyg                1.001   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<1>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CLK     Tcinck                1.002   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_xor<21>
                                                       clkdiv/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (5.404ns logic, 2.979ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/contador_0 (FF)
  Destination:          clkdiv/contador_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 17)
  Clock Path Skew:      -0.007ns (0.126 - 0.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv/contador_0 to clkdiv/contador_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y84.XQ      Tcko                  0.591   clkdiv/contador<0>
                                                       clkdiv/contador_0
    SLICE_X55Y88.F2      net (fanout=2)        1.317   clkdiv/contador<0>
    SLICE_X55Y88.COUT    Topcyf                1.162   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_lut<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<0>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<1>
    SLICE_X55Y89.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<2>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<3>
    SLICE_X55Y90.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<4>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<5>
    SLICE_X55Y91.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<6>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<7>
    SLICE_X55Y92.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<8>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<9>
    SLICE_X55Y93.COUT    Tbyp                  0.118   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<10>
                                                       clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.F4      net (fanout=28)       1.439   clkdiv/Mcompar_clk_state_cmp_lt0000_cy<11>
    SLICE_X53Y84.COUT    Topcyf                1.162   clkdiv/contador<0>
                                                       clkdiv/Mcount_contador_lut<0>
                                                       clkdiv/Mcount_contador_cy<0>
                                                       clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<1>
    SLICE_X53Y85.COUT    Tbyp                  0.118   clkdiv/contador<2>
                                                       clkdiv/Mcount_contador_cy<2>
                                                       clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<3>
    SLICE_X53Y86.COUT    Tbyp                  0.118   clkdiv/contador<4>
                                                       clkdiv/Mcount_contador_cy<4>
                                                       clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<5>
    SLICE_X53Y87.COUT    Tbyp                  0.118   clkdiv/contador<6>
                                                       clkdiv/Mcount_contador_cy<6>
                                                       clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<7>
    SLICE_X53Y88.COUT    Tbyp                  0.118   clkdiv/contador<8>
                                                       clkdiv/Mcount_contador_cy<8>
                                                       clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<9>
    SLICE_X53Y89.COUT    Tbyp                  0.118   clkdiv/contador<10>
                                                       clkdiv/Mcount_contador_cy<10>
                                                       clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<11>
    SLICE_X53Y90.COUT    Tbyp                  0.118   clkdiv/contador<12>
                                                       clkdiv/Mcount_contador_cy<12>
                                                       clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<13>
    SLICE_X53Y91.COUT    Tbyp                  0.118   clkdiv/contador<14>
                                                       clkdiv/Mcount_contador_cy<14>
                                                       clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<15>
    SLICE_X53Y92.COUT    Tbyp                  0.118   clkdiv/contador<16>
                                                       clkdiv/Mcount_contador_cy<16>
                                                       clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<17>
    SLICE_X53Y93.COUT    Tbyp                  0.118   clkdiv/contador<18>
                                                       clkdiv/Mcount_contador_cy<18>
                                                       clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CIN     net (fanout=1)        0.000   clkdiv/Mcount_contador_cy<19>
    SLICE_X53Y94.CLK     Tcinck                1.002   clkdiv/contador<20>
                                                       clkdiv/Mcount_contador_cy<20>
                                                       clkdiv/Mcount_contador_xor<21>
                                                       clkdiv/contador_21
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (5.569ns logic, 2.756ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point contador_s_d/contador_1 (SLICE_X46Y139.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_s_u/rco (FF)
  Destination:          contador_s_d/contador_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.106 - 0.082)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_s_u/rco to contador_s_d/contador_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.XQ     Tcko                  0.474   contador_s_u/rco
                                                       contador_s_u/rco
    SLICE_X46Y139.CE     net (fanout=3)        0.978   contador_s_u/rco
    SLICE_X46Y139.CLK    Tckce       (-Th)    -0.069   contador_s_d/contador<1>
                                                       contador_s_d/contador_1
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.543ns logic, 0.978ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point contador_s_d/contador_0 (SLICE_X46Y139.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_s_u/rco (FF)
  Destination:          contador_s_d/contador_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.106 - 0.082)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_s_u/rco to contador_s_d/contador_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.XQ     Tcko                  0.474   contador_s_u/rco
                                                       contador_s_u/rco
    SLICE_X46Y139.CE     net (fanout=3)        0.978   contador_s_u/rco
    SLICE_X46Y139.CLK    Tckce       (-Th)    -0.069   contador_s_d/contador<1>
                                                       contador_s_d/contador_0
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.543ns logic, 0.978ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point contador_s_d/contador_3 (SLICE_X47Y138.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               contador_s_u/rco (FF)
  Destination:          contador_s_d/contador_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.106 - 0.082)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: contador_s_u/rco to contador_s_d/contador_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y132.XQ     Tcko                  0.474   contador_s_u/rco
                                                       contador_s_u/rco
    SLICE_X47Y138.CE     net (fanout=3)        0.978   contador_s_u/rco
    SLICE_X47Y138.CLK    Tckce       (-Th)    -0.069   contador_s_d/contador<3>
                                                       contador_s_d/contador_3
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.543ns logic, 0.978ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: contador_s_u/rco/CLK
  Logical resource: contador_s_u/rco/CK
  Location pin: SLICE_X40Y132.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: contador_s_d/rco/CLK
  Logical resource: contador_s_d/rco/CK
  Location pin: SLICE_X46Y138.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: contador_s_d/contador<1>/CLK
  Logical resource: contador_s_d/contador_1/CK
  Location pin: SLICE_X46Y139.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.714|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10227 paths, 0 nets, and 162 connections

Design statistics:
   Minimum period:   8.714ns{1}   (Maximum frequency: 114.758MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 01 14:22:48 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



