// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
// Tool Version Limit: 2024.11
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// 
// ==============================================================
// control
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read/COR)
//        bit 7  - auto_restart (Read/Write)
//        bit 9  - interrupt (Read)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0 - enable ap_done interrupt (Read/Write)
//        bit 1 - enable ap_ready interrupt (Read/Write)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0 - ap_done (Read/TOW)
//        bit 1 - ap_ready (Read/TOW)
//        others - reserved
// 0x10 : Data signal of num_rows
//        bit 31~0 - num_rows[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of num_cols
//        bit 31~0 - num_cols[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of A_row_index
//        bit 31~0 - A_row_index[31:0] (Read/Write)
// 0x24 : Data signal of A_row_index
//        bit 31~0 - A_row_index[63:32] (Read/Write)
// 0x28 : reserved
// 0x2c : Data signal of A_col_index
//        bit 31~0 - A_col_index[31:0] (Read/Write)
// 0x30 : Data signal of A_col_index
//        bit 31~0 - A_col_index[63:32] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of A_values
//        bit 31~0 - A_values[31:0] (Read/Write)
// 0x3c : Data signal of A_values
//        bit 31~0 - A_values[63:32] (Read/Write)
// 0x40 : reserved
// 0x44 : Data signal of x
//        bit 31~0 - x[31:0] (Read/Write)
// 0x48 : Data signal of x
//        bit 31~0 - x[63:32] (Read/Write)
// 0x4c : reserved
// 0x50 : Data signal of y
//        bit 31~0 - y[31:0] (Read/Write)
// 0x54 : Data signal of y
//        bit 31~0 - y[63:32] (Read/Write)
// 0x58 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSPMV_CSR_CONTROL_ADDR_AP_CTRL          0x00
#define XSPMV_CSR_CONTROL_ADDR_GIE              0x04
#define XSPMV_CSR_CONTROL_ADDR_IER              0x08
#define XSPMV_CSR_CONTROL_ADDR_ISR              0x0c
#define XSPMV_CSR_CONTROL_ADDR_NUM_ROWS_DATA    0x10
#define XSPMV_CSR_CONTROL_BITS_NUM_ROWS_DATA    32
#define XSPMV_CSR_CONTROL_ADDR_NUM_COLS_DATA    0x18
#define XSPMV_CSR_CONTROL_BITS_NUM_COLS_DATA    32
#define XSPMV_CSR_CONTROL_ADDR_A_ROW_INDEX_DATA 0x20
#define XSPMV_CSR_CONTROL_BITS_A_ROW_INDEX_DATA 64
#define XSPMV_CSR_CONTROL_ADDR_A_COL_INDEX_DATA 0x2c
#define XSPMV_CSR_CONTROL_BITS_A_COL_INDEX_DATA 64
#define XSPMV_CSR_CONTROL_ADDR_A_VALUES_DATA    0x38
#define XSPMV_CSR_CONTROL_BITS_A_VALUES_DATA    64
#define XSPMV_CSR_CONTROL_ADDR_X_DATA           0x44
#define XSPMV_CSR_CONTROL_BITS_X_DATA           64
#define XSPMV_CSR_CONTROL_ADDR_Y_DATA           0x50
#define XSPMV_CSR_CONTROL_BITS_Y_DATA           64

