{"variants":[{"paths":["\/documentation\/vhdlparsing\/mode\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"kind":"article","sections":[],"metadata":{"roleHeading":"API Collection","modules":[{"name":"VHDLParsing"}],"role":"collectionGroup","title":"Equatable Implementations"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode\/Equatable-Implementations"},"topicSections":[{"identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode\/!=(_:_:)"],"generated":true,"title":"Operators"}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/Mode/!=(_:_:)":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"role":"symbol","kind":"symbol","type":"topic","title":"!=(_:_:)","abstract":[],"url":"\/documentation\/vhdlparsing\/mode\/!=(_:_:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Mode":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"Mode","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"Mode","kind":"identifier"}],"type":"topic","title":"Mode","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Mode","abstract":[{"text":"A mode represents the direction a signal is travelling (input or output).","type":"text"}],"url":"\/documentation\/vhdlparsing\/mode"}}}