--------------------
Cycle:0

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:1

Pre-Issue Buffer:
	Entry 0:	[ADDI	R0, R0, #40]
	Entry 1:	[LDUR	R1, [R0, #0]]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:2

Pre-Issue Buffer:
	Entry 0:	[LDUR	R1, [R0, #0]]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ADDI	R0, R0, #40]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:3

Pre-Issue Buffer:
	Entry 0:	[LDUR	R1, [R0, #0]]
	Entry 1:	[AND	R3, R1, R0]
	Entry 2:	[ORR	R4, R1, R2]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ADDI	R0, R0, #40]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:4

Pre-Issue Buffer:
	Entry 0:	[AND	R3, R1, R0]
	Entry 1:	[ORR	R4, R1, R2]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[LDUR	R1, [R0, #0]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:5

Pre-Issue Buffer:
	Entry 0:	[AND	R3, R1, R0]
	Entry 1:	[ORR	R4, R1, R2]
	Entry 2:	[SUB	R7, R1, R2]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[LDUR	R1, [R0, #0]]
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=1
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:6

Pre-Issue Buffer:
	Entry 0:	[AND	R3, R1, R0]
	Entry 1:	[ORR	R4, R1, R2]
	Entry 2:	[SUB	R7, R1, R2]
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:	[LDUR	R1, [R0, #0]]

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:7

Pre-Issue Buffer:
	Entry 0:	[SUB	R7, R1, R2]
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[AND	R3, R1, R0]
	Entry 1:	[ORR	R4, R1, R2]
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:8

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ORR	R4, R1, R2]
	Entry 1:	[SUB	R7, R1, R2]
Post_ALU Queue:
	Entry 0:	[AND	R3, R1, R0]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:9

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[SUB	R7, R1, R2]
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ORR	R4, R1, R2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:10

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[SUB	R7, R1, R2]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
--------------------
Cycle:11

Pre-Issue Buffer:
	Entry 0:
	Entry 1:
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:

Registers
r00:	40	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=1
	Entry 0: [(1,0,3)<10010001000000001010000000000000,11111000010000000000000000000001>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry 0: [(1,0,3)<10001010000000000000000000100011,10101010000000100101110000100100>]
	Entry 1: [(1,0,1)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=1
	Entry 0: [(1,0,3)<11001011000000100000000000100111,11111110110111101111111111100111>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry 0: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry 1: [(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]

Data
#########################  END OF CYCLE #########################
