Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  8 18:59:51 2021
| Host         : YanniSpectre running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file finalproject_design_wrapper_control_sets_placed.rpt
| Design       : finalproject_design_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   287 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     3 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             459 |          142 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             358 |          114 |
| Yes          | No                    | No                     |             482 |          109 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             406 |          121 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                                           Set/Reset Signal                                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                    |                1 |              1 |         1.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/RESET_FLOPS[15].RST_FLOPS                                                           |                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                           | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                    |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                         | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                      | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                     | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                      |                3 |              4 |         1.33 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                               | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                              | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                |                2 |              6 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | finalproject_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                           |                6 |              7 |         1.17 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                               | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              8 |         2.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                        | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                         | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                               | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                     | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                    | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/tx16550_1/clk1x1                                                                                                                                                                               | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |         6.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |         3.25 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |                9 |             14 |         1.56 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             16 |         3.20 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |             17 |         4.25 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                    |                6 |             18 |         3.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |               10 |             21 |         2.10 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                         |                                                                                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | finalproject_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             31 |         4.43 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                                     |                8 |             47 |         5.88 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                    |               17 |             47 |         2.76 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                     |                8 |             47 |         5.88 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                9 |             52 |         5.78 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |                8 |             52 |         6.50 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 | finalproject_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                     |               11 |             52 |         4.73 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          | finalproject_design_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               16 |             64 |         4.00 |
|  finalproject_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |              143 |            460 |         3.22 |
+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


