{
  "module_name": "gp100.c",
  "hash_id": "5c7af4a6e5e5ca4ed82e31b69cdd893e7b261d0fb1cc3c291a06c90eb7e3f6b5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gp100.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"ctxgf100.h\"\n\n#include <nvif/class.h>\n\n \nvoid\ngp100_gr_zbc_clear_color(struct gf100_gr *gr, int zbc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst int znum =  zbc - 1;\n\tconst u32 zoff = znum * 4;\n\n\tif (gr->zbc_color[zbc].format) {\n\t\tnvkm_wr32(device, 0x418010 + zoff, gr->zbc_color[zbc].ds[0]);\n\t\tnvkm_wr32(device, 0x41804c + zoff, gr->zbc_color[zbc].ds[1]);\n\t\tnvkm_wr32(device, 0x418088 + zoff, gr->zbc_color[zbc].ds[2]);\n\t\tnvkm_wr32(device, 0x4180c4 + zoff, gr->zbc_color[zbc].ds[3]);\n\t}\n\n\tnvkm_mask(device, 0x418100 + ((znum / 4) * 4),\n\t\t\t  0x0000007f << ((znum % 4) * 7),\n\t\t\t  gr->zbc_color[zbc].format << ((znum % 4) * 7));\n}\n\nvoid\ngp100_gr_zbc_clear_depth(struct gf100_gr *gr, int zbc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tconst int znum =  zbc - 1;\n\tconst u32 zoff = znum * 4;\n\n\tif (gr->zbc_depth[zbc].format)\n\t\tnvkm_wr32(device, 0x418110 + zoff, gr->zbc_depth[zbc].ds);\n\tnvkm_mask(device, 0x41814c + ((znum / 4) * 4),\n\t\t\t  0x0000007f << ((znum % 4) * 7),\n\t\t\t  gr->zbc_depth[zbc].format << ((znum % 4) * 7));\n}\n\nconst struct gf100_gr_func_zbc\ngp100_gr_zbc = {\n\t.clear_color = gp100_gr_zbc_clear_color,\n\t.clear_depth = gp100_gr_zbc_clear_depth,\n};\n\nvoid\ngp100_gr_init_shader_exceptions(struct gf100_gr *gr, int gpc, int tpc)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x644), 0x00dffffe);\n\tnvkm_wr32(device, TPC_UNIT(gpc, tpc, 0x64c), 0x00000105);\n}\n\nstatic void\ngp100_gr_init_419c9c(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_mask(device, 0x419c9c, 0x00010000, 0x00010000);\n\tnvkm_mask(device, 0x419c9c, 0x00020000, 0x00020000);\n}\n\nvoid\ngp100_gr_init_fecs_exceptions(struct gf100_gr *gr)\n{\n\tnvkm_wr32(gr->base.engine.subdev.device, 0x409c24, 0x000e0002);\n}\n\nvoid\ngp100_gr_init_rop_active_fbps(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\t \n\tconst u32 fbp_count = nvkm_rd32(device, 0x12006c) & 0x0000000f;\n\tnvkm_mask(device, 0x408850, 0x0000000f, fbp_count);  \n\tnvkm_mask(device, 0x408958, 0x0000000f, fbp_count);  \n}\n\nstatic const struct gf100_gr_func\ngp100_gr = {\n\t.oneinit_tiles = gm200_gr_oneinit_tiles,\n\t.oneinit_sm_id = gm200_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gm200_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gm200_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gp100_gr_init_rop_active_fbps,\n\t.init_fecs_exceptions = gp100_gr_init_fecs_exceptions,\n\t.init_ds_hww_esr_2 = gm200_gr_init_ds_hww_esr_2,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_419c9c = gp100_gr_init_419c9c,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_504430 = gm107_gr_init_504430,\n\t.init_shader_exceptions = gp100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.rops = gm200_gr_rops,\n\t.gpc_nr = 6,\n\t.tpc_nr = 5,\n\t.ppc_nr = 2,\n\t.grctx = &gp100_grctx,\n\t.zbc = &gp100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_B },\n\t\t{ -1, -1, PASCAL_A, &gf100_fermi },\n\t\t{ -1, -1, PASCAL_COMPUTE_A },\n\t\t{}\n\t}\n};\n\nMODULE_FIRMWARE(\"nvidia/gp100/gr/fecs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/fecs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/fecs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/fecs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/gpccs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/gpccs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/gpccs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/gpccs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/sw_ctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/sw_nonctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/sw_bundle_init.bin\");\nMODULE_FIRMWARE(\"nvidia/gp100/gr/sw_method_init.bin\");\n\nstatic const struct gf100_gr_fwif\ngp100_gr_fwif[] = {\n\t{  0, gm200_gr_load, &gp100_gr, &gm200_gr_fecs_acr, &gm200_gr_gpccs_acr },\n\t{ -1, gm200_gr_nofw },\n\t{}\n};\n\nint\ngp100_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gp100_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}