\hypertarget{snbep__unc__m_8hh_source}{}\doxysection{snbep\+\_\+unc\+\_\+m.\+hh}
\label{snbep__unc__m_8hh_source}\index{snbep\_unc\_m.hh@{snbep\_unc\_m.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::intel::snbep\_unc\_m\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} snbep\_unc\_m : uint64\_t \{}
\DoxyCodeLine{00005         UNC\_M\_CLOCKTICKS = 0xff, \textcolor{comment}{// IMC Uncore clockticks}}
\DoxyCodeLine{00006         UNC\_M\_ACT\_COUNT = 0x1, \textcolor{comment}{// DRAM Activate Count}}
\DoxyCodeLine{00007         UNC\_M\_CAS\_COUNT = 0x4, \textcolor{comment}{// DRAM RD\_CAS and WR\_CAS Commands.}}
\DoxyCodeLine{00008         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_ALL = 0xf00, \textcolor{comment}{// Counts total number of DRAM CAS commands issued on this channel}}
\DoxyCodeLine{00009         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_RD = 0x300, \textcolor{comment}{// Counts all DRAM reads on this channel}}
\DoxyCodeLine{00010         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_RD\_REG = 0x100, \textcolor{comment}{// Counts number of DRAM read CAS commands issued on this channel}}
\DoxyCodeLine{00011         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_RD\_UNDERFILL = 0x200, \textcolor{comment}{// Counts number of underfill reads issued by the memory controller}}
\DoxyCodeLine{00012         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_WR = 0xc00, \textcolor{comment}{// Counts number of DRAM write CAS commands on this channel}}
\DoxyCodeLine{00013         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_WR\_RMM = 0x800, \textcolor{comment}{// Counts Number of opportunistic DRAM write CAS commands issued on this channel}}
\DoxyCodeLine{00014         UNC\_M\_CAS\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_CAS\_COUNT\_\_WR\_WMM = 0x400, \textcolor{comment}{// Counts number of DRAM write CAS commands issued on this channel while in Write-\/Major mode}}
\DoxyCodeLine{00015         UNC\_M\_DRAM\_PRE\_ALL = 0x6, \textcolor{comment}{// DRAM Precharge All Commands}}
\DoxyCodeLine{00016         UNC\_M\_DRAM\_REFRESH = 0x5, \textcolor{comment}{// Number of DRAM Refreshes Issued}}
\DoxyCodeLine{00017         UNC\_M\_DRAM\_REFRESH\_\_MASK\_\_SNBEP\_UNC\_M\_DRAM\_REFRESH\_\_HIGH = 0x400, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00018         UNC\_M\_DRAM\_REFRESH\_\_MASK\_\_SNBEP\_UNC\_M\_DRAM\_REFRESH\_\_PANIC = 0x200, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00019         UNC\_M\_ECC\_CORRECTABLE\_ERRORS = 0x9, \textcolor{comment}{// ECC Correctable Errors}}
\DoxyCodeLine{00020         UNC\_M\_MAJOR\_MODES = 0x7, \textcolor{comment}{// Cycles in a Major Mode}}
\DoxyCodeLine{00021         UNC\_M\_MAJOR\_MODES\_\_MASK\_\_SNBEP\_UNC\_M\_MAJOR\_MODES\_\_ISOCH = 0x800, \textcolor{comment}{// Counts cycles in ISOCH Major mode}}
\DoxyCodeLine{00022         UNC\_M\_MAJOR\_MODES\_\_MASK\_\_SNBEP\_UNC\_M\_MAJOR\_MODES\_\_PARTIAL = 0x400, \textcolor{comment}{// Counts cycles in Partial Major mode}}
\DoxyCodeLine{00023         UNC\_M\_MAJOR\_MODES\_\_MASK\_\_SNBEP\_UNC\_M\_MAJOR\_MODES\_\_READ = 0x100, \textcolor{comment}{// Counts cycles in Read Major mode}}
\DoxyCodeLine{00024         UNC\_M\_MAJOR\_MODES\_\_MASK\_\_SNBEP\_UNC\_M\_MAJOR\_MODES\_\_WRITE = 0x200, \textcolor{comment}{// Counts cycles in Write Major mode}}
\DoxyCodeLine{00025         UNC\_M\_POWER\_CHANNEL\_DLLOFF = 0x84, \textcolor{comment}{// Channel DLLOFF Cycles}}
\DoxyCodeLine{00026         UNC\_M\_POWER\_CHANNEL\_PPD = 0x85, \textcolor{comment}{// Channel PPD Cycles}}
\DoxyCodeLine{00027         UNC\_M\_POWER\_CKE\_CYCLES = 0x83, \textcolor{comment}{// CKE\_ON\_CYCLES by Rank}}
\DoxyCodeLine{00028         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK0 = 0x100, \textcolor{comment}{// Count cycles for rank 0}}
\DoxyCodeLine{00029         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK1 = 0x200, \textcolor{comment}{// Count cycles for rank 1}}
\DoxyCodeLine{00030         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK2 = 0x400, \textcolor{comment}{// Count cycles for rank 2}}
\DoxyCodeLine{00031         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK3 = 0x800, \textcolor{comment}{// Count cycles for rank 3}}
\DoxyCodeLine{00032         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK4 = 0x1000, \textcolor{comment}{// Count cycles for rank 4}}
\DoxyCodeLine{00033         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK5 = 0x2000, \textcolor{comment}{// Count cycles for rank 5}}
\DoxyCodeLine{00034         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK6 = 0x4000, \textcolor{comment}{// Count cycles for rank 6}}
\DoxyCodeLine{00035         UNC\_M\_POWER\_CKE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK7 = 0x8000, \textcolor{comment}{// Count cycles for rank 7}}
\DoxyCodeLine{00036         UNC\_M\_POWER\_CRITICAL\_THROTTLE\_CYCLES = 0x86, \textcolor{comment}{// Critical Throttle Cycles}}
\DoxyCodeLine{00037         UNC\_M\_POWER\_SELF\_REFRESH = 0x43, \textcolor{comment}{// Clock-\/Enabled Self-\/Refresh}}
\DoxyCodeLine{00038         UNC\_M\_POWER\_THROTTLE\_CYCLES = 0x41, \textcolor{comment}{// Throttle Cycles for Rank 0}}
\DoxyCodeLine{00039         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK0 = 0x100, \textcolor{comment}{// Count cycles for rank 0}}
\DoxyCodeLine{00040         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK1 = 0x200, \textcolor{comment}{// Count cycles for rank 1}}
\DoxyCodeLine{00041         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK2 = 0x400, \textcolor{comment}{// Count cycles for rank 2}}
\DoxyCodeLine{00042         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK3 = 0x800, \textcolor{comment}{// Count cycles for rank 3}}
\DoxyCodeLine{00043         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK4 = 0x1000, \textcolor{comment}{// Count cycles for rank 4}}
\DoxyCodeLine{00044         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK5 = 0x2000, \textcolor{comment}{// Count cycles for rank 5}}
\DoxyCodeLine{00045         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK6 = 0x4000, \textcolor{comment}{// Count cycles for rank 6}}
\DoxyCodeLine{00046         UNC\_M\_POWER\_THROTTLE\_CYCLES\_\_MASK\_\_SNBEP\_UNC\_M\_POWER\_CKE\_CYCLES\_\_RANK7 = 0x8000, \textcolor{comment}{// Count cycles for rank 7}}
\DoxyCodeLine{00047         UNC\_M\_PREEMPTION = 0x8, \textcolor{comment}{// Read Preemption Count}}
\DoxyCodeLine{00048         UNC\_M\_PREEMPTION\_\_MASK\_\_SNBEP\_UNC\_M\_PREEMPTION\_\_RD\_PREEMPT\_RD = 0x100, \textcolor{comment}{// Counts read over read preemptions}}
\DoxyCodeLine{00049         UNC\_M\_PREEMPTION\_\_MASK\_\_SNBEP\_UNC\_M\_PREEMPTION\_\_RD\_PREEMPT\_WR = 0x200, \textcolor{comment}{// Counts read over write preemptions}}
\DoxyCodeLine{00050         UNC\_M\_PRE\_COUNT = 0x2, \textcolor{comment}{// DRAM Precharge commands.}}
\DoxyCodeLine{00051         UNC\_M\_PRE\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_PRE\_COUNT\_\_PAGE\_CLOSE = 0x200, \textcolor{comment}{// Counts number of DRAM precharge commands sent on this channel as a result of the page close counter expiring}}
\DoxyCodeLine{00052         UNC\_M\_PRE\_COUNT\_\_MASK\_\_SNBEP\_UNC\_M\_PRE\_COUNT\_\_PAGE\_MISS = 0x100, \textcolor{comment}{// Counts number of DRAM precharge commands sent on this channel as a result of page misses}}
\DoxyCodeLine{00053         UNC\_M\_RPQ\_CYCLES\_FULL = 0x12, \textcolor{comment}{// Read Pending Queue Full Cycles}}
\DoxyCodeLine{00054         UNC\_M\_RPQ\_CYCLES\_NE = 0x11, \textcolor{comment}{// Read Pending Queue Not Empty}}
\DoxyCodeLine{00055         UNC\_M\_RPQ\_INSERTS = 0x10, \textcolor{comment}{// Read Pending Queue Allocations}}
\DoxyCodeLine{00056         UNC\_M\_RPQ\_OCCUPANCY = 0x80, \textcolor{comment}{// Read Pending Queue Occupancy}}
\DoxyCodeLine{00057         UNC\_M\_WPQ\_CYCLES\_FULL = 0x22, \textcolor{comment}{// Write Pending Queue Full Cycles}}
\DoxyCodeLine{00058         UNC\_M\_WPQ\_CYCLES\_NE = 0x21, \textcolor{comment}{// Write Pending Queue Not Empty}}
\DoxyCodeLine{00059         UNC\_M\_WPQ\_INSERTS = 0x20, \textcolor{comment}{// Write Pending Queue Allocations}}
\DoxyCodeLine{00060         UNC\_M\_WPQ\_OCCUPANCY = 0x81, \textcolor{comment}{// Write Pending Queue Occupancy}}
\DoxyCodeLine{00061         UNC\_M\_WPQ\_READ\_HIT = 0x23, \textcolor{comment}{// Write Pending Queue CAM Match}}
\DoxyCodeLine{00062         UNC\_M\_WPQ\_WRITE\_HIT = 0x24, \textcolor{comment}{// Write Pending Queue CAM Match}}
\DoxyCodeLine{00063         }
\DoxyCodeLine{00064     \};}
\DoxyCodeLine{00065 \};}
\DoxyCodeLine{00066 }
\DoxyCodeLine{00067 \textcolor{keyword}{namespace }snbep\_unc\_m = optkit::intel::snbep\_unc\_m;}

\end{DoxyCode}
