<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w.html">Component : ALT_ECC_NANDW</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcc6d9c9ac5bea31b6613c13c2a4b2929"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5ccc8cad4ab42f1f58a666f2977278be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga5ccc8cad4ab42f1f58a666f2977278be">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5ccc8cad4ab42f1f58a666f2977278be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9786fa577ee3c0452428dcf758e6a6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga9786fa577ee3c0452428dcf758e6a6cc">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9786fa577ee3c0452428dcf758e6a6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2b2d050af76917bffa4101471a93c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga0c2b2d050af76917bffa4101471a93c9">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0c2b2d050af76917bffa4101471a93c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0784a65695fe8c714b891e92fb20c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaa0784a65695fe8c714b891e92fb20c65">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gaa0784a65695fe8c714b891e92fb20c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8b8a6daf17458694009f35ab8a0a8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga8e8b8a6daf17458694009f35ab8a0a8b">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga8e8b8a6daf17458694009f35ab8a0a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93d44a7c4e0a02199b1d4b52e8eadaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaf93d44a7c4e0a02199b1d4b52e8eadaa">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf93d44a7c4e0a02199b1d4b52e8eadaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e98c95fe0fee601f11f660a1ec186ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga0e98c95fe0fee601f11f660a1ec186ec">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga0e98c95fe0fee601f11f660a1ec186ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133c4eb632d9d7d748c7f17fb29ac5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga133c4eb632d9d7d748c7f17fb29ac5e6">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga133c4eb632d9d7d748c7f17fb29ac5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0ffb4c9504694e1a9c85aaff2d7b5025"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5567bcfdcf1682e26396bc79138423f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga5567bcfdcf1682e26396bc79138423f8">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5567bcfdcf1682e26396bc79138423f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30afd9c2184fa8c3f81a6194191b4ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga30afd9c2184fa8c3f81a6194191b4ac4">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga30afd9c2184fa8c3f81a6194191b4ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63668f3c54736be1f1115cf7616603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gac63668f3c54736be1f1115cf7616603f">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gac63668f3c54736be1f1115cf7616603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618c4c895f8e806e7191902e991bea62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga618c4c895f8e806e7191902e991bea62">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga618c4c895f8e806e7191902e991bea62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8bd96aaf7103ae88c03fcfb70a9533e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gac8bd96aaf7103ae88c03fcfb70a9533e">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gac8bd96aaf7103ae88c03fcfb70a9533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae4eda3ea430d51dfc961579a6856af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gadae4eda3ea430d51dfc961579a6856af">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadae4eda3ea430d51dfc961579a6856af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0fd57ec2b0d651cdee62c1ef765a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga6c0fd57ec2b0d651cdee62c1ef765a8f">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6c0fd57ec2b0d651cdee62c1ef765a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8dea5f99ca4da91b07f9181eb38eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga3a8dea5f99ca4da91b07f9181eb38eda">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga3a8dea5f99ca4da91b07f9181eb38eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbf86ab230f5518b02393ff409fda64a2"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7ebc9ccfc75163636946dc9b854acd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaf7ebc9ccfc75163636946dc9b854acd7">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf7ebc9ccfc75163636946dc9b854acd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ed5e7448a921b9f4e3e51cd19b35a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga32ed5e7448a921b9f4e3e51cd19b35a7">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga32ed5e7448a921b9f4e3e51cd19b35a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd64c536c95cb46c5911fbaea18dbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaddd64c536c95cb46c5911fbaea18dbe2">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaddd64c536c95cb46c5911fbaea18dbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6433d9cc9a17aab5b73e0c41f27976d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga6433d9cc9a17aab5b73e0c41f27976d8">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga6433d9cc9a17aab5b73e0c41f27976d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae26081a7375da89a5df57d8fa43ecaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaae26081a7375da89a5df57d8fa43ecaa">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gaae26081a7375da89a5df57d8fa43ecaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac7cb2b3f8e59dc2f44cb157453b9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gadac7cb2b3f8e59dc2f44cb157453b9bd">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadac7cb2b3f8e59dc2f44cb157453b9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42fb80f577c843155ede872df146e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gab42fb80f577c843155ede872df146e32">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gab42fb80f577c843155ede872df146e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb95521992bb412809fa10584131f041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gadb95521992bb412809fa10584131f041">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:gadb95521992bb412809fa10584131f041"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ae95600bb76aa55f212ac9ee06a1e11"></a><a class="anchor" id="ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4eb9c3dca7ab65c7ae5576a8c494a0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga4eb9c3dca7ab65c7ae5576a8c494a0f0">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga4eb9c3dca7ab65c7ae5576a8c494a0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8f82c6ea9c80afcab85a7d53671bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gacd8f82c6ea9c80afcab85a7d53671bec">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gacd8f82c6ea9c80afcab85a7d53671bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a33f16f722756a858bb46593f45f350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga3a33f16f722756a858bb46593f45f350">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga3a33f16f722756a858bb46593f45f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b64eaf409d9c8105bb8d1a76074e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaa6b64eaf409d9c8105bb8d1a76074e8f">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gaa6b64eaf409d9c8105bb8d1a76074e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537072f8318182a9b2c53726bf3e4340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga537072f8318182a9b2c53726bf3e4340">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga537072f8318182a9b2c53726bf3e4340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b073a90bc8735288ccfb2d1fb8a620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaf9b073a90bc8735288ccfb2d1fb8a620">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf9b073a90bc8735288ccfb2d1fb8a620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d67a9202c2396be958de30d4fcc1857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga4d67a9202c2396be958de30d4fcc1857">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga4d67a9202c2396be958de30d4fcc1857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572fa61a4498f31ad17cbf8567aeed30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga572fa61a4498f31ad17cbf8567aeed30">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga572fa61a4498f31ad17cbf8567aeed30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_RDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9c374780c53fbe9fe6070ecc470210d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga9c374780c53fbe9fe6070ecc470210d1">ALT_ECC_NANDW_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9c374780c53fbe9fe6070ecc470210d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efb452756bc792d0d594b6de1c0f3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga3efb452756bc792d0d594b6de1c0f3f5">ALT_ECC_NANDW_RDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="separator:ga3efb452756bc792d0d594b6de1c0f3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e6513a1987842c57863061186b735a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gaa2e6513a1987842c57863061186b735a">ALT_ECC_NANDW_RDATAECC0BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga3efb452756bc792d0d594b6de1c0f3f5">ALT_ECC_NANDW_RDATAECC0BUS_OFST</a>))</td></tr>
<tr class="separator:gaa2e6513a1987842c57863061186b735a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gacacf2640f022cbaaa077dbe2f3daea9d"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_RDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gacacf2640f022cbaaa077dbe2f3daea9d">ALT_ECC_NANDW_RDATAECC0BUS_t</a></td></tr>
<tr class="separator:gacacf2640f022cbaaa077dbe2f3daea9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDW_RDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_RDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb30048b43dd4c117b6f87920ab28a89"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3f933f183cf182179b812a003972faf4"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac4babb4a6ac9c83ea215ebb1fe9ca024"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae3dd88e326075f2db5da026a7af877f6"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a29bacb507cf75f95dbd0b1868dedcbeb"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f6b3fe48953679b6d80ce1c03e8eb74"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a45e4d4824a7bd840da8c5ed9168dd824"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aab647b58ff3aeea770d8ddd224914536"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5ccc8cad4ab42f1f58a666f2977278be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9786fa577ee3c0452428dcf758e6a6cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0c2b2d050af76917bffa4101471a93c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa0784a65695fe8c714b891e92fb20c65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8e8b8a6daf17458694009f35ab8a0a8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf93d44a7c4e0a02199b1d4b52e8eadaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0e98c95fe0fee601f11f660a1ec186ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga133c4eb632d9d7d748c7f17fb29ac5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5567bcfdcf1682e26396bc79138423f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30afd9c2184fa8c3f81a6194191b4ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac63668f3c54736be1f1115cf7616603f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga618c4c895f8e806e7191902e991bea62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8bd96aaf7103ae88c03fcfb70a9533e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadae4eda3ea430d51dfc961579a6856af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c0fd57ec2b0d651cdee62c1ef765a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a8dea5f99ca4da91b07f9181eb38eda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7ebc9ccfc75163636946dc9b854acd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32ed5e7448a921b9f4e3e51cd19b35a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddd64c536c95cb46c5911fbaea18dbe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6433d9cc9a17aab5b73e0c41f27976d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaae26081a7375da89a5df57d8fa43ecaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadac7cb2b3f8e59dc2f44cb157453b9bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab42fb80f577c843155ede872df146e32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadb95521992bb412809fa10584131f041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4eb9c3dca7ab65c7ae5576a8c494a0f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd8f82c6ea9c80afcab85a7d53671bec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3a33f16f722756a858bb46593f45f350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6b64eaf409d9c8105bb8d1a76074e8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga537072f8318182a9b2c53726bf3e4340"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9b073a90bc8735288ccfb2d1fb8a620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d67a9202c2396be958de30d4fcc1857"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga572fa61a4498f31ad17cbf8567aeed30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_NANDW_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9c374780c53fbe9fe6070ecc470210d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_RDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga3efb452756bc792d0d594b6de1c0f3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_OFST&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_RDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gaa2e6513a1987842c57863061186b735a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDW_RDATAECC0BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#ga3efb452756bc792d0d594b6de1c0f3f5">ALT_ECC_NANDW_RDATAECC0BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_RDATAECC0BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gacacf2640f022cbaaa077dbe2f3daea9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_NANDW_RDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html#gacacf2640f022cbaaa077dbe2f3daea9d">ALT_ECC_NANDW_RDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_w___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_NANDW_RDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
