Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Dec 31 14:48:55 2022
| Host         : Hellgate running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.693        0.000                      0                 5812        0.042        0.000                      0                 5812       16.667        0.000                       0                  2254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 20.345}     40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       19.693        0.000                      0                 5812        0.042        0.000                      0                 5812       19.845        0.000                       0                  2251  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.693ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.106ns  (logic 8.434ns (41.948%)  route 11.672ns (58.052%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          2.030    26.251    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                 19.693    

Slack (MET) :             19.833ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 8.434ns (42.243%)  route 11.532ns (57.757%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.890    26.111    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.111    
  -------------------------------------------------------------------
                         slack                                 19.833    

Slack (MET) :             19.833ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 8.434ns (42.243%)  route 11.532ns (57.757%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.890    26.111    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.111    
  -------------------------------------------------------------------
                         slack                                 19.833    

Slack (MET) :             19.833ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 8.434ns (42.243%)  route 11.532ns (57.757%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.890    26.111    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.111    
  -------------------------------------------------------------------
                         slack                                 19.833    

Slack (MET) :             19.833ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.966ns  (logic 8.434ns (42.243%)  route 11.532ns (57.757%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.890    26.111    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.111    
  -------------------------------------------------------------------
                         slack                                 19.833    

Slack (MET) :             19.852ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.947ns  (logic 8.434ns (42.282%)  route 11.513ns (57.718%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.871    26.093    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.093    
  -------------------------------------------------------------------
                         slack                                 19.852    

Slack (MET) :             19.852ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.947ns  (logic 8.434ns (42.282%)  route 11.513ns (57.718%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.871    26.093    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.093    
  -------------------------------------------------------------------
                         slack                                 19.852    

Slack (MET) :             19.852ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.947ns  (logic 8.434ns (42.282%)  route 11.513ns (57.718%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.871    26.093    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -26.093    
  -------------------------------------------------------------------
                         slack                                 19.852    

Slack (MET) :             20.010ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.789ns  (logic 8.434ns (42.621%)  route 11.355ns (57.379%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.713    25.934    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -25.934    
  -------------------------------------------------------------------
                         slack                                 20.010    

Slack (MET) :             20.010ns  (required time - arrival time)
  Source:                 voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/soundout_reg/A[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.789ns  (logic 8.434ns (42.621%)  route 11.355ns (57.379%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.850ns = ( 46.540 - 40.690 ) 
    Source Clock Delay      (SCD):    6.145ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.598ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     4.447    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.603     6.145    voice2/op4/clk_out1
    RAMB18_X0Y17         RAMB18E1                                     r  voice2/op4/phasecounter_reg_rep_bsel_rep/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     7.027 r  voice2/op4/phasecounter_reg_rep_bsel_rep/DOBDO[1]
                         net (fo=4, routed)           1.165     8.192    voice2/op4/op5/current_sample[1]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.316 r  voice2/op4/interpolation0_i_32__16/O
                         net (fo=1, routed)           0.000     8.316    voice2/op4/interpolation0_i_32__16_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.849 r  voice2/op4/interpolation0_i_2__16/CO[3]
                         net (fo=1, routed)           0.000     8.849    voice2/op4/interpolation0_i_2__16_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.164 r  voice2/op4/interpolation0_i_1__16/O[3]
                         net (fo=12, routed)          2.556    11.720    voice2/op5/B[7]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_P[19])
                                                      3.839    15.559 r  voice2/op5/interpolation0/P[19]
                         net (fo=2, routed)           2.109    17.668    voice2/op5/interpolation0_n_86
    SLICE_X15Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.792 r  voice2/op5/soundout_reg_i_53__16/O
                         net (fo=1, routed)           0.000    17.792    voice2/op5/soundout_reg_i_53__16_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.432 r  voice2/op5/soundout_reg_i_40__16/O[3]
                         net (fo=1, routed)           2.014    20.446    voice2/op5/interpolation00_out[4]
    SLICE_X29Y70         LUT2 (Prop_lut2_I1_O)        0.306    20.752 r  voice2/op5/soundout_reg_i_30__16/O
                         net (fo=1, routed)           0.000    20.752    voice2/op5/soundout_reg_i_30__16_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.150 r  voice2/op5/soundout_reg_i_8__16/CO[3]
                         net (fo=1, routed)           0.000    21.150    voice2/op5/soundout_reg_i_8__16_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.372 r  voice2/op5/soundout_reg_i_7__16/O[0]
                         net (fo=2, routed)           1.799    23.171    voice2/op4/p_1_in__0[5]
    SLICE_X8Y48          LUT2 (Prop_lut2_I0_O)        0.299    23.470 r  voice2/op4/soundout_reg_i_11__16/O
                         net (fo=1, routed)           0.000    23.470    voice2/op4/soundout_reg_i_11__16_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.003 r  voice2/op4/soundout_reg_i_2__16/CO[3]
                         net (fo=1, routed)           0.000    24.003    voice2/op4/soundout_reg_i_2__16_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.222 r  voice2/op4/soundout_reg_i_1__16/O[0]
                         net (fo=15, routed)          1.713    25.934    voice2/op5/A[8]
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/A[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.247    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    44.911    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        1.538    46.540    voice2/op5/clk_out1
    DSP48_X1Y17          DSP48E1                                      r  voice2/op5/soundout_reg/CLK
                         clock pessimism              0.239    46.778    
                         clock uncertainty           -0.301    46.477    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_A[29])
                                                     -0.533    45.944    voice2/op5/soundout_reg
  -------------------------------------------------------------------
                         required time                         45.944    
                         arrival time                         -25.934    
  -------------------------------------------------------------------
                         slack                                 20.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 voice2/op3/phasecounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op3/phasecounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.566     1.801    voice2/op3/clk_out1
    SLICE_X31Y49         FDRE                                         r  voice2/op3/phasecounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  voice2/op3/phasecounter_reg[5]/Q
                         net (fo=2, routed)           0.067     2.009    voice2/op3/phasecounter_reg_n_0_[5]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.156 r  voice2/op3/phasecounter_reg[7]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.156    voice2/op3/phasecounter_reg[7]_i_1__14_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.210 r  voice2/op3/phasecounter_reg[11]_i_1__14/O[0]
                         net (fo=2, routed)           0.000     2.210    voice2/op3/data1[8]
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.832     2.344    voice2/op3/clk_out1
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[8]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.102     2.169    voice2/op3/phasecounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 voice2/op5/phasecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/phasecounter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.347ns (83.676%)  route 0.068ns (16.324%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.564     1.799    voice2/op5/clk_out1
    SLICE_X13Y48         FDRE                                         r  voice2/op5/phasecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  voice2/op5/phasecounter_reg[15]/Q
                         net (fo=2, routed)           0.067     2.007    voice2/op5/phasecounter_reg_n_0_[15]
    SLICE_X13Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.120 r  voice2/op5/phasecounter_reg[15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.120    voice2/op5/phasecounter_reg[15]_i_1__16_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.159 r  voice2/op5/phasecounter_reg[19]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.159    voice2/op5/phasecounter_reg[19]_i_1__16_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.213 r  voice2/op5/phasecounter_reg[23]_i_1__16/O[0]
                         net (fo=2, routed)           0.000     2.213    voice2/op5/data1[20]
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.830     2.343    voice2/op5/clk_out1
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[20]/C
                         clock pessimism             -0.277     2.066    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102     2.168    voice2/op5/phasecounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 voice2/op3/phasecounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op3/phasecounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.353ns (83.909%)  route 0.068ns (16.091%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.566     1.801    voice2/op3/clk_out1
    SLICE_X31Y49         FDRE                                         r  voice2/op3/phasecounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  voice2/op3/phasecounter_reg[5]/Q
                         net (fo=2, routed)           0.067     2.009    voice2/op3/phasecounter_reg_n_0_[5]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.156 r  voice2/op3/phasecounter_reg[7]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.156    voice2/op3/phasecounter_reg[7]_i_1__14_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.221 r  voice2/op3/phasecounter_reg[11]_i_1__14/O[2]
                         net (fo=2, routed)           0.000     2.221    voice2/op3/data1[10]
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.832     2.344    voice2/op3/clk_out1
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[10]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.102     2.169    voice2/op3/phasecounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 voice2/op5/phasecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/phasecounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.358ns (84.098%)  route 0.068ns (15.902%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.564     1.799    voice2/op5/clk_out1
    SLICE_X13Y48         FDRE                                         r  voice2/op5/phasecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  voice2/op5/phasecounter_reg[15]/Q
                         net (fo=2, routed)           0.067     2.007    voice2/op5/phasecounter_reg_n_0_[15]
    SLICE_X13Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.120 r  voice2/op5/phasecounter_reg[15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.120    voice2/op5/phasecounter_reg[15]_i_1__16_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.159 r  voice2/op5/phasecounter_reg[19]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.159    voice2/op5/phasecounter_reg[19]_i_1__16_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.224 r  voice2/op5/phasecounter_reg[23]_i_1__16/O[2]
                         net (fo=2, routed)           0.000     2.224    voice2/op5/data1[22]
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.830     2.343    voice2/op5/clk_out1
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[22]/C
                         clock pessimism             -0.277     2.066    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102     2.168    voice2/op5/phasecounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 voice2/op3/phasecounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op3/phasecounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.566     1.801    voice2/op3/clk_out1
    SLICE_X31Y49         FDRE                                         r  voice2/op3/phasecounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  voice2/op3/phasecounter_reg[5]/Q
                         net (fo=2, routed)           0.067     2.009    voice2/op3/phasecounter_reg_n_0_[5]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.156 r  voice2/op3/phasecounter_reg[7]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.156    voice2/op3/phasecounter_reg[7]_i_1__14_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.246 r  voice2/op3/phasecounter_reg[11]_i_1__14/O[3]
                         net (fo=2, routed)           0.000     2.246    voice2/op3/data1[11]
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.832     2.344    voice2/op3/clk_out1
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[11]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.102     2.169    voice2/op3/phasecounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 voice2/op3/phasecounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op3/phasecounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.378ns (84.811%)  route 0.068ns (15.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.566     1.801    voice2/op3/clk_out1
    SLICE_X31Y49         FDRE                                         r  voice2/op3/phasecounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  voice2/op3/phasecounter_reg[5]/Q
                         net (fo=2, routed)           0.067     2.009    voice2/op3/phasecounter_reg_n_0_[5]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.156 r  voice2/op3/phasecounter_reg[7]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.156    voice2/op3/phasecounter_reg[7]_i_1__14_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.246 r  voice2/op3/phasecounter_reg[11]_i_1__14/O[1]
                         net (fo=2, routed)           0.000     2.246    voice2/op3/data1[9]
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.832     2.344    voice2/op3/clk_out1
    SLICE_X31Y50         FDRE                                         r  voice2/op3/phasecounter_reg[9]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.102     2.169    voice2/op3/phasecounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 voice2/op3/phasecounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op3/phasecounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.381ns (84.913%)  route 0.068ns (15.087%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.566     1.801    voice2/op3/clk_out1
    SLICE_X31Y49         FDRE                                         r  voice2/op3/phasecounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.942 r  voice2/op3/phasecounter_reg[5]/Q
                         net (fo=2, routed)           0.067     2.009    voice2/op3/phasecounter_reg_n_0_[5]
    SLICE_X31Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.156 r  voice2/op3/phasecounter_reg[7]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     2.156    voice2/op3/phasecounter_reg[7]_i_1__14_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.195 r  voice2/op3/phasecounter_reg[11]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000     2.195    voice2/op3/phasecounter_reg[11]_i_1__14_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.249 r  voice2/op3/phasecounter_reg[15]_i_1__14/O[0]
                         net (fo=2, routed)           0.000     2.249    voice2/op3/data1[12]
    SLICE_X31Y51         FDRE                                         r  voice2/op3/phasecounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.832     2.344    voice2/op3/clk_out1
    SLICE_X31Y51         FDRE                                         r  voice2/op3/phasecounter_reg[12]/C
                         clock pessimism             -0.277     2.067    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.102     2.169    voice2/op3/phasecounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 voice2/op5/phasecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/phasecounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.564     1.799    voice2/op5/clk_out1
    SLICE_X13Y48         FDRE                                         r  voice2/op5/phasecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  voice2/op5/phasecounter_reg[15]/Q
                         net (fo=2, routed)           0.067     2.007    voice2/op5/phasecounter_reg_n_0_[15]
    SLICE_X13Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.120 r  voice2/op5/phasecounter_reg[15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.120    voice2/op5/phasecounter_reg[15]_i_1__16_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.159 r  voice2/op5/phasecounter_reg[19]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.159    voice2/op5/phasecounter_reg[19]_i_1__16_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.249 r  voice2/op5/phasecounter_reg[23]_i_1__16/O[1]
                         net (fo=2, routed)           0.000     2.249    voice2/op5/data1[21]
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.830     2.343    voice2/op5/clk_out1
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[21]/C
                         clock pessimism             -0.277     2.066    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102     2.168    voice2/op5/phasecounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 voice2/op5/phasecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/phasecounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.564     1.799    voice2/op5/clk_out1
    SLICE_X13Y48         FDRE                                         r  voice2/op5/phasecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  voice2/op5/phasecounter_reg[15]/Q
                         net (fo=2, routed)           0.067     2.007    voice2/op5/phasecounter_reg_n_0_[15]
    SLICE_X13Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.120 r  voice2/op5/phasecounter_reg[15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.120    voice2/op5/phasecounter_reg[15]_i_1__16_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.159 r  voice2/op5/phasecounter_reg[19]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.159    voice2/op5/phasecounter_reg[19]_i_1__16_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.249 r  voice2/op5/phasecounter_reg[23]_i_1__16/O[3]
                         net (fo=2, routed)           0.000     2.249    voice2/op5/data1[23]
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.830     2.343    voice2/op5/clk_out1
    SLICE_X13Y50         FDRE                                         r  voice2/op5/phasecounter_reg[23]/C
                         clock pessimism             -0.277     2.066    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.102     2.168    voice2/op5/phasecounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 voice2/op5/phasecounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            voice2/op5/phasecounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.209    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.564     1.799    voice2/op5/clk_out1
    SLICE_X13Y48         FDRE                                         r  voice2/op5/phasecounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.940 r  voice2/op5/phasecounter_reg[15]/Q
                         net (fo=2, routed)           0.067     2.007    voice2/op5/phasecounter_reg_n_0_[15]
    SLICE_X13Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.120 r  voice2/op5/phasecounter_reg[15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.120    voice2/op5/phasecounter_reg[15]_i_1__16_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.159 r  voice2/op5/phasecounter_reg[19]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     2.159    voice2/op5/phasecounter_reg[19]_i_1__16_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  voice2/op5/phasecounter_reg[23]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000     2.198    voice2/op5/phasecounter_reg[23]_i_1__16_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.252 r  voice2/op5/phasecounter_reg[25]_i_2__16/O[0]
                         net (fo=2, routed)           0.000     2.252    voice2/op5/data1[24]
    SLICE_X13Y51         FDRE                                         r  voice2/op5/phasecounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    audio_clk/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  audio_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    audio_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  audio_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.484    audio_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  audio_clk/inst/clkout1_buf/O
                         net (fo=2249, routed)        0.830     2.343    voice2/op5/clk_out1
    SLICE_X13Y51         FDRE                                         r  voice2/op5/phasecounter_reg[24]/C
                         clock pessimism             -0.277     2.066    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.102     2.168    voice2/op5/phasecounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y16      voice2/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y27      voice1/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X0Y37      voice1/op2/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y5       voice0/op1/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y11      voice0/op2/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y13      voice2/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y31      voice1/op0/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y19      voice2/op2/soundout_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.690      36.806     DSP48_X1Y4       voice0/op0/soundout_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.690      38.114     RAMB18_X0Y34     voice1/op2/phasecounter_reg_rep_bsel/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.345      19.845     SLICE_X40Y45     channel1/lrck_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X41Y45     channel1/ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X39Y45     channel1/sound_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X38Y46     channel1/sound_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X38Y46     channel1/sound_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X36Y48     channel1/sound_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X41Y48     channel1/lrck_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y48     channel1/lrck_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y48     channel1/lrck_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y48     channel1/lrck_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y49     channel1/lrck_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y49     channel1/lrck_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y49     channel1/lrck_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X40Y46     channel1/lrck_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  audio_clk/inst/mmcm_adv_inst/CLKFBOUT



