create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list sys/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {fault_gen/ch3_faults/fault_params[ovc2_cntlim][0]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][1]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][2]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][3]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][4]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][5]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][6]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][7]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][8]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][9]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][10]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][11]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][12]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][13]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][14]} {fault_gen/ch3_faults/fault_params[ovc2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {fault_gen/ch3_faults/fault_params[on_cntlim][0]} {fault_gen/ch3_faults/fault_params[on_cntlim][1]} {fault_gen/ch3_faults/fault_params[on_cntlim][2]} {fault_gen/ch3_faults/fault_params[on_cntlim][3]} {fault_gen/ch3_faults/fault_params[on_cntlim][4]} {fault_gen/ch3_faults/fault_params[on_cntlim][5]} {fault_gen/ch3_faults/fault_params[on_cntlim][6]} {fault_gen/ch3_faults/fault_params[on_cntlim][7]} {fault_gen/ch3_faults/fault_params[on_cntlim][8]} {fault_gen/ch3_faults/fault_params[on_cntlim][9]} {fault_gen/ch3_faults/fault_params[on_cntlim][10]} {fault_gen/ch3_faults/fault_params[on_cntlim][11]} {fault_gen/ch3_faults/fault_params[on_cntlim][12]} {fault_gen/ch3_faults/fault_params[on_cntlim][13]} {fault_gen/ch3_faults/fault_params[on_cntlim][14]} {fault_gen/ch3_faults/fault_params[on_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {fault_gen/ch3_faults/fault_params[ovc1_cntlim][0]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][1]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][2]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][3]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][4]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][5]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][6]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][7]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][8]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][9]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][10]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][11]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][12]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][13]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][14]} {fault_gen/ch3_faults/fault_params[ovc1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 20 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {fault_gen/ch3_faults/fault_params[ovc1_thresh][0]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][1]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][2]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][3]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][4]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][5]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][6]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][7]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][8]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][9]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][10]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][11]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][12]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][13]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][14]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][15]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][16]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][17]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][18]} {fault_gen/ch3_faults/fault_params[ovc1_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {fault_gen/ch3_faults/fault_params[heart_cntlim][0]} {fault_gen/ch3_faults/fault_params[heart_cntlim][1]} {fault_gen/ch3_faults/fault_params[heart_cntlim][2]} {fault_gen/ch3_faults/fault_params[heart_cntlim][3]} {fault_gen/ch3_faults/fault_params[heart_cntlim][4]} {fault_gen/ch3_faults/fault_params[heart_cntlim][5]} {fault_gen/ch3_faults/fault_params[heart_cntlim][6]} {fault_gen/ch3_faults/fault_params[heart_cntlim][7]} {fault_gen/ch3_faults/fault_params[heart_cntlim][8]} {fault_gen/ch3_faults/fault_params[heart_cntlim][9]} {fault_gen/ch3_faults/fault_params[heart_cntlim][10]} {fault_gen/ch3_faults/fault_params[heart_cntlim][11]} {fault_gen/ch3_faults/fault_params[heart_cntlim][12]} {fault_gen/ch3_faults/fault_params[heart_cntlim][13]} {fault_gen/ch3_faults/fault_params[heart_cntlim][14]} {fault_gen/ch3_faults/fault_params[heart_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {fault_gen/ch3_faults/fault_params[ignd_cntlim][0]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][1]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][2]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][3]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][4]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][5]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][6]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][7]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][8]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][9]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][10]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][11]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][12]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][13]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][14]} {fault_gen/ch3_faults/fault_params[ignd_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {fault_gen/ch3_faults/fault_params[ignd_thresh][0]} {fault_gen/ch3_faults/fault_params[ignd_thresh][1]} {fault_gen/ch3_faults/fault_params[ignd_thresh][2]} {fault_gen/ch3_faults/fault_params[ignd_thresh][3]} {fault_gen/ch3_faults/fault_params[ignd_thresh][4]} {fault_gen/ch3_faults/fault_params[ignd_thresh][5]} {fault_gen/ch3_faults/fault_params[ignd_thresh][6]} {fault_gen/ch3_faults/fault_params[ignd_thresh][7]} {fault_gen/ch3_faults/fault_params[ignd_thresh][8]} {fault_gen/ch3_faults/fault_params[ignd_thresh][9]} {fault_gen/ch3_faults/fault_params[ignd_thresh][10]} {fault_gen/ch3_faults/fault_params[ignd_thresh][11]} {fault_gen/ch3_faults/fault_params[ignd_thresh][12]} {fault_gen/ch3_faults/fault_params[ignd_thresh][13]} {fault_gen/ch3_faults/fault_params[ignd_thresh][14]} {fault_gen/ch3_faults/fault_params[ignd_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {fault_gen/ch3_faults/fault_params[flt1_cntlim][0]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][1]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][2]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][3]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][4]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][5]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][6]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][7]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][8]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][9]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][10]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][11]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][12]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][13]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][14]} {fault_gen/ch3_faults/fault_params[flt1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {fault_gen/ch3_faults/fault_params[flt2_cntlim][0]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][1]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][2]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][3]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][4]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][5]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][6]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][7]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][8]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][9]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][10]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][11]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][12]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][13]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][14]} {fault_gen/ch3_faults/fault_params[flt2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 16 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {fault_gen/ch3_faults/fault_params[flt3_cntlim][0]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][1]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][2]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][3]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][4]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][5]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][6]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][7]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][8]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][9]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][10]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][11]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][12]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][13]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][14]} {fault_gen/ch3_faults/fault_params[flt3_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {fault_gen/ch3_faults/fault_params[err1_thresh][0]} {fault_gen/ch3_faults/fault_params[err1_thresh][1]} {fault_gen/ch3_faults/fault_params[err1_thresh][2]} {fault_gen/ch3_faults/fault_params[err1_thresh][3]} {fault_gen/ch3_faults/fault_params[err1_thresh][4]} {fault_gen/ch3_faults/fault_params[err1_thresh][5]} {fault_gen/ch3_faults/fault_params[err1_thresh][6]} {fault_gen/ch3_faults/fault_params[err1_thresh][7]} {fault_gen/ch3_faults/fault_params[err1_thresh][8]} {fault_gen/ch3_faults/fault_params[err1_thresh][9]} {fault_gen/ch3_faults/fault_params[err1_thresh][10]} {fault_gen/ch3_faults/fault_params[err1_thresh][11]} {fault_gen/ch3_faults/fault_params[err1_thresh][12]} {fault_gen/ch3_faults/fault_params[err1_thresh][13]} {fault_gen/ch3_faults/fault_params[err1_thresh][14]} {fault_gen/ch3_faults/fault_params[err1_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {fault_gen/ch3_faults/fault_params[err2_cntlim][0]} {fault_gen/ch3_faults/fault_params[err2_cntlim][1]} {fault_gen/ch3_faults/fault_params[err2_cntlim][2]} {fault_gen/ch3_faults/fault_params[err2_cntlim][3]} {fault_gen/ch3_faults/fault_params[err2_cntlim][4]} {fault_gen/ch3_faults/fault_params[err2_cntlim][5]} {fault_gen/ch3_faults/fault_params[err2_cntlim][6]} {fault_gen/ch3_faults/fault_params[err2_cntlim][7]} {fault_gen/ch3_faults/fault_params[err2_cntlim][8]} {fault_gen/ch3_faults/fault_params[err2_cntlim][9]} {fault_gen/ch3_faults/fault_params[err2_cntlim][10]} {fault_gen/ch3_faults/fault_params[err2_cntlim][11]} {fault_gen/ch3_faults/fault_params[err2_cntlim][12]} {fault_gen/ch3_faults/fault_params[err2_cntlim][13]} {fault_gen/ch3_faults/fault_params[err2_cntlim][14]} {fault_gen/ch3_faults/fault_params[err2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {fault_gen/ch3_faults/fault_params[err2_thresh][0]} {fault_gen/ch3_faults/fault_params[err2_thresh][1]} {fault_gen/ch3_faults/fault_params[err2_thresh][2]} {fault_gen/ch3_faults/fault_params[err2_thresh][3]} {fault_gen/ch3_faults/fault_params[err2_thresh][4]} {fault_gen/ch3_faults/fault_params[err2_thresh][5]} {fault_gen/ch3_faults/fault_params[err2_thresh][6]} {fault_gen/ch3_faults/fault_params[err2_thresh][7]} {fault_gen/ch3_faults/fault_params[err2_thresh][8]} {fault_gen/ch3_faults/fault_params[err2_thresh][9]} {fault_gen/ch3_faults/fault_params[err2_thresh][10]} {fault_gen/ch3_faults/fault_params[err2_thresh][11]} {fault_gen/ch3_faults/fault_params[err2_thresh][12]} {fault_gen/ch3_faults/fault_params[err2_thresh][13]} {fault_gen/ch3_faults/fault_params[err2_thresh][14]} {fault_gen/ch3_faults/fault_params[err2_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {fault_gen/ch3_faults/fault_params[enable][0]} {fault_gen/ch3_faults/fault_params[enable][1]} {fault_gen/ch3_faults/fault_params[enable][2]} {fault_gen/ch3_faults/fault_params[enable][3]} {fault_gen/ch3_faults/fault_params[enable][4]} {fault_gen/ch3_faults/fault_params[enable][5]} {fault_gen/ch3_faults/fault_params[enable][6]} {fault_gen/ch3_faults/fault_params[enable][7]} {fault_gen/ch3_faults/fault_params[enable][8]} {fault_gen/ch3_faults/fault_params[enable][9]} {fault_gen/ch3_faults/fault_params[enable][10]} {fault_gen/ch3_faults/fault_params[enable][11]} {fault_gen/ch3_faults/fault_params[enable][12]} {fault_gen/ch3_faults/fault_params[enable][13]} {fault_gen/ch3_faults/fault_params[enable][14]} {fault_gen/ch3_faults/fault_params[enable][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {fault_gen/ch3_faults/fault_params[err1_cntlim][0]} {fault_gen/ch3_faults/fault_params[err1_cntlim][1]} {fault_gen/ch3_faults/fault_params[err1_cntlim][2]} {fault_gen/ch3_faults/fault_params[err1_cntlim][3]} {fault_gen/ch3_faults/fault_params[err1_cntlim][4]} {fault_gen/ch3_faults/fault_params[err1_cntlim][5]} {fault_gen/ch3_faults/fault_params[err1_cntlim][6]} {fault_gen/ch3_faults/fault_params[err1_cntlim][7]} {fault_gen/ch3_faults/fault_params[err1_cntlim][8]} {fault_gen/ch3_faults/fault_params[err1_cntlim][9]} {fault_gen/ch3_faults/fault_params[err1_cntlim][10]} {fault_gen/ch3_faults/fault_params[err1_cntlim][11]} {fault_gen/ch3_faults/fault_params[err1_cntlim][12]} {fault_gen/ch3_faults/fault_params[err1_cntlim][13]} {fault_gen/ch3_faults/fault_params[err1_cntlim][14]} {fault_gen/ch3_faults/fault_params[err1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {fault_gen/ch3_faults/error_reg_mask[0]} {fault_gen/ch3_faults/error_reg_mask[1]} {fault_gen/ch3_faults/error_reg_mask[2]} {fault_gen/ch3_faults/error_reg_mask[3]} {fault_gen/ch3_faults/error_reg_mask[4]} {fault_gen/ch3_faults/error_reg_mask[5]} {fault_gen/ch3_faults/error_reg_mask[6]} {fault_gen/ch3_faults/error_reg_mask[7]} {fault_gen/ch3_faults/error_reg_mask[8]} {fault_gen/ch3_faults/error_reg_mask[9]} {fault_gen/ch3_faults/error_reg_mask[10]} {fault_gen/ch3_faults/error_reg_mask[11]} {fault_gen/ch3_faults/error_reg_mask[12]} {fault_gen/ch3_faults/error_reg_mask[13]} {fault_gen/ch3_faults/error_reg_mask[14]} {fault_gen/ch3_faults/error_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 16 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {fault_gen/ch2_faults/fault_stat[lat][0]} {fault_gen/ch2_faults/fault_stat[lat][1]} {fault_gen/ch2_faults/fault_stat[lat][2]} {fault_gen/ch2_faults/fault_stat[lat][3]} {fault_gen/ch2_faults/fault_stat[lat][4]} {fault_gen/ch2_faults/fault_stat[lat][5]} {fault_gen/ch2_faults/fault_stat[lat][6]} {fault_gen/ch2_faults/fault_stat[lat][7]} {fault_gen/ch2_faults/fault_stat[lat][8]} {fault_gen/ch2_faults/fault_stat[lat][9]} {fault_gen/ch2_faults/fault_stat[lat][10]} {fault_gen/ch2_faults/fault_stat[lat][11]} {fault_gen/ch2_faults/fault_stat[lat][12]} {fault_gen/ch2_faults/fault_stat[lat][13]} {fault_gen/ch2_faults/fault_stat[lat][14]} {fault_gen/ch2_faults/fault_stat[lat][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {fault_gen/ch2_faults/fault_stat[live][0]} {fault_gen/ch2_faults/fault_stat[live][1]} {fault_gen/ch2_faults/fault_stat[live][2]} {fault_gen/ch2_faults/fault_stat[live][3]} {fault_gen/ch2_faults/fault_stat[live][4]} {fault_gen/ch2_faults/fault_stat[live][5]} {fault_gen/ch2_faults/fault_stat[live][6]} {fault_gen/ch2_faults/fault_stat[live][7]} {fault_gen/ch2_faults/fault_stat[live][8]} {fault_gen/ch2_faults/fault_stat[live][9]} {fault_gen/ch2_faults/fault_stat[live][10]} {fault_gen/ch2_faults/fault_stat[live][11]} {fault_gen/ch2_faults/fault_stat[live][12]} {fault_gen/ch2_faults/fault_stat[live][13]} {fault_gen/ch2_faults/fault_stat[live][14]} {fault_gen/ch2_faults/fault_stat[live][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {fault_gen/ch2_faults/fault_reg_mask[0]} {fault_gen/ch2_faults/fault_reg_mask[1]} {fault_gen/ch2_faults/fault_reg_mask[2]} {fault_gen/ch2_faults/fault_reg_mask[3]} {fault_gen/ch2_faults/fault_reg_mask[4]} {fault_gen/ch2_faults/fault_reg_mask[5]} {fault_gen/ch2_faults/fault_reg_mask[6]} {fault_gen/ch2_faults/fault_reg_mask[7]} {fault_gen/ch2_faults/fault_reg_mask[8]} {fault_gen/ch2_faults/fault_reg_mask[9]} {fault_gen/ch2_faults/fault_reg_mask[10]} {fault_gen/ch2_faults/fault_reg_mask[11]} {fault_gen/ch2_faults/fault_reg_mask[12]} {fault_gen/ch2_faults/fault_reg_mask[13]} {fault_gen/ch2_faults/fault_reg_mask[14]} {fault_gen/ch2_faults/fault_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {fault_gen/ch2_faults/fault_reg_out[0]} {fault_gen/ch2_faults/fault_reg_out[1]} {fault_gen/ch2_faults/fault_reg_out[2]} {fault_gen/ch2_faults/fault_reg_out[3]} {fault_gen/ch2_faults/fault_reg_out[4]} {fault_gen/ch2_faults/fault_reg_out[5]} {fault_gen/ch2_faults/fault_reg_out[6]} {fault_gen/ch2_faults/fault_reg_out[7]} {fault_gen/ch2_faults/fault_reg_out[8]} {fault_gen/ch2_faults/fault_reg_out[9]} {fault_gen/ch2_faults/fault_reg_out[10]} {fault_gen/ch2_faults/fault_reg_out[11]} {fault_gen/ch2_faults/fault_reg_out[12]} {fault_gen/ch2_faults/fault_reg_out[13]} {fault_gen/ch2_faults/fault_reg_out[14]} {fault_gen/ch2_faults/fault_reg_out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {fault_gen/ch2_faults/fault_reg[0]} {fault_gen/ch2_faults/fault_reg[1]} {fault_gen/ch2_faults/fault_reg[2]} {fault_gen/ch2_faults/fault_reg[3]} {fault_gen/ch2_faults/fault_reg[4]} {fault_gen/ch2_faults/fault_reg[5]} {fault_gen/ch2_faults/fault_reg[6]} {fault_gen/ch2_faults/fault_reg[7]} {fault_gen/ch2_faults/fault_reg[8]} {fault_gen/ch2_faults/fault_reg[9]} {fault_gen/ch2_faults/fault_reg[10]} {fault_gen/ch2_faults/fault_reg[11]} {fault_gen/ch2_faults/fault_reg[12]} {fault_gen/ch2_faults/fault_reg[13]} {fault_gen/ch2_faults/fault_reg[14]} {fault_gen/ch2_faults/fault_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 20 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {fault_gen/ch2_faults/fault_params[ovc2_thresh][0]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][1]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][2]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][3]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][4]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][5]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][6]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][7]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][8]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][9]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][10]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][11]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][12]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][13]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][14]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][15]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][16]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][17]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][18]} {fault_gen/ch2_faults/fault_params[ovc2_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {fault_gen/ch2_faults/fault_params[ovv_cntlim][0]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][1]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][2]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][3]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][4]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][5]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][6]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][7]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][8]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][9]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][10]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][11]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][12]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][13]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][14]} {fault_gen/ch2_faults/fault_params[ovv_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {fault_gen/ch2_faults/fault_params[ovv_thresh][0]} {fault_gen/ch2_faults/fault_params[ovv_thresh][1]} {fault_gen/ch2_faults/fault_params[ovv_thresh][2]} {fault_gen/ch2_faults/fault_params[ovv_thresh][3]} {fault_gen/ch2_faults/fault_params[ovv_thresh][4]} {fault_gen/ch2_faults/fault_params[ovv_thresh][5]} {fault_gen/ch2_faults/fault_params[ovv_thresh][6]} {fault_gen/ch2_faults/fault_params[ovv_thresh][7]} {fault_gen/ch2_faults/fault_params[ovv_thresh][8]} {fault_gen/ch2_faults/fault_params[ovv_thresh][9]} {fault_gen/ch2_faults/fault_params[ovv_thresh][10]} {fault_gen/ch2_faults/fault_params[ovv_thresh][11]} {fault_gen/ch2_faults/fault_params[ovv_thresh][12]} {fault_gen/ch2_faults/fault_params[ovv_thresh][13]} {fault_gen/ch2_faults/fault_params[ovv_thresh][14]} {fault_gen/ch2_faults/fault_params[ovv_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 16 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {fault_gen/ch2_faults/fault_params[ovc1_cntlim][0]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][1]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][2]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][3]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][4]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][5]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][6]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][7]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][8]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][9]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][10]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][11]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][12]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][13]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][14]} {fault_gen/ch2_faults/fault_params[ovc1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 20 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {fault_gen/ch2_faults/fault_params[ovc1_thresh][0]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][1]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][2]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][3]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][4]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][5]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][6]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][7]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][8]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][9]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][10]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][11]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][12]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][13]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][14]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][15]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][16]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][17]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][18]} {fault_gen/ch2_faults/fault_params[ovc1_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {fault_gen/ch2_faults/fault_params[ovc2_cntlim][0]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][1]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][2]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][3]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][4]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][5]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][6]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][7]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][8]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][9]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][10]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][11]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][12]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][13]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][14]} {fault_gen/ch2_faults/fault_params[ovc2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {fault_gen/ch2_faults/fault_params[ignd_cntlim][0]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][1]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][2]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][3]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][4]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][5]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][6]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][7]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][8]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][9]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][10]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][11]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][12]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][13]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][14]} {fault_gen/ch2_faults/fault_params[ignd_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 16 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {fault_gen/ch2_faults/fault_params[ignd_thresh][0]} {fault_gen/ch2_faults/fault_params[ignd_thresh][1]} {fault_gen/ch2_faults/fault_params[ignd_thresh][2]} {fault_gen/ch2_faults/fault_params[ignd_thresh][3]} {fault_gen/ch2_faults/fault_params[ignd_thresh][4]} {fault_gen/ch2_faults/fault_params[ignd_thresh][5]} {fault_gen/ch2_faults/fault_params[ignd_thresh][6]} {fault_gen/ch2_faults/fault_params[ignd_thresh][7]} {fault_gen/ch2_faults/fault_params[ignd_thresh][8]} {fault_gen/ch2_faults/fault_params[ignd_thresh][9]} {fault_gen/ch2_faults/fault_params[ignd_thresh][10]} {fault_gen/ch2_faults/fault_params[ignd_thresh][11]} {fault_gen/ch2_faults/fault_params[ignd_thresh][12]} {fault_gen/ch2_faults/fault_params[ignd_thresh][13]} {fault_gen/ch2_faults/fault_params[ignd_thresh][14]} {fault_gen/ch2_faults/fault_params[ignd_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 16 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {fault_gen/ch2_faults/fault_params[on_cntlim][0]} {fault_gen/ch2_faults/fault_params[on_cntlim][1]} {fault_gen/ch2_faults/fault_params[on_cntlim][2]} {fault_gen/ch2_faults/fault_params[on_cntlim][3]} {fault_gen/ch2_faults/fault_params[on_cntlim][4]} {fault_gen/ch2_faults/fault_params[on_cntlim][5]} {fault_gen/ch2_faults/fault_params[on_cntlim][6]} {fault_gen/ch2_faults/fault_params[on_cntlim][7]} {fault_gen/ch2_faults/fault_params[on_cntlim][8]} {fault_gen/ch2_faults/fault_params[on_cntlim][9]} {fault_gen/ch2_faults/fault_params[on_cntlim][10]} {fault_gen/ch2_faults/fault_params[on_cntlim][11]} {fault_gen/ch2_faults/fault_params[on_cntlim][12]} {fault_gen/ch2_faults/fault_params[on_cntlim][13]} {fault_gen/ch2_faults/fault_params[on_cntlim][14]} {fault_gen/ch2_faults/fault_params[on_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 16 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {fault_gen/ch2_faults/fault_params[flt2_cntlim][0]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][1]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][2]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][3]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][4]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][5]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][6]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][7]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][8]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][9]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][10]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][11]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][12]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][13]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][14]} {fault_gen/ch2_faults/fault_params[flt2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 16 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {fault_gen/ch2_faults/fault_params[flt3_cntlim][0]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][1]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][2]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][3]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][4]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][5]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][6]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][7]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][8]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][9]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][10]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][11]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][12]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][13]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][14]} {fault_gen/ch2_faults/fault_params[flt3_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 16 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {fault_gen/ch2_faults/fault_params[heart_cntlim][0]} {fault_gen/ch2_faults/fault_params[heart_cntlim][1]} {fault_gen/ch2_faults/fault_params[heart_cntlim][2]} {fault_gen/ch2_faults/fault_params[heart_cntlim][3]} {fault_gen/ch2_faults/fault_params[heart_cntlim][4]} {fault_gen/ch2_faults/fault_params[heart_cntlim][5]} {fault_gen/ch2_faults/fault_params[heart_cntlim][6]} {fault_gen/ch2_faults/fault_params[heart_cntlim][7]} {fault_gen/ch2_faults/fault_params[heart_cntlim][8]} {fault_gen/ch2_faults/fault_params[heart_cntlim][9]} {fault_gen/ch2_faults/fault_params[heart_cntlim][10]} {fault_gen/ch2_faults/fault_params[heart_cntlim][11]} {fault_gen/ch2_faults/fault_params[heart_cntlim][12]} {fault_gen/ch2_faults/fault_params[heart_cntlim][13]} {fault_gen/ch2_faults/fault_params[heart_cntlim][14]} {fault_gen/ch2_faults/fault_params[heart_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 16 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {fault_gen/ch2_faults/fault_params[err2_cntlim][0]} {fault_gen/ch2_faults/fault_params[err2_cntlim][1]} {fault_gen/ch2_faults/fault_params[err2_cntlim][2]} {fault_gen/ch2_faults/fault_params[err2_cntlim][3]} {fault_gen/ch2_faults/fault_params[err2_cntlim][4]} {fault_gen/ch2_faults/fault_params[err2_cntlim][5]} {fault_gen/ch2_faults/fault_params[err2_cntlim][6]} {fault_gen/ch2_faults/fault_params[err2_cntlim][7]} {fault_gen/ch2_faults/fault_params[err2_cntlim][8]} {fault_gen/ch2_faults/fault_params[err2_cntlim][9]} {fault_gen/ch2_faults/fault_params[err2_cntlim][10]} {fault_gen/ch2_faults/fault_params[err2_cntlim][11]} {fault_gen/ch2_faults/fault_params[err2_cntlim][12]} {fault_gen/ch2_faults/fault_params[err2_cntlim][13]} {fault_gen/ch2_faults/fault_params[err2_cntlim][14]} {fault_gen/ch2_faults/fault_params[err2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 16 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {fault_gen/ch2_faults/fault_params[err2_thresh][0]} {fault_gen/ch2_faults/fault_params[err2_thresh][1]} {fault_gen/ch2_faults/fault_params[err2_thresh][2]} {fault_gen/ch2_faults/fault_params[err2_thresh][3]} {fault_gen/ch2_faults/fault_params[err2_thresh][4]} {fault_gen/ch2_faults/fault_params[err2_thresh][5]} {fault_gen/ch2_faults/fault_params[err2_thresh][6]} {fault_gen/ch2_faults/fault_params[err2_thresh][7]} {fault_gen/ch2_faults/fault_params[err2_thresh][8]} {fault_gen/ch2_faults/fault_params[err2_thresh][9]} {fault_gen/ch2_faults/fault_params[err2_thresh][10]} {fault_gen/ch2_faults/fault_params[err2_thresh][11]} {fault_gen/ch2_faults/fault_params[err2_thresh][12]} {fault_gen/ch2_faults/fault_params[err2_thresh][13]} {fault_gen/ch2_faults/fault_params[err2_thresh][14]} {fault_gen/ch2_faults/fault_params[err2_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 16 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {fault_gen/ch2_faults/fault_params[flt1_cntlim][0]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][1]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][2]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][3]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][4]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][5]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][6]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][7]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][8]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][9]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][10]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][11]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][12]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][13]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][14]} {fault_gen/ch2_faults/fault_params[flt1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 16 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {fault_gen/ch2_faults/fault_params[enable][0]} {fault_gen/ch2_faults/fault_params[enable][1]} {fault_gen/ch2_faults/fault_params[enable][2]} {fault_gen/ch2_faults/fault_params[enable][3]} {fault_gen/ch2_faults/fault_params[enable][4]} {fault_gen/ch2_faults/fault_params[enable][5]} {fault_gen/ch2_faults/fault_params[enable][6]} {fault_gen/ch2_faults/fault_params[enable][7]} {fault_gen/ch2_faults/fault_params[enable][8]} {fault_gen/ch2_faults/fault_params[enable][9]} {fault_gen/ch2_faults/fault_params[enable][10]} {fault_gen/ch2_faults/fault_params[enable][11]} {fault_gen/ch2_faults/fault_params[enable][12]} {fault_gen/ch2_faults/fault_params[enable][13]} {fault_gen/ch2_faults/fault_params[enable][14]} {fault_gen/ch2_faults/fault_params[enable][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 16 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {fault_gen/ch2_faults/fault_params[err1_cntlim][0]} {fault_gen/ch2_faults/fault_params[err1_cntlim][1]} {fault_gen/ch2_faults/fault_params[err1_cntlim][2]} {fault_gen/ch2_faults/fault_params[err1_cntlim][3]} {fault_gen/ch2_faults/fault_params[err1_cntlim][4]} {fault_gen/ch2_faults/fault_params[err1_cntlim][5]} {fault_gen/ch2_faults/fault_params[err1_cntlim][6]} {fault_gen/ch2_faults/fault_params[err1_cntlim][7]} {fault_gen/ch2_faults/fault_params[err1_cntlim][8]} {fault_gen/ch2_faults/fault_params[err1_cntlim][9]} {fault_gen/ch2_faults/fault_params[err1_cntlim][10]} {fault_gen/ch2_faults/fault_params[err1_cntlim][11]} {fault_gen/ch2_faults/fault_params[err1_cntlim][12]} {fault_gen/ch2_faults/fault_params[err1_cntlim][13]} {fault_gen/ch2_faults/fault_params[err1_cntlim][14]} {fault_gen/ch2_faults/fault_params[err1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 16 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {fault_gen/ch2_faults/fault_params[err1_thresh][0]} {fault_gen/ch2_faults/fault_params[err1_thresh][1]} {fault_gen/ch2_faults/fault_params[err1_thresh][2]} {fault_gen/ch2_faults/fault_params[err1_thresh][3]} {fault_gen/ch2_faults/fault_params[err1_thresh][4]} {fault_gen/ch2_faults/fault_params[err1_thresh][5]} {fault_gen/ch2_faults/fault_params[err1_thresh][6]} {fault_gen/ch2_faults/fault_params[err1_thresh][7]} {fault_gen/ch2_faults/fault_params[err1_thresh][8]} {fault_gen/ch2_faults/fault_params[err1_thresh][9]} {fault_gen/ch2_faults/fault_params[err1_thresh][10]} {fault_gen/ch2_faults/fault_params[err1_thresh][11]} {fault_gen/ch2_faults/fault_params[err1_thresh][12]} {fault_gen/ch2_faults/fault_params[err1_thresh][13]} {fault_gen/ch2_faults/fault_params[err1_thresh][14]} {fault_gen/ch2_faults/fault_params[err1_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 16 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {fault_gen/ch2_faults/error_reg_mask[0]} {fault_gen/ch2_faults/error_reg_mask[1]} {fault_gen/ch2_faults/error_reg_mask[2]} {fault_gen/ch2_faults/error_reg_mask[3]} {fault_gen/ch2_faults/error_reg_mask[4]} {fault_gen/ch2_faults/error_reg_mask[5]} {fault_gen/ch2_faults/error_reg_mask[6]} {fault_gen/ch2_faults/error_reg_mask[7]} {fault_gen/ch2_faults/error_reg_mask[8]} {fault_gen/ch2_faults/error_reg_mask[9]} {fault_gen/ch2_faults/error_reg_mask[10]} {fault_gen/ch2_faults/error_reg_mask[11]} {fault_gen/ch2_faults/error_reg_mask[12]} {fault_gen/ch2_faults/error_reg_mask[13]} {fault_gen/ch2_faults/error_reg_mask[14]} {fault_gen/ch2_faults/error_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 16 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {fault_gen/ch1_faults/fault_stat[live][0]} {fault_gen/ch1_faults/fault_stat[live][1]} {fault_gen/ch1_faults/fault_stat[live][2]} {fault_gen/ch1_faults/fault_stat[live][3]} {fault_gen/ch1_faults/fault_stat[live][4]} {fault_gen/ch1_faults/fault_stat[live][5]} {fault_gen/ch1_faults/fault_stat[live][6]} {fault_gen/ch1_faults/fault_stat[live][7]} {fault_gen/ch1_faults/fault_stat[live][8]} {fault_gen/ch1_faults/fault_stat[live][9]} {fault_gen/ch1_faults/fault_stat[live][10]} {fault_gen/ch1_faults/fault_stat[live][11]} {fault_gen/ch1_faults/fault_stat[live][12]} {fault_gen/ch1_faults/fault_stat[live][13]} {fault_gen/ch1_faults/fault_stat[live][14]} {fault_gen/ch1_faults/fault_stat[live][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 16 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {fault_gen/ch1_faults/fault_reg_mask[0]} {fault_gen/ch1_faults/fault_reg_mask[1]} {fault_gen/ch1_faults/fault_reg_mask[2]} {fault_gen/ch1_faults/fault_reg_mask[3]} {fault_gen/ch1_faults/fault_reg_mask[4]} {fault_gen/ch1_faults/fault_reg_mask[5]} {fault_gen/ch1_faults/fault_reg_mask[6]} {fault_gen/ch1_faults/fault_reg_mask[7]} {fault_gen/ch1_faults/fault_reg_mask[8]} {fault_gen/ch1_faults/fault_reg_mask[9]} {fault_gen/ch1_faults/fault_reg_mask[10]} {fault_gen/ch1_faults/fault_reg_mask[11]} {fault_gen/ch1_faults/fault_reg_mask[12]} {fault_gen/ch1_faults/fault_reg_mask[13]} {fault_gen/ch1_faults/fault_reg_mask[14]} {fault_gen/ch1_faults/fault_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 16 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {fault_gen/ch1_faults/fault_reg_out[0]} {fault_gen/ch1_faults/fault_reg_out[1]} {fault_gen/ch1_faults/fault_reg_out[2]} {fault_gen/ch1_faults/fault_reg_out[3]} {fault_gen/ch1_faults/fault_reg_out[4]} {fault_gen/ch1_faults/fault_reg_out[5]} {fault_gen/ch1_faults/fault_reg_out[6]} {fault_gen/ch1_faults/fault_reg_out[7]} {fault_gen/ch1_faults/fault_reg_out[8]} {fault_gen/ch1_faults/fault_reg_out[9]} {fault_gen/ch1_faults/fault_reg_out[10]} {fault_gen/ch1_faults/fault_reg_out[11]} {fault_gen/ch1_faults/fault_reg_out[12]} {fault_gen/ch1_faults/fault_reg_out[13]} {fault_gen/ch1_faults/fault_reg_out[14]} {fault_gen/ch1_faults/fault_reg_out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 16 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {fault_gen/ch1_faults/fault_stat[lat][0]} {fault_gen/ch1_faults/fault_stat[lat][1]} {fault_gen/ch1_faults/fault_stat[lat][2]} {fault_gen/ch1_faults/fault_stat[lat][3]} {fault_gen/ch1_faults/fault_stat[lat][4]} {fault_gen/ch1_faults/fault_stat[lat][5]} {fault_gen/ch1_faults/fault_stat[lat][6]} {fault_gen/ch1_faults/fault_stat[lat][7]} {fault_gen/ch1_faults/fault_stat[lat][8]} {fault_gen/ch1_faults/fault_stat[lat][9]} {fault_gen/ch1_faults/fault_stat[lat][10]} {fault_gen/ch1_faults/fault_stat[lat][11]} {fault_gen/ch1_faults/fault_stat[lat][12]} {fault_gen/ch1_faults/fault_stat[lat][13]} {fault_gen/ch1_faults/fault_stat[lat][14]} {fault_gen/ch1_faults/fault_stat[lat][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 16 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {fault_gen/ch1_faults/fault_params[ovv_cntlim][0]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][1]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][2]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][3]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][4]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][5]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][6]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][7]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][8]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][9]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][10]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][11]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][12]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][13]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][14]} {fault_gen/ch1_faults/fault_params[ovv_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 16 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {fault_gen/ch1_faults/fault_params[ovv_thresh][0]} {fault_gen/ch1_faults/fault_params[ovv_thresh][1]} {fault_gen/ch1_faults/fault_params[ovv_thresh][2]} {fault_gen/ch1_faults/fault_params[ovv_thresh][3]} {fault_gen/ch1_faults/fault_params[ovv_thresh][4]} {fault_gen/ch1_faults/fault_params[ovv_thresh][5]} {fault_gen/ch1_faults/fault_params[ovv_thresh][6]} {fault_gen/ch1_faults/fault_params[ovv_thresh][7]} {fault_gen/ch1_faults/fault_params[ovv_thresh][8]} {fault_gen/ch1_faults/fault_params[ovv_thresh][9]} {fault_gen/ch1_faults/fault_params[ovv_thresh][10]} {fault_gen/ch1_faults/fault_params[ovv_thresh][11]} {fault_gen/ch1_faults/fault_params[ovv_thresh][12]} {fault_gen/ch1_faults/fault_params[ovv_thresh][13]} {fault_gen/ch1_faults/fault_params[ovv_thresh][14]} {fault_gen/ch1_faults/fault_params[ovv_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 16 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {fault_gen/ch1_faults/fault_reg[0]} {fault_gen/ch1_faults/fault_reg[1]} {fault_gen/ch1_faults/fault_reg[2]} {fault_gen/ch1_faults/fault_reg[3]} {fault_gen/ch1_faults/fault_reg[4]} {fault_gen/ch1_faults/fault_reg[5]} {fault_gen/ch1_faults/fault_reg[6]} {fault_gen/ch1_faults/fault_reg[7]} {fault_gen/ch1_faults/fault_reg[8]} {fault_gen/ch1_faults/fault_reg[9]} {fault_gen/ch1_faults/fault_reg[10]} {fault_gen/ch1_faults/fault_reg[11]} {fault_gen/ch1_faults/fault_reg[12]} {fault_gen/ch1_faults/fault_reg[13]} {fault_gen/ch1_faults/fault_reg[14]} {fault_gen/ch1_faults/fault_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 20 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {fault_gen/ch1_faults/fault_params[ovc1_thresh][0]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][1]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][2]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][3]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][4]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][5]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][6]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][7]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][8]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][9]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][10]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][11]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][12]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][13]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][14]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][15]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][16]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][17]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][18]} {fault_gen/ch1_faults/fault_params[ovc1_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 16 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {fault_gen/ch1_faults/fault_params[ovc2_cntlim][0]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][1]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][2]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][3]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][4]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][5]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][6]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][7]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][8]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][9]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][10]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][11]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][12]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][13]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][14]} {fault_gen/ch1_faults/fault_params[ovc2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 20 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {fault_gen/ch1_faults/fault_params[ovc2_thresh][0]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][1]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][2]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][3]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][4]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][5]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][6]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][7]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][8]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][9]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][10]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][11]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][12]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][13]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][14]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][15]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][16]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][17]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][18]} {fault_gen/ch1_faults/fault_params[ovc2_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 16 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {fault_gen/ch1_faults/fault_params[ignd_thresh][0]} {fault_gen/ch1_faults/fault_params[ignd_thresh][1]} {fault_gen/ch1_faults/fault_params[ignd_thresh][2]} {fault_gen/ch1_faults/fault_params[ignd_thresh][3]} {fault_gen/ch1_faults/fault_params[ignd_thresh][4]} {fault_gen/ch1_faults/fault_params[ignd_thresh][5]} {fault_gen/ch1_faults/fault_params[ignd_thresh][6]} {fault_gen/ch1_faults/fault_params[ignd_thresh][7]} {fault_gen/ch1_faults/fault_params[ignd_thresh][8]} {fault_gen/ch1_faults/fault_params[ignd_thresh][9]} {fault_gen/ch1_faults/fault_params[ignd_thresh][10]} {fault_gen/ch1_faults/fault_params[ignd_thresh][11]} {fault_gen/ch1_faults/fault_params[ignd_thresh][12]} {fault_gen/ch1_faults/fault_params[ignd_thresh][13]} {fault_gen/ch1_faults/fault_params[ignd_thresh][14]} {fault_gen/ch1_faults/fault_params[ignd_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 16 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {fault_gen/ch1_faults/fault_params[on_cntlim][0]} {fault_gen/ch1_faults/fault_params[on_cntlim][1]} {fault_gen/ch1_faults/fault_params[on_cntlim][2]} {fault_gen/ch1_faults/fault_params[on_cntlim][3]} {fault_gen/ch1_faults/fault_params[on_cntlim][4]} {fault_gen/ch1_faults/fault_params[on_cntlim][5]} {fault_gen/ch1_faults/fault_params[on_cntlim][6]} {fault_gen/ch1_faults/fault_params[on_cntlim][7]} {fault_gen/ch1_faults/fault_params[on_cntlim][8]} {fault_gen/ch1_faults/fault_params[on_cntlim][9]} {fault_gen/ch1_faults/fault_params[on_cntlim][10]} {fault_gen/ch1_faults/fault_params[on_cntlim][11]} {fault_gen/ch1_faults/fault_params[on_cntlim][12]} {fault_gen/ch1_faults/fault_params[on_cntlim][13]} {fault_gen/ch1_faults/fault_params[on_cntlim][14]} {fault_gen/ch1_faults/fault_params[on_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 16 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {fault_gen/ch1_faults/fault_params[ovc1_cntlim][0]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][1]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][2]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][3]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][4]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][5]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][6]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][7]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][8]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][9]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][10]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][11]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][12]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][13]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][14]} {fault_gen/ch1_faults/fault_params[ovc1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 16 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {fault_gen/ch1_faults/fault_params[flt3_cntlim][0]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][1]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][2]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][3]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][4]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][5]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][6]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][7]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][8]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][9]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][10]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][11]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][12]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][13]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][14]} {fault_gen/ch1_faults/fault_params[flt3_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 16 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {fault_gen/ch1_faults/fault_params[heart_cntlim][0]} {fault_gen/ch1_faults/fault_params[heart_cntlim][1]} {fault_gen/ch1_faults/fault_params[heart_cntlim][2]} {fault_gen/ch1_faults/fault_params[heart_cntlim][3]} {fault_gen/ch1_faults/fault_params[heart_cntlim][4]} {fault_gen/ch1_faults/fault_params[heart_cntlim][5]} {fault_gen/ch1_faults/fault_params[heart_cntlim][6]} {fault_gen/ch1_faults/fault_params[heart_cntlim][7]} {fault_gen/ch1_faults/fault_params[heart_cntlim][8]} {fault_gen/ch1_faults/fault_params[heart_cntlim][9]} {fault_gen/ch1_faults/fault_params[heart_cntlim][10]} {fault_gen/ch1_faults/fault_params[heart_cntlim][11]} {fault_gen/ch1_faults/fault_params[heart_cntlim][12]} {fault_gen/ch1_faults/fault_params[heart_cntlim][13]} {fault_gen/ch1_faults/fault_params[heart_cntlim][14]} {fault_gen/ch1_faults/fault_params[heart_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 16 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {fault_gen/ch1_faults/fault_params[ignd_cntlim][0]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][1]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][2]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][3]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][4]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][5]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][6]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][7]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][8]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][9]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][10]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][11]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][12]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][13]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][14]} {fault_gen/ch1_faults/fault_params[ignd_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 16 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {fault_gen/ch1_faults/fault_params[err2_thresh][0]} {fault_gen/ch1_faults/fault_params[err2_thresh][1]} {fault_gen/ch1_faults/fault_params[err2_thresh][2]} {fault_gen/ch1_faults/fault_params[err2_thresh][3]} {fault_gen/ch1_faults/fault_params[err2_thresh][4]} {fault_gen/ch1_faults/fault_params[err2_thresh][5]} {fault_gen/ch1_faults/fault_params[err2_thresh][6]} {fault_gen/ch1_faults/fault_params[err2_thresh][7]} {fault_gen/ch1_faults/fault_params[err2_thresh][8]} {fault_gen/ch1_faults/fault_params[err2_thresh][9]} {fault_gen/ch1_faults/fault_params[err2_thresh][10]} {fault_gen/ch1_faults/fault_params[err2_thresh][11]} {fault_gen/ch1_faults/fault_params[err2_thresh][12]} {fault_gen/ch1_faults/fault_params[err2_thresh][13]} {fault_gen/ch1_faults/fault_params[err2_thresh][14]} {fault_gen/ch1_faults/fault_params[err2_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 16 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {fault_gen/ch1_faults/fault_params[flt1_cntlim][0]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][1]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][2]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][3]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][4]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][5]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][6]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][7]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][8]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][9]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][10]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][11]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][12]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][13]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][14]} {fault_gen/ch1_faults/fault_params[flt1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 16 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {fault_gen/ch1_faults/fault_params[flt2_cntlim][0]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][1]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][2]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][3]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][4]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][5]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][6]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][7]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][8]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][9]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][10]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][11]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][12]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][13]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][14]} {fault_gen/ch1_faults/fault_params[flt2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 16 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {fault_gen/ch1_faults/fault_params[err1_cntlim][0]} {fault_gen/ch1_faults/fault_params[err1_cntlim][1]} {fault_gen/ch1_faults/fault_params[err1_cntlim][2]} {fault_gen/ch1_faults/fault_params[err1_cntlim][3]} {fault_gen/ch1_faults/fault_params[err1_cntlim][4]} {fault_gen/ch1_faults/fault_params[err1_cntlim][5]} {fault_gen/ch1_faults/fault_params[err1_cntlim][6]} {fault_gen/ch1_faults/fault_params[err1_cntlim][7]} {fault_gen/ch1_faults/fault_params[err1_cntlim][8]} {fault_gen/ch1_faults/fault_params[err1_cntlim][9]} {fault_gen/ch1_faults/fault_params[err1_cntlim][10]} {fault_gen/ch1_faults/fault_params[err1_cntlim][11]} {fault_gen/ch1_faults/fault_params[err1_cntlim][12]} {fault_gen/ch1_faults/fault_params[err1_cntlim][13]} {fault_gen/ch1_faults/fault_params[err1_cntlim][14]} {fault_gen/ch1_faults/fault_params[err1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 16 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {fault_gen/ch1_faults/fault_params[err1_thresh][0]} {fault_gen/ch1_faults/fault_params[err1_thresh][1]} {fault_gen/ch1_faults/fault_params[err1_thresh][2]} {fault_gen/ch1_faults/fault_params[err1_thresh][3]} {fault_gen/ch1_faults/fault_params[err1_thresh][4]} {fault_gen/ch1_faults/fault_params[err1_thresh][5]} {fault_gen/ch1_faults/fault_params[err1_thresh][6]} {fault_gen/ch1_faults/fault_params[err1_thresh][7]} {fault_gen/ch1_faults/fault_params[err1_thresh][8]} {fault_gen/ch1_faults/fault_params[err1_thresh][9]} {fault_gen/ch1_faults/fault_params[err1_thresh][10]} {fault_gen/ch1_faults/fault_params[err1_thresh][11]} {fault_gen/ch1_faults/fault_params[err1_thresh][12]} {fault_gen/ch1_faults/fault_params[err1_thresh][13]} {fault_gen/ch1_faults/fault_params[err1_thresh][14]} {fault_gen/ch1_faults/fault_params[err1_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 16 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {fault_gen/ch1_faults/fault_params[err2_cntlim][0]} {fault_gen/ch1_faults/fault_params[err2_cntlim][1]} {fault_gen/ch1_faults/fault_params[err2_cntlim][2]} {fault_gen/ch1_faults/fault_params[err2_cntlim][3]} {fault_gen/ch1_faults/fault_params[err2_cntlim][4]} {fault_gen/ch1_faults/fault_params[err2_cntlim][5]} {fault_gen/ch1_faults/fault_params[err2_cntlim][6]} {fault_gen/ch1_faults/fault_params[err2_cntlim][7]} {fault_gen/ch1_faults/fault_params[err2_cntlim][8]} {fault_gen/ch1_faults/fault_params[err2_cntlim][9]} {fault_gen/ch1_faults/fault_params[err2_cntlim][10]} {fault_gen/ch1_faults/fault_params[err2_cntlim][11]} {fault_gen/ch1_faults/fault_params[err2_cntlim][12]} {fault_gen/ch1_faults/fault_params[err2_cntlim][13]} {fault_gen/ch1_faults/fault_params[err2_cntlim][14]} {fault_gen/ch1_faults/fault_params[err2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 16 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {fault_gen/ch1_faults/fault_params[enable][0]} {fault_gen/ch1_faults/fault_params[enable][1]} {fault_gen/ch1_faults/fault_params[enable][2]} {fault_gen/ch1_faults/fault_params[enable][3]} {fault_gen/ch1_faults/fault_params[enable][4]} {fault_gen/ch1_faults/fault_params[enable][5]} {fault_gen/ch1_faults/fault_params[enable][6]} {fault_gen/ch1_faults/fault_params[enable][7]} {fault_gen/ch1_faults/fault_params[enable][8]} {fault_gen/ch1_faults/fault_params[enable][9]} {fault_gen/ch1_faults/fault_params[enable][10]} {fault_gen/ch1_faults/fault_params[enable][11]} {fault_gen/ch1_faults/fault_params[enable][12]} {fault_gen/ch1_faults/fault_params[enable][13]} {fault_gen/ch1_faults/fault_params[enable][14]} {fault_gen/ch1_faults/fault_params[enable][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 16 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {fault_gen/ch1_faults/error_reg_mask[0]} {fault_gen/ch1_faults/error_reg_mask[1]} {fault_gen/ch1_faults/error_reg_mask[2]} {fault_gen/ch1_faults/error_reg_mask[3]} {fault_gen/ch1_faults/error_reg_mask[4]} {fault_gen/ch1_faults/error_reg_mask[5]} {fault_gen/ch1_faults/error_reg_mask[6]} {fault_gen/ch1_faults/error_reg_mask[7]} {fault_gen/ch1_faults/error_reg_mask[8]} {fault_gen/ch1_faults/error_reg_mask[9]} {fault_gen/ch1_faults/error_reg_mask[10]} {fault_gen/ch1_faults/error_reg_mask[11]} {fault_gen/ch1_faults/error_reg_mask[12]} {fault_gen/ch1_faults/error_reg_mask[13]} {fault_gen/ch1_faults/error_reg_mask[14]} {fault_gen/ch1_faults/error_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 16 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {fault_gen/ch4_faults/p_0_in0_in[0]} {fault_gen/ch4_faults/p_0_in0_in[1]} {fault_gen/ch4_faults/p_0_in0_in[2]} {fault_gen/ch4_faults/p_0_in0_in[3]} {fault_gen/ch4_faults/p_0_in0_in[4]} {fault_gen/ch4_faults/p_0_in0_in[5]} {fault_gen/ch4_faults/p_0_in0_in[6]} {fault_gen/ch4_faults/p_0_in0_in[7]} {fault_gen/ch4_faults/p_0_in0_in[8]} {fault_gen/ch4_faults/p_0_in0_in[9]} {fault_gen/ch4_faults/p_0_in0_in[10]} {fault_gen/ch4_faults/p_0_in0_in[11]} {fault_gen/ch4_faults/p_0_in0_in[12]} {fault_gen/ch4_faults/p_0_in0_in[13]} {fault_gen/ch4_faults/p_0_in0_in[14]} {fault_gen/ch4_faults/p_0_in0_in[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 16 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {fault_gen/ch4_faults/fault_reg_out[0]} {fault_gen/ch4_faults/fault_reg_out[1]} {fault_gen/ch4_faults/fault_reg_out[2]} {fault_gen/ch4_faults/fault_reg_out[3]} {fault_gen/ch4_faults/fault_reg_out[4]} {fault_gen/ch4_faults/fault_reg_out[5]} {fault_gen/ch4_faults/fault_reg_out[6]} {fault_gen/ch4_faults/fault_reg_out[7]} {fault_gen/ch4_faults/fault_reg_out[8]} {fault_gen/ch4_faults/fault_reg_out[9]} {fault_gen/ch4_faults/fault_reg_out[10]} {fault_gen/ch4_faults/fault_reg_out[11]} {fault_gen/ch4_faults/fault_reg_out[12]} {fault_gen/ch4_faults/fault_reg_out[13]} {fault_gen/ch4_faults/fault_reg_out[14]} {fault_gen/ch4_faults/fault_reg_out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 16 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {fault_gen/ch4_faults/fault_stat[lat][0]} {fault_gen/ch4_faults/fault_stat[lat][1]} {fault_gen/ch4_faults/fault_stat[lat][2]} {fault_gen/ch4_faults/fault_stat[lat][3]} {fault_gen/ch4_faults/fault_stat[lat][4]} {fault_gen/ch4_faults/fault_stat[lat][5]} {fault_gen/ch4_faults/fault_stat[lat][6]} {fault_gen/ch4_faults/fault_stat[lat][7]} {fault_gen/ch4_faults/fault_stat[lat][8]} {fault_gen/ch4_faults/fault_stat[lat][9]} {fault_gen/ch4_faults/fault_stat[lat][10]} {fault_gen/ch4_faults/fault_stat[lat][11]} {fault_gen/ch4_faults/fault_stat[lat][12]} {fault_gen/ch4_faults/fault_stat[lat][13]} {fault_gen/ch4_faults/fault_stat[lat][14]} {fault_gen/ch4_faults/fault_stat[lat][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 16 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {fault_gen/ch4_faults/fault_stat[live][0]} {fault_gen/ch4_faults/fault_stat[live][1]} {fault_gen/ch4_faults/fault_stat[live][2]} {fault_gen/ch4_faults/fault_stat[live][3]} {fault_gen/ch4_faults/fault_stat[live][4]} {fault_gen/ch4_faults/fault_stat[live][5]} {fault_gen/ch4_faults/fault_stat[live][6]} {fault_gen/ch4_faults/fault_stat[live][7]} {fault_gen/ch4_faults/fault_stat[live][8]} {fault_gen/ch4_faults/fault_stat[live][9]} {fault_gen/ch4_faults/fault_stat[live][10]} {fault_gen/ch4_faults/fault_stat[live][11]} {fault_gen/ch4_faults/fault_stat[live][12]} {fault_gen/ch4_faults/fault_stat[live][13]} {fault_gen/ch4_faults/fault_stat[live][14]} {fault_gen/ch4_faults/fault_stat[live][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 16 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {fault_gen/ch4_faults/fault_reg_mask[0]} {fault_gen/ch4_faults/fault_reg_mask[1]} {fault_gen/ch4_faults/fault_reg_mask[2]} {fault_gen/ch4_faults/fault_reg_mask[3]} {fault_gen/ch4_faults/fault_reg_mask[4]} {fault_gen/ch4_faults/fault_reg_mask[5]} {fault_gen/ch4_faults/fault_reg_mask[6]} {fault_gen/ch4_faults/fault_reg_mask[7]} {fault_gen/ch4_faults/fault_reg_mask[8]} {fault_gen/ch4_faults/fault_reg_mask[9]} {fault_gen/ch4_faults/fault_reg_mask[10]} {fault_gen/ch4_faults/fault_reg_mask[11]} {fault_gen/ch4_faults/fault_reg_mask[12]} {fault_gen/ch4_faults/fault_reg_mask[13]} {fault_gen/ch4_faults/fault_reg_mask[14]} {fault_gen/ch4_faults/fault_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 16 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {fault_gen/ch4_faults/fault_params[ovv_thresh][0]} {fault_gen/ch4_faults/fault_params[ovv_thresh][1]} {fault_gen/ch4_faults/fault_params[ovv_thresh][2]} {fault_gen/ch4_faults/fault_params[ovv_thresh][3]} {fault_gen/ch4_faults/fault_params[ovv_thresh][4]} {fault_gen/ch4_faults/fault_params[ovv_thresh][5]} {fault_gen/ch4_faults/fault_params[ovv_thresh][6]} {fault_gen/ch4_faults/fault_params[ovv_thresh][7]} {fault_gen/ch4_faults/fault_params[ovv_thresh][8]} {fault_gen/ch4_faults/fault_params[ovv_thresh][9]} {fault_gen/ch4_faults/fault_params[ovv_thresh][10]} {fault_gen/ch4_faults/fault_params[ovv_thresh][11]} {fault_gen/ch4_faults/fault_params[ovv_thresh][12]} {fault_gen/ch4_faults/fault_params[ovv_thresh][13]} {fault_gen/ch4_faults/fault_params[ovv_thresh][14]} {fault_gen/ch4_faults/fault_params[ovv_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 16 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {fault_gen/ch4_faults/fault_reg[0]} {fault_gen/ch4_faults/fault_reg[1]} {fault_gen/ch4_faults/fault_reg[2]} {fault_gen/ch4_faults/fault_reg[3]} {fault_gen/ch4_faults/fault_reg[4]} {fault_gen/ch4_faults/fault_reg[5]} {fault_gen/ch4_faults/fault_reg[6]} {fault_gen/ch4_faults/fault_reg[7]} {fault_gen/ch4_faults/fault_reg[8]} {fault_gen/ch4_faults/fault_reg[9]} {fault_gen/ch4_faults/fault_reg[10]} {fault_gen/ch4_faults/fault_reg[11]} {fault_gen/ch4_faults/fault_reg[12]} {fault_gen/ch4_faults/fault_reg[13]} {fault_gen/ch4_faults/fault_reg[14]} {fault_gen/ch4_faults/fault_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 16 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {fault_gen/ch4_faults/fault_params[ovc2_cntlim][0]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][1]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][2]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][3]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][4]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][5]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][6]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][7]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][8]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][9]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][10]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][11]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][12]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][13]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][14]} {fault_gen/ch4_faults/fault_params[ovc2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 20 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {fault_gen/ch4_faults/fault_params[ovc2_thresh][0]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][1]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][2]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][3]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][4]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][5]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][6]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][7]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][8]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][9]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][10]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][11]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][12]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][13]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][14]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][15]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][16]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][17]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][18]} {fault_gen/ch4_faults/fault_params[ovc2_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 16 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {fault_gen/ch4_faults/fault_params[ovv_cntlim][0]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][1]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][2]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][3]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][4]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][5]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][6]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][7]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][8]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][9]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][10]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][11]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][12]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][13]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][14]} {fault_gen/ch4_faults/fault_params[ovv_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 16 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {fault_gen/ch4_faults/fault_params[on_cntlim][0]} {fault_gen/ch4_faults/fault_params[on_cntlim][1]} {fault_gen/ch4_faults/fault_params[on_cntlim][2]} {fault_gen/ch4_faults/fault_params[on_cntlim][3]} {fault_gen/ch4_faults/fault_params[on_cntlim][4]} {fault_gen/ch4_faults/fault_params[on_cntlim][5]} {fault_gen/ch4_faults/fault_params[on_cntlim][6]} {fault_gen/ch4_faults/fault_params[on_cntlim][7]} {fault_gen/ch4_faults/fault_params[on_cntlim][8]} {fault_gen/ch4_faults/fault_params[on_cntlim][9]} {fault_gen/ch4_faults/fault_params[on_cntlim][10]} {fault_gen/ch4_faults/fault_params[on_cntlim][11]} {fault_gen/ch4_faults/fault_params[on_cntlim][12]} {fault_gen/ch4_faults/fault_params[on_cntlim][13]} {fault_gen/ch4_faults/fault_params[on_cntlim][14]} {fault_gen/ch4_faults/fault_params[on_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 16 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list {fault_gen/ch4_faults/fault_params[ovc1_cntlim][0]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][1]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][2]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][3]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][4]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][5]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][6]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][7]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][8]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][9]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][10]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][11]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][12]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][13]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][14]} {fault_gen/ch4_faults/fault_params[ovc1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 20 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list {fault_gen/ch4_faults/fault_params[ovc1_thresh][0]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][1]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][2]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][3]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][4]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][5]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][6]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][7]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][8]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][9]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][10]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][11]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][12]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][13]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][14]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][15]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][16]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][17]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][18]} {fault_gen/ch4_faults/fault_params[ovc1_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 16 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list {fault_gen/ch4_faults/fault_params[heart_cntlim][0]} {fault_gen/ch4_faults/fault_params[heart_cntlim][1]} {fault_gen/ch4_faults/fault_params[heart_cntlim][2]} {fault_gen/ch4_faults/fault_params[heart_cntlim][3]} {fault_gen/ch4_faults/fault_params[heart_cntlim][4]} {fault_gen/ch4_faults/fault_params[heart_cntlim][5]} {fault_gen/ch4_faults/fault_params[heart_cntlim][6]} {fault_gen/ch4_faults/fault_params[heart_cntlim][7]} {fault_gen/ch4_faults/fault_params[heart_cntlim][8]} {fault_gen/ch4_faults/fault_params[heart_cntlim][9]} {fault_gen/ch4_faults/fault_params[heart_cntlim][10]} {fault_gen/ch4_faults/fault_params[heart_cntlim][11]} {fault_gen/ch4_faults/fault_params[heart_cntlim][12]} {fault_gen/ch4_faults/fault_params[heart_cntlim][13]} {fault_gen/ch4_faults/fault_params[heart_cntlim][14]} {fault_gen/ch4_faults/fault_params[heart_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 16 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list {fault_gen/ch4_faults/fault_params[ignd_cntlim][0]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][1]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][2]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][3]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][4]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][5]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][6]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][7]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][8]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][9]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][10]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][11]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][12]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][13]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][14]} {fault_gen/ch4_faults/fault_params[ignd_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 16 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list {fault_gen/ch4_faults/fault_params[ignd_thresh][0]} {fault_gen/ch4_faults/fault_params[ignd_thresh][1]} {fault_gen/ch4_faults/fault_params[ignd_thresh][2]} {fault_gen/ch4_faults/fault_params[ignd_thresh][3]} {fault_gen/ch4_faults/fault_params[ignd_thresh][4]} {fault_gen/ch4_faults/fault_params[ignd_thresh][5]} {fault_gen/ch4_faults/fault_params[ignd_thresh][6]} {fault_gen/ch4_faults/fault_params[ignd_thresh][7]} {fault_gen/ch4_faults/fault_params[ignd_thresh][8]} {fault_gen/ch4_faults/fault_params[ignd_thresh][9]} {fault_gen/ch4_faults/fault_params[ignd_thresh][10]} {fault_gen/ch4_faults/fault_params[ignd_thresh][11]} {fault_gen/ch4_faults/fault_params[ignd_thresh][12]} {fault_gen/ch4_faults/fault_params[ignd_thresh][13]} {fault_gen/ch4_faults/fault_params[ignd_thresh][14]} {fault_gen/ch4_faults/fault_params[ignd_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 16 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list {fault_gen/ch4_faults/fault_params[flt1_cntlim][0]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][1]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][2]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][3]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][4]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][5]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][6]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][7]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][8]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][9]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][10]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][11]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][12]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][13]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][14]} {fault_gen/ch4_faults/fault_params[flt1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 16 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list {fault_gen/ch4_faults/fault_params[flt2_cntlim][0]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][1]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][2]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][3]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][4]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][5]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][6]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][7]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][8]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][9]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][10]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][11]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][12]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][13]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][14]} {fault_gen/ch4_faults/fault_params[flt2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 16 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list {fault_gen/ch4_faults/fault_params[flt3_cntlim][0]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][1]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][2]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][3]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][4]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][5]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][6]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][7]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][8]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][9]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][10]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][11]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][12]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][13]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][14]} {fault_gen/ch4_faults/fault_params[flt3_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 16 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list {fault_gen/ch4_faults/fault_params[err1_thresh][0]} {fault_gen/ch4_faults/fault_params[err1_thresh][1]} {fault_gen/ch4_faults/fault_params[err1_thresh][2]} {fault_gen/ch4_faults/fault_params[err1_thresh][3]} {fault_gen/ch4_faults/fault_params[err1_thresh][4]} {fault_gen/ch4_faults/fault_params[err1_thresh][5]} {fault_gen/ch4_faults/fault_params[err1_thresh][6]} {fault_gen/ch4_faults/fault_params[err1_thresh][7]} {fault_gen/ch4_faults/fault_params[err1_thresh][8]} {fault_gen/ch4_faults/fault_params[err1_thresh][9]} {fault_gen/ch4_faults/fault_params[err1_thresh][10]} {fault_gen/ch4_faults/fault_params[err1_thresh][11]} {fault_gen/ch4_faults/fault_params[err1_thresh][12]} {fault_gen/ch4_faults/fault_params[err1_thresh][13]} {fault_gen/ch4_faults/fault_params[err1_thresh][14]} {fault_gen/ch4_faults/fault_params[err1_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 16 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list {fault_gen/ch4_faults/fault_params[err2_cntlim][0]} {fault_gen/ch4_faults/fault_params[err2_cntlim][1]} {fault_gen/ch4_faults/fault_params[err2_cntlim][2]} {fault_gen/ch4_faults/fault_params[err2_cntlim][3]} {fault_gen/ch4_faults/fault_params[err2_cntlim][4]} {fault_gen/ch4_faults/fault_params[err2_cntlim][5]} {fault_gen/ch4_faults/fault_params[err2_cntlim][6]} {fault_gen/ch4_faults/fault_params[err2_cntlim][7]} {fault_gen/ch4_faults/fault_params[err2_cntlim][8]} {fault_gen/ch4_faults/fault_params[err2_cntlim][9]} {fault_gen/ch4_faults/fault_params[err2_cntlim][10]} {fault_gen/ch4_faults/fault_params[err2_cntlim][11]} {fault_gen/ch4_faults/fault_params[err2_cntlim][12]} {fault_gen/ch4_faults/fault_params[err2_cntlim][13]} {fault_gen/ch4_faults/fault_params[err2_cntlim][14]} {fault_gen/ch4_faults/fault_params[err2_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 16 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list {fault_gen/ch4_faults/fault_params[err2_thresh][0]} {fault_gen/ch4_faults/fault_params[err2_thresh][1]} {fault_gen/ch4_faults/fault_params[err2_thresh][2]} {fault_gen/ch4_faults/fault_params[err2_thresh][3]} {fault_gen/ch4_faults/fault_params[err2_thresh][4]} {fault_gen/ch4_faults/fault_params[err2_thresh][5]} {fault_gen/ch4_faults/fault_params[err2_thresh][6]} {fault_gen/ch4_faults/fault_params[err2_thresh][7]} {fault_gen/ch4_faults/fault_params[err2_thresh][8]} {fault_gen/ch4_faults/fault_params[err2_thresh][9]} {fault_gen/ch4_faults/fault_params[err2_thresh][10]} {fault_gen/ch4_faults/fault_params[err2_thresh][11]} {fault_gen/ch4_faults/fault_params[err2_thresh][12]} {fault_gen/ch4_faults/fault_params[err2_thresh][13]} {fault_gen/ch4_faults/fault_params[err2_thresh][14]} {fault_gen/ch4_faults/fault_params[err2_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 16 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list {fault_gen/ch4_faults/fault_params[enable][0]} {fault_gen/ch4_faults/fault_params[enable][1]} {fault_gen/ch4_faults/fault_params[enable][2]} {fault_gen/ch4_faults/fault_params[enable][3]} {fault_gen/ch4_faults/fault_params[enable][4]} {fault_gen/ch4_faults/fault_params[enable][5]} {fault_gen/ch4_faults/fault_params[enable][6]} {fault_gen/ch4_faults/fault_params[enable][7]} {fault_gen/ch4_faults/fault_params[enable][8]} {fault_gen/ch4_faults/fault_params[enable][9]} {fault_gen/ch4_faults/fault_params[enable][10]} {fault_gen/ch4_faults/fault_params[enable][11]} {fault_gen/ch4_faults/fault_params[enable][12]} {fault_gen/ch4_faults/fault_params[enable][13]} {fault_gen/ch4_faults/fault_params[enable][14]} {fault_gen/ch4_faults/fault_params[enable][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 16 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list {fault_gen/ch4_faults/fault_params[err1_cntlim][0]} {fault_gen/ch4_faults/fault_params[err1_cntlim][1]} {fault_gen/ch4_faults/fault_params[err1_cntlim][2]} {fault_gen/ch4_faults/fault_params[err1_cntlim][3]} {fault_gen/ch4_faults/fault_params[err1_cntlim][4]} {fault_gen/ch4_faults/fault_params[err1_cntlim][5]} {fault_gen/ch4_faults/fault_params[err1_cntlim][6]} {fault_gen/ch4_faults/fault_params[err1_cntlim][7]} {fault_gen/ch4_faults/fault_params[err1_cntlim][8]} {fault_gen/ch4_faults/fault_params[err1_cntlim][9]} {fault_gen/ch4_faults/fault_params[err1_cntlim][10]} {fault_gen/ch4_faults/fault_params[err1_cntlim][11]} {fault_gen/ch4_faults/fault_params[err1_cntlim][12]} {fault_gen/ch4_faults/fault_params[err1_cntlim][13]} {fault_gen/ch4_faults/fault_params[err1_cntlim][14]} {fault_gen/ch4_faults/fault_params[err1_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 16 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list {fault_gen/ch4_faults/error_reg_mask[0]} {fault_gen/ch4_faults/error_reg_mask[1]} {fault_gen/ch4_faults/error_reg_mask[2]} {fault_gen/ch4_faults/error_reg_mask[3]} {fault_gen/ch4_faults/error_reg_mask[4]} {fault_gen/ch4_faults/error_reg_mask[5]} {fault_gen/ch4_faults/error_reg_mask[6]} {fault_gen/ch4_faults/error_reg_mask[7]} {fault_gen/ch4_faults/error_reg_mask[8]} {fault_gen/ch4_faults/error_reg_mask[9]} {fault_gen/ch4_faults/error_reg_mask[10]} {fault_gen/ch4_faults/error_reg_mask[11]} {fault_gen/ch4_faults/error_reg_mask[12]} {fault_gen/ch4_faults/error_reg_mask[13]} {fault_gen/ch4_faults/error_reg_mask[14]} {fault_gen/ch4_faults/error_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 16 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list {fault_gen/ch3_faults/fault_stat[live][0]} {fault_gen/ch3_faults/fault_stat[live][1]} {fault_gen/ch3_faults/fault_stat[live][2]} {fault_gen/ch3_faults/fault_stat[live][3]} {fault_gen/ch3_faults/fault_stat[live][4]} {fault_gen/ch3_faults/fault_stat[live][5]} {fault_gen/ch3_faults/fault_stat[live][6]} {fault_gen/ch3_faults/fault_stat[live][7]} {fault_gen/ch3_faults/fault_stat[live][8]} {fault_gen/ch3_faults/fault_stat[live][9]} {fault_gen/ch3_faults/fault_stat[live][10]} {fault_gen/ch3_faults/fault_stat[live][11]} {fault_gen/ch3_faults/fault_stat[live][12]} {fault_gen/ch3_faults/fault_stat[live][13]} {fault_gen/ch3_faults/fault_stat[live][14]} {fault_gen/ch3_faults/fault_stat[live][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 16 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list {fault_gen/ch3_faults/fault_stat[lat][0]} {fault_gen/ch3_faults/fault_stat[lat][1]} {fault_gen/ch3_faults/fault_stat[lat][2]} {fault_gen/ch3_faults/fault_stat[lat][3]} {fault_gen/ch3_faults/fault_stat[lat][4]} {fault_gen/ch3_faults/fault_stat[lat][5]} {fault_gen/ch3_faults/fault_stat[lat][6]} {fault_gen/ch3_faults/fault_stat[lat][7]} {fault_gen/ch3_faults/fault_stat[lat][8]} {fault_gen/ch3_faults/fault_stat[lat][9]} {fault_gen/ch3_faults/fault_stat[lat][10]} {fault_gen/ch3_faults/fault_stat[lat][11]} {fault_gen/ch3_faults/fault_stat[lat][12]} {fault_gen/ch3_faults/fault_stat[lat][13]} {fault_gen/ch3_faults/fault_stat[lat][14]} {fault_gen/ch3_faults/fault_stat[lat][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 16 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list {fault_gen/ch3_faults/fault_reg_out[0]} {fault_gen/ch3_faults/fault_reg_out[1]} {fault_gen/ch3_faults/fault_reg_out[2]} {fault_gen/ch3_faults/fault_reg_out[3]} {fault_gen/ch3_faults/fault_reg_out[4]} {fault_gen/ch3_faults/fault_reg_out[5]} {fault_gen/ch3_faults/fault_reg_out[6]} {fault_gen/ch3_faults/fault_reg_out[7]} {fault_gen/ch3_faults/fault_reg_out[8]} {fault_gen/ch3_faults/fault_reg_out[9]} {fault_gen/ch3_faults/fault_reg_out[10]} {fault_gen/ch3_faults/fault_reg_out[11]} {fault_gen/ch3_faults/fault_reg_out[12]} {fault_gen/ch3_faults/fault_reg_out[13]} {fault_gen/ch3_faults/fault_reg_out[14]} {fault_gen/ch3_faults/fault_reg_out[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 16 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list {fault_gen/ch3_faults/fault_reg_mask[0]} {fault_gen/ch3_faults/fault_reg_mask[1]} {fault_gen/ch3_faults/fault_reg_mask[2]} {fault_gen/ch3_faults/fault_reg_mask[3]} {fault_gen/ch3_faults/fault_reg_mask[4]} {fault_gen/ch3_faults/fault_reg_mask[5]} {fault_gen/ch3_faults/fault_reg_mask[6]} {fault_gen/ch3_faults/fault_reg_mask[7]} {fault_gen/ch3_faults/fault_reg_mask[8]} {fault_gen/ch3_faults/fault_reg_mask[9]} {fault_gen/ch3_faults/fault_reg_mask[10]} {fault_gen/ch3_faults/fault_reg_mask[11]} {fault_gen/ch3_faults/fault_reg_mask[12]} {fault_gen/ch3_faults/fault_reg_mask[13]} {fault_gen/ch3_faults/fault_reg_mask[14]} {fault_gen/ch3_faults/fault_reg_mask[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 16 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list {fault_gen/ch3_faults/fault_reg[0]} {fault_gen/ch3_faults/fault_reg[1]} {fault_gen/ch3_faults/fault_reg[2]} {fault_gen/ch3_faults/fault_reg[3]} {fault_gen/ch3_faults/fault_reg[4]} {fault_gen/ch3_faults/fault_reg[5]} {fault_gen/ch3_faults/fault_reg[6]} {fault_gen/ch3_faults/fault_reg[7]} {fault_gen/ch3_faults/fault_reg[8]} {fault_gen/ch3_faults/fault_reg[9]} {fault_gen/ch3_faults/fault_reg[10]} {fault_gen/ch3_faults/fault_reg[11]} {fault_gen/ch3_faults/fault_reg[12]} {fault_gen/ch3_faults/fault_reg[13]} {fault_gen/ch3_faults/fault_reg[14]} {fault_gen/ch3_faults/fault_reg[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 16 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list {fault_gen/ch3_faults/fault_params[ovv_thresh][0]} {fault_gen/ch3_faults/fault_params[ovv_thresh][1]} {fault_gen/ch3_faults/fault_params[ovv_thresh][2]} {fault_gen/ch3_faults/fault_params[ovv_thresh][3]} {fault_gen/ch3_faults/fault_params[ovv_thresh][4]} {fault_gen/ch3_faults/fault_params[ovv_thresh][5]} {fault_gen/ch3_faults/fault_params[ovv_thresh][6]} {fault_gen/ch3_faults/fault_params[ovv_thresh][7]} {fault_gen/ch3_faults/fault_params[ovv_thresh][8]} {fault_gen/ch3_faults/fault_params[ovv_thresh][9]} {fault_gen/ch3_faults/fault_params[ovv_thresh][10]} {fault_gen/ch3_faults/fault_params[ovv_thresh][11]} {fault_gen/ch3_faults/fault_params[ovv_thresh][12]} {fault_gen/ch3_faults/fault_params[ovv_thresh][13]} {fault_gen/ch3_faults/fault_params[ovv_thresh][14]} {fault_gen/ch3_faults/fault_params[ovv_thresh][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
set_property port_width 16 [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list {fault_gen/ch3_faults/fault_params[ovv_cntlim][0]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][1]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][2]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][3]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][4]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][5]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][6]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][7]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][8]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][9]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][10]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][11]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][12]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][13]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][14]} {fault_gen/ch3_faults/fault_params[ovv_cntlim][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
set_property port_width 20 [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list {fault_gen/ch3_faults/fault_params[ovc2_thresh][0]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][1]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][2]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][3]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][4]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][5]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][6]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][7]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][8]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][9]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][10]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][11]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][12]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][13]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][14]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][15]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][16]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][17]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][18]} {fault_gen/ch3_faults/fault_params[ovc2_thresh][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list fault_gen/ch3_faults/clear_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list fault_gen/ch2_faults/clear_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list fault_gen/ch1_faults/clear_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list fault_gen/ch4_faults/clear_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list fault_gen/ch4_faults/dac_change_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list fault_gen/ch1_faults/dac_change_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list fault_gen/ch3_faults/dac_change_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list fault_gen/ch2_faults/dac_change_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list {fault_gen/ch3_faults/fault_params[clear]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list {fault_gen/ch1_faults/fault_params[clear]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list {fault_gen/ch2_faults/fault_params[clear]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list {fault_gen/ch4_faults/fault_params[clear]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list {fault_gen/ch3_faults/fault_stat[err_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list {fault_gen/ch2_faults/fault_stat[err_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list {fault_gen/ch4_faults/fault_stat[err_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list {fault_gen/ch1_faults/fault_stat[err_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list {fault_gen/ch4_faults/fault_stat[flt_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list {fault_gen/ch2_faults/fault_stat[flt_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list {fault_gen/ch3_faults/fault_stat[flt_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list {fault_gen/ch1_faults/fault_stat[flt_trig]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list tenkhz_trig]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets pl_clk0]
