
AVRASM ver. 2.2.8  D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm Sun May 28 11:18:41 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
D:\VUB\MA1\Sensors and Microsystem Electronics\Project Microcontroller\Tasks\Themerin\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328pdef.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Themerin.asm
                                 ;
                                 ; Created: 8/05/2023 14:05:11
                                 ; Author : warre
                                 ;
                                 
                                 ;
                                 ; Task_1.asm
                                 ;
                                 ; Created: 15/02/2023 14:14:20
                                 ; Author : warre
                                 ;
                                 
                                 ; Definition file of the ATmega328P
                                 .include "m328pdef.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;register definitions
                                 
                                 ; constants
                                 
                                 ;Boot code
000000 c02a                      .org 0x000 rjmp init
000020 c260                      .org 0x0020 rjmp TIM0_OVF_ISR
00002a c262                      .org 0x002A rjmp ADC_COMPLETE 
                                 
                                 
                                 ; Interrupt address vectors
                                 
                                 init:
                                 // ------------------ SETUP ---------------------------
                                 	//keyboard
00002b 9a50                      	SBI DDRD, 0
00002c 9a58                      	SBI PORTD, 0
                                 
00002d 9a51                      	SBI DDRD, 1
00002e 9a59                      	SBI PORTD, 1
                                 
00002f 9a52                      	SBI DDRD, 2
000030 9a5a                      	SBI PORTD, 2
                                 
000031 9a53                      	SBI DDRD, 3
000032 9a5b                      	SBI PORTD, 3
                                 
000033 9854                      	CBI DDRD, 4
000034 9a5c                      	SBI PORTD, 4
                                 
000035 9855                      	CBI DDRD, 5
000036 9a5d                      	SBI PORTD, 5
                                 
000037 9856                      	CBI DDRD, 6
000038 9a5e                      	SBI PORTD, 6
                                 
000039 9857                      	CBI DDRD, 7
00003a 9a5f                      	SBI PORTD, 7
                                 
                                 	// buzzer
00003b 9a21                      	SBI DDRB, 1
00003c 9a29                      	SBI PORTB, 1
                                 
                                 	// joystick button
                                 /*	CBI DDRB, 2
                                 	SBI PORTB, 2*/
                                 
                                 	// display
00003d 9a23                      	sbi DDRB, 3
00003e 9a2b                      	sbi PORTB, 3
                                 
00003f 9a25                      	sbi DDRB, 5
000040 9a2d                      	sbi PORTB, 5
                                 
000041 9a24                      	sbi DDRB, 4
000042 9a2c                      	sbi PORTB, 4
                                 
                                 	// adc input
                                 /*	CBI DDRC, 0
                                 	CBI PORTC, 0
                                 
                                 	CBI DDRC, 1
                                 	CBI PORTC, 1*/
                                 
                                 	// leds
000043 9a3a                      	SBI DDRC, 2
000044 9a42                      	SBI PORTC, 2
                                 
000045 9a3b                      	SBI DDRC, 3
000046 9a43                      	SBI PORTC, 3
                                 
                                 	//set c pins as input
000047 9839                      	cbi ddrc, 1
000048 9838                      	cbi ddrc ,0
                                 
                                 
                                 	// buzzer setup
000049 eb49                      	LDI R20, 185 ; register 20 controls frequency
00004a bd46                      	out TCNT0, R20
                                 
00004b e004                      	ldi r16, 0b00000100
00004c bd05                      	out TCCR0B,r16 ; Timer clock = system clock / 256
00004d e001                      	ldi r16,1<<TOV0
00004e bb05                      	out TIFR0,r16 ; Clear TOV0/ Clear pending interrupts
00004f e001                      	ldi r16,1<<TOIE0
000050 9300 006e                 	sts TIMSK0,r16 ; Enable Timer/Counter0 Overflow Interrupt
                                 
                                 	// ADC setup
000052 ef0f                      	ldi r16, 0b11111111
000053 9300 007e                 	sts didr0, r16
                                 
000055 ef0f                      	ldi r16, 0b11111111
000056 9300 007f                 	sts didr1, r16
                                 
000058 e000                      	ldi r16, 0b00000000
000059 9300 0064                 	sts prr, r16
                                 
00005b ee0a                      	ldi r16, 0b11101010
00005c 9300 007a                 	sts ADCSRA, r16
                                 
00005e e600                      	ldi r16, 0b01100000 ; last 0000 for adc0
00005f 9300 007c                 	sts ADMUX, r16
                                 	
000061 e000                      	ldi r16, 0b00000000
000062 9300 007b                 	sts ADCSRB, r16
                                 
                                 
000064 9478                      	SEI ; enable interrupts
000065 c000                      	rjmp main
                                 
                                 main:
                                 // ------------------ DISPLAY --------------------------
                                 
                                 ; runs through all lines of display and checks wether a pixel should be on
000066 e028                      	ldi r18, 8 ;select row
                                 	outer_loop:
000067 e510                      		ldi r17, 80 ;select column
000068 9a2b                      		SBI PORTB, 3
                                 		loop:
000069 9a1b                      			sbi PINB, 3
00006a 953a                      			dec r19
00006b f7e9                      			brne loop
                                 		loop1:
00006c 940e 007f                 			call drawing ; function draws numbers and "Hz" on display
00006e f7e9                      			brne loop1
                                 
                                 		next_loop:
00006f e018                      		ldi r17, 8
                                 		loop2:
000070 1712                      			cp r17, r18
000071 f411                      			brne skip
000072 9a2b                      			sbi PORTB, 3
000073 c001                      			rjmp setrow
                                 			skip:
000074 982b                      			cbi PORTB, 3
                                 			setrow:
000075 982d                      			cbi PORTB, 5
000076 9a2d                      			sbi PORTB, 5
000077 951a                      			dec r17
000078 f7b9                      			brne loop2
                                 
000079 982c                      		CBI PORTB, 4 // enable each row
00007a 9a2c                      		SBI PORTB, 4
00007b 982c                      		CBI PORTB, 4
00007c 952a                      		dec r18
00007d f749                      	brne outer_loop
00007e cfe7                          rjmp main
                                 
                                 
                                 	drawing: // IS CALLED FOR EVERY PIXEL
                                 
                                 	// ---------- TURN VALUE FROM BUZZER INTO DISPLAYABLE VALUE ----------------------
                                 
                                 		//how to get get frequency:
                                 		// f_clk = 16 Mhz/ 256 = 62500 Hz
                                 		// f_buzzer = f_clk/r20
                                 
00007f 3028                      		cpi r18, 8 ; only calculate what number needs to be shown, when the row of the screen is equal to 8
000080 f561                      		brne check66
000081 940e 025c                 		call get_hertz // transforms register value to frequency value in r22 (LSB) and r23 (MSB); values: 0-9999
                                 
000083 2fe8                      		mov r30, r24 // copy result from r25:r24 to r31:30 so SBIW can be used
000084 2ff9                      		mov r31, r25
                                 
                                 		;ldi r30, 0b11010010 ;  testers
                                 		;ldi r31, 0b00000100
                                 
                                 		//mov r30, r20 // use this to display buzzer register value
                                 		//ldi r31, 0
                                 
                                 		// --------------- extract digits from register r30 (LSB) and r31 (MSB) to show on display --------------
                                 
                                 		// factor 1000
                                 		check22:
000085 e080                      		ldi r24, 0 //r24 counts how many times 1000 fits in word r31:r30
                                 		check2:
000086 30f3                      		cpi r31, 3 
000087 f060                      		brlo check33 // if lower value in r31:r30 < 1000
000088 30f4                      		cpi r31, 4 
000089 f038                      		brlo extra_check // if lower value in r31:r30 MIGHT be < 1000
                                 		not_yet:
00008a e07f                      		ldi r23, 15 //load loop index
                                 		substraction_loop: //substracts 945 from r31:r30 in steps of 63 since 63 is max value for SBIW
00008b 97ff                      		sbiw r30, 63 // 63 is max value for SBIW
00008c 957a                      		dec r23 // decrease loop index
00008d f7e9                      		brne substraction_loop
00008e 97f7                      		sbiw r30, 55 //substract another 55 to get 1000 substracted from r31:r30
00008f 9583                      		inc r24  // keeps track of how many 1000's are in r31:r30
000090 cff5                      		rjmp check2  // keep looping if value in r31:r30 >= 1000
                                 
                                 		extra_check: //check if r31:r30 is actually < 1000
000091 3ee8                      		cpi r30, 0b11101000 // checks if r30 < 232
000092 f008                      		brlo check33 // if r30 < 232, move to factor 100
000093 cff6                      		rjmp not_yet //jump back inf r30 >= 232 (since r31:r30 >= 1000)
                                 
                                 		// factor 100
                                 		check33:
000094 96f2                      		adiw r30, 50 // add 100 to r30 to compensate for jumping to factor 100 without increasing r23 in last loop
000095 96f2                      		adiw r30, 50 // done in two steps since 63 is max value for ADIW
000096 e070                      		ldi r23, 0 // r23 keeps track of how many 100's are in r31:r30
                                 		check3:
000097 97f2                      		sbiw r30, 50 // substract 100 from r31:r30
000098 97f2                      		sbiw r30, 50
000099 30f0                      		cpi r31, 0 // check if r31 is zero (means max value in r31:r30 is now 255 since everything is now in r30)
00009a f411                      		brne no_100 // jump to increase r23 without checking r30
00009b 36e4                      		cpi r30, 100 // check if r30 < 100
00009c f010                      		brlo check44 // if r30 < 100 no more 100's present in r31:r30
                                 		no_100:
00009d 9573                      		inc r23  // keeps track of how many 100's are in r31:r30
00009e cff8                      		rjmp check3 // loop as long as r30 >= 100
                                 
                                 		// factor 10
                                 		check44:
00009f 963a                      		adiw r30, 10 // add 10 to r30 to compensate for jumping to factor 10 without increasing r23 in last loop
0000a0 e060                      		ldi r22, 0 // r22 keeps track of how many 10's are in r30 ( r31 is empty now)
                                 		check4:
0000a1 50ea                      		subi r30, 10 // substract 10 from r30
0000a2 30ea                      		cpi r30, 10 // if r30 < 10 jump to factor 1 (no more 10's present in r30)
0000a3 f010                      		brlo check55
0000a4 9563                      		inc r22  // keeps track of how many 10's are in r30
0000a5 cffb                      		rjmp check4
                                 
                                 		// factor 1
                                 		check55:
0000a6 e0c0                      		ldi r28, 0 // r28 keeps track of how many 10's are in r30 ( r31 is empty now)
0000a7 9631                      		adiw r30, 1 // add 1 to r30 to compensate for jumping to factor 1 without increasing r23 in last loop
                                 		check5:
0000a8 50e1                      		subi r30, 1 // substract 1 from r30
0000a9 30e0                      		cpi r30, 0 // if r30 = 0 jump to check66 (no more 1's present in r30) => conversion to digits is complete
0000aa f011                      		breq check66
0000ab 95c3                      		inc r28  // keeps track of how many 1's are in r30
0000ac cffb                      		rjmp check5
                                 
                                 		check66:
                                 		// ------------- DRAW NUMBERS -------------------
                                 		// draws 1's first and 1000's last since everything has to be pushed on display stack
                                 
                                 		// r31 is used to check wich number needs to be drawn
                                 		// r26 is the offset that determines where the number is drawn on the screen
                                 
                                 		// 1's
0000ad 2f5c                      		mov r21, r28
0000ae e4a5                      		ldi r26, 69
0000af 940e 0100                 		call draw1 // checks wich pixel needs to be drawn
                                 
0000b1 30b1                      		cpi r27, 1 // only draws pixel if r27 is set to 1 else check other digits
0000b2 f099                      		breq temp_pixel // inbetween jump (branch out of reach)
                                 
                                 		// 10's
0000b3 2f56                      		mov r21, r22
0000b4 e3af                      		ldi r26, 63
0000b5 940e 0100                 		call draw1
                                 
0000b7 30b1                      		cpi r27, 1
0000b8 f069                      		breq temp_pixel
                                 
                                 		// 100's
0000b9 2f57                      		mov r21, r23
0000ba e3a9                      		ldi r26, 57
0000bb 940e 0100                 		call draw1
                                 
0000bd 30b1                      		cpi r27, 1
0000be f1d1                      		breq pixel
                                 
                                 		// 1000's
0000bf 2f58                      		mov r21, r24
0000c0 e3a3                      		ldi r26, 51
0000c1 940e 0100                 		call draw1
                                 
0000c3 30b1                      		cpi r27, 1
0000c4 f1a1                      		breq pixel
0000c5 c001                      		rjmp skip_pixel // so inbetween jump label is not used
                                 		
                                 		// inbetween jump label
                                 		temp_pixel:
0000c6 c032                      		rjmp pixel
                                 
                                 		skip_pixel:
                                 
                                 
                                 		// ------------ DRAW "Hz" -------------------------------------------
                                 		
                                 		// checks which row is selected and pushes bits on stack to draw "Hz"
0000c7 3027                      		cpi r18, 7
0000c8 f149                      		breq Hz_row_7
0000c9 3026                      		cpi r18, 6
0000ca f101                      		breq Hz_row_6
0000cb 3025                      		cpi r18, 5
0000cc f0b9                      		breq Hz_row_5
0000cd 3024                      		cpi r18, 4
0000ce f071                      		breq Hz_row_4
0000cf 3023                      		cpi r18, 3
0000d0 f029                      		breq Hz_row_3
                                 
                                 		Hz_row_1:
0000d1 3417                      		cpi r17, 71
0000d2 f131                      		breq pixel
0000d3 341b                      		cpi r17, 75
0000d4 f121                      		breq pixel
0000d5 c025                      		rjmp no_pixel
                                 
                                 		Hz_row_3:
0000d6 3417                      		cpi r17, 71
0000d7 f109                      		breq pixel
0000d8 3510                      		cpi r17, 80
0000d9 f109                      		breq no_pixel
0000da 341b                      		cpi r17, 75
0000db f4ec                      		brge pixel
0000dc c01e                      		rjmp no_pixel
                                 
                                 		Hz_row_4:
0000dd 341e                      		cpi r17, 78
0000de f0d1                      		breq pixel
0000df 341c                      		cpi r17, 76
0000e0 f4d4                      		brge no_pixel
0000e1 3417                      		cpi r17, 71
0000e2 f4b4                      		brge pixel
0000e3 c017                      		rjmp no_pixel
                                 
                                 		Hz_row_5:
0000e4 3417                      		cpi r17, 71
0000e5 f099                      		breq pixel
0000e6 341b                      		cpi r17, 75
0000e7 f089                      		breq pixel
0000e8 341d                      		cpi r17, 77
0000e9 f079                      		breq pixel
0000ea c010                      		rjmp no_pixel
                                 
                                 		Hz_row_6:
0000eb 3417                      		cpi r17, 71
0000ec f061                      		breq pixel
0000ed 341b                      		cpi r17, 75
0000ee f051                      		breq pixel
0000ef 341c                      		cpi r17, 76
0000f0 f041                      		breq pixel
0000f1 c009                      		rjmp no_pixel
                                 
                                 		Hz_row_7:
0000f2 3510                      		cpi r17, 80
0000f3 f039                      		breq no_pixel
0000f4 3417                      		cpi r17, 71
0000f5 f019                      		breq pixel
0000f6 341b                      		cpi r17, 75
0000f7 f40c                      		brge pixel
0000f8 c002                      		rjmp no_pixel
                                 
                                 		pixel: // turn pixel on
0000f9 9a2b                      		sbi portb, 3
0000fa c001                      		rjmp set_pixel_value
                                 		no_pixel: // turn pixel off
0000fb 982b                      		cbi portb, 3
                                 		set_pixel_value: // push pixel on stack
0000fc 982d                      		cbi PORTB, 5
0000fd 9a2d                      		sbi PORTB, 5
0000fe 951a                      		dec r17 // decrease column counter
0000ff 9518                      		reti
                                 
                                 		// ----------- NUMBER SELECTOR -------------------------
                                 		
                                 		// uses branching and then function call since function call cannot be made in branching condition
                                 		draw1:
000100 3050                      		cpi r21, 0
000101 f099                      		breq draw_0
000102 3051                      		cpi r21, 1
000103 f0a1                      		breq draw_1
000104 3052                      		cpi r21, 2
000105 f0a9                      		breq draw_2
000106 3053                      		cpi r21, 3
000107 f0b1                      		breq draw_3
000108 3054                      		cpi r21, 4
000109 f0b9                      		breq draw_4
00010a 3055                      		cpi r21, 5
00010b f0c1                      		breq draw_5
00010c 3056                      		cpi r21, 6
00010d f0c9                      		breq draw_6
00010e 3057                      		cpi r21, 7
00010f f0d1                      		breq draw_7
000110 3058                      		cpi r21, 8
000111 f0d9                      		breq draw_8
000112 3059                      		cpi r21, 9
000113 f0e1                      		breq draw_9
                                 		//rjmp draw_0 // could draw zero if value in register is bigger then 9
000114 9518                      		reti
                                 
                                 		// calls correct function to draw number
                                 		draw_0:
000115 940e 0133                 		call draw_zero
000117 9518                      		reti
                                 		draw_1:
000118 940e 0148                 		call draw_one
00011a 9518                      		reti
                                 		draw_2:
00011b 940e 0159                 		call draw_two
00011d 9518                      		reti
                                 		draw_3:
00011e 940e 0183                 		call draw_three
000120 9518                      		reti
                                 		draw_4:
000121 940e 019e                 		call draw_four
000123 9518                      		reti
                                 		draw_5:
000124 940e 01be                 		call draw_five
000126 9518                      		reti
                                 		draw_6:
000127 940e 01e0                 		call draw_six
000129 9518                      		reti
                                 		draw_7:
00012a 940e 0203                 		call draw_seven
00012c 9518                      		reti
                                 		draw_8:
00012d 940e 0220                 		call draw_eight
00012f 9518                      		reti
                                 		draw_9:
000130 940e 0237                 		call draw_nine
000132 9518                      		reti
                                 
                                 // ------------- ZERO --------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 draw_zero:
000133 2f9a                      mov r25, r26
000134 3027                      cpi r18, 7
000135 f041                      breq hor_line
000136 3021                      cpi r18, 1
000137 f031                      breq hor_line
                                 
                                 vert_line: // draws vertical lines of zero
000138 1719                      cp r17, r25
000139 f051                      breq pixel0
00013a 5094                      subi r25, 4
00013b 1719                      cp r17, r25
00013c f039                      breq pixel0
00013d c008                      rjmp skip_pixel0
                                 
                                 hor_line: // draws horizontal lines of zero
00013e 1719                      cp r17, r25
00013f f434                      brge skip_pixel0
000140 5093                      subi r25, 3
000141 1719                      cp r17, r25
000142 f40c                      brge pixel0
000143 c002                      rjmp skip_pixel0
                                 
                                 pixel0: // sets r27 to 1 if pixel needs to be on (pixel drawing is done by drawing function
000144 e0b1                      ldi r27, 1
000145 c001                      rjmp set_pixel_value0
                                 skip_pixel0:
000146 e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value0:
000147 9518                      reti
                                 
                                 // --------------------- ONE ----------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_one:
000148 2f9a                      mov r25, r26
000149 5092                      subi r25, 2
00014a 3022                      cpi r18, 2
00014b f019                      breq part1_1
00014c 1719                      cp r17, r25
00014d f039                      breq pixel1
00014e c008                      rjmp skip_pixel1
                                 
                                 part1_1:
00014f 1719                      cp r17, r25
000150 f021                      breq pixel1
000151 5091                      subi r25, 1
000152 1719                      cp r17, r25
000153 f009                      breq pixel1
000154 c002                      rjmp skip_pixel1
                                 
                                 pixel1:
000155 e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
000156 c001                      rjmp set_pixel_value1
                                 skip_pixel1:
000157 e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value1:
000158 9518                      reti
                                 // --------------------- TWO ------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_two:
000159 2f9a                      mov r25, r26
00015a 3021                      cpi r18, 1
00015b f051                      breq topline2
00015c 3027                      cpi r18, 7
00015d f071                      breq bottomline2
00015e 3024                      cpi r18, 4
00015f f0e0                      brlo part2_1
000160 3024                      cpi r18, 4
000161 f091                      breq middleline2
                                 
                                 part2_2:
000162 5094                      subi r25, 4
000163 1719                      cp r17, r25
000164 f0d1                      breq pixel2
000165 c01b                      rjmp skip_pixel2
                                 
                                 topline2:
000166 1719                      cp r17, r25
000167 f4cc                      brge skip_pixel2
000168 5094                      subi r25, 4
000169 1719                      cp r17, r25
00016a f4a4                      brge pixel2
00016b c015                      rjmp skip_pixel2
                                 
                                 bottomline2:
00016c e001                      ldi r16, 1
00016d 0f90                      add r25, r16
00016e 1719                      cp r17, r25
00016f f48c                      brge skip_pixel2
000170 5095                      subi r25, 5
000171 1719                      cp r17, r25
000172 f464                      brge pixel2
000173 c00d                      rjmp skip_pixel2
                                 
                                 middleline2:
000174 e001                      ldi r16, 1
000175 0f90                      add r25, r16
000176 1719                      cp r17, r25
000177 f44c                      brge skip_pixel2
000178 5094                      subi r25, 4
000179 1719                      cp r17, r25
00017a f424                      brge pixel2
00017b c005                      rjmp skip_pixel2
                                 
                                 part2_1:
00017c 1719                      cp r17, r25
00017d f009                      breq pixel2
00017e c002                      rjmp skip_pixel2
                                 
                                 pixel2:
00017f e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
000180 c001                      rjmp set_pixel_value2
                                 skip_pixel2:
000181 e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value2:
000182 9518                      reti
                                 
                                 // ------------------ THREE -----------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_three:
000183 2f9a                      mov r25, r26
000184 3021                      cpi r18, 1
000185 f039                      breq vert_3
000186 3024                      cpi r18, 4
000187 f059                      breq vert_3_middle
000188 3027                      cpi r18, 7
000189 f019                      breq vert_3
                                 
                                 hor_3:
00018a 1719                      cp r17, r25
00018b f071                      breq pixel3
00018c c00f                      rjmp skip_pixel3
                                 
                                 vert_3:
00018d 1719                      cp r17, r25
00018e f46c                      brge skip_pixel3
00018f 5094                      subi r25, 4
000190 1719                      cp r17, r25
000191 f444                      brge pixel3
000192 c009                      rjmp skip_pixel3
                                 
                                 vert_3_middle:
000193 1719                      cp r17, r25
000194 f029                      breq pixel3
000195 f434                      brge skip_pixel3
000196 5094                      subi r25, 4
000197 1719                      cp r17, r25
000198 f40c                      brge pixel3
000199 c002                      rjmp skip_pixel3
                                 
                                 pixel3:
00019a e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
00019b c001                      rjmp set_pixel_value3
                                 skip_pixel3:
00019c e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value3:
00019d 9518                      reti
                                 
                                 // ----------------- FOUR -------------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_four:
00019e 2f9a                      mov r25, r26
00019f 3025                      cpi r18, 5
0001a0 f444                      brge part1_4
0001a1 3024                      cpi r18, 4
0001a2 f051                      breq part2_4
0001a3 3023                      cpi r18, 3
0001a4 f071                      breq part3_4
                                 
                                 part4_4:
0001a5 5094                      subi r25, 4
0001a6 1719                      cp r17, r25
0001a7 f091                      breq pixel4
0001a8 c013                      rjmp skip_pixel4
                                 
                                 part1_4:
0001a9 5092                      subi r25, 2
0001aa 1719                      cp r17, r25
0001ab f071                      breq pixel4
0001ac c00f                      rjmp skip_pixel4
                                 
                                 part2_4:
0001ad 1719                      cp r17, r25
0001ae f46c                      brge skip_pixel4
0001af 5094                      subi r25, 4
0001b0 1719                      cp r17, r25
0001b1 f444                      brge pixel4
0001b2 c009                      rjmp skip_pixel4
                                 
                                 part3_4:
0001b3 5092                      subi r25, 2
0001b4 1719                      cp r17, r25
0001b5 f021                      breq pixel4
0001b6 5092                      subi r25, 2
0001b7 1719                      cp r17, r25
0001b8 f009                      breq pixel4
0001b9 c002                      rjmp skip_pixel4
                                 
                                 
                                 pixel4:
0001ba e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
0001bb c001                      rjmp set_pixel_value4
                                 skip_pixel4:
0001bc e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value4:
0001bd 9518                      reti
                                 
                                 // ----------------- FIVE ------------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_five:
0001be 2f9a                      mov r25, r26
0001bf 3021                      cpi r18, 1
0001c0 f049                      breq topline5
0001c1 3024                      cpi r18, 4
0001c2 f0a8                      brlo part1_5
0001c3 3024                      cpi r18, 4
0001c4 f069                      breq middleline5
0001c5 3027                      cpi r18, 7
0001c6 f059                      breq middleline5
                                 
                                 part2_5:
0001c7 1719                      cp r17, r25
0001c8 f099                      breq pixel5
0001c9 c014                      rjmp skip_pixel5
                                 
                                 topline5:
0001ca 1719                      cp r17, r25
0001cb f081                      breq pixel5
0001cc 1719                      cp r17, r25
0001cd f484                      brge skip_pixel5
0001ce 5094                      subi r25, 4
0001cf 1719                      cp r17, r25
0001d0 f45c                      brge pixel5
0001d1 c00c                      rjmp skip_pixel5
                                 
                                 middleline5:
0001d2 1719                      cp r17, r25
0001d3 f454                      brge skip_pixel5
0001d4 5094                      subi r25, 4
0001d5 1719                      cp r17, r25
0001d6 f42c                      brge pixel5
0001d7 c006                      rjmp skip_pixel5
                                 
                                 part1_5:
0001d8 5094                      subi r25, 4
0001d9 1719                      cp r17, r25
0001da f009                      breq pixel5
0001db c002                      rjmp skip_pixel5
                                 
                                 pixel5:
0001dc e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
0001dd c001                      rjmp set_pixel_value5
                                 skip_pixel5:
0001de e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value5:
0001df 9518                      reti
                                 
                                 // ------------------ SIX ---------------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_six:
0001e0 2f9a                      mov r25, r26
0001e1 3021                      cpi r18, 1
0001e2 f081                      breq horiz_6
0001e3 3024                      cpi r18, 4
0001e4 f0a1                      breq horizmiddle_6
0001e5 3027                      cpi r18, 7
0001e6 f061                      breq horiz_6
0001e7 3025                      cpi r18, 5
0001e8 f030                      brlo vert1_6
                                 
                                 vert2_6:
0001e9 1719                      cp r17, r25
0001ea f0a1                      breq pixel6
0001eb 5094                      subi r25, 4
0001ec 1719                      cp r17, r25
0001ed f089                      breq pixel6
0001ee c012                      rjmp skip_pixel6
                                 
                                 vert1_6:
0001ef 5094                      subi r25, 4
0001f0 1719                      cp r17, r25
0001f1 f069                      breq pixel6
0001f2 c00e                      rjmp skip_pixel6
                                 
                                 horiz_6:
0001f3 1719                      cp r17, r25
0001f4 f464                      brge skip_pixel6
0001f5 5093                      subi r25, 3
0001f6 1719                      cp r17, r25
0001f7 f43c                      brge pixel6
0001f8 c008                      rjmp skip_pixel6
                                 
                                 horizmiddle_6:
0001f9 1719                      cp r17, r25
0001fa f434                      brge skip_pixel6
0001fb 5094                      subi r25, 4
0001fc 1719                      cp r17, r25
0001fd f40c                      brge pixel6
0001fe c002                      rjmp skip_pixel6
                                 
                                 
                                 pixel6:
0001ff e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
000200 c001                      rjmp set_pixel_value6
                                 skip_pixel6:
000201 e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value6:
000202 9518                      reti
                                 // ------------------- SEVEN --------------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_seven:
000203 2f9a                      mov r25, r26
000204 3021                      cpi r18, 1
000205 f041                      breq top7
000206 3022                      cpi r18, 2
000207 f069                      breq part6_7
000208 3024                      cpi r18, 4
000209 f070                      brlo part5_7
                                 
                                 part4_7:
00020a 5092                      subi r25, 2
00020b 1719                      cp r17, r25
00020c f079                      breq pixel7
00020d c010                      rjmp skip_pixel7
                                 
                                 top7:
00020e 1719                      cp r17, r25
00020f f061                      breq pixel7
000210 f46c                      brge skip_pixel7
000211 5094                      subi r25, 4
000212 1719                      cp r17, r25
000213 f444                      brge pixel7
000214 c009                      rjmp skip_pixel7
                                 
                                 part6_7:
000215 1719                      cp r17, r25
000216 f029                      breq pixel7
000217 c006                      rjmp skip_pixel7
                                 
                                 part5_7:
000218 5091                      subi r25, 1
000219 1719                      cp r17, r25
00021a f009                      breq pixel7
00021b c002                      rjmp skip_pixel7
                                 
                                 pixel7:
00021c e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
00021d c001                      rjmp set_pixel_value7
                                 skip_pixel7:
00021e e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value7:
00021f 9518                      reti
                                 
                                 // ---------------------- EIGHT ----------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_eight:
000220 2f9a                      mov r25, r26
000221 3021                      cpi r18, 1
000222 f051                      breq horiz_8
000223 3027                      cpi r18, 7
000224 f041                      breq horiz_8
000225 3024                      cpi r18, 4
000226 f031                      breq horiz_8
                                 
                                 vert_8:
000227 1719                      cp r17, r25
000228 f051                      breq pixel8
000229 5094                      subi r25, 4
00022a 1719                      cp r17, r25
00022b f039                      breq pixel8
00022c c008                      rjmp skip_pixel8
                                 
                                 horiz_8:
00022d 1719                      cp r17, r25
00022e f434                      brge skip_pixel8
00022f 5093                      subi r25, 3
000230 1719                      cp r17, r25
000231 f40c                      brge pixel8
000232 c002                      rjmp skip_pixel8
                                 
                                 pixel8:
000233 e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
000234 c001                      rjmp set_pixel_value8
                                 skip_pixel8:
000235 e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value8:
000236 9518                      reti
                                 
                                 // ---------------------- NINE ---------------------------------------
                                 
                                 // r26 is offset in column of screen
                                 // r25 is used to calculate correct pixel positions based on r26
                                 // r18 is used to check which row needs to be drawn
                                 // r17 is used to check if selected column pixel matches one of the pixels that needs to be drawn for the number
                                 
                                 draw_nine:
000237 2f9a                      mov r25, r26
000238 3021                      cpi r18, 1
000239 f089                      breq horiz_9
00023a 3027                      cpi r18, 7
00023b f079                      breq horiz_9
00023c 3024                      cpi r18, 4
00023d f099                      breq horiz_middle_9
00023e 3025                      cpi r18, 5
00023f f028                      brlo vert_top_9
000240 3026                      cpi r18, 6
000241 f019                      breq vert_top_9
                                 
                                 vert_bottom_9:
000242 1719                      cp r17, r25
000243 f0a1                      breq pixel9
000244 c015                      rjmp skip_pixel9
                                 
                                 vert_top_9:
000245 1719                      cp r17, r25
000246 f089                      breq pixel9
000247 5094                      subi r25, 4
000248 1719                      cp r17, r25
000249 f071                      breq pixel9
00024a c00f                      rjmp skip_pixel9
                                 
                                 horiz_9:
00024b 1719                      cp r17, r25
00024c f46c                      brge skip_pixel9
00024d 5093                      subi r25, 3
00024e 1719                      cp r17, r25
00024f f444                      brge pixel9
000250 c009                      rjmp skip_pixel9
                                 
                                 horiz_middle_9:
000251 1719                      cp r17, r25
000252 f029                      breq pixel9
000253 f434                      brge skip_pixel9
000254 5093                      subi r25, 3
000255 1719                      cp r17, r25
000256 f40c                      brge pixel9
000257 c002                      rjmp skip_pixel9
                                 
                                 
                                 pixel9:
000258 e0b1                      ldi r27, 1 // sets r27 to 1 if pixel needs to be drawn (pixel drawing is done by drawing function
000259 c001                      rjmp set_pixel_value9
                                 skip_pixel9:
00025a e0b2                      ldi r27, 2 // make sure that r27 is not 1 if piwel has to be off
                                 set_pixel_value9:
00025b 9518                      reti
                                 	
                                 // -------------- GET HERZ VALUE FROM REGISTER -----------------
                                 
                                 //how to get get frequency:
                                 // f_clk = 16 Mhz/ 256 = 62500 Hz
                                 // f_buzzer = f_clk/r20
                                 
                                 // THIS SECTION NEEDS LOTS OF CYCLES TO CALCULATE FREQUENCY -> LEADS TO SCREEN FLICKER AND BRIGHT TOP LINE OF SCREEN
                                 // note no substraction/addition using words since no K only r23
                                 
                                 get_hertz: // tranforms register r20 value into frequency
                                 
                                 
00025c e080                      ldi r24, 0 // r25:r24 is where frequency result is stored
00025d e090                      ldi r25, 0 
00025e 3040                      cpi r20, 0 // no need to do conversion if r20 is zero (is set to zero if button is not pressed)
00025f f101                      breq end_Hz
                                 
000260 e76a                      ldi r22, 0b01111010 ; 62500/2 = 31250 stored in r22:r21
000261 e152                      ldi r21, 0b00010010
                                 ;ldi r22, 0b00000001 ; reduced for better display performance
000262 2f74                      mov r23, r20 // copy r20 to r23
000263 9570                      com r23 // 255 - r23
000264 e0a0                      ldi r26, 0 // used as flag
000265 e0b1                      ldi r27, 1 // used as counter
                                 
                                 // loop used to speed up calculation process (might lose accuracy in calculation)
                                 faster_loop:
000266 1767                      cp r22, r23 // r22 < r23 skip this loop
000267 f040                      brlo devision_loop
000268 1b67                      sub r22, r23 // substract r23 from r22
000269 9593                      inc r25 // increase r25 immediantly instead of r24
00026a cffb                      rjmp faster_loop
                                 
                                 // another loop used to speed up calculation process (might lose accuracy in calculation)
                                 faster_calc:
00026b 3470                      cpi r23, 0b01000000 // keep shifting r23 to left as long as it is smaller then 0b01000000
00026c f41c                      brge devision_loop
00026d 0f77                      lsl r23
00026e 0fbb                      lsl r27 // also left shift r27 such that correct amount is added to r24
00026f cffb                      rjmp faster_calc
                                 
                                 devision_loop:
000270 3060                      cpi r22, 0 // check r22 in r22:21. It should be zero to say loop is done since r23 is only 8 bits and r22 contains 8 MSB from r22:r21
000271 f061                      breq maybe_done // it is not necessarly done if only r22 is zero
                                 not_done:
000272 1b57                      sub r21, r23 // keep substracting r23 from r21
000273 f020                      brcs sub_from_r22 // if carry flag is set, also substract 1 from r22
                                 done_subbing: 
000274 9488                      clc
000275 0f8b                      add r24, r27 // add r27 to r24 since r24 contains how many times r23 fits in r22:r21
000276 f028                      brcs add_to_r25 // if carry flag is set add 1 to r25 since frequency result is stored in r25:r24
                                 done_adding:
000277 cff8                      rjmp devision_loop // keep looping
                                 
                                 sub_from_r22: // if carry flag is set, substract 1 from r22
000278 30a1                      cpi r26, 1 // if carry flag is set and r26 = 1 (means that r22 is 0) calculaton is done
000279 f031                      breq done
00027a 956a                      dec r22 // sub 1 from r22
00027b cff8                      rjmp done_subbing // jump back to main loop when substration is done
                                 
                                 add_to_r25: // if carry flag is set add 1 to r25 since frequency result is stored in r25:r24
00027c 9593                      inc r25
00027d cff9                      rjmp done_adding // jump back to main loop
                                 
                                 maybe_done: // if r22 is zero set r26 to 1
00027e e0a1                      ldi r26, 1 // r26 axts as a flag here
00027f cff2                      rjmp not_done
                                 
                                 done:
                                 
                                 //this part shifts the result to the left if a simplefied version if 62500 is used
                                 /*ldi r26, 8 // comment this section if working with real value of 62500
                                 ldi r25, 1
                                 shifts:
                                 dec r26
                                 breq end_Hz
                                 lsl r23
                                 lsl r22
                                 brcc shifts
                                 add r23, r25
                                 clc
                                 rjmp shifts*/
                                 
                                 end_Hz:
000280 9518                      reti
                                 
                                 
                                 // ------------ TIMER INTERRUPT ----------------------------
                                 TIM0_OVF_ISR:
                                 	// checks just row 0 since only button C is used
000281 9858                      	CBI PORTD, 0 //check row 0
000282 9a59                      	SBI PORTD, 1
000283 9a5a                      	SBI PORTD, 2
000284 9a5b                      	SBI PORTD, 3
000285 9b4c                      		SBIS PIND, 4 // if C is pressed, jump to output_C
000286 c002                      		rjmp output_C
000287 9a43                      		sbi portc, 3 // turn led off if C is not pressed
000288 9518                      	reti
                                 
                                 	output_C:
000289 9843                      	CBI portc, 3 // turn led on if C is pressed
00028a bd46                      	out TCNT0, R20 // set value of buzzer
00028b 9a19                      	SBI PINB, 1 // make buzzer go bzzzzzzzzzzzz
00028c 9518                      	reti
                                 
                                 // --------------------- ADC CONVERSION INTERRUPT ---------------------
                                 
                                 ADC_COMPLETE: // runs if conversion is done
                                 	// checks just row 0 since only button C is used
00028d 9858                      	CBI PORTD, 0 //check row 0
00028e 9a59                      	SBI PORTD, 1
00028f 9a5a                      	SBI PORTD, 2
000290 9a5b                      	SBI PORTD, 3
000291 9b4c                      		SBIS PIND, 4  // if C is pressed, jump to output_C_ADC
000292 c002                      		rjmp output_C_ADC
                                 
000293 e040                      	ldi r20, 0 // if C is not pressed, load 0 in register 0 (displays 0000 HZ on screen then)
000294 9518                      	reti
                                 	output_C_ADC: // load new value from ADC in register r20 to determine buzzer frequency
                                 	//lds r20, ADCL
000295 9140 0079                 	lds r20, ADCH
                                 
                                 	
                                 	
                                 	
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  22 r17:  78 r18:  41 r19:   1 r20:   7 
r21:  16 r22:   8 r23:  12 r24:   6 r25: 102 r26:  17 r27:  27 r28:   3 
r29:   0 r30:  15 r31:   4 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   4 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   2 break :   0 breq  :  91 brge  :  36 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :  11 brlt  :   0 brmi  :   0 
brne  :   8 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  16 cbi   :  15 cbr   :   0 
clc   :   1 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :  58 cpc   :   0 
cpi   :  80 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   6 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  52 lds   :   1 lpm   :   0 lsl   :   2 
lsr   :   0 mov   :  17 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :   4 pop   :   0 
push  :   0 rcall :   0 ret   :   0 reti  :  27 rjmp  :  72 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  39 sbic  :   0 sbis  :   2 
sbiw  :   4 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   7 
sub   :   2 subi  :  32 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 29 out of 113 (25.7%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000530   1248      0   1248   32768   3.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
