/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] _00_;
  wire [4:0] _01_;
  wire [6:0] _02_;
  wire [8:0] _03_;
  reg [9:0] _04_;
  wire [16:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[66];
  assign celloutsig_1_0z = ~in_data[181];
  assign celloutsig_1_8z = ~celloutsig_1_2z;
  assign celloutsig_1_18z = celloutsig_1_9z + _00_;
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } + { in_data[169:167], celloutsig_1_3z };
  assign celloutsig_1_6z = in_data[109:105] + _01_;
  assign celloutsig_1_9z = { celloutsig_1_6z[2:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z } + { in_data[109:103], celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 10'h000;
    else _04_ <= { in_data[24:17], celloutsig_0_0z, celloutsig_0_0z };
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 9'h000;
    else _14_ <= { in_data[156:149], celloutsig_1_3z };
  assign { _02_[6:5], _01_, _03_[1:0] } = _14_;
  reg [16:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 17'h00000;
    else _15_ <= { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z };
  assign { _05_[16:12], _00_, _05_[3:0] } = _15_;
  assign celloutsig_1_3z = { in_data[137:133], celloutsig_1_2z, celloutsig_1_2z } === { in_data[173:171], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = _04_[7:3] && { in_data[70:67], celloutsig_0_2z };
  assign celloutsig_1_7z = in_data[144:138] && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[187:186], celloutsig_1_0z } < { in_data[102:101], celloutsig_1_0z };
  assign celloutsig_1_13z = ~ { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_1z = & in_data[146:140];
  assign celloutsig_1_19z = ~^ { _01_, _03_[1] };
  assign celloutsig_0_2z = ~((_04_[6] & celloutsig_0_0z) | in_data[16]);
  assign _02_[4:0] = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z };
  assign _03_[8:2] = { _02_[6:5], _01_ };
  assign _05_[11:4] = _00_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, 1'h0 };
endmodule
