
PAMI_H573.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d64  0800024c  0800024c  0000124c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08007fb0  08007fb0  00008fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ff0  08007ff0  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007ff0  08007ff0  00008ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ff8  08007ff8  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ff8  08007ff8  00008ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ffc  08007ffc  00008ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08008000  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  2000000c  0800800c  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  0800800c  00009114  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a56  00000000  00000000  00009042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ce5  00000000  00000000  00019a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c68  00000000  00000000  0001b780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b1  00000000  00000000  0001c3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000022fb  00000000  00000000  0001cd99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000111ba  00000000  00000000  0001f094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001375b8  00000000  00000000  0003024e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00167806  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000344c  00000000  00000000  0016784c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0016ac98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	@ (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	2000000c 	.word	0x2000000c
 8000268:	00000000 	.word	0x00000000
 800026c:	08007f98 	.word	0x08007f98

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	@ (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	@ (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	@ (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000010 	.word	0x20000010
 8000288:	08007f98 	.word	0x08007f98

0800028c <__aeabi_uldivmod>:
 800028c:	b953      	cbnz	r3, 80002a4 <__aeabi_uldivmod+0x18>
 800028e:	b94a      	cbnz	r2, 80002a4 <__aeabi_uldivmod+0x18>
 8000290:	2900      	cmp	r1, #0
 8000292:	bf08      	it	eq
 8000294:	2800      	cmpeq	r0, #0
 8000296:	bf1c      	itt	ne
 8000298:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800029c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a0:	f000 b9b0 	b.w	8000604 <__aeabi_idiv0>
 80002a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ac:	f000 f806 	bl	80002bc <__udivmoddi4>
 80002b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b8:	b004      	add	sp, #16
 80002ba:	4770      	bx	lr

080002bc <__udivmoddi4>:
 80002bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002c0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002c2:	4688      	mov	r8, r1
 80002c4:	4604      	mov	r4, r0
 80002c6:	468e      	mov	lr, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14a      	bne.n	8000362 <__udivmoddi4+0xa6>
 80002cc:	428a      	cmp	r2, r1
 80002ce:	4617      	mov	r7, r2
 80002d0:	d95f      	bls.n	8000392 <__udivmoddi4+0xd6>
 80002d2:	fab2 f682 	clz	r6, r2
 80002d6:	b14e      	cbz	r6, 80002ec <__udivmoddi4+0x30>
 80002d8:	f1c6 0320 	rsb	r3, r6, #32
 80002dc:	fa01 fe06 	lsl.w	lr, r1, r6
 80002e0:	40b7      	lsls	r7, r6
 80002e2:	40b4      	lsls	r4, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	ea43 0e0e 	orr.w	lr, r3, lr
 80002ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f0:	fa1f fc87 	uxth.w	ip, r7
 80002f4:	0c23      	lsrs	r3, r4, #16
 80002f6:	fbbe f1f8 	udiv	r1, lr, r8
 80002fa:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000302:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000306:	429a      	cmp	r2, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x5e>
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x5c>
 8000312:	429a      	cmp	r2, r3
 8000314:	f200 8154 	bhi.w	80005c0 <__udivmoddi4+0x304>
 8000318:	4601      	mov	r1, r0
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	b2a2      	uxth	r2, r4
 800031e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000322:	fb08 3310 	mls	r3, r8, r0, r3
 8000326:	fb00 fc0c 	mul.w	ip, r0, ip
 800032a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032e:	4594      	cmp	ip, r2
 8000330:	d90b      	bls.n	800034a <__udivmoddi4+0x8e>
 8000332:	18ba      	adds	r2, r7, r2
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000338:	bf2c      	ite	cs
 800033a:	2401      	movcs	r4, #1
 800033c:	2400      	movcc	r4, #0
 800033e:	4594      	cmp	ip, r2
 8000340:	d902      	bls.n	8000348 <__udivmoddi4+0x8c>
 8000342:	2c00      	cmp	r4, #0
 8000344:	f000 813f 	beq.w	80005c6 <__udivmoddi4+0x30a>
 8000348:	4618      	mov	r0, r3
 800034a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034e:	eba2 020c 	sub.w	r2, r2, ip
 8000352:	2100      	movs	r1, #0
 8000354:	b11d      	cbz	r5, 800035e <__udivmoddi4+0xa2>
 8000356:	40f2      	lsrs	r2, r6
 8000358:	2300      	movs	r3, #0
 800035a:	e9c5 2300 	strd	r2, r3, [r5]
 800035e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000362:	428b      	cmp	r3, r1
 8000364:	d905      	bls.n	8000372 <__udivmoddi4+0xb6>
 8000366:	b10d      	cbz	r5, 800036c <__udivmoddi4+0xb0>
 8000368:	e9c5 0100 	strd	r0, r1, [r5]
 800036c:	2100      	movs	r1, #0
 800036e:	4608      	mov	r0, r1
 8000370:	e7f5      	b.n	800035e <__udivmoddi4+0xa2>
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14e      	bne.n	8000418 <__udivmoddi4+0x15c>
 800037a:	4543      	cmp	r3, r8
 800037c:	f0c0 8112 	bcc.w	80005a4 <__udivmoddi4+0x2e8>
 8000380:	4282      	cmp	r2, r0
 8000382:	f240 810f 	bls.w	80005a4 <__udivmoddi4+0x2e8>
 8000386:	4608      	mov	r0, r1
 8000388:	2d00      	cmp	r5, #0
 800038a:	d0e8      	beq.n	800035e <__udivmoddi4+0xa2>
 800038c:	e9c5 4e00 	strd	r4, lr, [r5]
 8000390:	e7e5      	b.n	800035e <__udivmoddi4+0xa2>
 8000392:	2a00      	cmp	r2, #0
 8000394:	f000 80ac 	beq.w	80004f0 <__udivmoddi4+0x234>
 8000398:	fab2 f682 	clz	r6, r2
 800039c:	2e00      	cmp	r6, #0
 800039e:	f040 80bb 	bne.w	8000518 <__udivmoddi4+0x25c>
 80003a2:	1a8b      	subs	r3, r1, r2
 80003a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a8:	b2bc      	uxth	r4, r7
 80003aa:	2101      	movs	r1, #1
 80003ac:	0c02      	lsrs	r2, r0, #16
 80003ae:	b280      	uxth	r0, r0
 80003b0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003bc:	fb04 f20c 	mul.w	r2, r4, ip
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d90e      	bls.n	80003e2 <__udivmoddi4+0x126>
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003ca:	bf2c      	ite	cs
 80003cc:	f04f 0901 	movcs.w	r9, #1
 80003d0:	f04f 0900 	movcc.w	r9, #0
 80003d4:	429a      	cmp	r2, r3
 80003d6:	d903      	bls.n	80003e0 <__udivmoddi4+0x124>
 80003d8:	f1b9 0f00 	cmp.w	r9, #0
 80003dc:	f000 80ec 	beq.w	80005b8 <__udivmoddi4+0x2fc>
 80003e0:	46c4      	mov	ip, r8
 80003e2:	1a9b      	subs	r3, r3, r2
 80003e4:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80003ec:	fb04 f408 	mul.w	r4, r4, r8
 80003f0:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f4:	4294      	cmp	r4, r2
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x154>
 80003f8:	18ba      	adds	r2, r7, r2
 80003fa:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003fe:	bf2c      	ite	cs
 8000400:	2001      	movcs	r0, #1
 8000402:	2000      	movcc	r0, #0
 8000404:	4294      	cmp	r4, r2
 8000406:	d902      	bls.n	800040e <__udivmoddi4+0x152>
 8000408:	2800      	cmp	r0, #0
 800040a:	f000 80d1 	beq.w	80005b0 <__udivmoddi4+0x2f4>
 800040e:	4698      	mov	r8, r3
 8000410:	1b12      	subs	r2, r2, r4
 8000412:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000416:	e79d      	b.n	8000354 <__udivmoddi4+0x98>
 8000418:	f1c1 0620 	rsb	r6, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa08 f401 	lsl.w	r4, r8, r1
 8000422:	fa00 f901 	lsl.w	r9, r0, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	fa28 f806 	lsr.w	r8, r8, r6
 800042e:	408a      	lsls	r2, r1
 8000430:	431f      	orrs	r7, r3
 8000432:	fa20 f306 	lsr.w	r3, r0, r6
 8000436:	0c38      	lsrs	r0, r7, #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa1f fc87 	uxth.w	ip, r7
 800043e:	0c1c      	lsrs	r4, r3, #16
 8000440:	fbb8 fef0 	udiv	lr, r8, r0
 8000444:	fb00 881e 	mls	r8, r0, lr, r8
 8000448:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800044c:	fb0e f80c 	mul.w	r8, lr, ip
 8000450:	45a0      	cmp	r8, r4
 8000452:	d90e      	bls.n	8000472 <__udivmoddi4+0x1b6>
 8000454:	193c      	adds	r4, r7, r4
 8000456:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800045a:	bf2c      	ite	cs
 800045c:	f04f 0b01 	movcs.w	fp, #1
 8000460:	f04f 0b00 	movcc.w	fp, #0
 8000464:	45a0      	cmp	r8, r4
 8000466:	d903      	bls.n	8000470 <__udivmoddi4+0x1b4>
 8000468:	f1bb 0f00 	cmp.w	fp, #0
 800046c:	f000 80b8 	beq.w	80005e0 <__udivmoddi4+0x324>
 8000470:	46d6      	mov	lr, sl
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fa1f f883 	uxth.w	r8, r3
 800047a:	fbb4 f3f0 	udiv	r3, r4, r0
 800047e:	fb00 4413 	mls	r4, r0, r3, r4
 8000482:	fb03 fc0c 	mul.w	ip, r3, ip
 8000486:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800048a:	45a4      	cmp	ip, r4
 800048c:	d90e      	bls.n	80004ac <__udivmoddi4+0x1f0>
 800048e:	193c      	adds	r4, r7, r4
 8000490:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000494:	bf2c      	ite	cs
 8000496:	f04f 0801 	movcs.w	r8, #1
 800049a:	f04f 0800 	movcc.w	r8, #0
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d903      	bls.n	80004aa <__udivmoddi4+0x1ee>
 80004a2:	f1b8 0f00 	cmp.w	r8, #0
 80004a6:	f000 809f 	beq.w	80005e8 <__udivmoddi4+0x32c>
 80004aa:	4603      	mov	r3, r0
 80004ac:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b8:	4564      	cmp	r4, ip
 80004ba:	4673      	mov	r3, lr
 80004bc:	46e0      	mov	r8, ip
 80004be:	d302      	bcc.n	80004c6 <__udivmoddi4+0x20a>
 80004c0:	d107      	bne.n	80004d2 <__udivmoddi4+0x216>
 80004c2:	45f1      	cmp	r9, lr
 80004c4:	d205      	bcs.n	80004d2 <__udivmoddi4+0x216>
 80004c6:	ebbe 0302 	subs.w	r3, lr, r2
 80004ca:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	46e0      	mov	r8, ip
 80004d2:	b15d      	cbz	r5, 80004ec <__udivmoddi4+0x230>
 80004d4:	ebb9 0203 	subs.w	r2, r9, r3
 80004d8:	eb64 0408 	sbc.w	r4, r4, r8
 80004dc:	fa04 f606 	lsl.w	r6, r4, r6
 80004e0:	fa22 f301 	lsr.w	r3, r2, r1
 80004e4:	40cc      	lsrs	r4, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	e9c5 6400 	strd	r6, r4, [r5]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e736      	b.n	800035e <__udivmoddi4+0xa2>
 80004f0:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f4:	0c01      	lsrs	r1, r0, #16
 80004f6:	4614      	mov	r4, r2
 80004f8:	b280      	uxth	r0, r0
 80004fa:	4696      	mov	lr, r2
 80004fc:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000500:	2620      	movs	r6, #32
 8000502:	4690      	mov	r8, r2
 8000504:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000508:	4610      	mov	r0, r2
 800050a:	fbb1 f1f2 	udiv	r1, r1, r2
 800050e:	eba3 0308 	sub.w	r3, r3, r8
 8000512:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000516:	e74b      	b.n	80003b0 <__udivmoddi4+0xf4>
 8000518:	40b7      	lsls	r7, r6
 800051a:	f1c6 0320 	rsb	r3, r6, #32
 800051e:	fa01 f206 	lsl.w	r2, r1, r6
 8000522:	fa21 f803 	lsr.w	r8, r1, r3
 8000526:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800052a:	fa20 f303 	lsr.w	r3, r0, r3
 800052e:	b2bc      	uxth	r4, r7
 8000530:	40b0      	lsls	r0, r6
 8000532:	4313      	orrs	r3, r2
 8000534:	0c02      	lsrs	r2, r0, #16
 8000536:	0c19      	lsrs	r1, r3, #16
 8000538:	b280      	uxth	r0, r0
 800053a:	fbb8 f9fe 	udiv	r9, r8, lr
 800053e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000542:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000546:	fb09 f804 	mul.w	r8, r9, r4
 800054a:	4588      	cmp	r8, r1
 800054c:	d951      	bls.n	80005f2 <__udivmoddi4+0x336>
 800054e:	1879      	adds	r1, r7, r1
 8000550:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000554:	bf2c      	ite	cs
 8000556:	f04f 0a01 	movcs.w	sl, #1
 800055a:	f04f 0a00 	movcc.w	sl, #0
 800055e:	4588      	cmp	r8, r1
 8000560:	d902      	bls.n	8000568 <__udivmoddi4+0x2ac>
 8000562:	f1ba 0f00 	cmp.w	sl, #0
 8000566:	d031      	beq.n	80005cc <__udivmoddi4+0x310>
 8000568:	eba1 0108 	sub.w	r1, r1, r8
 800056c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000570:	fb09 f804 	mul.w	r8, r9, r4
 8000574:	fb0e 1119 	mls	r1, lr, r9, r1
 8000578:	b29b      	uxth	r3, r3
 800057a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057e:	4543      	cmp	r3, r8
 8000580:	d235      	bcs.n	80005ee <__udivmoddi4+0x332>
 8000582:	18fb      	adds	r3, r7, r3
 8000584:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000588:	bf2c      	ite	cs
 800058a:	f04f 0a01 	movcs.w	sl, #1
 800058e:	f04f 0a00 	movcc.w	sl, #0
 8000592:	4543      	cmp	r3, r8
 8000594:	d2bb      	bcs.n	800050e <__udivmoddi4+0x252>
 8000596:	f1ba 0f00 	cmp.w	sl, #0
 800059a:	d1b8      	bne.n	800050e <__udivmoddi4+0x252>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e7b4      	b.n	800050e <__udivmoddi4+0x252>
 80005a4:	1a84      	subs	r4, r0, r2
 80005a6:	eb68 0203 	sbc.w	r2, r8, r3
 80005aa:	2001      	movs	r0, #1
 80005ac:	4696      	mov	lr, r2
 80005ae:	e6eb      	b.n	8000388 <__udivmoddi4+0xcc>
 80005b0:	443a      	add	r2, r7
 80005b2:	f1a8 0802 	sub.w	r8, r8, #2
 80005b6:	e72b      	b.n	8000410 <__udivmoddi4+0x154>
 80005b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005bc:	443b      	add	r3, r7
 80005be:	e710      	b.n	80003e2 <__udivmoddi4+0x126>
 80005c0:	3902      	subs	r1, #2
 80005c2:	443b      	add	r3, r7
 80005c4:	e6a9      	b.n	800031a <__udivmoddi4+0x5e>
 80005c6:	443a      	add	r2, r7
 80005c8:	3802      	subs	r0, #2
 80005ca:	e6be      	b.n	800034a <__udivmoddi4+0x8e>
 80005cc:	eba7 0808 	sub.w	r8, r7, r8
 80005d0:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d4:	4441      	add	r1, r8
 80005d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005da:	fb09 f804 	mul.w	r8, r9, r4
 80005de:	e7c9      	b.n	8000574 <__udivmoddi4+0x2b8>
 80005e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e4:	443c      	add	r4, r7
 80005e6:	e744      	b.n	8000472 <__udivmoddi4+0x1b6>
 80005e8:	3b02      	subs	r3, #2
 80005ea:	443c      	add	r4, r7
 80005ec:	e75e      	b.n	80004ac <__udivmoddi4+0x1f0>
 80005ee:	4649      	mov	r1, r9
 80005f0:	e78d      	b.n	800050e <__udivmoddi4+0x252>
 80005f2:	eba1 0108 	sub.w	r1, r1, r8
 80005f6:	46cc      	mov	ip, r9
 80005f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fc:	fb09 f804 	mul.w	r8, r9, r4
 8000600:	e7b8      	b.n	8000574 <__udivmoddi4+0x2b8>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fab4 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f808 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 f8f2 	bl	80007fc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000618:	f000 f864 	bl	80006e4 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800061c:	f000 f8a2 	bl	8000764 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <main+0x18>

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09c      	sub	sp, #112	@ 0x70
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2250      	movs	r2, #80	@ 0x50
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f007 fc84 	bl	8007f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 0308 	add.w	r3, r7, #8
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]
 8000648:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800064a:	4b24      	ldr	r3, [pc, #144]	@ (80006dc <SystemClock_Config+0xb8>)
 800064c:	691b      	ldr	r3, [r3, #16]
 800064e:	4a23      	ldr	r2, [pc, #140]	@ (80006dc <SystemClock_Config+0xb8>)
 8000650:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000654:	6113      	str	r3, [r2, #16]
 8000656:	4b21      	ldr	r3, [pc, #132]	@ (80006dc <SystemClock_Config+0xb8>)
 8000658:	691b      	ldr	r3, [r3, #16]
 800065a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000662:	bf00      	nop
 8000664:	4b1d      	ldr	r3, [pc, #116]	@ (80006dc <SystemClock_Config+0xb8>)
 8000666:	695b      	ldr	r3, [r3, #20]
 8000668:	f003 0308 	and.w	r3, r3, #8
 800066c:	2b08      	cmp	r3, #8
 800066e:	d1f9      	bne.n	8000664 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000670:	2302      	movs	r3, #2
 8000672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000674:	2301      	movs	r3, #1
 8000676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000678:	2308      	movs	r3, #8
 800067a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067c:	2340      	movs	r3, #64	@ 0x40
 800067e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000680:	2300      	movs	r3, #0
 8000682:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000684:	f107 0320 	add.w	r3, r7, #32
 8000688:	4618      	mov	r0, r3
 800068a:	f000 ff27 	bl	80014dc <HAL_RCC_OscConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000694:	f000 f8dc 	bl	8000850 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000698:	231f      	movs	r3, #31
 800069a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80006ac:	2300      	movs	r3, #0
 80006ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006b0:	f107 0308 	add.w	r3, r7, #8
 80006b4:	2101      	movs	r1, #1
 80006b6:	4618      	mov	r0, r3
 80006b8:	f001 fb48 	bl	8001d4c <HAL_RCC_ClockConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80006c2:	f000 f8c5 	bl	8000850 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 80006c6:	4b06      	ldr	r3, [pc, #24]	@ (80006e0 <SystemClock_Config+0xbc>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a05      	ldr	r2, [pc, #20]	@ (80006e0 <SystemClock_Config+0xbc>)
 80006cc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006d0:	6013      	str	r3, [r2, #0]
}
 80006d2:	bf00      	nop
 80006d4:	3770      	adds	r7, #112	@ 0x70
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	44020800 	.word	0x44020800
 80006e0:	40022000 	.word	0x40022000

080006e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_I2C1_Init+0x74>)
 80006ea:	4a1c      	ldr	r2, [pc, #112]	@ (800075c <MX_I2C1_Init+0x78>)
 80006ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80006ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000758 <MX_I2C1_Init+0x74>)
 80006f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000760 <MX_I2C1_Init+0x7c>)
 80006f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006f4:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_I2C1_Init+0x74>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006fa:	4b17      	ldr	r3, [pc, #92]	@ (8000758 <MX_I2C1_Init+0x74>)
 80006fc:	2201      	movs	r2, #1
 80006fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000700:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000702:	2200      	movs	r2, #0
 8000704:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000706:	4b14      	ldr	r3, [pc, #80]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000708:	2200      	movs	r2, #0
 800070a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800070c:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_I2C1_Init+0x74>)
 800070e:	2200      	movs	r2, #0
 8000710:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000712:	4b11      	ldr	r3, [pc, #68]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000714:	2200      	movs	r2, #0
 8000716:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000718:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_I2C1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800071e:	480e      	ldr	r0, [pc, #56]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000720:	f000 fdaa 	bl	8001278 <HAL_I2C_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800072a:	f000 f891 	bl	8000850 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800072e:	2100      	movs	r1, #0
 8000730:	4809      	ldr	r0, [pc, #36]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000732:	f000 fe3c 	bl	80013ae <HAL_I2CEx_ConfigAnalogFilter>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800073c:	f000 f888 	bl	8000850 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000740:	2100      	movs	r1, #0
 8000742:	4805      	ldr	r0, [pc, #20]	@ (8000758 <MX_I2C1_Init+0x74>)
 8000744:	f000 fe7e 	bl	8001444 <HAL_I2CEx_ConfigDigitalFilter>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800074e:	f000 f87f 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000028 	.word	0x20000028
 800075c:	40005400 	.word	0x40005400
 8000760:	00707cbb 	.word	0x00707cbb

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800076a:	4a23      	ldr	r2, [pc, #140]	@ (80007f8 <MX_USART2_UART_Init+0x94>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800076e:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000770:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b1d      	ldr	r3, [pc, #116]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b1a      	ldr	r3, [pc, #104]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b17      	ldr	r3, [pc, #92]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007a0:	4b14      	ldr	r3, [pc, #80]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a6:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ac:	4811      	ldr	r0, [pc, #68]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007ae:	f006 fe67 	bl	8007480 <HAL_UART_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007b8:	f000 f84a 	bl	8000850 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007bc:	2100      	movs	r1, #0
 80007be:	480d      	ldr	r0, [pc, #52]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007c0:	f007 faf4 	bl	8007dac <HAL_UARTEx_SetTxFifoThreshold>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ca:	f000 f841 	bl	8000850 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ce:	2100      	movs	r1, #0
 80007d0:	4808      	ldr	r0, [pc, #32]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007d2:	f007 fb29 	bl	8007e28 <HAL_UARTEx_SetRxFifoThreshold>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007dc:	f000 f838 	bl	8000850 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_USART2_UART_Init+0x90>)
 80007e2:	f007 faaa 	bl	8007d3a <HAL_UARTEx_DisableFifoMode>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007ec:	f000 f830 	bl	8000850 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	2000007c 	.word	0x2000007c
 80007f8:	40004400 	.word	0x40004400

080007fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b12      	ldr	r3, [pc, #72]	@ (800084c <MX_GPIO_Init+0x50>)
 8000804:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000808:	4a10      	ldr	r2, [pc, #64]	@ (800084c <MX_GPIO_Init+0x50>)
 800080a:	f043 0301 	orr.w	r3, r3, #1
 800080e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_GPIO_Init+0x50>)
 8000814:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000818:	f003 0301 	and.w	r3, r3, #1
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000820:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <MX_GPIO_Init+0x50>)
 8000822:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000826:	4a09      	ldr	r2, [pc, #36]	@ (800084c <MX_GPIO_Init+0x50>)
 8000828:	f043 0302 	orr.w	r3, r3, #2
 800082c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000830:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_GPIO_Init+0x50>)
 8000832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000836:	f003 0302 	and.w	r3, r3, #2
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	44020c00 	.word	0x44020c00

08000850 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000854:	b672      	cpsid	i
}
 8000856:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <Error_Handler+0x8>

0800085c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000860:	bf00      	nop
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
	...

0800086c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b0cc      	sub	sp, #304	@ 0x130
 8000870:	af00      	add	r7, sp, #0
 8000872:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000876:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800087a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
 800088a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800088c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000890:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000894:	4618      	mov	r0, r3
 8000896:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800089a:	461a      	mov	r2, r3
 800089c:	2100      	movs	r1, #0
 800089e:	f007 fb4f 	bl	8007f40 <memset>
  if(hi2c->Instance==I2C1)
 80008a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008a6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a33      	ldr	r2, [pc, #204]	@ (800097c <HAL_I2C_MspInit+0x110>)
 80008b0:	4293      	cmp	r3, r2
 80008b2:	d15e      	bne.n	8000972 <HAL_I2C_MspInit+0x106>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008b8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80008bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008c0:	f04f 0300 	mov.w	r3, #0
 80008c4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80008cc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80008d0:	2200      	movs	r2, #0
 80008d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008d6:	f107 0310 	add.w	r3, r7, #16
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 fd78 	bl	80023d0 <HAL_RCCEx_PeriphCLKConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 80008e6:	f7ff ffb3 	bl	8000850 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 80008ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008f0:	4a23      	ldr	r2, [pc, #140]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 80008f2:	f043 0302 	orr.w	r3, r3, #2
 80008f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008fa:	4b21      	ldr	r3, [pc, #132]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 80008fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000900:	f003 0202 	and.w	r2, r3, #2
 8000904:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000908:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000912:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000916:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000918:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800091c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000920:	2312      	movs	r3, #18
 8000922:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092c:	2300      	movs	r3, #0
 800092e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000932:	2304      	movs	r3, #4
 8000934:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000938:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800093c:	4619      	mov	r1, r3
 800093e:	4811      	ldr	r0, [pc, #68]	@ (8000984 <HAL_I2C_MspInit+0x118>)
 8000940:	f000 fb3c 	bl	8000fbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 8000946:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800094a:	4a0d      	ldr	r2, [pc, #52]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 800094c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000950:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000954:	4b0a      	ldr	r3, [pc, #40]	@ (8000980 <HAL_I2C_MspInit+0x114>)
 8000956:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800095a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800095e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000962:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800096c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000970:	681b      	ldr	r3, [r3, #0]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000972:	bf00      	nop
 8000974:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40005400 	.word	0x40005400
 8000980:	44020c00 	.word	0x44020c00
 8000984:	42020400 	.word	0x42020400

08000988 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b0cc      	sub	sp, #304	@ 0x130
 800098c:	af00      	add	r7, sp, #0
 800098e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000992:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000996:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000998:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
 80009a4:	60da      	str	r2, [r3, #12]
 80009a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80009b0:	4618      	mov	r0, r3
 80009b2:	f44f 7384 	mov.w	r3, #264	@ 0x108
 80009b6:	461a      	mov	r2, r3
 80009b8:	2100      	movs	r1, #0
 80009ba:	f007 fac1 	bl	8007f40 <memset>
  if(huart->Instance==USART2)
 80009be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a32      	ldr	r2, [pc, #200]	@ (8000a94 <HAL_UART_MspInit+0x10c>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d15c      	bne.n	8000a8a <HAL_UART_MspInit+0x102>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009d4:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80009d8:	f04f 0202 	mov.w	r2, #2
 80009dc:	f04f 0300 	mov.w	r3, #0
 80009e0:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80009e8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80009ec:	2200      	movs	r2, #0
 80009ee:	661a      	str	r2, [r3, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f0:	f107 0310 	add.w	r3, r7, #16
 80009f4:	4618      	mov	r0, r3
 80009f6:	f001 fceb 	bl	80023d0 <HAL_RCCEx_PeriphCLKConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8000a00:	f7ff ff26 	bl	8000850 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a04:	4b24      	ldr	r3, [pc, #144]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000a0a:	4a23      	ldr	r2, [pc, #140]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a10:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000a14:	4b20      	ldr	r3, [pc, #128]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000a1a:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 8000a1e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a22:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a2c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000a30:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b19      	ldr	r3, [pc, #100]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a38:	4a17      	ldr	r2, [pc, #92]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <HAL_UART_MspInit+0x110>)
 8000a44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000a48:	f003 0201 	and.w	r2, r3, #1
 8000a4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a50:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000a5a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000a5e:	681b      	ldr	r3, [r3, #0]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a60:	230c      	movs	r3, #12
 8000a62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a66:	2302      	movs	r3, #2
 8000a68:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a72:	2300      	movs	r3, #0
 8000a74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a78:	2307      	movs	r3, #7
 8000a7a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <HAL_UART_MspInit+0x114>)
 8000a86:	f000 fa99 	bl	8000fbc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a8a:	bf00      	nop
 8000a8c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40004400 	.word	0x40004400
 8000a98:	44020c00 	.word	0x44020c00
 8000a9c:	42020000 	.word	0x42020000

08000aa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <NMI_Handler+0x4>

08000aa8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <HardFault_Handler+0x4>

08000ab0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <MemManage_Handler+0x4>

08000ab8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <BusFault_Handler+0x4>

08000ac0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <UsageFault_Handler+0x4>

08000ac8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr

08000ad6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad6:	b480      	push	{r7}
 8000ad8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr

08000ae4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af6:	f000 f8dd 	bl	8000cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <SystemInit+0x20>)
 8000b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <SystemInit+0x20>)
 8000b0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <Reset_Handler>:
 8000b24:	480d      	ldr	r0, [pc, #52]	@ (8000b5c <LoopForever+0x2>)
 8000b26:	4685      	mov	sp, r0
 8000b28:	f7ff ffea 	bl	8000b00 <SystemInit>
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <LoopForever+0x6>)
 8000b2e:	490d      	ldr	r1, [pc, #52]	@ (8000b64 <LoopForever+0xa>)
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <LoopForever+0xe>)
 8000b32:	2300      	movs	r3, #0
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:
 8000b36:	58d4      	ldr	r4, [r2, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:
 8000b3c:	18c4      	adds	r4, r0, r3
 8000b3e:	428c      	cmp	r4, r1
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <LoopForever+0x12>)
 8000b44:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <LoopForever+0x16>)
 8000b46:	2300      	movs	r3, #0
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:
 8000b4a:	6013      	str	r3, [r2, #0]
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:
 8000b4e:	42a2      	cmp	r2, r4
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>
 8000b52:	f007 f9fd 	bl	8007f50 <__libc_init_array>
 8000b56:	f7ff fd57 	bl	8000608 <main>

08000b5a <LoopForever>:
 8000b5a:	e7fe      	b.n	8000b5a <LoopForever>
 8000b5c:	200a0000 	.word	0x200a0000
 8000b60:	20000000 	.word	0x20000000
 8000b64:	2000000c 	.word	0x2000000c
 8000b68:	08008000 	.word	0x08008000
 8000b6c:	2000000c 	.word	0x2000000c
 8000b70:	20000114 	.word	0x20000114

08000b74 <ADC1_IRQHandler>:
 8000b74:	e7fe      	b.n	8000b74 <ADC1_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	f000 f948 	bl	8000e12 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000b82:	f001 fa9b 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 8000b86:	4602      	mov	r2, r0
 8000b88:	4b0c      	ldr	r3, [pc, #48]	@ (8000bbc <HAL_Init+0x44>)
 8000b8a:	6a1b      	ldr	r3, [r3, #32]
 8000b8c:	f003 030f 	and.w	r3, r3, #15
 8000b90:	490b      	ldr	r1, [pc, #44]	@ (8000bc0 <HAL_Init+0x48>)
 8000b92:	5ccb      	ldrb	r3, [r1, r3]
 8000b94:	fa22 f303 	lsr.w	r3, r2, r3
 8000b98:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <HAL_Init+0x4c>)
 8000b9a:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000b9c:	2004      	movs	r0, #4
 8000b9e:	f000 f97f 	bl	8000ea0 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ba2:	200f      	movs	r0, #15
 8000ba4:	f000 f810 	bl	8000bc8 <HAL_InitTick>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	e002      	b.n	8000bb8 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000bb2:	f7ff fe53 	bl	800085c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	44020c00 	.word	0x44020c00
 8000bc0:	08007fb0 	.word	0x08007fb0
 8000bc4:	20000000 	.word	0x20000000

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000bd4:	4b33      	ldr	r3, [pc, #204]	@ (8000ca4 <HAL_InitTick+0xdc>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d101      	bne.n	8000be0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e05c      	b.n	8000c9a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000be0:	4b31      	ldr	r3, [pc, #196]	@ (8000ca8 <HAL_InitTick+0xe0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f003 0304 	and.w	r3, r3, #4
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d10c      	bne.n	8000c06 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000bec:	4b2f      	ldr	r3, [pc, #188]	@ (8000cac <HAL_InitTick+0xe4>)
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8000ca4 <HAL_InitTick+0xdc>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	e037      	b.n	8000c76 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000c06:	f000 f9a3 	bl	8000f50 <HAL_SYSTICK_GetCLKSourceConfig>
 8000c0a:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	d023      	beq.n	8000c5a <HAL_InitTick+0x92>
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	2b02      	cmp	r3, #2
 8000c16:	d82d      	bhi.n	8000c74 <HAL_InitTick+0xac>
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d003      	beq.n	8000c26 <HAL_InitTick+0x5e>
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d00d      	beq.n	8000c40 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000c24:	e026      	b.n	8000c74 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000c26:	4b21      	ldr	r3, [pc, #132]	@ (8000cac <HAL_InitTick+0xe4>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ca4 <HAL_InitTick+0xdc>)
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	4619      	mov	r1, r3
 8000c30:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000c34:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3c:	60fb      	str	r3, [r7, #12]
        break;
 8000c3e:	e01a      	b.n	8000c76 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000c40:	4b18      	ldr	r3, [pc, #96]	@ (8000ca4 <HAL_InitTick+0xdc>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c4e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c56:	60fb      	str	r3, [r7, #12]
        break;
 8000c58:	e00d      	b.n	8000c76 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000c5a:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <HAL_InitTick+0xdc>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c64:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c68:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c70:	60fb      	str	r3, [r7, #12]
        break;
 8000c72:	e000      	b.n	8000c76 <HAL_InitTick+0xae>
        break;
 8000c74:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000c76:	68f8      	ldr	r0, [r7, #12]
 8000c78:	f000 f8f0 	bl	8000e5c <HAL_SYSTICK_Config>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e009      	b.n	8000c9a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c86:	2200      	movs	r2, #0
 8000c88:	6879      	ldr	r1, [r7, #4]
 8000c8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c8e:	f000 f8cb 	bl	8000e28 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000c92:	4a07      	ldr	r2, [pc, #28]	@ (8000cb0 <HAL_InitTick+0xe8>)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	e000e010 	.word	0xe000e010
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000004 	.word	0x20000004

08000cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <HAL_IncTick+0x20>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_IncTick+0x24>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	4a04      	ldr	r2, [pc, #16]	@ (8000cd8 <HAL_IncTick+0x24>)
 8000cc6:	6013      	str	r3, [r2, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000110 	.word	0x20000110

08000cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce0:	4b03      	ldr	r3, [pc, #12]	@ (8000cf0 <HAL_GetTick+0x14>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20000110 	.word	0x20000110

08000cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f003 0307 	and.w	r3, r3, #7
 8000d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d04:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <__NVIC_SetPriorityGrouping+0x44>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d10:	4013      	ands	r3, r2
 8000d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d26:	4a04      	ldr	r2, [pc, #16]	@ (8000d38 <__NVIC_SetPriorityGrouping+0x44>)
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	60d3      	str	r3, [r2, #12]
}
 8000d2c:	bf00      	nop
 8000d2e:	3714      	adds	r7, #20
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d40:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <__NVIC_GetPriorityGrouping+0x18>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	0a1b      	lsrs	r3, r3, #8
 8000d46:	f003 0307 	and.w	r3, r3, #7
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	@ (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	@ (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	@ 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr

08000e12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ff6a 	bl	8000cf4 <__NVIC_SetPriorityGrouping>
}
 8000e20:	bf00      	nop
 8000e22:	3708      	adds	r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
 8000e34:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e36:	f7ff ff81 	bl	8000d3c <__NVIC_GetPriorityGrouping>
 8000e3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	68b9      	ldr	r1, [r7, #8]
 8000e40:	6978      	ldr	r0, [r7, #20]
 8000e42:	f7ff ffb3 	bl	8000dac <NVIC_EncodePriority>
 8000e46:	4602      	mov	r2, r0
 8000e48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e4c:	4611      	mov	r1, r2
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff ff82 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e54:	bf00      	nop
 8000e56:	3718      	adds	r7, #24
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e6c:	d301      	bcc.n	8000e72 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000e6e:	2301      	movs	r3, #1
 8000e70:	e00d      	b.n	8000e8e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000e72:	4a0a      	ldr	r2, [pc, #40]	@ (8000e9c <HAL_SYSTICK_Config+0x40>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000e7a:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <HAL_SYSTICK_Config+0x40>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_SYSTICK_Config+0x40>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a05      	ldr	r2, [pc, #20]	@ (8000e9c <HAL_SYSTICK_Config+0x40>)
 8000e86:	f043 0303 	orr.w	r3, r3, #3
 8000e8a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000e8c:	2300      	movs	r3, #0
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e010 	.word	0xe000e010

08000ea0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2b04      	cmp	r3, #4
 8000eac:	d844      	bhi.n	8000f38 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000eae:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb4 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb4:	08000ed7 	.word	0x08000ed7
 8000eb8:	08000ef5 	.word	0x08000ef5
 8000ebc:	08000f17 	.word	0x08000f17
 8000ec0:	08000f39 	.word	0x08000f39
 8000ec4:	08000ec9 	.word	0x08000ec9
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ec8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a1e      	ldr	r2, [pc, #120]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ece:	f043 0304 	orr.w	r3, r3, #4
 8000ed2:	6013      	str	r3, [r2, #0]
      break;
 8000ed4:	e031      	b.n	8000f3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a1b      	ldr	r2, [pc, #108]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000edc:	f023 0304 	bic.w	r3, r3, #4
 8000ee0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ee4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000ee8:	4a18      	ldr	r2, [pc, #96]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000eea:	f023 030c 	bic.w	r3, r3, #12
 8000eee:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000ef2:	e022      	b.n	8000f3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000ef4:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a13      	ldr	r2, [pc, #76]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000efa:	f023 0304 	bic.w	r3, r3, #4
 8000efe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000f00:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000f02:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000f06:	f023 030c 	bic.w	r3, r3, #12
 8000f0a:	4a10      	ldr	r2, [pc, #64]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000f0c:	f043 0304 	orr.w	r3, r3, #4
 8000f10:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000f14:	e011      	b.n	8000f3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000f16:	4b0c      	ldr	r3, [pc, #48]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f48 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000f1c:	f023 0304 	bic.w	r3, r3, #4
 8000f20:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000f22:	4b0a      	ldr	r3, [pc, #40]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000f24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000f28:	f023 030c 	bic.w	r3, r3, #12
 8000f2c:	4a07      	ldr	r2, [pc, #28]	@ (8000f4c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000f2e:	f043 0308 	orr.w	r3, r3, #8
 8000f32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000f36:	e000      	b.n	8000f3a <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000f38:	bf00      	nop
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000e010 	.word	0xe000e010
 8000f4c:	44020c00 	.word	0x44020c00

08000f50 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b083      	sub	sp, #12
 8000f54:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000f56:	4b17      	ldr	r3, [pc, #92]	@ (8000fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0304 	and.w	r3, r3, #4
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d002      	beq.n	8000f68 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000f62:	2304      	movs	r3, #4
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	e01e      	b.n	8000fa6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8000f68:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8000f6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000f6e:	f003 030c 	and.w	r3, r3, #12
 8000f72:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	2b08      	cmp	r3, #8
 8000f78:	d00f      	beq.n	8000f9a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	2b08      	cmp	r3, #8
 8000f7e:	d80f      	bhi.n	8000fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d003      	beq.n	8000f8e <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	d003      	beq.n	8000f94 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000f8c:	e008      	b.n	8000fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
        break;
 8000f92:	e008      	b.n	8000fa6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000f94:	2301      	movs	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
        break;
 8000f98:	e005      	b.n	8000fa6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	607b      	str	r3, [r7, #4]
        break;
 8000f9e:	e002      	b.n	8000fa6 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	607b      	str	r3, [r7, #4]
        break;
 8000fa4:	bf00      	nop
    }
  }
  return systick_source;
 8000fa6:	687b      	ldr	r3, [r7, #4]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000e010 	.word	0xe000e010
 8000fb8:	44020c00 	.word	0x44020c00

08000fbc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b087      	sub	sp, #28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000fca:	e142      	b.n	8001252 <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 8134 	beq.w	800124c <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d003      	beq.n	8000ff4 <HAL_GPIO_Init+0x38>
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	2b12      	cmp	r3, #18
 8000ff2:	d125      	bne.n	8001040 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	08da      	lsrs	r2, r3, #3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3208      	adds	r2, #8
 8000ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001000:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	f003 0307 	and.w	r3, r3, #7
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	220f      	movs	r2, #15
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	697a      	ldr	r2, [r7, #20]
 8001014:	4013      	ands	r3, r2
 8001016:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	f003 020f 	and.w	r2, r3, #15
 8001020:	693b      	ldr	r3, [r7, #16]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	4313      	orrs	r3, r2
 8001030:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	08da      	lsrs	r2, r3, #3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3208      	adds	r2, #8
 800103a:	6979      	ldr	r1, [r7, #20]
 800103c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	2203      	movs	r2, #3
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	43db      	mvns	r3, r3
 8001052:	697a      	ldr	r2, [r7, #20]
 8001054:	4013      	ands	r3, r2
 8001056:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0203 	and.w	r2, r3, #3
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	4313      	orrs	r3, r2
 800106c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d00b      	beq.n	8001094 <HAL_GPIO_Init+0xd8>
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2b02      	cmp	r3, #2
 8001082:	d007      	beq.n	8001094 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001088:	2b11      	cmp	r3, #17
 800108a:	d003      	beq.n	8001094 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b12      	cmp	r3, #18
 8001092:	d130      	bne.n	80010f6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	2203      	movs	r2, #3
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	697a      	ldr	r2, [r7, #20]
 80010a8:	4013      	ands	r3, r2
 80010aa:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	68da      	ldr	r2, [r3, #12]
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	697a      	ldr	r2, [r7, #20]
 80010c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80010ca:	2201      	movs	r2, #1
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	fa02 f303 	lsl.w	r3, r2, r3
 80010d2:	43db      	mvns	r3, r3
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	4013      	ands	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	091b      	lsrs	r3, r3, #4
 80010e0:	f003 0201 	and.w	r2, r3, #1
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	697a      	ldr	r2, [r7, #20]
 80010f4:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d109      	bne.n	8001116 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800110a:	2b03      	cmp	r3, #3
 800110c:	d11b      	bne.n	8001146 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d017      	beq.n	8001146 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	2203      	movs	r2, #3
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	4013      	ands	r3, r2
 800112c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	4313      	orrs	r3, r2
 800113e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d07c      	beq.n	800124c <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001152:	4a47      	ldr	r2, [pc, #284]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	089b      	lsrs	r3, r3, #2
 8001158:	3318      	adds	r3, #24
 800115a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115e:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	f003 0303 	and.w	r3, r3, #3
 8001166:	00db      	lsls	r3, r3, #3
 8001168:	220f      	movs	r2, #15
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	697a      	ldr	r2, [r7, #20]
 8001172:	4013      	ands	r3, r2
 8001174:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	0a9a      	lsrs	r2, r3, #10
 800117a:	4b3e      	ldr	r3, [pc, #248]	@ (8001274 <HAL_GPIO_Init+0x2b8>)
 800117c:	4013      	ands	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	f002 0203 	and.w	r2, r2, #3
 8001184:	00d2      	lsls	r2, r2, #3
 8001186:	4093      	lsls	r3, r2
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	4313      	orrs	r3, r2
 800118c:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800118e:	4938      	ldr	r1, [pc, #224]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	089b      	lsrs	r3, r3, #2
 8001194:	3318      	adds	r3, #24
 8001196:	697a      	ldr	r2, [r7, #20]
 8001198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800119c:	4b34      	ldr	r3, [pc, #208]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	4013      	ands	r3, r2
 80011aa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d003      	beq.n	80011c0 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80011b8:	697a      	ldr	r2, [r7, #20]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4313      	orrs	r3, r2
 80011be:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80011c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80011c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	43db      	mvns	r3, r3
 80011d0:	697a      	ldr	r2, [r7, #20]
 80011d2:	4013      	ands	r3, r2
 80011d4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80011ea:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80011f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 80011f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80011f6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	697a      	ldr	r2, [r7, #20]
 80011fe:	4013      	ands	r3, r2
 8001200:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4313      	orrs	r3, r2
 8001214:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001216:	4a16      	ldr	r2, [pc, #88]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800121e:	4b14      	ldr	r3, [pc, #80]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 8001220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001224:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	43db      	mvns	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4013      	ands	r3, r2
 800122e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001238:	2b00      	cmp	r3, #0
 800123a:	d003      	beq.n	8001244 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 800123c:	697a      	ldr	r2, [r7, #20]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4313      	orrs	r3, r2
 8001242:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001244:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <HAL_GPIO_Init+0x2b4>)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	3301      	adds	r3, #1
 8001250:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	fa22 f303 	lsr.w	r3, r2, r3
 800125c:	2b00      	cmp	r3, #0
 800125e:	f47f aeb5 	bne.w	8000fcc <HAL_GPIO_Init+0x10>
  }
}
 8001262:	bf00      	nop
 8001264:	bf00      	nop
 8001266:	371c      	adds	r7, #28
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	44022000 	.word	0x44022000
 8001274:	002f7f7f 	.word	0x002f7f7f

08001278 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e08d      	b.n	80013a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001290:	b2db      	uxtb	r3, r3
 8001292:	2b00      	cmp	r3, #0
 8001294:	d106      	bne.n	80012a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fae4 	bl	800086c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2224      	movs	r2, #36	@ 0x24
 80012a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f022 0201 	bic.w	r2, r2, #1
 80012ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80012c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80012d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	2b01      	cmp	r3, #1
 80012e0:	d107      	bne.n	80012f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689a      	ldr	r2, [r3, #8]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	e006      	b.n	8001300 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689a      	ldr	r2, [r3, #8]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80012fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	2b02      	cmp	r3, #2
 8001306:	d108      	bne.n	800131a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	e007      	b.n	800132a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001328:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001338:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800133c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68da      	ldr	r2, [r3, #12]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800134c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	691a      	ldr	r2, [r3, #16]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	699b      	ldr	r3, [r3, #24]
 800135e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	430a      	orrs	r2, r1
 8001366:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	69d9      	ldr	r1, [r3, #28]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a1a      	ldr	r2, [r3, #32]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	430a      	orrs	r2, r1
 8001376:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f042 0201 	orr.w	r2, r2, #1
 8001386:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2220      	movs	r2, #32
 8001392:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2200      	movs	r2, #0
 800139a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2200      	movs	r2, #0
 80013a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80013ae:	b480      	push	{r7}
 80013b0:	b083      	sub	sp, #12
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
 80013b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b20      	cmp	r3, #32
 80013c2:	d138      	bne.n	8001436 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d101      	bne.n	80013d2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80013ce:	2302      	movs	r3, #2
 80013d0:	e032      	b.n	8001438 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2201      	movs	r2, #1
 80013d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2224      	movs	r2, #36	@ 0x24
 80013de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f022 0201 	bic.w	r2, r2, #1
 80013f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001400:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6819      	ldr	r1, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f042 0201 	orr.w	r2, r2, #1
 8001420:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2220      	movs	r2, #32
 8001426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001432:	2300      	movs	r3, #0
 8001434:	e000      	b.n	8001438 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001436:	2302      	movs	r3, #2
  }
}
 8001438:	4618      	mov	r0, r3
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b20      	cmp	r3, #32
 8001458:	d139      	bne.n	80014ce <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001460:	2b01      	cmp	r3, #1
 8001462:	d101      	bne.n	8001468 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001464:	2302      	movs	r3, #2
 8001466:	e033      	b.n	80014d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2224      	movs	r2, #36	@ 0x24
 8001474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0201 	bic.w	r2, r2, #1
 8001486:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001496:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	021b      	lsls	r3, r3, #8
 800149c:	68fa      	ldr	r2, [r7, #12]
 800149e:	4313      	orrs	r3, r2
 80014a0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f042 0201 	orr.w	r2, r2, #1
 80014b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2220      	movs	r2, #32
 80014be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	e000      	b.n	80014d0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80014ce:	2302      	movs	r3, #2
  }
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3714      	adds	r7, #20
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d102      	bne.n	80014f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	f000 bc28 	b.w	8001d40 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014f0:	4b94      	ldr	r3, [pc, #592]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	f003 0318 	and.w	r3, r3, #24
 80014f8:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 80014fa:	4b92      	ldr	r3, [pc, #584]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80014fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014fe:	f003 0303 	and.w	r3, r3, #3
 8001502:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0310 	and.w	r3, r3, #16
 800150c:	2b00      	cmp	r3, #0
 800150e:	d05b      	beq.n	80015c8 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	2b08      	cmp	r3, #8
 8001514:	d005      	beq.n	8001522 <HAL_RCC_OscConfig+0x46>
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	2b18      	cmp	r3, #24
 800151a:	d114      	bne.n	8001546 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2b02      	cmp	r3, #2
 8001520:	d111      	bne.n	8001546 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d102      	bne.n	8001530 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	f000 bc08 	b.w	8001d40 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001530:	4b84      	ldr	r3, [pc, #528]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	041b      	lsls	r3, r3, #16
 800153e:	4981      	ldr	r1, [pc, #516]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001540:	4313      	orrs	r3, r2
 8001542:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001544:	e040      	b.n	80015c8 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d023      	beq.n	8001596 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800154e:	4b7d      	ldr	r3, [pc, #500]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a7c      	ldr	r2, [pc, #496]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001558:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155a:	f7ff fbbf 	bl	8000cdc <HAL_GetTick>
 800155e:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001562:	f7ff fbbb 	bl	8000cdc <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e3e5      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001574:	4b73      	ldr	r3, [pc, #460]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001580:	4b70      	ldr	r3, [pc, #448]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	041b      	lsls	r3, r3, #16
 800158e:	496d      	ldr	r1, [pc, #436]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001590:	4313      	orrs	r3, r2
 8001592:	618b      	str	r3, [r1, #24]
 8001594:	e018      	b.n	80015c8 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001596:	4b6b      	ldr	r3, [pc, #428]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a6a      	ldr	r2, [pc, #424]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800159c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80015a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015a2:	f7ff fb9b 	bl	8000cdc <HAL_GetTick>
 80015a6:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80015a8:	e008      	b.n	80015bc <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80015aa:	f7ff fb97 	bl	8000cdc <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e3c1      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80015bc:	4b61      	ldr	r3, [pc, #388]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f0      	bne.n	80015aa <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	f000 80a0 	beq.w	8001716 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	2b10      	cmp	r3, #16
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_OscConfig+0x10c>
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	2b18      	cmp	r3, #24
 80015e0:	d109      	bne.n	80015f6 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	d106      	bne.n	80015f6 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f040 8092 	bne.w	8001716 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e3a4      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015fe:	d106      	bne.n	800160e <HAL_RCC_OscConfig+0x132>
 8001600:	4b50      	ldr	r3, [pc, #320]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a4f      	ldr	r2, [pc, #316]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800160a:	6013      	str	r3, [r2, #0]
 800160c:	e058      	b.n	80016c0 <HAL_RCC_OscConfig+0x1e4>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d112      	bne.n	800163c <HAL_RCC_OscConfig+0x160>
 8001616:	4b4b      	ldr	r3, [pc, #300]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a4a      	ldr	r2, [pc, #296]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800161c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	4b48      	ldr	r3, [pc, #288]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a47      	ldr	r2, [pc, #284]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001628:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	4b45      	ldr	r3, [pc, #276]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a44      	ldr	r2, [pc, #272]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001634:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001638:	6013      	str	r3, [r2, #0]
 800163a:	e041      	b.n	80016c0 <HAL_RCC_OscConfig+0x1e4>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001644:	d112      	bne.n	800166c <HAL_RCC_OscConfig+0x190>
 8001646:	4b3f      	ldr	r3, [pc, #252]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a3e      	ldr	r2, [pc, #248]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800164c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	4b3c      	ldr	r3, [pc, #240]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a3b      	ldr	r2, [pc, #236]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001658:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800165c:	6013      	str	r3, [r2, #0]
 800165e:	4b39      	ldr	r3, [pc, #228]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a38      	ldr	r2, [pc, #224]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001668:	6013      	str	r3, [r2, #0]
 800166a:	e029      	b.n	80016c0 <HAL_RCC_OscConfig+0x1e4>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001674:	d112      	bne.n	800169c <HAL_RCC_OscConfig+0x1c0>
 8001676:	4b33      	ldr	r3, [pc, #204]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a32      	ldr	r2, [pc, #200]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800167c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b30      	ldr	r3, [pc, #192]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a2f      	ldr	r2, [pc, #188]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001688:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4b2d      	ldr	r3, [pc, #180]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a2c      	ldr	r2, [pc, #176]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 8001694:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001698:	6013      	str	r3, [r2, #0]
 800169a:	e011      	b.n	80016c0 <HAL_RCC_OscConfig+0x1e4>
 800169c:	4b29      	ldr	r3, [pc, #164]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a28      	ldr	r2, [pc, #160]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016a6:	6013      	str	r3, [r2, #0]
 80016a8:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a25      	ldr	r2, [pc, #148]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016b2:	6013      	str	r3, [r2, #0]
 80016b4:	4b23      	ldr	r3, [pc, #140]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a22      	ldr	r2, [pc, #136]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016ba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80016be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d013      	beq.n	80016f0 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c8:	f7ff fb08 	bl	8000cdc <HAL_GetTick>
 80016cc:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fb04 	bl	8000cdc <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	@ 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e32e      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d0f0      	beq.n	80016d0 <HAL_RCC_OscConfig+0x1f4>
 80016ee:	e012      	b.n	8001716 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f0:	f7ff faf4 	bl	8000cdc <HAL_GetTick>
 80016f4:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80016f8:	f7ff faf0 	bl	8000cdc <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b64      	cmp	r3, #100	@ 0x64
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e31a      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800170a:	4b0e      	ldr	r3, [pc, #56]	@ (8001744 <HAL_RCC_OscConfig+0x268>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	f000 809a 	beq.w	8001858 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d005      	beq.n	8001736 <HAL_RCC_OscConfig+0x25a>
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	2b18      	cmp	r3, #24
 800172e:	d149      	bne.n	80017c4 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d146      	bne.n	80017c4 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d104      	bne.n	8001748 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e2fe      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
 8001742:	bf00      	nop
 8001744:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d11c      	bne.n	8001788 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 800174e:	4b9a      	ldr	r3, [pc, #616]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0218 	and.w	r2, r3, #24
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	429a      	cmp	r2, r3
 800175c:	d014      	beq.n	8001788 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 800175e:	4b96      	ldr	r3, [pc, #600]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f023 0218 	bic.w	r2, r3, #24
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	4993      	ldr	r1, [pc, #588]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800176c:	4313      	orrs	r3, r2
 800176e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001770:	f000 fdd0 	bl	8002314 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001774:	4b91      	ldr	r3, [pc, #580]	@ (80019bc <HAL_RCC_OscConfig+0x4e0>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fa25 	bl	8000bc8 <HAL_InitTick>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e2db      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001788:	f7ff faa8 	bl	8000cdc <HAL_GetTick>
 800178c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001790:	f7ff faa4 	bl	8000cdc <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e2ce      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017a2:	4b85      	ldr	r3, [pc, #532]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d0f0      	beq.n	8001790 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80017ae:	4b82      	ldr	r3, [pc, #520]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017b0:	691b      	ldr	r3, [r3, #16]
 80017b2:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	041b      	lsls	r3, r3, #16
 80017bc:	497e      	ldr	r1, [pc, #504]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80017c2:	e049      	b.n	8001858 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d02c      	beq.n	8001826 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80017cc:	4b7a      	ldr	r3, [pc, #488]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f023 0218 	bic.w	r2, r3, #24
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	4977      	ldr	r1, [pc, #476]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017da:	4313      	orrs	r3, r2
 80017dc:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80017de:	4b76      	ldr	r3, [pc, #472]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a75      	ldr	r2, [pc, #468]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ea:	f7ff fa77 	bl	8000cdc <HAL_GetTick>
 80017ee:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80017f2:	f7ff fa73 	bl	8000cdc <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e29d      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001804:	4b6c      	ldr	r3, [pc, #432]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f0      	beq.n	80017f2 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001810:	4b69      	ldr	r3, [pc, #420]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	041b      	lsls	r3, r3, #16
 800181e:	4966      	ldr	r1, [pc, #408]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001820:	4313      	orrs	r3, r2
 8001822:	610b      	str	r3, [r1, #16]
 8001824:	e018      	b.n	8001858 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001826:	4b64      	ldr	r3, [pc, #400]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a63      	ldr	r2, [pc, #396]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800182c:	f023 0301 	bic.w	r3, r3, #1
 8001830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001832:	f7ff fa53 	bl	8000cdc <HAL_GetTick>
 8001836:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001838:	e008      	b.n	800184c <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800183a:	f7ff fa4f 	bl	8000cdc <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e279      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800184c:	4b5a      	ldr	r3, [pc, #360]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0302 	and.w	r3, r3, #2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1f0      	bne.n	800183a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d03c      	beq.n	80018de <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d01c      	beq.n	80018a6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800186c:	4b52      	ldr	r3, [pc, #328]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800186e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001872:	4a51      	ldr	r2, [pc, #324]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001874:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001878:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800187c:	f7ff fa2e 	bl	8000cdc <HAL_GetTick>
 8001880:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001884:	f7ff fa2a 	bl	8000cdc <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e254      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001896:	4b48      	ldr	r3, [pc, #288]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800189c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0ef      	beq.n	8001884 <HAL_RCC_OscConfig+0x3a8>
 80018a4:	e01b      	b.n	80018de <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a6:	4b44      	ldr	r3, [pc, #272]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80018a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018ac:	4a42      	ldr	r2, [pc, #264]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80018ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80018b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b6:	f7ff fa11 	bl	8000cdc <HAL_GetTick>
 80018ba:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80018be:	f7ff fa0d 	bl	8000cdc <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e237      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80018d0:	4b39      	ldr	r3, [pc, #228]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80018d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1ef      	bne.n	80018be <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0304 	and.w	r3, r3, #4
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	f000 80d2 	beq.w	8001a90 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80018ec:	4b34      	ldr	r3, [pc, #208]	@ (80019c0 <HAL_RCC_OscConfig+0x4e4>)
 80018ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f0:	f003 0301 	and.w	r3, r3, #1
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d118      	bne.n	800192a <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80018f8:	4b31      	ldr	r3, [pc, #196]	@ (80019c0 <HAL_RCC_OscConfig+0x4e4>)
 80018fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018fc:	4a30      	ldr	r2, [pc, #192]	@ (80019c0 <HAL_RCC_OscConfig+0x4e4>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001904:	f7ff f9ea 	bl	8000cdc <HAL_GetTick>
 8001908:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190c:	f7ff f9e6 	bl	8000cdc <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e210      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800191e:	4b28      	ldr	r3, [pc, #160]	@ (80019c0 <HAL_RCC_OscConfig+0x4e4>)
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	d0f0      	beq.n	800190c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <HAL_RCC_OscConfig+0x468>
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001934:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001938:	4a1f      	ldr	r2, [pc, #124]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800193a:	f043 0301 	orr.w	r3, r3, #1
 800193e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001942:	e074      	b.n	8001a2e <HAL_RCC_OscConfig+0x552>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d118      	bne.n	800197e <HAL_RCC_OscConfig+0x4a2>
 800194c:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800194e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001952:	4a19      	ldr	r2, [pc, #100]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001954:	f023 0301 	bic.w	r3, r3, #1
 8001958:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800195c:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800195e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001962:	4a15      	ldr	r2, [pc, #84]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001964:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001968:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800196c:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800196e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001972:	4a11      	ldr	r2, [pc, #68]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001974:	f023 0304 	bic.w	r3, r3, #4
 8001978:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800197c:	e057      	b.n	8001a2e <HAL_RCC_OscConfig+0x552>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2b05      	cmp	r3, #5
 8001984:	d11e      	bne.n	80019c4 <HAL_RCC_OscConfig+0x4e8>
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001988:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800198c:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001996:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 8001998:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800199c:	4a06      	ldr	r2, [pc, #24]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 800199e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019a6:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80019a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019ac:	4a02      	ldr	r2, [pc, #8]	@ (80019b8 <HAL_RCC_OscConfig+0x4dc>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019b6:	e03a      	b.n	8001a2e <HAL_RCC_OscConfig+0x552>
 80019b8:	44020c00 	.word	0x44020c00
 80019bc:	20000004 	.word	0x20000004
 80019c0:	44020800 	.word	0x44020800
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	2b85      	cmp	r3, #133	@ 0x85
 80019ca:	d118      	bne.n	80019fe <HAL_RCC_OscConfig+0x522>
 80019cc:	4ba2      	ldr	r3, [pc, #648]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019d2:	4aa1      	ldr	r2, [pc, #644]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019d4:	f043 0304 	orr.w	r3, r3, #4
 80019d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019dc:	4b9e      	ldr	r3, [pc, #632]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019e2:	4a9d      	ldr	r2, [pc, #628]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019e8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019ec:	4b9a      	ldr	r3, [pc, #616]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019f2:	4a99      	ldr	r2, [pc, #612]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019fc:	e017      	b.n	8001a2e <HAL_RCC_OscConfig+0x552>
 80019fe:	4b96      	ldr	r3, [pc, #600]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a04:	4a94      	ldr	r2, [pc, #592]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a06:	f023 0301 	bic.w	r3, r3, #1
 8001a0a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a0e:	4b92      	ldr	r3, [pc, #584]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a14:	4a90      	ldr	r2, [pc, #576]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a16:	f023 0304 	bic.w	r3, r3, #4
 8001a1a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a1e:	4b8e      	ldr	r3, [pc, #568]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a24:	4a8c      	ldr	r2, [pc, #560]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001a2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d016      	beq.n	8001a64 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a36:	f7ff f951 	bl	8000cdc <HAL_GetTick>
 8001a3a:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a3c:	e00a      	b.n	8001a54 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3e:	f7ff f94d 	bl	8000cdc <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e175      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a54:	4b80      	ldr	r3, [pc, #512]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0ed      	beq.n	8001a3e <HAL_RCC_OscConfig+0x562>
 8001a62:	e015      	b.n	8001a90 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a64:	f7ff f93a 	bl	8000cdc <HAL_GetTick>
 8001a68:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a6a:	e00a      	b.n	8001a82 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a6c:	f7ff f936 	bl	8000cdc <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e15e      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a82:	4b75      	ldr	r3, [pc, #468]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ed      	bne.n	8001a6c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0320 	and.w	r3, r3, #32
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d036      	beq.n	8001b0a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d019      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001aa4:	4b6c      	ldr	r3, [pc, #432]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a6b      	ldr	r2, [pc, #428]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001aaa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001aae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab0:	f7ff f914 	bl	8000cdc <HAL_GetTick>
 8001ab4:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001ab8:	f7ff f910 	bl	8000cdc <HAL_GetTick>
 8001abc:	4602      	mov	r2, r0
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e13a      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001aca:	4b63      	ldr	r3, [pc, #396]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f0      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x5dc>
 8001ad6:	e018      	b.n	8001b0a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ad8:	4b5f      	ldr	r3, [pc, #380]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a5e      	ldr	r2, [pc, #376]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001ade:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ae2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae4:	f7ff f8fa 	bl	8000cdc <HAL_GetTick>
 8001ae8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001aea:	e008      	b.n	8001afe <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001aec:	f7ff f8f6 	bl	8000cdc <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d901      	bls.n	8001afe <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e120      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001afe:	4b56      	ldr	r3, [pc, #344]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f0      	bne.n	8001aec <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 8115 	beq.w	8001d3e <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	2b18      	cmp	r3, #24
 8001b18:	f000 80af 	beq.w	8001c7a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b20:	2b02      	cmp	r3, #2
 8001b22:	f040 8086 	bne.w	8001c32 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001b26:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a4b      	ldr	r2, [pc, #300]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b32:	f7ff f8d3 	bl	8000cdc <HAL_GetTick>
 8001b36:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001b3a:	f7ff f8cf 	bl	8000cdc <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e0f9      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001b4c:	4b42      	ldr	r3, [pc, #264]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f0      	bne.n	8001b3a <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001b58:	4b3f      	ldr	r3, [pc, #252]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001b60:	f023 0303 	bic.w	r3, r3, #3
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b6c:	0212      	lsls	r2, r2, #8
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	4939      	ldr	r1, [pc, #228]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	628b      	str	r3, [r1, #40]	@ 0x28
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b84:	3b01      	subs	r3, #1
 8001b86:	025b      	lsls	r3, r3, #9
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b90:	3b01      	subs	r3, #1
 8001b92:	041b      	lsls	r3, r3, #16
 8001b94:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001b98:	431a      	orrs	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	061b      	lsls	r3, r3, #24
 8001ba2:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001ba6:	492c      	ldr	r1, [pc, #176]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001bac:	4b2a      	ldr	r3, [pc, #168]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb0:	4a29      	ldr	r2, [pc, #164]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bb2:	f023 0310 	bic.w	r3, r3, #16
 8001bb6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bbc:	4a26      	ldr	r2, [pc, #152]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001bc2:	4b25      	ldr	r3, [pc, #148]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc6:	4a24      	ldr	r2, [pc, #144]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bc8:	f043 0310 	orr.w	r3, r3, #16
 8001bcc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001bce:	4b22      	ldr	r3, [pc, #136]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	f023 020c 	bic.w	r2, r3, #12
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	491f      	ldr	r1, [pc, #124]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001be0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be4:	f023 0220 	bic.w	r2, r3, #32
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bec:	491a      	ldr	r1, [pc, #104]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001bf2:	4b19      	ldr	r3, [pc, #100]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf6:	4a18      	ldr	r2, [pc, #96]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bfc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001bfe:	4b16      	ldr	r3, [pc, #88]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a15      	ldr	r2, [pc, #84]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001c04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0a:	f7ff f867 	bl	8000cdc <HAL_GetTick>
 8001c0e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c10:	e008      	b.n	8001c24 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001c12:	f7ff f863 	bl	8000cdc <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	2b02      	cmp	r3, #2
 8001c1e:	d901      	bls.n	8001c24 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001c20:	2303      	movs	r3, #3
 8001c22:	e08d      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d0f0      	beq.n	8001c12 <HAL_RCC_OscConfig+0x736>
 8001c30:	e085      	b.n	8001d3e <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001c32:	4b09      	ldr	r3, [pc, #36]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a08      	ldr	r2, [pc, #32]	@ (8001c58 <HAL_RCC_OscConfig+0x77c>)
 8001c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3e:	f7ff f84d 	bl	8000cdc <HAL_GetTick>
 8001c42:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c44:	e00a      	b.n	8001c5c <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001c46:	f7ff f849 	bl	8000cdc <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d903      	bls.n	8001c5c <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e073      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
 8001c58:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1ee      	bne.n	8001c46 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001c68:	4b37      	ldr	r3, [pc, #220]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c6c:	4a36      	ldr	r2, [pc, #216]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001c6e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001c72:	f023 0303 	bic.w	r3, r3, #3
 8001c76:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c78:	e061      	b.n	8001d3e <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001c7a:	4b33      	ldr	r3, [pc, #204]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001c80:	4b31      	ldr	r3, [pc, #196]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c84:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d031      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	f003 0203 	and.w	r2, r3, #3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d12a      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	0a1b      	lsrs	r3, r3, #8
 8001ca0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d122      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cb6:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d11a      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	0a5b      	lsrs	r3, r3, #9
 8001cc0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cc8:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d111      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	0c1b      	lsrs	r3, r3, #16
 8001cd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cda:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d108      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	0e1b      	lsrs	r3, r3, #24
 8001ce4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e024      	b.n	8001d40 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001cf6:	4b14      	ldr	r3, [pc, #80]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cfa:	08db      	lsrs	r3, r3, #3
 8001cfc:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d01a      	beq.n	8001d3e <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001d08:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001d0e:	f023 0310 	bic.w	r3, r3, #16
 8001d12:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7fe ffe2 	bl	8000cdc <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001d1a:	bf00      	nop
 8001d1c:	f7fe ffde 	bl	8000cdc <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d0f9      	beq.n	8001d1c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2c:	4a06      	ldr	r2, [pc, #24]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001d32:	4b05      	ldr	r3, [pc, #20]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d36:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <HAL_RCC_OscConfig+0x86c>)
 8001d38:	f043 0310 	orr.w	r3, r3, #16
 8001d3c:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	44020c00 	.word	0x44020c00

08001d4c <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e19e      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b83      	ldr	r3, [pc, #524]	@ (8001f70 <HAL_RCC_ClockConfig+0x224>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 030f 	and.w	r3, r3, #15
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d910      	bls.n	8001d90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b80      	ldr	r3, [pc, #512]	@ (8001f70 <HAL_RCC_ClockConfig+0x224>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f023 020f 	bic.w	r2, r3, #15
 8001d76:	497e      	ldr	r1, [pc, #504]	@ (8001f70 <HAL_RCC_ClockConfig+0x224>)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8001f70 <HAL_RCC_ClockConfig+0x224>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 030f 	and.w	r3, r3, #15
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d001      	beq.n	8001d90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e186      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d012      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	695a      	ldr	r2, [r3, #20]
 8001da0:	4b74      	ldr	r3, [pc, #464]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	0a1b      	lsrs	r3, r3, #8
 8001da6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d909      	bls.n	8001dc2 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001dae:	4b71      	ldr	r3, [pc, #452]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	021b      	lsls	r3, r3, #8
 8001dbc:	496d      	ldr	r1, [pc, #436]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d012      	beq.n	8001df4 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	4b68      	ldr	r3, [pc, #416]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001dd4:	6a1b      	ldr	r3, [r3, #32]
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d909      	bls.n	8001df4 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001de0:	4b64      	ldr	r3, [pc, #400]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	4961      	ldr	r1, [pc, #388]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d010      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68da      	ldr	r2, [r3, #12]
 8001e04:	4b5b      	ldr	r3, [pc, #364]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d908      	bls.n	8001e22 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001e10:	4b58      	ldr	r3, [pc, #352]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	4955      	ldr	r1, [pc, #340]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d010      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	689a      	ldr	r2, [r3, #8]
 8001e32:	4b50      	ldr	r3, [pc, #320]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d908      	bls.n	8001e50 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001e3e:	4b4d      	ldr	r3, [pc, #308]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	f023 020f 	bic.w	r2, r3, #15
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	494a      	ldr	r1, [pc, #296]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	f000 8093 	beq.w	8001f84 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d107      	bne.n	8001e76 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001e66:	4b43      	ldr	r3, [pc, #268]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d121      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e113      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d107      	bne.n	8001e8e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e7e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d115      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e107      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d107      	bne.n	8001ea6 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001e96:	4b37      	ldr	r3, [pc, #220]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d109      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e0fb      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea6:	4b33      	ldr	r3, [pc, #204]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e0f3      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8001eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001eb8:	69db      	ldr	r3, [r3, #28]
 8001eba:	f023 0203 	bic.w	r2, r3, #3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	492c      	ldr	r1, [pc, #176]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ec8:	f7fe ff08 	bl	8000cdc <HAL_GetTick>
 8001ecc:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b03      	cmp	r3, #3
 8001ed4:	d112      	bne.n	8001efc <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed6:	e00a      	b.n	8001eee <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed8:	f7fe ff00 	bl	8000cdc <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e0d7      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001eee:	4b21      	ldr	r3, [pc, #132]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	f003 0318 	and.w	r3, r3, #24
 8001ef6:	2b18      	cmp	r3, #24
 8001ef8:	d1ee      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x18c>
 8001efa:	e043      	b.n	8001f84 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d112      	bne.n	8001f2a <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f04:	e00a      	b.n	8001f1c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f06:	f7fe fee9 	bl	8000cdc <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d901      	bls.n	8001f1c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e0c0      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f1c:	4b15      	ldr	r3, [pc, #84]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001f1e:	69db      	ldr	r3, [r3, #28]
 8001f20:	f003 0318 	and.w	r3, r3, #24
 8001f24:	2b10      	cmp	r3, #16
 8001f26:	d1ee      	bne.n	8001f06 <HAL_RCC_ClockConfig+0x1ba>
 8001f28:	e02c      	b.n	8001f84 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d122      	bne.n	8001f78 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8001f32:	e00a      	b.n	8001f4a <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f34:	f7fe fed2 	bl	8000cdc <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0a9      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_RCC_ClockConfig+0x228>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 0318 	and.w	r3, r3, #24
 8001f52:	2b08      	cmp	r3, #8
 8001f54:	d1ee      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
 8001f56:	e015      	b.n	8001f84 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8001f58:	f7fe fec0 	bl	8000cdc <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d906      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e097      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
 8001f6e:	bf00      	nop
 8001f70:	40022000 	.word	0x40022000
 8001f74:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f78:	4b4b      	ldr	r3, [pc, #300]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8001f7a:	69db      	ldr	r3, [r3, #28]
 8001f7c:	f003 0318 	and.w	r3, r3, #24
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1e9      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d010      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	4b44      	ldr	r3, [pc, #272]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	f003 030f 	and.w	r3, r3, #15
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d208      	bcs.n	8001fb2 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001fa0:	4b41      	ldr	r3, [pc, #260]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8001fa2:	6a1b      	ldr	r3, [r3, #32]
 8001fa4:	f023 020f 	bic.w	r2, r3, #15
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	493e      	ldr	r1, [pc, #248]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80020ac <HAL_RCC_ClockConfig+0x360>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d210      	bcs.n	8001fe2 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc0:	4b3a      	ldr	r3, [pc, #232]	@ (80020ac <HAL_RCC_ClockConfig+0x360>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f023 020f 	bic.w	r2, r3, #15
 8001fc8:	4938      	ldr	r1, [pc, #224]	@ (80020ac <HAL_RCC_ClockConfig+0x360>)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd0:	4b36      	ldr	r3, [pc, #216]	@ (80020ac <HAL_RCC_ClockConfig+0x360>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 030f 	and.w	r3, r3, #15
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d001      	beq.n	8001fe2 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e05d      	b.n	800209e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0304 	and.w	r3, r3, #4
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d010      	beq.n	8002010 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68da      	ldr	r2, [r3, #12]
 8001ff2:	4b2d      	ldr	r3, [pc, #180]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d208      	bcs.n	8002010 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	4927      	ldr	r1, [pc, #156]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 800200c:	4313      	orrs	r3, r2
 800200e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d012      	beq.n	8002042 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	691a      	ldr	r2, [r3, #16]
 8002020:	4b21      	ldr	r3, [pc, #132]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800202a:	429a      	cmp	r2, r3
 800202c:	d209      	bcs.n	8002042 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800202e:	4b1e      	ldr	r3, [pc, #120]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	491a      	ldr	r1, [pc, #104]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 800203e:	4313      	orrs	r3, r2
 8002040:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	2b00      	cmp	r3, #0
 800204c:	d012      	beq.n	8002074 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	695a      	ldr	r2, [r3, #20]
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800205c:	429a      	cmp	r2, r3
 800205e:	d209      	bcs.n	8002074 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002060:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	695b      	ldr	r3, [r3, #20]
 800206c:	021b      	lsls	r3, r3, #8
 800206e:	490e      	ldr	r1, [pc, #56]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 8002070:	4313      	orrs	r3, r2
 8002072:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002074:	f000 f822 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 8002078:	4602      	mov	r2, r0
 800207a:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_RCC_ClockConfig+0x35c>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	490b      	ldr	r1, [pc, #44]	@ (80020b0 <HAL_RCC_ClockConfig+0x364>)
 8002084:	5ccb      	ldrb	r3, [r1, r3]
 8002086:	fa22 f303 	lsr.w	r3, r2, r3
 800208a:	4a0a      	ldr	r2, [pc, #40]	@ (80020b4 <HAL_RCC_ClockConfig+0x368>)
 800208c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <HAL_RCC_ClockConfig+0x36c>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fd98 	bl	8000bc8 <HAL_InitTick>
 8002098:	4603      	mov	r3, r0
 800209a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800209c:	7afb      	ldrb	r3, [r7, #11]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	44020c00 	.word	0x44020c00
 80020ac:	40022000 	.word	0x40022000
 80020b0:	08007fb0 	.word	0x08007fb0
 80020b4:	20000000 	.word	0x20000000
 80020b8:	20000004 	.word	0x20000004

080020bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	@ 0x24
 80020c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 80020c2:	4b8c      	ldr	r3, [pc, #560]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80020c4:	69db      	ldr	r3, [r3, #28]
 80020c6:	f003 0318 	and.w	r3, r3, #24
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d102      	bne.n	80020d4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80020ce:	4b8a      	ldr	r3, [pc, #552]	@ (80022f8 <HAL_RCC_GetSysClockFreq+0x23c>)
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	e107      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020d4:	4b87      	ldr	r3, [pc, #540]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	f003 0318 	and.w	r3, r3, #24
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d112      	bne.n	8002106 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80020e0:	4b84      	ldr	r3, [pc, #528]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d009      	beq.n	8002100 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80020ec:	4b81      	ldr	r3, [pc, #516]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	08db      	lsrs	r3, r3, #3
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	4a81      	ldr	r2, [pc, #516]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x240>)
 80020f8:	fa22 f303 	lsr.w	r3, r2, r3
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	e0f1      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002100:	4b7e      	ldr	r3, [pc, #504]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x240>)
 8002102:	61fb      	str	r3, [r7, #28]
 8002104:	e0ee      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002106:	4b7b      	ldr	r3, [pc, #492]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f003 0318 	and.w	r3, r3, #24
 800210e:	2b10      	cmp	r3, #16
 8002110:	d102      	bne.n	8002118 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002112:	4b7b      	ldr	r3, [pc, #492]	@ (8002300 <HAL_RCC_GetSysClockFreq+0x244>)
 8002114:	61fb      	str	r3, [r7, #28]
 8002116:	e0e5      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002118:	4b76      	ldr	r3, [pc, #472]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	f003 0318 	and.w	r3, r3, #24
 8002120:	2b18      	cmp	r3, #24
 8002122:	f040 80dd 	bne.w	80022e0 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002126:	4b73      	ldr	r3, [pc, #460]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8002130:	4b70      	ldr	r3, [pc, #448]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002134:	0a1b      	lsrs	r3, r3, #8
 8002136:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800213a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800213c:	4b6d      	ldr	r3, [pc, #436]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800213e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002140:	091b      	lsrs	r3, r3, #4
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002148:	4b6a      	ldr	r3, [pc, #424]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800214a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 800214c:	08db      	lsrs	r3, r3, #3
 800214e:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	fb02 f303 	mul.w	r3, r2, r3
 8002158:	ee07 3a90 	vmov	s15, r3
 800215c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002160:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 80b7 	beq.w	80022da <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d003      	beq.n	800217a <HAL_RCC_GetSysClockFreq+0xbe>
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b03      	cmp	r3, #3
 8002176:	d056      	beq.n	8002226 <HAL_RCC_GetSysClockFreq+0x16a>
 8002178:	e077      	b.n	800226a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800217a:	4b5e      	ldr	r3, [pc, #376]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	2b00      	cmp	r3, #0
 8002184:	d02d      	beq.n	80021e2 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002186:	4b5b      	ldr	r3, [pc, #364]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	08db      	lsrs	r3, r3, #3
 800218c:	f003 0303 	and.w	r3, r3, #3
 8002190:	4a5a      	ldr	r2, [pc, #360]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x240>)
 8002192:	fa22 f303 	lsr.w	r3, r2, r3
 8002196:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	ee07 3a90 	vmov	s15, r3
 800219e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	ee07 3a90 	vmov	s15, r3
 80021a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021b0:	4b50      	ldr	r3, [pc, #320]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80021b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021b8:	ee07 3a90 	vmov	s15, r3
 80021bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80021c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80021c4:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002304 <HAL_RCC_GetSysClockFreq+0x248>
 80021c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 80021d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021dc:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 80021e0:	e065      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	ee07 3a90 	vmov	s15, r3
 80021e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021ec:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002308 <HAL_RCC_GetSysClockFreq+0x24c>
 80021f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021f4:	4b3f      	ldr	r3, [pc, #252]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80021f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021fc:	ee07 3a90 	vmov	s15, r3
 8002200:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002204:	ed97 6a02 	vldr	s12, [r7, #8]
 8002208:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002304 <HAL_RCC_GetSysClockFreq+0x248>
 800220c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002210:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002214:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002218:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800221c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002220:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002224:	e043      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	ee07 3a90 	vmov	s15, r3
 800222c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002230:	eddf 6a36 	vldr	s13, [pc, #216]	@ 800230c <HAL_RCC_GetSysClockFreq+0x250>
 8002234:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002238:	4b2e      	ldr	r3, [pc, #184]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800223a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800223c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002240:	ee07 3a90 	vmov	s15, r3
 8002244:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002248:	ed97 6a02 	vldr	s12, [r7, #8]
 800224c:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002304 <HAL_RCC_GetSysClockFreq+0x248>
 8002250:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002254:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002258:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800225c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002260:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002264:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002268:	e021      	b.n	80022ae <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	ee07 3a90 	vmov	s15, r3
 8002270:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002274:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002310 <HAL_RCC_GetSysClockFreq+0x254>
 8002278:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800227c:	4b1d      	ldr	r3, [pc, #116]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 800227e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002284:	ee07 3a90 	vmov	s15, r3
 8002288:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800228c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002290:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002304 <HAL_RCC_GetSysClockFreq+0x248>
 8002294:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002298:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800229c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a8:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80022ac:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80022ae:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <HAL_RCC_GetSysClockFreq+0x238>)
 80022b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022b2:	0a5b      	lsrs	r3, r3, #9
 80022b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022b8:	3301      	adds	r3, #1
 80022ba:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	ee07 3a90 	vmov	s15, r3
 80022c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022c6:	edd7 6a06 	vldr	s13, [r7, #24]
 80022ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022d2:	ee17 3a90 	vmov	r3, s15
 80022d6:	61fb      	str	r3, [r7, #28]
 80022d8:	e004      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	e001      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <HAL_RCC_GetSysClockFreq+0x240>)
 80022e2:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80022e4:	69fb      	ldr	r3, [r7, #28]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3724      	adds	r7, #36	@ 0x24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	44020c00 	.word	0x44020c00
 80022f8:	003d0900 	.word	0x003d0900
 80022fc:	03d09000 	.word	0x03d09000
 8002300:	017d7840 	.word	0x017d7840
 8002304:	46000000 	.word	0x46000000
 8002308:	4c742400 	.word	0x4c742400
 800230c:	4bbebc20 	.word	0x4bbebc20
 8002310:	4a742400 	.word	0x4a742400

08002314 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002318:	f7ff fed0 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 800231c:	4602      	mov	r2, r0
 800231e:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <HAL_RCC_GetHCLKFreq+0x2c>)
 8002320:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002322:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002326:	4907      	ldr	r1, [pc, #28]	@ (8002344 <HAL_RCC_GetHCLKFreq+0x30>)
 8002328:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800232a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800232e:	fa22 f303 	lsr.w	r3, r2, r3
 8002332:	4a05      	ldr	r2, [pc, #20]	@ (8002348 <HAL_RCC_GetHCLKFreq+0x34>)
 8002334:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8002336:	4b04      	ldr	r3, [pc, #16]	@ (8002348 <HAL_RCC_GetHCLKFreq+0x34>)
 8002338:	681b      	ldr	r3, [r3, #0]
}
 800233a:	4618      	mov	r0, r3
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	44020c00 	.word	0x44020c00
 8002344:	08007fb0 	.word	0x08007fb0
 8002348:	20000000 	.word	0x20000000

0800234c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8002350:	f7ff ffe0 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8002354:	4602      	mov	r2, r0
 8002356:	4b06      	ldr	r3, [pc, #24]	@ (8002370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	091b      	lsrs	r3, r3, #4
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	4904      	ldr	r1, [pc, #16]	@ (8002374 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002362:	5ccb      	ldrb	r3, [r1, r3]
 8002364:	f003 031f 	and.w	r3, r3, #31
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800236c:	4618      	mov	r0, r3
 800236e:	bd80      	pop	{r7, pc}
 8002370:	44020c00 	.word	0x44020c00
 8002374:	08007fc0 	.word	0x08007fc0

08002378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 800237c:	f7ff ffca 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8002380:	4602      	mov	r2, r0
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	0a1b      	lsrs	r3, r3, #8
 8002388:	f003 0307 	and.w	r3, r3, #7
 800238c:	4904      	ldr	r1, [pc, #16]	@ (80023a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800238e:	5ccb      	ldrb	r3, [r1, r3]
 8002390:	f003 031f 	and.w	r3, r3, #31
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002398:	4618      	mov	r0, r3
 800239a:	bd80      	pop	{r7, pc}
 800239c:	44020c00 	.word	0x44020c00
 80023a0:	08007fc0 	.word	0x08007fc0

080023a4 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80023a8:	f7ff ffb4 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 80023ac:	4602      	mov	r2, r0
 80023ae:	4b06      	ldr	r3, [pc, #24]	@ (80023c8 <HAL_RCC_GetPCLK3Freq+0x24>)
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	0b1b      	lsrs	r3, r3, #12
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	4904      	ldr	r1, [pc, #16]	@ (80023cc <HAL_RCC_GetPCLK3Freq+0x28>)
 80023ba:	5ccb      	ldrb	r3, [r1, r3]
 80023bc:	f003 031f 	and.w	r3, r3, #31
 80023c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	44020c00 	.word	0x44020c00
 80023cc:	08007fc0 	.word	0x08007fc0

080023d0 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80023d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023d4:	b0d8      	sub	sp, #352	@ 0x160
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023e2:	2300      	movs	r3, #0
 80023e4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80023e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80023ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f0:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 80023f4:	2500      	movs	r5, #0
 80023f6:	ea54 0305 	orrs.w	r3, r4, r5
 80023fa:	d00b      	beq.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80023fc:	4bcd      	ldr	r3, [pc, #820]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80023fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002402:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002406:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800240a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240c:	4ac9      	ldr	r2, [pc, #804]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800240e:	430b      	orrs	r3, r1
 8002410:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002414:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241c:	f002 0801 	and.w	r8, r2, #1
 8002420:	f04f 0900 	mov.w	r9, #0
 8002424:	ea58 0309 	orrs.w	r3, r8, r9
 8002428:	d042      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800242a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800242e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002430:	2b05      	cmp	r3, #5
 8002432:	d823      	bhi.n	800247c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002434:	a201      	add	r2, pc, #4	@ (adr r2, 800243c <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800243a:	bf00      	nop
 800243c:	08002485 	.word	0x08002485
 8002440:	08002455 	.word	0x08002455
 8002444:	08002469 	.word	0x08002469
 8002448:	08002485 	.word	0x08002485
 800244c:	08002485 	.word	0x08002485
 8002450:	08002485 	.word	0x08002485
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002454:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002458:	3308      	adds	r3, #8
 800245a:	4618      	mov	r0, r3
 800245c:	f004 fee0 	bl	8007220 <RCCEx_PLL2_Config>
 8002460:	4603      	mov	r3, r0
 8002462:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002466:	e00e      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002468:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800246c:	3330      	adds	r3, #48	@ 0x30
 800246e:	4618      	mov	r0, r3
 8002470:	f004 ff6e 	bl	8007350 <RCCEx_PLL3_Config>
 8002474:	4603      	mov	r3, r0
 8002476:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 800247a:	e004      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002482:	e000      	b.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002486:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10c      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800248e:	4ba9      	ldr	r3, [pc, #676]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002490:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002494:	f023 0107 	bic.w	r1, r3, #7
 8002498:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800249c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249e:	4aa5      	ldr	r2, [pc, #660]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80024a0:	430b      	orrs	r3, r1
 80024a2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80024a6:	e003      	b.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024a8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80024ac:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80024b0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80024b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b8:	f002 0a02 	and.w	sl, r2, #2
 80024bc:	f04f 0b00 	mov.w	fp, #0
 80024c0:	ea5a 030b 	orrs.w	r3, sl, fp
 80024c4:	f000 8088 	beq.w	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80024c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80024cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ce:	2b28      	cmp	r3, #40	@ 0x28
 80024d0:	d868      	bhi.n	80025a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80024d2:	a201      	add	r2, pc, #4	@ (adr r2, 80024d8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80024d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d8:	080025ad 	.word	0x080025ad
 80024dc:	080025a5 	.word	0x080025a5
 80024e0:	080025a5 	.word	0x080025a5
 80024e4:	080025a5 	.word	0x080025a5
 80024e8:	080025a5 	.word	0x080025a5
 80024ec:	080025a5 	.word	0x080025a5
 80024f0:	080025a5 	.word	0x080025a5
 80024f4:	080025a5 	.word	0x080025a5
 80024f8:	0800257d 	.word	0x0800257d
 80024fc:	080025a5 	.word	0x080025a5
 8002500:	080025a5 	.word	0x080025a5
 8002504:	080025a5 	.word	0x080025a5
 8002508:	080025a5 	.word	0x080025a5
 800250c:	080025a5 	.word	0x080025a5
 8002510:	080025a5 	.word	0x080025a5
 8002514:	080025a5 	.word	0x080025a5
 8002518:	08002591 	.word	0x08002591
 800251c:	080025a5 	.word	0x080025a5
 8002520:	080025a5 	.word	0x080025a5
 8002524:	080025a5 	.word	0x080025a5
 8002528:	080025a5 	.word	0x080025a5
 800252c:	080025a5 	.word	0x080025a5
 8002530:	080025a5 	.word	0x080025a5
 8002534:	080025a5 	.word	0x080025a5
 8002538:	080025ad 	.word	0x080025ad
 800253c:	080025a5 	.word	0x080025a5
 8002540:	080025a5 	.word	0x080025a5
 8002544:	080025a5 	.word	0x080025a5
 8002548:	080025a5 	.word	0x080025a5
 800254c:	080025a5 	.word	0x080025a5
 8002550:	080025a5 	.word	0x080025a5
 8002554:	080025a5 	.word	0x080025a5
 8002558:	080025ad 	.word	0x080025ad
 800255c:	080025a5 	.word	0x080025a5
 8002560:	080025a5 	.word	0x080025a5
 8002564:	080025a5 	.word	0x080025a5
 8002568:	080025a5 	.word	0x080025a5
 800256c:	080025a5 	.word	0x080025a5
 8002570:	080025a5 	.word	0x080025a5
 8002574:	080025a5 	.word	0x080025a5
 8002578:	080025ad 	.word	0x080025ad
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800257c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002580:	3308      	adds	r3, #8
 8002582:	4618      	mov	r0, r3
 8002584:	f004 fe4c 	bl	8007220 <RCCEx_PLL2_Config>
 8002588:	4603      	mov	r3, r0
 800258a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800258e:	e00e      	b.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002590:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002594:	3330      	adds	r3, #48	@ 0x30
 8002596:	4618      	mov	r0, r3
 8002598:	f004 feda 	bl	8007350 <RCCEx_PLL3_Config>
 800259c:	4603      	mov	r3, r0
 800259e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 80025a2:	e004      	b.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80025aa:	e000      	b.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80025ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80025ae:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80025b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80025b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80025bc:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80025c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80025c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c6:	4a5b      	ldr	r2, [pc, #364]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80025c8:	430b      	orrs	r3, r1
 80025ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80025ce:	e003      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025d0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80025d4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f002 0304 	and.w	r3, r2, #4
 80025e4:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80025ee:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 80025f2:	460b      	mov	r3, r1
 80025f4:	4313      	orrs	r3, r2
 80025f6:	d04e      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80025f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80025fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025fe:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002602:	d02c      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002604:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002608:	d825      	bhi.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800260a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800260e:	d028      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002614:	d81f      	bhi.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002616:	2bc0      	cmp	r3, #192	@ 0xc0
 8002618:	d025      	beq.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x296>
 800261a:	2bc0      	cmp	r3, #192	@ 0xc0
 800261c:	d81b      	bhi.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800261e:	2b80      	cmp	r3, #128	@ 0x80
 8002620:	d00f      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002622:	2b80      	cmp	r3, #128	@ 0x80
 8002624:	d817      	bhi.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002626:	2b00      	cmp	r3, #0
 8002628:	d01f      	beq.n	800266a <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800262a:	2b40      	cmp	r3, #64	@ 0x40
 800262c:	d113      	bne.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800262e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002632:	3308      	adds	r3, #8
 8002634:	4618      	mov	r0, r3
 8002636:	f004 fdf3 	bl	8007220 <RCCEx_PLL2_Config>
 800263a:	4603      	mov	r3, r0
 800263c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002640:	e014      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002642:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002646:	3330      	adds	r3, #48	@ 0x30
 8002648:	4618      	mov	r0, r3
 800264a:	f004 fe81 	bl	8007350 <RCCEx_PLL3_Config>
 800264e:	4603      	mov	r3, r0
 8002650:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002654:	e00a      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800265c:	e006      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800265e:	bf00      	nop
 8002660:	e004      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002662:	bf00      	nop
 8002664:	e002      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002666:	bf00      	nop
 8002668:	e000      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800266a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800266c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10c      	bne.n	800268e <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002674:	4b2f      	ldr	r3, [pc, #188]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002676:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800267a:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800267e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002684:	4a2b      	ldr	r2, [pc, #172]	@ (8002734 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002686:	430b      	orrs	r3, r1
 8002688:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800268c:	e003      	b.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800268e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002692:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002696:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800269a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269e:	f002 0308 	and.w	r3, r2, #8
 80026a2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80026a6:	2300      	movs	r3, #0
 80026a8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80026ac:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 80026b0:	460b      	mov	r3, r1
 80026b2:	4313      	orrs	r3, r2
 80026b4:	d056      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80026b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026bc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80026c0:	d031      	beq.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80026c2:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80026c6:	d82a      	bhi.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80026c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026cc:	d02d      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80026ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80026d2:	d824      	bhi.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80026d4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80026d8:	d029      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80026da:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80026de:	d81e      	bhi.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80026e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e4:	d011      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80026e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ea:	d818      	bhi.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d023      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80026f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026f4:	d113      	bne.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80026f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80026fa:	3308      	adds	r3, #8
 80026fc:	4618      	mov	r0, r3
 80026fe:	f004 fd8f 	bl	8007220 <RCCEx_PLL2_Config>
 8002702:	4603      	mov	r3, r0
 8002704:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002708:	e017      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800270a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800270e:	3330      	adds	r3, #48	@ 0x30
 8002710:	4618      	mov	r0, r3
 8002712:	f004 fe1d 	bl	8007350 <RCCEx_PLL3_Config>
 8002716:	4603      	mov	r3, r0
 8002718:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 800271c:	e00d      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002724:	e009      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002726:	bf00      	nop
 8002728:	e007      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800272a:	bf00      	nop
 800272c:	e005      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800272e:	bf00      	nop
 8002730:	e003      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8002732:	bf00      	nop
 8002734:	44020c00 	.word	0x44020c00
        break;
 8002738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800273a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10c      	bne.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8002742:	4bbb      	ldr	r3, [pc, #748]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002744:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002748:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 800274c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002750:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002752:	4ab7      	ldr	r2, [pc, #732]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002754:	430b      	orrs	r3, r1
 8002756:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800275a:	e003      	b.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800275c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002760:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002764:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276c:	f002 0310 	and.w	r3, r2, #16
 8002770:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002774:	2300      	movs	r3, #0
 8002776:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800277a:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 800277e:	460b      	mov	r3, r1
 8002780:	4313      	orrs	r3, r2
 8002782:	d053      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002784:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002788:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800278a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800278e:	d031      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8002790:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002794:	d82a      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002796:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800279a:	d02d      	beq.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800279c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027a0:	d824      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80027a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80027a6:	d029      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80027a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80027ac:	d81e      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80027ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027b2:	d011      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80027b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027b8:	d818      	bhi.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d020      	beq.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80027be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027c2:	d113      	bne.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80027c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027c8:	3308      	adds	r3, #8
 80027ca:	4618      	mov	r0, r3
 80027cc:	f004 fd28 	bl	8007220 <RCCEx_PLL2_Config>
 80027d0:	4603      	mov	r3, r0
 80027d2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80027d6:	e014      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80027d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80027dc:	3330      	adds	r3, #48	@ 0x30
 80027de:	4618      	mov	r0, r3
 80027e0:	f004 fdb6 	bl	8007350 <RCCEx_PLL3_Config>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80027ea:	e00a      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80027f2:	e006      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80027f4:	bf00      	nop
 80027f6:	e004      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80027f8:	bf00      	nop
 80027fa:	e002      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80027fc:	bf00      	nop
 80027fe:	e000      	b.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8002800:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002802:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10c      	bne.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800280a:	4b89      	ldr	r3, [pc, #548]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800280c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002810:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002814:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800281a:	4a85      	ldr	r2, [pc, #532]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800281c:	430b      	orrs	r3, r1
 800281e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002822:	e003      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002824:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002828:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800282c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f002 0320 	and.w	r3, r2, #32
 8002838:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800283c:	2300      	movs	r3, #0
 800283e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8002842:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8002846:	460b      	mov	r3, r1
 8002848:	4313      	orrs	r3, r2
 800284a:	d053      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 800284c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002852:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8002856:	d031      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002858:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800285c:	d82a      	bhi.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800285e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002862:	d02d      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002864:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002868:	d824      	bhi.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800286a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800286e:	d029      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002870:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8002874:	d81e      	bhi.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800287a:	d011      	beq.n	80028a0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800287c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002880:	d818      	bhi.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002882:	2b00      	cmp	r3, #0
 8002884:	d020      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002886:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800288a:	d113      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800288c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002890:	3308      	adds	r3, #8
 8002892:	4618      	mov	r0, r3
 8002894:	f004 fcc4 	bl	8007220 <RCCEx_PLL2_Config>
 8002898:	4603      	mov	r3, r0
 800289a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 800289e:	e014      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80028a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028a4:	3330      	adds	r3, #48	@ 0x30
 80028a6:	4618      	mov	r0, r3
 80028a8:	f004 fd52 	bl	8007350 <RCCEx_PLL3_Config>
 80028ac:	4603      	mov	r3, r0
 80028ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 80028b2:	e00a      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80028ba:	e006      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80028bc:	bf00      	nop
 80028be:	e004      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80028c0:	bf00      	nop
 80028c2:	e002      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80028c4:	bf00      	nop
 80028c6:	e000      	b.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80028c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028ca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10c      	bne.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80028d2:	4b57      	ldr	r3, [pc, #348]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80028d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80028d8:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80028dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e2:	4a53      	ldr	r2, [pc, #332]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80028e4:	430b      	orrs	r3, r1
 80028e6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80028ea:	e003      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80028f0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80028f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80028f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8002900:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002904:	2300      	movs	r3, #0
 8002906:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800290a:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800290e:	460b      	mov	r3, r1
 8002910:	4313      	orrs	r3, r2
 8002912:	d053      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002914:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800291a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800291e:	d031      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002920:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002924:	d82a      	bhi.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800292a:	d02d      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 800292c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002930:	d824      	bhi.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002932:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002936:	d029      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002938:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800293c:	d81e      	bhi.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800293e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002942:	d011      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002944:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002948:	d818      	bhi.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800294a:	2b00      	cmp	r3, #0
 800294c:	d020      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800294e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002952:	d113      	bne.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002954:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002958:	3308      	adds	r3, #8
 800295a:	4618      	mov	r0, r3
 800295c:	f004 fc60 	bl	8007220 <RCCEx_PLL2_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002966:	e014      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002968:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800296c:	3330      	adds	r3, #48	@ 0x30
 800296e:	4618      	mov	r0, r3
 8002970:	f004 fcee 	bl	8007350 <RCCEx_PLL3_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800297a:	e00a      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002982:	e006      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002984:	bf00      	nop
 8002986:	e004      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002988:	bf00      	nop
 800298a:	e002      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800298c:	bf00      	nop
 800298e:	e000      	b.n	8002992 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002990:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002992:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10c      	bne.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800299a:	4b25      	ldr	r3, [pc, #148]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 800299c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80029a0:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 80029a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029aa:	4a21      	ldr	r2, [pc, #132]	@ (8002a30 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80029ac:	430b      	orrs	r3, r1
 80029ae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80029b2:	e003      	b.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80029b8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80029bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80029c8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80029cc:	2300      	movs	r3, #0
 80029ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80029d2:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 80029d6:	460b      	mov	r3, r1
 80029d8:	4313      	orrs	r3, r2
 80029da:	d055      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80029dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80029e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80029e2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80029e6:	d033      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80029e8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80029ec:	d82c      	bhi.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80029ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029f2:	d02f      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80029f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80029f8:	d826      	bhi.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80029fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80029fe:	d02b      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002a00:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002a04:	d820      	bhi.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002a06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a0a:	d013      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a10:	d81a      	bhi.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d022      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002a16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a1a:	d115      	bne.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a20:	3308      	adds	r3, #8
 8002a22:	4618      	mov	r0, r3
 8002a24:	f004 fbfc 	bl	8007220 <RCCEx_PLL2_Config>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002a2e:	e016      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002a30:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a38:	3330      	adds	r3, #48	@ 0x30
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f004 fc88 	bl	8007350 <RCCEx_PLL3_Config>
 8002a40:	4603      	mov	r3, r0
 8002a42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002a46:	e00a      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002a4e:	e006      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002a50:	bf00      	nop
 8002a52:	e004      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002a54:	bf00      	nop
 8002a56:	e002      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002a58:	bf00      	nop
 8002a5a:	e000      	b.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002a5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10c      	bne.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002a66:	4bbb      	ldr	r3, [pc, #748]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002a68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002a6c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002a70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002a76:	4ab7      	ldr	r2, [pc, #732]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002a78:	430b      	orrs	r3, r1
 8002a7a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002a7e:	e003      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a80:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002a84:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a90:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8002a94:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002a9e:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8002aa2:	460b      	mov	r3, r1
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	d053      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002aa8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002aac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002aae:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ab2:	d031      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002ab4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002ab8:	d82a      	bhi.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002aba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002abe:	d02d      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002ac0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ac4:	d824      	bhi.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ac6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002aca:	d029      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002acc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ad0:	d81e      	bhi.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ad2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ad6:	d011      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002ad8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002adc:	d818      	bhi.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d020      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002ae2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ae6:	d113      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ae8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002aec:	3308      	adds	r3, #8
 8002aee:	4618      	mov	r0, r3
 8002af0:	f004 fb96 	bl	8007220 <RCCEx_PLL2_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002afa:	e014      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002afc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b00:	3330      	adds	r3, #48	@ 0x30
 8002b02:	4618      	mov	r0, r3
 8002b04:	f004 fc24 	bl	8007350 <RCCEx_PLL3_Config>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002b16:	e006      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002b18:	bf00      	nop
 8002b1a:	e004      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002b1c:	bf00      	nop
 8002b1e:	e002      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002b20:	bf00      	nop
 8002b22:	e000      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002b24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d10c      	bne.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002b2e:	4b89      	ldr	r3, [pc, #548]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002b30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002b38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b3e:	4a85      	ldr	r2, [pc, #532]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002b40:	430b      	orrs	r3, r1
 8002b42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b46:	e003      	b.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b48:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002b4c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002b50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b58:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8002b5c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b60:	2300      	movs	r3, #0
 8002b62:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002b66:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	d055      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002b70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b78:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002b7c:	d031      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002b7e:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8002b82:	d82a      	bhi.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b88:	d02d      	beq.n	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002b8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b8e:	d824      	bhi.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002b90:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002b94:	d029      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002b96:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002b9a:	d81e      	bhi.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002b9c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ba0:	d011      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002ba2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ba6:	d818      	bhi.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d020      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002bac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bb0:	d113      	bne.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002bb2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bb6:	3308      	adds	r3, #8
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f004 fb31 	bl	8007220 <RCCEx_PLL2_Config>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002bc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002bca:	3330      	adds	r3, #48	@ 0x30
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f004 fbbf 	bl	8007350 <RCCEx_PLL3_Config>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002be0:	e006      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002be2:	bf00      	nop
 8002be4:	e004      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002be6:	bf00      	nop
 8002be8:	e002      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002bea:	bf00      	nop
 8002bec:	e000      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bf0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10d      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8002bf8:	4b56      	ldr	r3, [pc, #344]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002bfa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002bfe:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8002c02:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c0a:	4a52      	ldr	r2, [pc, #328]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c12:	e003      	b.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c14:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c18:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8002c1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c24:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002c28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002c32:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002c36:	460b      	mov	r3, r1
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	d044      	beq.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8002c3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c44:	2b05      	cmp	r3, #5
 8002c46:	d823      	bhi.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8002c48:	a201      	add	r2, pc, #4	@ (adr r2, 8002c50 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8002c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4e:	bf00      	nop
 8002c50:	08002c99 	.word	0x08002c99
 8002c54:	08002c69 	.word	0x08002c69
 8002c58:	08002c7d 	.word	0x08002c7d
 8002c5c:	08002c99 	.word	0x08002c99
 8002c60:	08002c99 	.word	0x08002c99
 8002c64:	08002c99 	.word	0x08002c99
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c6c:	3308      	adds	r3, #8
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f004 fad6 	bl	8007220 <RCCEx_PLL2_Config>
 8002c74:	4603      	mov	r3, r0
 8002c76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002c7a:	e00e      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c7c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002c80:	3330      	adds	r3, #48	@ 0x30
 8002c82:	4618      	mov	r0, r3
 8002c84:	f004 fb64 	bl	8007350 <RCCEx_PLL3_Config>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002c8e:	e004      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002c96:	e000      	b.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8002c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c9a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10d      	bne.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8002ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002ca4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002ca8:	f023 0107 	bic.w	r1, r3, #7
 8002cac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002cb4:	4a27      	ldr	r2, [pc, #156]	@ (8002d54 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002cb6:	430b      	orrs	r3, r1
 8002cb8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002cbc:	e003      	b.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cbe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002cc2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8002cc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cce:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002cd2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002cdc:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	d04f      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8002ce6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cee:	2b50      	cmp	r3, #80	@ 0x50
 8002cf0:	d029      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002cf2:	2b50      	cmp	r3, #80	@ 0x50
 8002cf4:	d823      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002cf6:	2b40      	cmp	r3, #64	@ 0x40
 8002cf8:	d027      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8002cfa:	2b40      	cmp	r3, #64	@ 0x40
 8002cfc:	d81f      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002cfe:	2b30      	cmp	r3, #48	@ 0x30
 8002d00:	d025      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8002d02:	2b30      	cmp	r3, #48	@ 0x30
 8002d04:	d81b      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002d06:	2b20      	cmp	r3, #32
 8002d08:	d00f      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8002d0a:	2b20      	cmp	r3, #32
 8002d0c:	d817      	bhi.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d022      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002d12:	2b10      	cmp	r3, #16
 8002d14:	d113      	bne.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d16:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d1a:	3308      	adds	r3, #8
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f004 fa7f 	bl	8007220 <RCCEx_PLL2_Config>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002d28:	e017      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002d2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d2e:	3330      	adds	r3, #48	@ 0x30
 8002d30:	4618      	mov	r0, r3
 8002d32:	f004 fb0d 	bl	8007350 <RCCEx_PLL3_Config>
 8002d36:	4603      	mov	r3, r0
 8002d38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002d3c:	e00d      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002d44:	e009      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002d46:	bf00      	nop
 8002d48:	e007      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002d4a:	bf00      	nop
 8002d4c:	e005      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002d4e:	bf00      	nop
 8002d50:	e003      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8002d52:	bf00      	nop
 8002d54:	44020c00 	.word	0x44020c00
        break;
 8002d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d5a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10d      	bne.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8002d62:	4baf      	ldr	r3, [pc, #700]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002d64:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d68:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002d6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d74:	4aaa      	ldr	r2, [pc, #680]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002d76:	430b      	orrs	r3, r1
 8002d78:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002d7c:	e003      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d7e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002d82:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d86:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002d92:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002d96:	2300      	movs	r3, #0
 8002d98:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002d9c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002da0:	460b      	mov	r3, r1
 8002da2:	4313      	orrs	r3, r2
 8002da4:	d055      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002da6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dae:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002db2:	d031      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8002db4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002db8:	d82a      	bhi.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002dba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dbe:	d02d      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8002dc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dc4:	d824      	bhi.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002dc6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dca:	d029      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8002dcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dd0:	d81e      	bhi.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002dd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002dd6:	d011      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8002dd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ddc:	d818      	bhi.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d020      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8002de2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002de6:	d113      	bne.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002de8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002dec:	3308      	adds	r3, #8
 8002dee:	4618      	mov	r0, r3
 8002df0:	f004 fa16 	bl	8007220 <RCCEx_PLL2_Config>
 8002df4:	4603      	mov	r3, r0
 8002df6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002dfa:	e014      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002dfc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e00:	3330      	adds	r3, #48	@ 0x30
 8002e02:	4618      	mov	r0, r3
 8002e04:	f004 faa4 	bl	8007350 <RCCEx_PLL3_Config>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002e0e:	e00a      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002e16:	e006      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002e18:	bf00      	nop
 8002e1a:	e004      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002e1c:	bf00      	nop
 8002e1e:	e002      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002e20:	bf00      	nop
 8002e22:	e000      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8002e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e26:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10d      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002e2e:	4b7c      	ldr	r3, [pc, #496]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e34:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e40:	4a77      	ldr	r2, [pc, #476]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002e42:	430b      	orrs	r3, r1
 8002e44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e48:	e003      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002e4e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002e5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e62:	2300      	movs	r3, #0
 8002e64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002e68:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	d03d      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002e72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002e7e:	d01b      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8002e80:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002e84:	d814      	bhi.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8002e86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e8a:	d017      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8002e8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e90:	d80e      	bhi.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d014      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8002e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e9a:	d109      	bne.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ea0:	3330      	adds	r3, #48	@ 0x30
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f004 fa54 	bl	8007350 <RCCEx_PLL3_Config>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002eae:	e008      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002eb6:	e004      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8002ec0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ec2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10d      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002eca:	4b55      	ldr	r3, [pc, #340]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002ecc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002ed0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002ed4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002edc:	4a50      	ldr	r2, [pc, #320]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002ede:	430b      	orrs	r3, r1
 8002ee0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002ee4:	e003      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ee6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002eea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002eee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002efa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002efe:	2300      	movs	r3, #0
 8002f00:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f04:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	d03d      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002f0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f16:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002f1a:	d01b      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8002f1c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002f20:	d814      	bhi.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8002f22:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002f26:	d017      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8002f28:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002f2c:	d80e      	bhi.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d014      	beq.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8002f32:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f36:	d109      	bne.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f38:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f3c:	3330      	adds	r3, #48	@ 0x30
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f004 fa06 	bl	8007350 <RCCEx_PLL3_Config>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002f4a:	e008      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002f52:	e004      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8002f54:	bf00      	nop
 8002f56:	e002      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8002f58:	bf00      	nop
 8002f5a:	e000      	b.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8002f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10d      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002f66:	4b2e      	ldr	r3, [pc, #184]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002f68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f6c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002f70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f78:	4a29      	ldr	r2, [pc, #164]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002f7a:	430b      	orrs	r3, r1
 8002f7c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002f80:	e003      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002f86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f92:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002f96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002fa0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	d040      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8002faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fb2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002fb6:	d01b      	beq.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8002fb8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002fbc:	d814      	bhi.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8002fbe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fc2:	d017      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8002fc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002fc8:	d80e      	bhi.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d014      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8002fce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fd2:	d109      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002fd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002fd8:	3330      	adds	r3, #48	@ 0x30
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f004 f9b8 	bl	8007350 <RCCEx_PLL3_Config>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 8002fe6:	e008      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8002fee:	e004      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8002ff0:	bf00      	nop
 8002ff2:	e002      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8002ff4:	bf00      	nop
 8002ff6:	e000      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8002ff8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ffa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d110      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003002:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003004:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003008:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800300c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003010:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003014:	4a02      	ldr	r2, [pc, #8]	@ (8003020 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003016:	430b      	orrs	r3, r1
 8003018:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800301c:	e006      	b.n	800302c <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800301e:	bf00      	nop
 8003020:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003024:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003028:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800302c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003034:	2100      	movs	r1, #0
 8003036:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 800303a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800303e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003042:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003046:	460b      	mov	r3, r1
 8003048:	4313      	orrs	r3, r2
 800304a:	d03d      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 800304c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003050:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003054:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003058:	d01b      	beq.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 800305a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800305e:	d814      	bhi.n	800308a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003060:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003064:	d017      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8003066:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800306a:	d80e      	bhi.n	800308a <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800306c:	2b00      	cmp	r3, #0
 800306e:	d014      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8003070:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003074:	d109      	bne.n	800308a <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003076:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800307a:	3330      	adds	r3, #48	@ 0x30
 800307c:	4618      	mov	r0, r3
 800307e:	f004 f967 	bl	8007350 <RCCEx_PLL3_Config>
 8003082:	4603      	mov	r3, r0
 8003084:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003088:	e008      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003090:	e004      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003092:	bf00      	nop
 8003094:	e002      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003096:	bf00      	nop
 8003098:	e000      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800309a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800309c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d10d      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80030a4:	4bbe      	ldr	r3, [pc, #760]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80030a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80030aa:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80030ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030b6:	4aba      	ldr	r2, [pc, #744]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80030b8:	430b      	orrs	r3, r1
 80030ba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80030be:	e003      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80030c4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80030c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80030d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030d8:	2300      	movs	r3, #0
 80030da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80030de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80030e2:	460b      	mov	r3, r1
 80030e4:	4313      	orrs	r3, r2
 80030e6:	d035      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80030e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80030ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80030f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030f4:	d015      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80030f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80030fa:	d80e      	bhi.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d012      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8003100:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003104:	d109      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003106:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800310a:	3330      	adds	r3, #48	@ 0x30
 800310c:	4618      	mov	r0, r3
 800310e:	f004 f91f 	bl	8007350 <RCCEx_PLL3_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003118:	e006      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003120:	e002      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003122:	bf00      	nop
 8003124:	e000      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003126:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003128:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10d      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8003130:	4b9b      	ldr	r3, [pc, #620]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003132:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003136:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800313a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800313e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003142:	4a97      	ldr	r2, [pc, #604]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003144:	430b      	orrs	r3, r1
 8003146:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800314a:	e003      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003150:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315c:	2100      	movs	r1, #0
 800315e:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8003162:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003166:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800316a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800316e:	460b      	mov	r3, r1
 8003170:	4313      	orrs	r3, r2
 8003172:	d00e      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003174:	4b8a      	ldr	r3, [pc, #552]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	4a89      	ldr	r2, [pc, #548]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800317a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800317e:	61d3      	str	r3, [r2, #28]
 8003180:	4b87      	ldr	r3, [pc, #540]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003182:	69d9      	ldr	r1, [r3, #28]
 8003184:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003188:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800318c:	4a84      	ldr	r2, [pc, #528]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800318e:	430b      	orrs	r3, r1
 8003190:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003192:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800319e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80031a2:	2300      	movs	r3, #0
 80031a4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80031a8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80031ac:	460b      	mov	r3, r1
 80031ae:	4313      	orrs	r3, r2
 80031b0:	d055      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80031b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80031ba:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80031be:	d031      	beq.n	8003224 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80031c0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80031c4:	d82a      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ca:	d02d      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80031cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031d0:	d824      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80031d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031d6:	d029      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80031d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031dc:	d81e      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80031de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e2:	d011      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80031e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031e8:	d818      	bhi.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d020      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80031ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031f2:	d113      	bne.n	800321c <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80031f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80031f8:	3308      	adds	r3, #8
 80031fa:	4618      	mov	r0, r3
 80031fc:	f004 f810 	bl	8007220 <RCCEx_PLL2_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003206:	e014      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003208:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800320c:	3330      	adds	r3, #48	@ 0x30
 800320e:	4618      	mov	r0, r3
 8003210:	f004 f89e 	bl	8007350 <RCCEx_PLL3_Config>
 8003214:	4603      	mov	r3, r0
 8003216:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800321a:	e00a      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003222:	e006      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003224:	bf00      	nop
 8003226:	e004      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003228:	bf00      	nop
 800322a:	e002      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800322c:	bf00      	nop
 800322e:	e000      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003230:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003232:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10d      	bne.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800323a:	4b59      	ldr	r3, [pc, #356]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800323c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003240:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003244:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003248:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800324c:	4a54      	ldr	r2, [pc, #336]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800324e:	430b      	orrs	r3, r1
 8003250:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003254:	e003      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003256:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800325a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800325e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003266:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800326a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800326e:	2300      	movs	r3, #0
 8003270:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003274:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003278:	460b      	mov	r3, r1
 800327a:	4313      	orrs	r3, r2
 800327c:	d055      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800327e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003282:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003286:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800328a:	d031      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 800328c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003290:	d82a      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8003292:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003296:	d02d      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8003298:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800329c:	d824      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800329e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032a2:	d029      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80032a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80032a8:	d81e      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80032aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ae:	d011      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80032b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032b4:	d818      	bhi.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d020      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80032ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032be:	d113      	bne.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80032c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032c4:	3308      	adds	r3, #8
 80032c6:	4618      	mov	r0, r3
 80032c8:	f003 ffaa 	bl	8007220 <RCCEx_PLL2_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80032d2:	e014      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80032d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80032d8:	3330      	adds	r3, #48	@ 0x30
 80032da:	4618      	mov	r0, r3
 80032dc:	f004 f838 	bl	8007350 <RCCEx_PLL3_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80032e6:	e00a      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80032ee:	e006      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80032f0:	bf00      	nop
 80032f2:	e004      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80032f4:	bf00      	nop
 80032f6:	e002      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80032f8:	bf00      	nop
 80032fa:	e000      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80032fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10d      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003306:	4b26      	ldr	r3, [pc, #152]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003308:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800330c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003310:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003314:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003318:	4a21      	ldr	r2, [pc, #132]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800331a:	430b      	orrs	r3, r1
 800331c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003320:	e003      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003322:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003326:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800332a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003332:	2100      	movs	r1, #0
 8003334:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8003338:	f003 0320 	and.w	r3, r3, #32
 800333c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003340:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003344:	460b      	mov	r3, r1
 8003346:	4313      	orrs	r3, r2
 8003348:	d057      	beq.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800334a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800334e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003352:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003356:	d033      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8003358:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800335c:	d82c      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800335e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003362:	d02f      	beq.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8003364:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003368:	d826      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800336a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800336e:	d02b      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8003370:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003374:	d820      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003376:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800337a:	d013      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800337c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003380:	d81a      	bhi.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003382:	2b00      	cmp	r3, #0
 8003384:	d022      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8003386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800338a:	d115      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800338c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003390:	3308      	adds	r3, #8
 8003392:	4618      	mov	r0, r3
 8003394:	f003 ff44 	bl	8007220 <RCCEx_PLL2_Config>
 8003398:	4603      	mov	r3, r0
 800339a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800339e:	e016      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80033a0:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80033a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033a8:	3330      	adds	r3, #48	@ 0x30
 80033aa:	4618      	mov	r0, r3
 80033ac:	f003 ffd0 	bl	8007350 <RCCEx_PLL3_Config>
 80033b0:	4603      	mov	r3, r0
 80033b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80033b6:	e00a      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80033be:	e006      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80033c0:	bf00      	nop
 80033c2:	e004      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80033c4:	bf00      	nop
 80033c6:	e002      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80033c8:	bf00      	nop
 80033ca:	e000      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80033cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10d      	bne.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80033d6:	4bbb      	ldr	r3, [pc, #748]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80033d8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80033dc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80033e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033e8:	4ab6      	ldr	r2, [pc, #728]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80033ea:	430b      	orrs	r3, r1
 80033ec:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80033f0:	e003      	b.n	80033fa <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80033f6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80033fa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80033fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003402:	2100      	movs	r1, #0
 8003404:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8003408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800340c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003410:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003414:	460b      	mov	r3, r1
 8003416:	4313      	orrs	r3, r2
 8003418:	d055      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800341a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800341e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003422:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8003426:	d031      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003428:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800342c:	d82a      	bhi.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800342e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003432:	d02d      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8003434:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003438:	d824      	bhi.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800343a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800343e:	d029      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8003440:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003444:	d81e      	bhi.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800344a:	d011      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 800344c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003450:	d818      	bhi.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8003456:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800345a:	d113      	bne.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800345c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003460:	3308      	adds	r3, #8
 8003462:	4618      	mov	r0, r3
 8003464:	f003 fedc 	bl	8007220 <RCCEx_PLL2_Config>
 8003468:	4603      	mov	r3, r0
 800346a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800346e:	e014      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003470:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003474:	3330      	adds	r3, #48	@ 0x30
 8003476:	4618      	mov	r0, r3
 8003478:	f003 ff6a 	bl	8007350 <RCCEx_PLL3_Config>
 800347c:	4603      	mov	r3, r0
 800347e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8003482:	e00a      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800348a:	e006      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800348c:	bf00      	nop
 800348e:	e004      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003490:	bf00      	nop
 8003492:	e002      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003494:	bf00      	nop
 8003496:	e000      	b.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003498:	bf00      	nop
    }

    if (ret == HAL_OK)
 800349a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10d      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80034a2:	4b88      	ldr	r3, [pc, #544]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80034a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80034a8:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80034ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034b0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034b4:	4a83      	ldr	r2, [pc, #524]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80034b6:	430b      	orrs	r3, r1
 80034b8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80034bc:	e003      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80034c2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80034c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ce:	2100      	movs	r1, #0
 80034d0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80034d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80034dc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80034e0:	460b      	mov	r3, r1
 80034e2:	4313      	orrs	r3, r2
 80034e4:	d055      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80034e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80034ea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80034ee:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80034f2:	d031      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80034f4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80034f8:	d82a      	bhi.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80034fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034fe:	d02d      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8003500:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003504:	d824      	bhi.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003506:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800350a:	d029      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 800350c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003510:	d81e      	bhi.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003516:	d011      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003518:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800351c:	d818      	bhi.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800351e:	2b00      	cmp	r3, #0
 8003520:	d020      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8003522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003526:	d113      	bne.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003528:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800352c:	3308      	adds	r3, #8
 800352e:	4618      	mov	r0, r3
 8003530:	f003 fe76 	bl	8007220 <RCCEx_PLL2_Config>
 8003534:	4603      	mov	r3, r0
 8003536:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800353a:	e014      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800353c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003540:	3330      	adds	r3, #48	@ 0x30
 8003542:	4618      	mov	r0, r3
 8003544:	f003 ff04 	bl	8007350 <RCCEx_PLL3_Config>
 8003548:	4603      	mov	r3, r0
 800354a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800354e:	e00a      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003556:	e006      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003558:	bf00      	nop
 800355a:	e004      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800355c:	bf00      	nop
 800355e:	e002      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003560:	bf00      	nop
 8003562:	e000      	b.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003566:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10d      	bne.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800356e:	4b55      	ldr	r3, [pc, #340]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003570:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003574:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003578:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800357c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003580:	4a50      	ldr	r2, [pc, #320]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003582:	430b      	orrs	r3, r1
 8003584:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003588:	e003      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800358a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800358e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8003592:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359a:	2100      	movs	r1, #0
 800359c:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80035a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80035a8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80035ac:	460b      	mov	r3, r1
 80035ae:	4313      	orrs	r3, r2
 80035b0:	d055      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80035b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80035ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035be:	d031      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80035c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035c4:	d82a      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80035c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ca:	d02d      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80035cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d0:	d824      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80035d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80035d6:	d029      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80035d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80035dc:	d81e      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80035de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035e2:	d011      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80035e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80035e8:	d818      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d020      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80035ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035f2:	d113      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80035f8:	3308      	adds	r3, #8
 80035fa:	4618      	mov	r0, r3
 80035fc:	f003 fe10 	bl	8007220 <RCCEx_PLL2_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003606:	e014      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003608:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800360c:	3330      	adds	r3, #48	@ 0x30
 800360e:	4618      	mov	r0, r3
 8003610:	f003 fe9e 	bl	8007350 <RCCEx_PLL3_Config>
 8003614:	4603      	mov	r3, r0
 8003616:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800361a:	e00a      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003622:	e006      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003624:	bf00      	nop
 8003626:	e004      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003628:	bf00      	nop
 800362a:	e002      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800362c:	bf00      	nop
 800362e:	e000      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003632:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10d      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800363a:	4b22      	ldr	r3, [pc, #136]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800363c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8003640:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003644:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003648:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800364c:	4a1d      	ldr	r2, [pc, #116]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800364e:	430b      	orrs	r3, r1
 8003650:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003654:	e003      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003656:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800365a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800365e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003666:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800366a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800366e:	2300      	movs	r3, #0
 8003670:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003674:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003678:	460b      	mov	r3, r1
 800367a:	4313      	orrs	r3, r2
 800367c:	d055      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800367e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003682:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003686:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800368a:	d035      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 800368c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003690:	d82e      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8003692:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003696:	d031      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003698:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800369c:	d828      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800369e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036a2:	d01b      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80036a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036a8:	d822      	bhi.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d003      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80036ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036b2:	d009      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80036b4:	e01c      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036b6:	4b03      	ldr	r3, [pc, #12]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ba:	4a02      	ldr	r2, [pc, #8]	@ (80036c4 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c0:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036c2:	e01c      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80036c4:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80036c8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036cc:	3308      	adds	r3, #8
 80036ce:	4618      	mov	r0, r3
 80036d0:	f003 fda6 	bl	8007220 <RCCEx_PLL2_Config>
 80036d4:	4603      	mov	r3, r0
 80036d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036da:	e010      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80036dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80036e0:	3330      	adds	r3, #48	@ 0x30
 80036e2:	4618      	mov	r0, r3
 80036e4:	f003 fe34 	bl	8007350 <RCCEx_PLL3_Config>
 80036e8:	4603      	mov	r3, r0
 80036ea:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80036ee:	e006      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80036f6:	e002      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80036f8:	bf00      	nop
 80036fa:	e000      	b.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80036fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003702:	2b00      	cmp	r3, #0
 8003704:	d10d      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003706:	4bc3      	ldr	r3, [pc, #780]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003708:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800370c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003710:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003714:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003718:	4abe      	ldr	r2, [pc, #760]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800371a:	430b      	orrs	r3, r1
 800371c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003720:	e003      	b.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003722:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003726:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800372a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003736:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800373a:	2300      	movs	r3, #0
 800373c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003740:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003744:	460b      	mov	r3, r1
 8003746:	4313      	orrs	r3, r2
 8003748:	d051      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800374a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800374e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003752:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003756:	d033      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003758:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800375c:	d82c      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800375e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003762:	d02d      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003764:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003768:	d826      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800376a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800376e:	d019      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8003770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003774:	d820      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003776:	2b00      	cmp	r3, #0
 8003778:	d003      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800377a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800377e:	d007      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8003780:	e01a      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003782:	4ba4      	ldr	r3, [pc, #656]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	4aa3      	ldr	r2, [pc, #652]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800378c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800378e:	e018      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003790:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003794:	3308      	adds	r3, #8
 8003796:	4618      	mov	r0, r3
 8003798:	f003 fd42 	bl	8007220 <RCCEx_PLL2_Config>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80037a2:	e00e      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80037a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037a8:	3330      	adds	r3, #48	@ 0x30
 80037aa:	4618      	mov	r0, r3
 80037ac:	f003 fdd0 	bl	8007350 <RCCEx_PLL3_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80037b6:	e004      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80037be:	e000      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80037c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10d      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80037ca:	4b92      	ldr	r3, [pc, #584]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80037cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80037d0:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80037d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037d8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80037dc:	4a8d      	ldr	r2, [pc, #564]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80037de:	430b      	orrs	r3, r1
 80037e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80037e4:	e003      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80037ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80037ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80037fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037fc:	2300      	movs	r3, #0
 80037fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003800:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003804:	460b      	mov	r3, r1
 8003806:	4313      	orrs	r3, r2
 8003808:	d032      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800380a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800380e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003812:	2b05      	cmp	r3, #5
 8003814:	d80f      	bhi.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8003816:	2b03      	cmp	r3, #3
 8003818:	d211      	bcs.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x146e>
 800381a:	2b01      	cmp	r3, #1
 800381c:	d911      	bls.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 800381e:	2b02      	cmp	r3, #2
 8003820:	d109      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003822:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003826:	3308      	adds	r3, #8
 8003828:	4618      	mov	r0, r3
 800382a:	f003 fcf9 	bl	8007220 <RCCEx_PLL2_Config>
 800382e:	4603      	mov	r3, r0
 8003830:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003834:	e006      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800383c:	e002      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 800383e:	bf00      	nop
 8003840:	e000      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003842:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003844:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10d      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800384c:	4b71      	ldr	r3, [pc, #452]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800384e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003852:	f023 0107 	bic.w	r1, r3, #7
 8003856:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800385a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800385e:	4a6d      	ldr	r2, [pc, #436]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003860:	430b      	orrs	r3, r1
 8003862:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003866:	e003      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003868:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800386c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003870:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003878:	2100      	movs	r1, #0
 800387a:	6739      	str	r1, [r7, #112]	@ 0x70
 800387c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003880:	677b      	str	r3, [r7, #116]	@ 0x74
 8003882:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003886:	460b      	mov	r3, r1
 8003888:	4313      	orrs	r3, r2
 800388a:	d024      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800388c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003890:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003894:	2b00      	cmp	r3, #0
 8003896:	d005      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003898:	2b08      	cmp	r3, #8
 800389a:	d005      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80038a2:	e002      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80038a4:	bf00      	nop
 80038a6:	e000      	b.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 80038a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10d      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80038b2:	4b58      	ldr	r3, [pc, #352]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80038b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80038b8:	f023 0108 	bic.w	r1, r3, #8
 80038bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80038c4:	4a53      	ldr	r2, [pc, #332]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80038c6:	430b      	orrs	r3, r1
 80038c8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80038cc:	e003      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ce:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80038d2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80038da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038de:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80038e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038e4:	2300      	movs	r3, #0
 80038e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038e8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80038ec:	460b      	mov	r3, r1
 80038ee:	4313      	orrs	r3, r2
 80038f0:	f000 80b9 	beq.w	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80038f4:	4b48      	ldr	r3, [pc, #288]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	4a47      	ldr	r2, [pc, #284]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80038fa:	f043 0301 	orr.w	r3, r3, #1
 80038fe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003900:	f7fd f9ec 	bl	8000cdc <HAL_GetTick>
 8003904:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003908:	e00b      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800390a:	f7fd f9e7 	bl	8000cdc <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d903      	bls.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003920:	e005      	b.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003922:	4b3d      	ldr	r3, [pc, #244]	@ (8003a18 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0ed      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 800392e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003932:	2b00      	cmp	r3, #0
 8003934:	f040 8093 	bne.w	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003938:	4b36      	ldr	r3, [pc, #216]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800393a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800393e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003942:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003946:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800394a:	2b00      	cmp	r3, #0
 800394c:	d023      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 800394e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003952:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 8003956:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800395a:	4293      	cmp	r3, r2
 800395c:	d01b      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800395e:	4b2d      	ldr	r3, [pc, #180]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003960:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003964:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003968:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800396c:	4b29      	ldr	r3, [pc, #164]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800396e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003972:	4a28      	ldr	r2, [pc, #160]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003974:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003978:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800397c:	4b25      	ldr	r3, [pc, #148]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800397e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003982:	4a24      	ldr	r2, [pc, #144]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003988:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800398c:	4a21      	ldr	r2, [pc, #132]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800398e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003992:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003996:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d019      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7fd f99b 	bl	8000cdc <HAL_GetTick>
 80039a6:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039aa:	e00d      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ac:	f7fd f996 	bl	8000cdc <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80039b6:	1ad2      	subs	r2, r2, r3
 80039b8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80039bc:	429a      	cmp	r2, r3
 80039be:	d903      	bls.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 80039c6:	e006      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039c8:	4b12      	ldr	r3, [pc, #72]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d0ea      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 80039d6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d13a      	bne.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80039de:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039e2:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80039e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039ee:	d115      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80039f0:	4b08      	ldr	r3, [pc, #32]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039f2:	69db      	ldr	r3, [r3, #28]
 80039f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80039f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80039fc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003a00:	091b      	lsrs	r3, r3, #4
 8003a02:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003a06:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003a0a:	4a02      	ldr	r2, [pc, #8]	@ (8003a14 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	61d3      	str	r3, [r2, #28]
 8003a10:	e00a      	b.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003a12:	bf00      	nop
 8003a14:	44020c00 	.word	0x44020c00
 8003a18:	44020800 	.word	0x44020800
 8003a1c:	4b9f      	ldr	r3, [pc, #636]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a1e:	69db      	ldr	r3, [r3, #28]
 8003a20:	4a9e      	ldr	r2, [pc, #632]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a26:	61d3      	str	r3, [r2, #28]
 8003a28:	4b9c      	ldr	r3, [pc, #624]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a2e:	4a9b      	ldr	r2, [pc, #620]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a38:	4b98      	ldr	r3, [pc, #608]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a3a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8003a3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a42:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003a46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a4a:	4a94      	ldr	r2, [pc, #592]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003a4c:	430b      	orrs	r3, r1
 8003a4e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003a52:	e008      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a58:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8003a5c:	e003      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003a62:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003a66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8003a72:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a74:	2300      	movs	r3, #0
 8003a76:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a78:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	d035      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003a82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003a86:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003a8a:	2b30      	cmp	r3, #48	@ 0x30
 8003a8c:	d014      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003a8e:	2b30      	cmp	r3, #48	@ 0x30
 8003a90:	d80e      	bhi.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003a92:	2b20      	cmp	r3, #32
 8003a94:	d012      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003a96:	2b20      	cmp	r3, #32
 8003a98:	d80a      	bhi.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d010      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003a9e:	2b10      	cmp	r3, #16
 8003aa0:	d106      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aa2:	4b7e      	ldr	r3, [pc, #504]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa6:	4a7d      	ldr	r2, [pc, #500]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aac:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003aae:	e008      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003ab6:	e004      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ab8:	bf00      	nop
 8003aba:	e002      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003abc:	bf00      	nop
 8003abe:	e000      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10d      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003aca:	4b74      	ldr	r3, [pc, #464]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003acc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003ad0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003ad4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ad8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003adc:	4a6f      	ldr	r2, [pc, #444]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ade:	430b      	orrs	r3, r1
 8003ae0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003ae4:	e003      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003aea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003aee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af6:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003afa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003afc:	2300      	movs	r3, #0
 8003afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b00:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b04:	460b      	mov	r3, r1
 8003b06:	4313      	orrs	r3, r2
 8003b08:	d033      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003b0a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b0e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003b16:	2b40      	cmp	r3, #64	@ 0x40
 8003b18:	d007      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003b1a:	e010      	b.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b1c:	4b5f      	ldr	r3, [pc, #380]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b20:	4a5e      	ldr	r2, [pc, #376]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b26:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003b28:	e00d      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003b2a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b2e:	3308      	adds	r3, #8
 8003b30:	4618      	mov	r0, r3
 8003b32:	f003 fb75 	bl	8007220 <RCCEx_PLL2_Config>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003b3c:	e003      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b46:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d10d      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003b4e:	4b53      	ldr	r3, [pc, #332]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b54:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003b58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b5c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8003b60:	4a4e      	ldr	r2, [pc, #312]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003b62:	430b      	orrs	r3, r1
 8003b64:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003b68:	e003      	b.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003b6e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003b72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003b7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b80:	2300      	movs	r3, #0
 8003b82:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b84:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003b88:	460b      	mov	r3, r1
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	d033      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003b8e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003b92:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003b9a:	2b80      	cmp	r3, #128	@ 0x80
 8003b9c:	d007      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003b9e:	e010      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba4:	4a3d      	ldr	r2, [pc, #244]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ba6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003baa:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003bac:	e00d      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003bae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bb2:	3308      	adds	r3, #8
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f003 fb33 	bl	8007220 <RCCEx_PLL2_Config>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003bc0:	e003      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003bc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bca:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10d      	bne.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003bd2:	4b32      	ldr	r3, [pc, #200]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003bd4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003bd8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8003bdc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003be0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8003be4:	4a2d      	ldr	r2, [pc, #180]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003be6:	430b      	orrs	r3, r1
 8003be8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8003bec:	e003      	b.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bee:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003bf2:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003bf6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfe:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c04:	2300      	movs	r3, #0
 8003c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c08:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	d04a      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003c12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d827      	bhi.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8003c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8003c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c24:	08003c39 	.word	0x08003c39
 8003c28:	08003c47 	.word	0x08003c47
 8003c2c:	08003c5b 	.word	0x08003c5b
 8003c30:	08003c77 	.word	0x08003c77
 8003c34:	08003c77 	.word	0x08003c77
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c38:	4b18      	ldr	r3, [pc, #96]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c3c:	4a17      	ldr	r2, [pc, #92]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c42:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003c44:	e018      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003c46:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c4a:	3308      	adds	r3, #8
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f003 fae7 	bl	8007220 <RCCEx_PLL2_Config>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003c58:	e00e      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003c5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c5e:	3330      	adds	r3, #48	@ 0x30
 8003c60:	4618      	mov	r0, r3
 8003c62:	f003 fb75 	bl	8007350 <RCCEx_PLL3_Config>
 8003c66:	4603      	mov	r3, r0
 8003c68:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003c6c:	e004      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003c74:	e000      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8003c76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d10f      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c86:	f023 0107 	bic.w	r1, r3, #7
 8003c8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003c92:	4a02      	ldr	r2, [pc, #8]	@ (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c94:	430b      	orrs	r3, r1
 8003c96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003c9a:	e005      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8003c9c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003ca4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003ca8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003cb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003cba:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	f000 8081 	beq.w	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003cc6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003cca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	d85f      	bhi.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8003cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8003cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd8:	08003d5d 	.word	0x08003d5d
 8003cdc:	08003d93 	.word	0x08003d93
 8003ce0:	08003d93 	.word	0x08003d93
 8003ce4:	08003d93 	.word	0x08003d93
 8003ce8:	08003d93 	.word	0x08003d93
 8003cec:	08003d93 	.word	0x08003d93
 8003cf0:	08003d93 	.word	0x08003d93
 8003cf4:	08003d93 	.word	0x08003d93
 8003cf8:	08003d6b 	.word	0x08003d6b
 8003cfc:	08003d93 	.word	0x08003d93
 8003d00:	08003d93 	.word	0x08003d93
 8003d04:	08003d93 	.word	0x08003d93
 8003d08:	08003d93 	.word	0x08003d93
 8003d0c:	08003d93 	.word	0x08003d93
 8003d10:	08003d93 	.word	0x08003d93
 8003d14:	08003d93 	.word	0x08003d93
 8003d18:	08003d7f 	.word	0x08003d7f
 8003d1c:	08003d93 	.word	0x08003d93
 8003d20:	08003d93 	.word	0x08003d93
 8003d24:	08003d93 	.word	0x08003d93
 8003d28:	08003d93 	.word	0x08003d93
 8003d2c:	08003d93 	.word	0x08003d93
 8003d30:	08003d93 	.word	0x08003d93
 8003d34:	08003d93 	.word	0x08003d93
 8003d38:	08003d9b 	.word	0x08003d9b
 8003d3c:	08003d93 	.word	0x08003d93
 8003d40:	08003d93 	.word	0x08003d93
 8003d44:	08003d93 	.word	0x08003d93
 8003d48:	08003d93 	.word	0x08003d93
 8003d4c:	08003d93 	.word	0x08003d93
 8003d50:	08003d93 	.word	0x08003d93
 8003d54:	08003d93 	.word	0x08003d93
 8003d58:	08003d9b 	.word	0x08003d9b
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d5c:	4bab      	ldr	r3, [pc, #684]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d60:	4aaa      	ldr	r2, [pc, #680]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003d62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003d68:	e018      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d6a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d6e:	3308      	adds	r3, #8
 8003d70:	4618      	mov	r0, r3
 8003d72:	f003 fa55 	bl	8007220 <RCCEx_PLL2_Config>
 8003d76:	4603      	mov	r3, r0
 8003d78:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003d7c:	e00e      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003d7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003d82:	3330      	adds	r3, #48	@ 0x30
 8003d84:	4618      	mov	r0, r3
 8003d86:	f003 fae3 	bl	8007350 <RCCEx_PLL3_Config>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003d90:	e004      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003d98:	e000      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8003d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d9c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10d      	bne.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003da4:	4b99      	ldr	r3, [pc, #612]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003daa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003dae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003db2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003db6:	4a95      	ldr	r2, [pc, #596]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003db8:	430b      	orrs	r3, r1
 8003dba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003dbe:	e003      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dc0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003dc4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003dc8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003dda:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003dde:	460b      	mov	r3, r1
 8003de0:	4313      	orrs	r3, r2
 8003de2:	d04e      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003de4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003de8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003df0:	d02e      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8003df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003df6:	d827      	bhi.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003df8:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dfa:	d02b      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8003dfc:	2bc0      	cmp	r3, #192	@ 0xc0
 8003dfe:	d823      	bhi.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003e00:	2b80      	cmp	r3, #128	@ 0x80
 8003e02:	d017      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8003e04:	2b80      	cmp	r3, #128	@ 0x80
 8003e06:	d81f      	bhi.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8003e0c:	2b40      	cmp	r3, #64	@ 0x40
 8003e0e:	d007      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 8003e10:	e01a      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e12:	4b7e      	ldr	r3, [pc, #504]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e16:	4a7d      	ldr	r2, [pc, #500]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003e18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e1c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003e1e:	e01a      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e24:	3308      	adds	r3, #8
 8003e26:	4618      	mov	r0, r3
 8003e28:	f003 f9fa 	bl	8007220 <RCCEx_PLL2_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003e32:	e010      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e38:	3330      	adds	r3, #48	@ 0x30
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f003 fa88 	bl	8007350 <RCCEx_PLL3_Config>
 8003e40:	4603      	mov	r3, r0
 8003e42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003e46:	e006      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003e4e:	e002      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8003e50:	bf00      	nop
 8003e52:	e000      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8003e54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e56:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10d      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003e5e:	4b6b      	ldr	r3, [pc, #428]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e64:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003e68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e70:	4a66      	ldr	r2, [pc, #408]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003e72:	430b      	orrs	r3, r1
 8003e74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003e78:	e003      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003e7e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8003e82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003e8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e90:	2300      	movs	r3, #0
 8003e92:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e94:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	d055      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8003e9e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ea2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003ea6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003eaa:	d031      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8003eac:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003eb0:	d82a      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8003eb2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eb6:	d02d      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 8003eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ebc:	d824      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8003ebe:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ec2:	d029      	beq.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8003ec4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ec8:	d81e      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8003eca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ece:	d011      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8003ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed4:	d818      	bhi.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d020      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 8003eda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ede:	d113      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003ee0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ee4:	3308      	adds	r3, #8
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f003 f99a 	bl	8007220 <RCCEx_PLL2_Config>
 8003eec:	4603      	mov	r3, r0
 8003eee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003ef2:	e014      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003ef4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ef8:	3330      	adds	r3, #48	@ 0x30
 8003efa:	4618      	mov	r0, r3
 8003efc:	f003 fa28 	bl	8007350 <RCCEx_PLL3_Config>
 8003f00:	4603      	mov	r3, r0
 8003f02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8003f06:	e00a      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003f0e:	e006      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8003f10:	bf00      	nop
 8003f12:	e004      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8003f14:	bf00      	nop
 8003f16:	e002      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8003f18:	bf00      	nop
 8003f1a:	e000      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8003f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f1e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10d      	bne.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8003f26:	4b39      	ldr	r3, [pc, #228]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f2c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8003f30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f34:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8003f38:	4a34      	ldr	r2, [pc, #208]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f3a:	430b      	orrs	r3, r1
 8003f3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003f40:	e003      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f42:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003f46:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8003f4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f58:	2300      	movs	r3, #0
 8003f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f5c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003f60:	460b      	mov	r3, r1
 8003f62:	4313      	orrs	r3, r2
 8003f64:	d058      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8003f66:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003f6e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003f72:	d031      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8003f74:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003f78:	d82a      	bhi.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8003f7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f7e:	d02d      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8003f80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f84:	d824      	bhi.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8003f86:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f8a:	d029      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8003f8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003f90:	d81e      	bhi.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8003f92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f96:	d011      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8003f98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f9c:	d818      	bhi.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d020      	beq.n	8003fe4 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8003fa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa6:	d113      	bne.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003fa8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fac:	3308      	adds	r3, #8
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f003 f936 	bl	8007220 <RCCEx_PLL2_Config>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8003fba:	e014      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003fbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003fc0:	3330      	adds	r3, #48	@ 0x30
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f003 f9c4 	bl	8007350 <RCCEx_PLL3_Config>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8003fd6:	e006      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8003fd8:	bf00      	nop
 8003fda:	e004      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8003fdc:	bf00      	nop
 8003fde:	e002      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8003fe0:	bf00      	nop
 8003fe2:	e000      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 8003fe4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fe6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d110      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8003fee:	4b07      	ldr	r3, [pc, #28]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ff4:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003ff8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ffc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004000:	4902      	ldr	r1, [pc, #8]	@ (800400c <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8004008:	e006      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 800400a:	bf00      	nop
 800400c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004010:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004014:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004018:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800401c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004020:	2100      	movs	r1, #0
 8004022:	6239      	str	r1, [r7, #32]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
 800402a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800402e:	460b      	mov	r3, r1
 8004030:	4313      	orrs	r3, r2
 8004032:	d055      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8004034:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004038:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800403c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004040:	d031      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8004042:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8004046:	d82a      	bhi.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004048:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800404c:	d02d      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800404e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004052:	d824      	bhi.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004054:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8004058:	d029      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 800405a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800405e:	d81e      	bhi.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004064:	d011      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8004066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800406a:	d818      	bhi.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800406c:	2b00      	cmp	r3, #0
 800406e:	d020      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8004070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004074:	d113      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004076:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800407a:	3308      	adds	r3, #8
 800407c:	4618      	mov	r0, r3
 800407e:	f003 f8cf 	bl	8007220 <RCCEx_PLL2_Config>
 8004082:	4603      	mov	r3, r0
 8004084:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004088:	e014      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800408a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800408e:	3330      	adds	r3, #48	@ 0x30
 8004090:	4618      	mov	r0, r3
 8004092:	f003 f95d 	bl	8007350 <RCCEx_PLL3_Config>
 8004096:	4603      	mov	r3, r0
 8004098:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800409c:	e00a      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80040a4:	e006      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80040a6:	bf00      	nop
 80040a8:	e004      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80040aa:	bf00      	nop
 80040ac:	e002      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80040ae:	bf00      	nop
 80040b0:	e000      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80040b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10d      	bne.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80040bc:	4b88      	ldr	r3, [pc, #544]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80040be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040c2:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 80040c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80040ce:	4984      	ldr	r1, [pc, #528]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80040d6:	e003      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80040dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80040e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80040e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e8:	2100      	movs	r1, #0
 80040ea:	61b9      	str	r1, [r7, #24]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	61fb      	str	r3, [r7, #28]
 80040f2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80040f6:	460b      	mov	r3, r1
 80040f8:	4313      	orrs	r3, r2
 80040fa:	d03d      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80040fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004100:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004104:	2b03      	cmp	r3, #3
 8004106:	d81c      	bhi.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004108:	a201      	add	r2, pc, #4	@ (adr r2, 8004110 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 800410a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800410e:	bf00      	nop
 8004110:	0800414b 	.word	0x0800414b
 8004114:	08004121 	.word	0x08004121
 8004118:	0800412f 	.word	0x0800412f
 800411c:	0800414b 	.word	0x0800414b
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004120:	4b6f      	ldr	r3, [pc, #444]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	4a6e      	ldr	r2, [pc, #440]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800412a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800412c:	e00e      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800412e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004132:	3308      	adds	r3, #8
 8004134:	4618      	mov	r0, r3
 8004136:	f003 f873 	bl	8007220 <RCCEx_PLL2_Config>
 800413a:	4603      	mov	r3, r0
 800413c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8004140:	e004      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004148:	e000      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 800414a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800414c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10d      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004154:	4b62      	ldr	r3, [pc, #392]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004156:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800415a:	f023 0203 	bic.w	r2, r3, #3
 800415e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004162:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004166:	495e      	ldr	r1, [pc, #376]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004168:	4313      	orrs	r3, r2
 800416a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800416e:	e003      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004170:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004174:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004178:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	2100      	movs	r1, #0
 8004182:	6139      	str	r1, [r7, #16]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800418e:	460b      	mov	r3, r1
 8004190:	4313      	orrs	r3, r2
 8004192:	d03a      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004194:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004198:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800419c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a0:	d00e      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 80041a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a6:	d815      	bhi.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d017      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80041ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041b0:	d110      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041b2:	4b4b      	ldr	r3, [pc, #300]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	4a4a      	ldr	r2, [pc, #296]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80041b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041bc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80041be:	e00e      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041c4:	3308      	adds	r3, #8
 80041c6:	4618      	mov	r0, r3
 80041c8:	f003 f82a 	bl	8007220 <RCCEx_PLL2_Config>
 80041cc:	4603      	mov	r3, r0
 80041ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80041d2:	e004      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80041da:	e000      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80041dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041de:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10d      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80041e6:	4b3e      	ldr	r3, [pc, #248]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80041e8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80041f4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80041f8:	4939      	ldr	r1, [pc, #228]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8004200:	e003      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004202:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004206:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800420a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	2100      	movs	r1, #0
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	f003 0310 	and.w	r3, r3, #16
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004220:	460b      	mov	r3, r1
 8004222:	4313      	orrs	r3, r2
 8004224:	d038      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004226:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800422a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800422e:	2b30      	cmp	r3, #48	@ 0x30
 8004230:	d01b      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8004232:	2b30      	cmp	r3, #48	@ 0x30
 8004234:	d815      	bhi.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8004236:	2b10      	cmp	r3, #16
 8004238:	d002      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 800423a:	2b20      	cmp	r3, #32
 800423c:	d007      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800423e:	e010      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004240:	4b27      	ldr	r3, [pc, #156]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004244:	4a26      	ldr	r2, [pc, #152]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800424a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 800424c:	e00e      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800424e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004252:	3330      	adds	r3, #48	@ 0x30
 8004254:	4618      	mov	r0, r3
 8004256:	f003 f87b 	bl	8007350 <RCCEx_PLL3_Config>
 800425a:	4603      	mov	r3, r0
 800425c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8004260:	e004      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004268:	e000      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 800426a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004270:	2b00      	cmp	r3, #0
 8004272:	d10d      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004274:	4b1a      	ldr	r3, [pc, #104]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004276:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800427a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800427e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004282:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004286:	4916      	ldr	r1, [pc, #88]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800428e:	e003      	b.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004290:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004294:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004298:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800429c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a0:	2100      	movs	r1, #0
 80042a2:	6039      	str	r1, [r7, #0]
 80042a4:	f003 0308 	and.w	r3, r3, #8
 80042a8:	607b      	str	r3, [r7, #4]
 80042aa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80042ae:	460b      	mov	r3, r1
 80042b0:	4313      	orrs	r3, r2
 80042b2:	d00c      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80042b4:	4b0a      	ldr	r3, [pc, #40]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042ba:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042be:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80042c2:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 80042c6:	4906      	ldr	r1, [pc, #24]	@ (80042e0 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 80042ce:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 80042d8:	46bd      	mov	sp, r7
 80042da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042de:	bf00      	nop
 80042e0:	44020c00 	.word	0x44020c00

080042e4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b08b      	sub	sp, #44	@ 0x2c
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80042ec:	4bae      	ldr	r3, [pc, #696]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042f4:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80042f6:	4bac      	ldr	r3, [pc, #688]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	f003 0303 	and.w	r3, r3, #3
 80042fe:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004300:	4ba9      	ldr	r3, [pc, #676]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004304:	0a1b      	lsrs	r3, r3, #8
 8004306:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800430a:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800430c:	4ba6      	ldr	r3, [pc, #664]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800430e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8004318:	4ba3      	ldr	r3, [pc, #652]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800431a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431c:	08db      	lsrs	r3, r3, #3
 800431e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	fb02 f303 	mul.w	r3, r2, r3
 8004328:	ee07 3a90 	vmov	s15, r3
 800432c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004330:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 8126 	beq.w	8004588 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	2b03      	cmp	r3, #3
 8004340:	d053      	beq.n	80043ea <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	2b03      	cmp	r3, #3
 8004346:	d86f      	bhi.n	8004428 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d003      	beq.n	8004356 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d02b      	beq.n	80043ac <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8004354:	e068      	b.n	8004428 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004356:	4b94      	ldr	r3, [pc, #592]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	08db      	lsrs	r3, r3, #3
 800435c:	f003 0303 	and.w	r3, r3, #3
 8004360:	4a92      	ldr	r2, [pc, #584]	@ (80045ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004362:	fa22 f303 	lsr.w	r3, r2, r3
 8004366:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	ee07 3a90 	vmov	s15, r3
 8004378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004380:	6a3b      	ldr	r3, [r7, #32]
 8004382:	ee07 3a90 	vmov	s15, r3
 8004386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800438a:	ed97 6a04 	vldr	s12, [r7, #16]
 800438e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80045b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800439a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800439e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043a6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80043aa:	e068      	b.n	800447e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	ee07 3a90 	vmov	s15, r3
 80043b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043b6:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80045b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 80043ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	ee07 3a90 	vmov	s15, r3
 80043c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043c8:	ed97 6a04 	vldr	s12, [r7, #16]
 80043cc:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80045b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80043d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80043e8:	e049      	b.n	800447e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	ee07 3a90 	vmov	s15, r3
 80043f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80045b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80043f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043fc:	6a3b      	ldr	r3, [r7, #32]
 80043fe:	ee07 3a90 	vmov	s15, r3
 8004402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004406:	ed97 6a04 	vldr	s12, [r7, #16]
 800440a:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80045b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800440e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800441a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800441e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004422:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004426:	e02a      	b.n	800447e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004428:	4b5f      	ldr	r3, [pc, #380]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	08db      	lsrs	r3, r3, #3
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	4a5e      	ldr	r2, [pc, #376]	@ (80045ac <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8004434:	fa22 f303 	lsr.w	r3, r2, r3
 8004438:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	ee07 3a90 	vmov	s15, r3
 8004440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	ee07 3a90 	vmov	s15, r3
 800444a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800444e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	ee07 3a90 	vmov	s15, r3
 8004458:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800445c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004460:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80045b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8004464:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004468:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800446c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004470:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004478:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800447c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800447e:	4b4a      	ldr	r3, [pc, #296]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004486:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800448a:	d121      	bne.n	80044d0 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800448c:	4b46      	ldr	r3, [pc, #280]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800448e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004490:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d017      	beq.n	80044c8 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004498:	4b43      	ldr	r3, [pc, #268]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800449a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800449c:	0a5b      	lsrs	r3, r3, #9
 800449e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044a2:	ee07 3a90 	vmov	s15, r3
 80044a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 80044aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044ae:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80044b2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80044b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044be:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	601a      	str	r2, [r3, #0]
 80044c6:	e006      	b.n	80044d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	e002      	b.n	80044d6 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80044d6:	4b34      	ldr	r3, [pc, #208]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044e2:	d121      	bne.n	8004528 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80044e4:	4b30      	ldr	r3, [pc, #192]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d017      	beq.n	8004520 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80044f0:	4b2d      	ldr	r3, [pc, #180]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80044f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f4:	0c1b      	lsrs	r3, r3, #16
 80044f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044fa:	ee07 3a90 	vmov	s15, r3
 80044fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8004502:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004506:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800450a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800450e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004516:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	605a      	str	r2, [r3, #4]
 800451e:	e006      	b.n	800452e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	e002      	b.n	800452e <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800452e:	4b1e      	ldr	r3, [pc, #120]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004536:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800453a:	d121      	bne.n	8004580 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800453c:	4b1a      	ldr	r3, [pc, #104]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800453e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004540:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004544:	2b00      	cmp	r3, #0
 8004546:	d017      	beq.n	8004578 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004548:	4b17      	ldr	r3, [pc, #92]	@ (80045a8 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800454a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454c:	0e1b      	lsrs	r3, r3, #24
 800454e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004552:	ee07 3a90 	vmov	s15, r3
 8004556:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800455a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800455e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8004562:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800456a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800456e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004576:	e010      	b.n	800459a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	609a      	str	r2, [r3, #8]
}
 800457e:	e00c      	b.n	800459a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	609a      	str	r2, [r3, #8]
}
 8004586:	e008      	b.n	800459a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	609a      	str	r2, [r3, #8]
}
 800459a:	bf00      	nop
 800459c:	372c      	adds	r7, #44	@ 0x2c
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	44020c00 	.word	0x44020c00
 80045ac:	03d09000 	.word	0x03d09000
 80045b0:	46000000 	.word	0x46000000
 80045b4:	4a742400 	.word	0x4a742400
 80045b8:	4bbebc20 	.word	0x4bbebc20

080045bc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 80045bc:	b480      	push	{r7}
 80045be:	b08b      	sub	sp, #44	@ 0x2c
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80045c4:	4bae      	ldr	r3, [pc, #696]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045cc:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80045ce:	4bac      	ldr	r3, [pc, #688]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80045d8:	4ba9      	ldr	r3, [pc, #676]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	0a1b      	lsrs	r3, r3, #8
 80045de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045e2:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80045e4:	4ba6      	ldr	r3, [pc, #664]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e8:	091b      	lsrs	r3, r3, #4
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80045f0:	4ba3      	ldr	r3, [pc, #652]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	08db      	lsrs	r3, r3, #3
 80045f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	fb02 f303 	mul.w	r3, r2, r3
 8004600:	ee07 3a90 	vmov	s15, r3
 8004604:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004608:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	2b00      	cmp	r3, #0
 8004610:	f000 8126 	beq.w	8004860 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2b03      	cmp	r3, #3
 8004618:	d053      	beq.n	80046c2 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	2b03      	cmp	r3, #3
 800461e:	d86f      	bhi.n	8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d003      	beq.n	800462e <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d02b      	beq.n	8004684 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800462c:	e068      	b.n	8004700 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800462e:	4b94      	ldr	r3, [pc, #592]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	08db      	lsrs	r3, r3, #3
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	4a92      	ldr	r2, [pc, #584]	@ (8004884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800463a:	fa22 f303 	lsr.w	r3, r2, r3
 800463e:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	ee07 3a90 	vmov	s15, r3
 8004646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	ee07 3a90 	vmov	s15, r3
 8004650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004654:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004662:	ed97 6a04 	vldr	s12, [r7, #16]
 8004666:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800466a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800466e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800467e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004682:	e068      	b.n	8004756 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	ee07 3a90 	vmov	s15, r3
 800468a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800468e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800488c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8004692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	ee07 3a90 	vmov	s15, r3
 800469c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046a0:	ed97 6a04 	vldr	s12, [r7, #16]
 80046a4:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80046a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046bc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80046c0:	e049      	b.n	8004756 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80046c2:	69bb      	ldr	r3, [r7, #24]
 80046c4:	ee07 3a90 	vmov	s15, r3
 80046c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046cc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004890 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 80046d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046d4:	6a3b      	ldr	r3, [r7, #32]
 80046d6:	ee07 3a90 	vmov	s15, r3
 80046da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046de:	ed97 6a04 	vldr	s12, [r7, #16]
 80046e2:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80046e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046fa:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80046fe:	e02a      	b.n	8004756 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004700:	4b5f      	ldr	r3, [pc, #380]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	08db      	lsrs	r3, r3, #3
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	4a5e      	ldr	r2, [pc, #376]	@ (8004884 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
 8004710:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	ee07 3a90 	vmov	s15, r3
 8004718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	ee07 3a90 	vmov	s15, r3
 8004722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800472a:	6a3b      	ldr	r3, [r7, #32]
 800472c:	ee07 3a90 	vmov	s15, r3
 8004730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004734:	ed97 6a04 	vldr	s12, [r7, #16]
 8004738:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004888 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800473c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004740:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004744:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004748:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800474c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004750:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004754:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004756:	4b4a      	ldr	r3, [pc, #296]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800475e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004762:	d121      	bne.n	80047a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004764:	4b46      	ldr	r3, [pc, #280]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004768:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d017      	beq.n	80047a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004770:	4b43      	ldr	r3, [pc, #268]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004774:	0a5b      	lsrs	r3, r3, #9
 8004776:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800477a:	ee07 3a90 	vmov	s15, r3
 800477e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8004782:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004786:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800478a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800478e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004796:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	e006      	b.n	80047ae <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	e002      	b.n	80047ae <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80047ae:	4b34      	ldr	r3, [pc, #208]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047ba:	d121      	bne.n	8004800 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80047bc:	4b30      	ldr	r3, [pc, #192]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d017      	beq.n	80047f8 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80047c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80047ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047cc:	0c1b      	lsrs	r3, r3, #16
 80047ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047d2:	ee07 3a90 	vmov	s15, r3
 80047d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 80047da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047de:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80047e2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80047e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ee:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	e006      	b.n	8004806 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	605a      	str	r2, [r3, #4]
 80047fe:	e002      	b.n	8004806 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004806:	4b1e      	ldr	r3, [pc, #120]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800480e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004812:	d121      	bne.n	8004858 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004814:	4b1a      	ldr	r3, [pc, #104]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004818:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d017      	beq.n	8004850 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004820:	4b17      	ldr	r3, [pc, #92]	@ (8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8004822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004824:	0e1b      	lsrs	r3, r3, #24
 8004826:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8004832:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004836:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800483a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800483e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004846:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800484e:	e010      	b.n	8004872 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	609a      	str	r2, [r3, #8]
}
 8004856:	e00c      	b.n	8004872 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	609a      	str	r2, [r3, #8]
}
 800485e:	e008      	b.n	8004872 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	609a      	str	r2, [r3, #8]
}
 8004872:	bf00      	nop
 8004874:	372c      	adds	r7, #44	@ 0x2c
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	44020c00 	.word	0x44020c00
 8004884:	03d09000 	.word	0x03d09000
 8004888:	46000000 	.word	0x46000000
 800488c:	4a742400 	.word	0x4a742400
 8004890:	4bbebc20 	.word	0x4bbebc20

08004894 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8004894:	b480      	push	{r7}
 8004896:	b08b      	sub	sp, #44	@ 0x2c
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800489c:	4bae      	ldr	r3, [pc, #696]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800489e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 80048a6:	4bac      	ldr	r3, [pc, #688]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80048a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048aa:	f003 0303 	and.w	r3, r3, #3
 80048ae:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 80048b0:	4ba9      	ldr	r3, [pc, #676]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80048b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b4:	0a1b      	lsrs	r3, r3, #8
 80048b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048ba:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80048bc:	4ba6      	ldr	r3, [pc, #664]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80048be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c0:	091b      	lsrs	r3, r3, #4
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80048c8:	4ba3      	ldr	r3, [pc, #652]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80048ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048cc:	08db      	lsrs	r3, r3, #3
 80048ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	fb02 f303 	mul.w	r3, r2, r3
 80048d8:	ee07 3a90 	vmov	s15, r3
 80048dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048e0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 8126 	beq.w	8004b38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b03      	cmp	r3, #3
 80048f0:	d053      	beq.n	800499a <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80048f2:	69fb      	ldr	r3, [r7, #28]
 80048f4:	2b03      	cmp	r3, #3
 80048f6:	d86f      	bhi.n	80049d8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d003      	beq.n	8004906 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	2b02      	cmp	r3, #2
 8004902:	d02b      	beq.n	800495c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004904:	e068      	b.n	80049d8 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004906:	4b94      	ldr	r3, [pc, #592]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	08db      	lsrs	r3, r3, #3
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	4a92      	ldr	r2, [pc, #584]	@ (8004b5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8004912:	fa22 f303 	lsr.w	r3, r2, r3
 8004916:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	ee07 3a90 	vmov	s15, r3
 800491e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	ee07 3a90 	vmov	s15, r3
 8004928:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800492c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004930:	6a3b      	ldr	r3, [r7, #32]
 8004932:	ee07 3a90 	vmov	s15, r3
 8004936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800493a:	ed97 6a04 	vldr	s12, [r7, #16]
 800493e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800494a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800494e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004956:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800495a:	e068      	b.n	8004a2e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	ee07 3a90 	vmov	s15, r3
 8004962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004966:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8004b64 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800496a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800496e:	6a3b      	ldr	r3, [r7, #32]
 8004970:	ee07 3a90 	vmov	s15, r3
 8004974:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004978:	ed97 6a04 	vldr	s12, [r7, #16]
 800497c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004980:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004984:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800498c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004994:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8004998:	e049      	b.n	8004a2e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	ee07 3a90 	vmov	s15, r3
 80049a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049a4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8004b68 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 80049a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	ee07 3a90 	vmov	s15, r3
 80049b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049b6:	ed97 6a04 	vldr	s12, [r7, #16]
 80049ba:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80049be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80049d6:	e02a      	b.n	8004a2e <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80049d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	08db      	lsrs	r3, r3, #3
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	4a5e      	ldr	r2, [pc, #376]	@ (8004b5c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80049e4:	fa22 f303 	lsr.w	r3, r2, r3
 80049e8:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	ee07 3a90 	vmov	s15, r3
 80049f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a02:	6a3b      	ldr	r3, [r7, #32]
 8004a04:	ee07 3a90 	vmov	s15, r3
 8004a08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a0c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004a10:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8004a14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a28:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8004a2c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a3a:	d121      	bne.n	8004a80 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8004a3c:	4b46      	ldr	r3, [pc, #280]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d017      	beq.n	8004a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004a48:	4b43      	ldr	r3, [pc, #268]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4c:	0a5b      	lsrs	r3, r3, #9
 8004a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 8004a5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a5e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004a62:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a6e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	e006      	b.n	8004a86 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	e002      	b.n	8004a86 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a86:	4b34      	ldr	r3, [pc, #208]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a92:	d121      	bne.n	8004ad8 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8004a94:	4b30      	ldr	r3, [pc, #192]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d017      	beq.n	8004ad0 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004aa0:	4b2d      	ldr	r3, [pc, #180]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa4:	0c1b      	lsrs	r3, r3, #16
 8004aa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004aaa:	ee07 3a90 	vmov	s15, r3
 8004aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8004ab2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ab6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004aba:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004abe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ac2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ac6:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	605a      	str	r2, [r3, #4]
 8004ace:	e006      	b.n	8004ade <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	605a      	str	r2, [r3, #4]
 8004ad6:	e002      	b.n	8004ade <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004ade:	4b1e      	ldr	r3, [pc, #120]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aea:	d121      	bne.n	8004b30 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8004aec:	4b1a      	ldr	r3, [pc, #104]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d017      	beq.n	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004af8:	4b17      	ldr	r3, [pc, #92]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8004afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afc:	0e1b      	lsrs	r3, r3, #24
 8004afe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8004b0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b0e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8004b12:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8004b16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b1e:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 8004b26:	e010      	b.n	8004b4a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	609a      	str	r2, [r3, #8]
}
 8004b2e:	e00c      	b.n	8004b4a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	609a      	str	r2, [r3, #8]
}
 8004b36:	e008      	b.n	8004b4a <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	372c      	adds	r7, #44	@ 0x2c
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	44020c00 	.word	0x44020c00
 8004b5c:	03d09000 	.word	0x03d09000
 8004b60:	46000000 	.word	0x46000000
 8004b64:	4a742400 	.word	0x4a742400
 8004b68:	4bbebc20 	.word	0x4bbebc20

08004b6c <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b08f      	sub	sp, #60	@ 0x3c
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8004b76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b7a:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8004b7e:	4321      	orrs	r1, r4
 8004b80:	d150      	bne.n	8004c24 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004b82:	4b26      	ldr	r3, [pc, #152]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004b84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b8c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004b8e:	4b23      	ldr	r3, [pc, #140]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004b90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d108      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ba2:	d104      	bne.n	8004bae <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004ba4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004baa:	f002 bb2a 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004bae:	4b1b      	ldr	r3, [pc, #108]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bbc:	d108      	bne.n	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bc4:	d104      	bne.n	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8004bc6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bcc:	f002 bb19 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8004bd0:	4b12      	ldr	r3, [pc, #72]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004bdc:	d119      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8004bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004be4:	d115      	bne.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004be6:	4b0d      	ldr	r3, [pc, #52]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8004bee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bf2:	d30a      	bcc.n	8004c0a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8004bf4:	4b09      	ldr	r3, [pc, #36]	@ (8004c1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bfe:	4a08      	ldr	r2, [pc, #32]	@ (8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004c00:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004c06:	f002 bafc 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8004c0e:	f002 baf8 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c16:	f002 baf4 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8004c1a:	bf00      	nop
 8004c1c:	44020c00 	.word	0x44020c00
 8004c20:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8004c24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c28:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 8004c2c:	ea50 0104 	orrs.w	r1, r0, r4
 8004c30:	f001 8275 	beq.w	800611e <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 8004c34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c38:	2801      	cmp	r0, #1
 8004c3a:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8004c3e:	f082 82dd 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004c42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c46:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 8004c4a:	ea50 0104 	orrs.w	r1, r0, r4
 8004c4e:	f001 816c 	beq.w	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8004c52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c56:	2801      	cmp	r0, #1
 8004c58:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8004c5c:	f082 82ce 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004c60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c64:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 8004c68:	ea50 0104 	orrs.w	r1, r0, r4
 8004c6c:	f001 8602 	beq.w	8006874 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8004c70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c74:	2801      	cmp	r0, #1
 8004c76:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8004c7a:	f082 82bf 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004c7e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c82:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8004c86:	ea50 0104 	orrs.w	r1, r0, r4
 8004c8a:	f001 854c 	beq.w	8006726 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8004c8e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c92:	2801      	cmp	r0, #1
 8004c94:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8004c98:	f082 82b0 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004c9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ca0:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8004ca4:	ea50 0104 	orrs.w	r1, r0, r4
 8004ca8:	f001 849e 	beq.w	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8004cac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cb0:	2801      	cmp	r0, #1
 8004cb2:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8004cb6:	f082 82a1 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004cba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cbe:	f1a1 0420 	sub.w	r4, r1, #32
 8004cc2:	ea50 0104 	orrs.w	r1, r0, r4
 8004cc6:	f001 83e8 	beq.w	800649a <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 8004cca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cce:	2801      	cmp	r0, #1
 8004cd0:	f171 0120 	sbcs.w	r1, r1, #32
 8004cd4:	f082 8292 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004cd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cdc:	f1a1 0410 	sub.w	r4, r1, #16
 8004ce0:	ea50 0104 	orrs.w	r1, r0, r4
 8004ce4:	f002 8256 	beq.w	8007194 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8004ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cec:	2801      	cmp	r0, #1
 8004cee:	f171 0110 	sbcs.w	r1, r1, #16
 8004cf2:	f082 8283 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004cf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cfa:	f1a1 0408 	sub.w	r4, r1, #8
 8004cfe:	ea50 0104 	orrs.w	r1, r0, r4
 8004d02:	f002 81cc 	beq.w	800709e <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 8004d06:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d0a:	2801      	cmp	r0, #1
 8004d0c:	f171 0108 	sbcs.w	r1, r1, #8
 8004d10:	f082 8274 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004d14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d18:	1f0c      	subs	r4, r1, #4
 8004d1a:	ea50 0104 	orrs.w	r1, r0, r4
 8004d1e:	f001 8648 	beq.w	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 8004d22:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d26:	2801      	cmp	r0, #1
 8004d28:	f171 0104 	sbcs.w	r1, r1, #4
 8004d2c:	f082 8266 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004d30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d34:	1e8c      	subs	r4, r1, #2
 8004d36:	ea50 0104 	orrs.w	r1, r0, r4
 8004d3a:	f002 8143 	beq.w	8006fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8004d3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d42:	2801      	cmp	r0, #1
 8004d44:	f171 0102 	sbcs.w	r1, r1, #2
 8004d48:	f082 8258 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004d4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d50:	1e4c      	subs	r4, r1, #1
 8004d52:	ea50 0104 	orrs.w	r1, r0, r4
 8004d56:	f002 80ce 	beq.w	8006ef6 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 8004d5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d5e:	2801      	cmp	r0, #1
 8004d60:	f171 0101 	sbcs.w	r1, r1, #1
 8004d64:	f082 824a 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004d68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d6c:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8004d70:	4321      	orrs	r1, r4
 8004d72:	f002 8059 	beq.w	8006e28 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 8004d76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d7a:	4cd9      	ldr	r4, [pc, #868]	@ (80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004d7c:	42a0      	cmp	r0, r4
 8004d7e:	f171 0100 	sbcs.w	r1, r1, #0
 8004d82:	f082 823b 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004d86:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d8a:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8004d8e:	4321      	orrs	r1, r4
 8004d90:	f001 87d9 	beq.w	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8004d94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d98:	4cd2      	ldr	r4, [pc, #840]	@ (80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004d9a:	42a0      	cmp	r0, r4
 8004d9c:	f171 0100 	sbcs.w	r1, r1, #0
 8004da0:	f082 822c 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004da4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004da8:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8004dac:	4321      	orrs	r1, r4
 8004dae:	f001 8751 	beq.w	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8004db2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004db6:	4ccc      	ldr	r4, [pc, #816]	@ (80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8004db8:	42a0      	cmp	r0, r4
 8004dba:	f171 0100 	sbcs.w	r1, r1, #0
 8004dbe:	f082 821d 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004dc2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dc6:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8004dca:	4321      	orrs	r1, r4
 8004dcc:	f001 869a 	beq.w	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8004dd0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dd4:	4cc5      	ldr	r4, [pc, #788]	@ (80050ec <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8004dd6:	42a0      	cmp	r0, r4
 8004dd8:	f171 0100 	sbcs.w	r1, r1, #0
 8004ddc:	f082 820e 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004de0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004de4:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8004de8:	4321      	orrs	r1, r4
 8004dea:	f001 8612 	beq.w	8006a12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 8004dee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004df2:	4cbf      	ldr	r4, [pc, #764]	@ (80050f0 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8004df4:	42a0      	cmp	r0, r4
 8004df6:	f171 0100 	sbcs.w	r1, r1, #0
 8004dfa:	f082 81ff 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004dfe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e02:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8004e06:	4321      	orrs	r1, r4
 8004e08:	f002 817e 	beq.w	8007108 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 8004e0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e10:	4cb8      	ldr	r4, [pc, #736]	@ (80050f4 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8004e12:	42a0      	cmp	r0, r4
 8004e14:	f171 0100 	sbcs.w	r1, r1, #0
 8004e18:	f082 81f0 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e1c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e20:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 8004e24:	4321      	orrs	r1, r4
 8004e26:	f000 829e 	beq.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 8004e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e2e:	4cb2      	ldr	r4, [pc, #712]	@ (80050f8 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8004e30:	42a0      	cmp	r0, r4
 8004e32:	f171 0100 	sbcs.w	r1, r1, #0
 8004e36:	f082 81e1 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e3e:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8004e42:	4321      	orrs	r1, r4
 8004e44:	f000 826d 	beq.w	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 8004e48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e4c:	4cab      	ldr	r4, [pc, #684]	@ (80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8004e4e:	42a0      	cmp	r0, r4
 8004e50:	f171 0100 	sbcs.w	r1, r1, #0
 8004e54:	f082 81d2 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e5c:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8004e60:	4321      	orrs	r1, r4
 8004e62:	f001 800d 	beq.w	8005e80 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 8004e66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e6a:	4ca5      	ldr	r4, [pc, #660]	@ (8005100 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8004e6c:	42a0      	cmp	r0, r4
 8004e6e:	f171 0100 	sbcs.w	r1, r1, #0
 8004e72:	f082 81c3 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e76:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e7a:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8004e7e:	4321      	orrs	r1, r4
 8004e80:	f000 81d0 	beq.w	8005224 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8004e84:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e88:	4c9e      	ldr	r4, [pc, #632]	@ (8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8004e8a:	42a0      	cmp	r0, r4
 8004e8c:	f171 0100 	sbcs.w	r1, r1, #0
 8004e90:	f082 81b4 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004e94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004e98:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8004e9c:	4321      	orrs	r1, r4
 8004e9e:	f000 8142 	beq.w	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8004ea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ea6:	4c98      	ldr	r4, [pc, #608]	@ (8005108 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ea8:	42a0      	cmp	r0, r4
 8004eaa:	f171 0100 	sbcs.w	r1, r1, #0
 8004eae:	f082 81a5 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004eb2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004eb6:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8004eba:	4321      	orrs	r1, r4
 8004ebc:	f001 824e 	beq.w	800635c <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8004ec0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ec4:	4c91      	ldr	r4, [pc, #580]	@ (800510c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004ec6:	42a0      	cmp	r0, r4
 8004ec8:	f171 0100 	sbcs.w	r1, r1, #0
 8004ecc:	f082 8196 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004ed0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ed4:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8004ed8:	4321      	orrs	r1, r4
 8004eda:	f001 8197 	beq.w	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 8004ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ee2:	4c8b      	ldr	r4, [pc, #556]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004ee4:	42a0      	cmp	r0, r4
 8004ee6:	f171 0100 	sbcs.w	r1, r1, #0
 8004eea:	f082 8187 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004eee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ef2:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8004ef6:	4321      	orrs	r1, r4
 8004ef8:	f001 8154 	beq.w	80061a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 8004efc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f00:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8004f04:	f171 0100 	sbcs.w	r1, r1, #0
 8004f08:	f082 8178 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f10:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8004f14:	4321      	orrs	r1, r4
 8004f16:	f001 80b7 	beq.w	8006088 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 8004f1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f1e:	f248 0401 	movw	r4, #32769	@ 0x8001
 8004f22:	42a0      	cmp	r0, r4
 8004f24:	f171 0100 	sbcs.w	r1, r1, #0
 8004f28:	f082 8168 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f30:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8004f34:	4321      	orrs	r1, r4
 8004f36:	f001 8064 	beq.w	8006002 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 8004f3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f3e:	f244 0401 	movw	r4, #16385	@ 0x4001
 8004f42:	42a0      	cmp	r0, r4
 8004f44:	f171 0100 	sbcs.w	r1, r1, #0
 8004f48:	f082 8158 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f50:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8004f54:	4321      	orrs	r1, r4
 8004f56:	f001 8011 	beq.w	8005f7c <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 8004f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f5e:	f242 0401 	movw	r4, #8193	@ 0x2001
 8004f62:	42a0      	cmp	r0, r4
 8004f64:	f171 0100 	sbcs.w	r1, r1, #0
 8004f68:	f082 8148 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f70:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8004f74:	4321      	orrs	r1, r4
 8004f76:	f000 871e 	beq.w	8005db6 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 8004f7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f7e:	f241 0401 	movw	r4, #4097	@ 0x1001
 8004f82:	42a0      	cmp	r0, r4
 8004f84:	f171 0100 	sbcs.w	r1, r1, #0
 8004f88:	f082 8138 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004f8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f90:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8004f94:	4321      	orrs	r1, r4
 8004f96:	f000 86a8 	beq.w	8005cea <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 8004f9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f9e:	f640 0401 	movw	r4, #2049	@ 0x801
 8004fa2:	42a0      	cmp	r0, r4
 8004fa4:	f171 0100 	sbcs.w	r1, r1, #0
 8004fa8:	f082 8128 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fb0:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8004fb4:	4321      	orrs	r1, r4
 8004fb6:	f000 8632 	beq.w	8005c1e <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 8004fba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fbe:	f240 4401 	movw	r4, #1025	@ 0x401
 8004fc2:	42a0      	cmp	r0, r4
 8004fc4:	f171 0100 	sbcs.w	r1, r1, #0
 8004fc8:	f082 8118 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fd0:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8004fd4:	4321      	orrs	r1, r4
 8004fd6:	f000 85b0 	beq.w	8005b3a <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 8004fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fde:	f240 2401 	movw	r4, #513	@ 0x201
 8004fe2:	42a0      	cmp	r0, r4
 8004fe4:	f171 0100 	sbcs.w	r1, r1, #0
 8004fe8:	f082 8108 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8004fec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ff0:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8004ff4:	4321      	orrs	r1, r4
 8004ff6:	f000 8535 	beq.w	8005a64 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 8004ffa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ffe:	f240 1401 	movw	r4, #257	@ 0x101
 8005002:	42a0      	cmp	r0, r4
 8005004:	f171 0100 	sbcs.w	r1, r1, #0
 8005008:	f082 80f8 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800500c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005010:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8005014:	4321      	orrs	r1, r4
 8005016:	f000 84ba 	beq.w	800598e <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800501a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800501e:	2881      	cmp	r0, #129	@ 0x81
 8005020:	f171 0100 	sbcs.w	r1, r1, #0
 8005024:	f082 80ea 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005028:	e9d7 0100 	ldrd	r0, r1, [r7]
 800502c:	2821      	cmp	r0, #33	@ 0x21
 800502e:	f171 0100 	sbcs.w	r1, r1, #0
 8005032:	d26f      	bcs.n	8005114 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005034:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005038:	4301      	orrs	r1, r0
 800503a:	f002 80df 	beq.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800503e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005042:	1e42      	subs	r2, r0, #1
 8005044:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 8005048:	2a20      	cmp	r2, #32
 800504a:	f173 0100 	sbcs.w	r1, r3, #0
 800504e:	f082 80d5 	bcs.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005052:	2a1f      	cmp	r2, #31
 8005054:	f202 80d2 	bhi.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8005058:	a101      	add	r1, pc, #4	@ (adr r1, 8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 800505a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800505e:	bf00      	nop
 8005060:	080053c1 	.word	0x080053c1
 8005064:	0800548d 	.word	0x0800548d
 8005068:	080071fd 	.word	0x080071fd
 800506c:	0800554d 	.word	0x0800554d
 8005070:	080071fd 	.word	0x080071fd
 8005074:	080071fd 	.word	0x080071fd
 8005078:	080071fd 	.word	0x080071fd
 800507c:	0800561d 	.word	0x0800561d
 8005080:	080071fd 	.word	0x080071fd
 8005084:	080071fd 	.word	0x080071fd
 8005088:	080071fd 	.word	0x080071fd
 800508c:	080071fd 	.word	0x080071fd
 8005090:	080071fd 	.word	0x080071fd
 8005094:	080071fd 	.word	0x080071fd
 8005098:	080071fd 	.word	0x080071fd
 800509c:	080056ff 	.word	0x080056ff
 80050a0:	080071fd 	.word	0x080071fd
 80050a4:	080071fd 	.word	0x080071fd
 80050a8:	080071fd 	.word	0x080071fd
 80050ac:	080071fd 	.word	0x080071fd
 80050b0:	080071fd 	.word	0x080071fd
 80050b4:	080071fd 	.word	0x080071fd
 80050b8:	080071fd 	.word	0x080071fd
 80050bc:	080071fd 	.word	0x080071fd
 80050c0:	080071fd 	.word	0x080071fd
 80050c4:	080071fd 	.word	0x080071fd
 80050c8:	080071fd 	.word	0x080071fd
 80050cc:	080071fd 	.word	0x080071fd
 80050d0:	080071fd 	.word	0x080071fd
 80050d4:	080071fd 	.word	0x080071fd
 80050d8:	080071fd 	.word	0x080071fd
 80050dc:	080057d5 	.word	0x080057d5
 80050e0:	80000001 	.word	0x80000001
 80050e4:	40000001 	.word	0x40000001
 80050e8:	20000001 	.word	0x20000001
 80050ec:	10000001 	.word	0x10000001
 80050f0:	08000001 	.word	0x08000001
 80050f4:	04000001 	.word	0x04000001
 80050f8:	00800001 	.word	0x00800001
 80050fc:	00400001 	.word	0x00400001
 8005100:	00200001 	.word	0x00200001
 8005104:	00100001 	.word	0x00100001
 8005108:	00080001 	.word	0x00080001
 800510c:	00040001 	.word	0x00040001
 8005110:	00020001 	.word	0x00020001
 8005114:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005118:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800511c:	430b      	orrs	r3, r1
 800511e:	f000 83c4 	beq.w	80058aa <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8005122:	f002 b86b 	b.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005126:	4ba1      	ldr	r3, [pc, #644]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800512c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005130:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005134:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005138:	d036      	beq.n	80051a8 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005140:	d86b      	bhi.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005144:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005148:	d02b      	beq.n	80051a2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800514a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800514c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005150:	d863      	bhi.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005158:	d01b      	beq.n	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005160:	d85b      	bhi.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8005168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800516e:	d008      	beq.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8005170:	e053      	b.n	800521a <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005172:	f107 0320 	add.w	r3, r7, #32
 8005176:	4618      	mov	r0, r3
 8005178:	f7ff f8b4 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005180:	e04e      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005182:	f107 0314 	add.w	r3, r7, #20
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fa18 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8005190:	e046      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005192:	f107 0308 	add.w	r3, r7, #8
 8005196:	4618      	mov	r0, r3
 8005198:	f7ff fb7c 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80051a0:	e03e      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80051a2:	4b83      	ldr	r3, [pc, #524]	@ (80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80051a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80051a6:	e03b      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80051a8:	4b80      	ldr	r3, [pc, #512]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051ae:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80051b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80051b4:	4b7d      	ldr	r3, [pc, #500]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d10c      	bne.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 80051c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d109      	bne.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80051c6:	4b79      	ldr	r3, [pc, #484]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	08db      	lsrs	r3, r3, #3
 80051cc:	f003 0303 	and.w	r3, r3, #3
 80051d0:	4a78      	ldr	r2, [pc, #480]	@ (80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80051d2:	fa22 f303 	lsr.w	r3, r2, r3
 80051d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80051d8:	e01e      	b.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80051da:	4b74      	ldr	r3, [pc, #464]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051e6:	d106      	bne.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80051e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ee:	d102      	bne.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80051f0:	4b71      	ldr	r3, [pc, #452]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80051f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80051f4:	e010      	b.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80051f6:	4b6d      	ldr	r3, [pc, #436]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005202:	d106      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8005204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005206:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800520a:	d102      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800520c:	4b6b      	ldr	r3, [pc, #428]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800520e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005210:	e002      	b.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005216:	e003      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8005218:	e002      	b.n	8005220 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 800521a:	2300      	movs	r3, #0
 800521c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800521e:	bf00      	nop
          }
        }
        break;
 8005220:	f001 bfef 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005224:	4b61      	ldr	r3, [pc, #388]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005226:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800522a:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 800522e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005236:	d036      	beq.n	80052a6 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8005238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800523e:	d86b      	bhi.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005242:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005246:	d02b      	beq.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8005248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800524e:	d863      	bhi.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005252:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005256:	d01b      	beq.n	8005290 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800525a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800525e:	d85b      	bhi.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8005260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005262:	2b00      	cmp	r3, #0
 8005264:	d004      	beq.n	8005270 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800526c:	d008      	beq.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 800526e:	e053      	b.n	8005318 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005270:	f107 0320 	add.w	r3, r7, #32
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff f835 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800527e:	e04e      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005280:	f107 0314 	add.w	r3, r7, #20
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff f999 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800528e:	e046      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005290:	f107 0308 	add.w	r3, r7, #8
 8005294:	4618      	mov	r0, r3
 8005296:	f7ff fafd 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800529e:	e03e      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 80052a0:	4b43      	ldr	r3, [pc, #268]	@ (80053b0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80052a2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80052a4:	e03b      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052a6:	4b41      	ldr	r3, [pc, #260]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80052ac:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80052b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052b2:	4b3e      	ldr	r3, [pc, #248]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d10c      	bne.n	80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 80052be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d109      	bne.n	80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80052c4:	4b39      	ldr	r3, [pc, #228]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	08db      	lsrs	r3, r3, #3
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	4a39      	ldr	r2, [pc, #228]	@ (80053b4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 80052d0:	fa22 f303 	lsr.w	r3, r2, r3
 80052d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80052d6:	e01e      	b.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80052d8:	4b34      	ldr	r3, [pc, #208]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e4:	d106      	bne.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80052e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ec:	d102      	bne.n	80052f4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80052ee:	4b32      	ldr	r3, [pc, #200]	@ (80053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 80052f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80052f2:	e010      	b.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80052f4:	4b2d      	ldr	r3, [pc, #180]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005300:	d106      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8005302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005304:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005308:	d102      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800530a:	4b2c      	ldr	r3, [pc, #176]	@ (80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 800530c:	637b      	str	r3, [r7, #52]	@ 0x34
 800530e:	e002      	b.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8005310:	2300      	movs	r3, #0
 8005312:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8005314:	e003      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8005316:	e002      	b.n	800531e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800531c:	bf00      	nop
          }
        }
        break;
 800531e:	f001 bf70 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8005322:	4b22      	ldr	r3, [pc, #136]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005324:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800532e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005330:	2b00      	cmp	r3, #0
 8005332:	d108      	bne.n	8005346 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005334:	f107 0320 	add.w	r3, r7, #32
 8005338:	4618      	mov	r0, r3
 800533a:	f7fe ffd3 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005342:	f001 bf5e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	2b40      	cmp	r3, #64	@ 0x40
 800534a:	d108      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800534c:	f107 0314 	add.w	r3, r7, #20
 8005350:	4618      	mov	r0, r3
 8005352:	f7ff f933 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800535a:	f001 bf52 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 800535e:	2300      	movs	r3, #0
 8005360:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005362:	f001 bf4e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8005366:	4b11      	ldr	r3, [pc, #68]	@ (80053ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8005368:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800536c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005370:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8005372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005374:	2b00      	cmp	r3, #0
 8005376:	d108      	bne.n	800538a <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005378:	f107 0320 	add.w	r3, r7, #32
 800537c:	4618      	mov	r0, r3
 800537e:	f7fe ffb1 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005386:	f001 bf3c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 800538a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538c:	2b80      	cmp	r3, #128	@ 0x80
 800538e:	d108      	bne.n	80053a2 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005390:	f107 0314 	add.w	r3, r7, #20
 8005394:	4618      	mov	r0, r3
 8005396:	f7ff f911 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800539e:	f001 bf30 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80053a2:	2300      	movs	r3, #0
 80053a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80053a6:	f001 bf2c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80053aa:	bf00      	nop
 80053ac:	44020c00 	.word	0x44020c00
 80053b0:	00bb8000 	.word	0x00bb8000
 80053b4:	03d09000 	.word	0x03d09000
 80053b8:	003d0900 	.word	0x003d0900
 80053bc:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80053c0:	4b9d      	ldr	r3, [pc, #628]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80053c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80053c6:	f003 0307 	and.w	r3, r3, #7
 80053ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80053cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d104      	bne.n	80053dc <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80053d2:	f7fc ffd1 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 80053d6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 80053d8:	f001 bf13 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 80053dc:	4b96      	ldr	r3, [pc, #600]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053e8:	d10a      	bne.n	8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80053ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d107      	bne.n	8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053f0:	f107 0314 	add.w	r3, r7, #20
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7ff f8e1 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80053fe:	e043      	b.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8005400:	4b8d      	ldr	r3, [pc, #564]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005408:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800540c:	d10a      	bne.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 800540e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005410:	2b02      	cmp	r3, #2
 8005412:	d107      	bne.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005414:	f107 0308 	add.w	r3, r7, #8
 8005418:	4618      	mov	r0, r3
 800541a:	f7ff fa3b 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	637b      	str	r3, [r7, #52]	@ 0x34
 8005422:	e031      	b.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005424:	4b84      	ldr	r3, [pc, #528]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b02      	cmp	r3, #2
 800542e:	d10c      	bne.n	800544a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8005430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005432:	2b03      	cmp	r3, #3
 8005434:	d109      	bne.n	800544a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005436:	4b80      	ldr	r3, [pc, #512]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	08db      	lsrs	r3, r3, #3
 800543c:	f003 0303 	and.w	r3, r3, #3
 8005440:	4a7e      	ldr	r2, [pc, #504]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8005442:	fa22 f303 	lsr.w	r3, r2, r3
 8005446:	637b      	str	r3, [r7, #52]	@ 0x34
 8005448:	e01e      	b.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800544a:	4b7b      	ldr	r3, [pc, #492]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005452:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005456:	d105      	bne.n	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8005458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545a:	2b04      	cmp	r3, #4
 800545c:	d102      	bne.n	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 800545e:	4b78      	ldr	r3, [pc, #480]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005460:	637b      	str	r3, [r7, #52]	@ 0x34
 8005462:	e011      	b.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005464:	4b74      	ldr	r3, [pc, #464]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005466:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b02      	cmp	r3, #2
 8005470:	d106      	bne.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8005472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005474:	2b05      	cmp	r3, #5
 8005476:	d103      	bne.n	8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8005478:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800547c:	637b      	str	r3, [r7, #52]	@ 0x34
 800547e:	e003      	b.n	8005488 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005484:	f001 bebd 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005488:	f001 bebb 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800548c:	4b6a      	ldr	r3, [pc, #424]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800548e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005492:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005496:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549a:	2b00      	cmp	r3, #0
 800549c:	d104      	bne.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800549e:	f7fc ff55 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80054a2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 80054a4:	f001 bead 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 80054a8:	4b63      	ldr	r3, [pc, #396]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054b4:	d10a      	bne.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d107      	bne.n	80054cc <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054bc:	f107 0314 	add.w	r3, r7, #20
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff f87b 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054ca:	e03d      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 80054cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ce:	2b10      	cmp	r3, #16
 80054d0:	d108      	bne.n	80054e4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80054d2:	f107 0308 	add.w	r3, r7, #8
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff f9dc 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054e0:	f001 be8f 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 80054e4:	4b54      	ldr	r3, [pc, #336]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0302 	and.w	r3, r3, #2
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d10c      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80054f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f2:	2b18      	cmp	r3, #24
 80054f4:	d109      	bne.n	800550a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80054f6:	4b50      	ldr	r3, [pc, #320]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	08db      	lsrs	r3, r3, #3
 80054fc:	f003 0303 	and.w	r3, r3, #3
 8005500:	4a4e      	ldr	r2, [pc, #312]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8005502:	fa22 f303 	lsr.w	r3, r2, r3
 8005506:	637b      	str	r3, [r7, #52]	@ 0x34
 8005508:	e01e      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800550a:	4b4b      	ldr	r3, [pc, #300]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005512:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005516:	d105      	bne.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	2b20      	cmp	r3, #32
 800551c:	d102      	bne.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 800551e:	4b48      	ldr	r3, [pc, #288]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005520:	637b      	str	r3, [r7, #52]	@ 0x34
 8005522:	e011      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8005524:	4b44      	ldr	r3, [pc, #272]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8005526:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b02      	cmp	r3, #2
 8005530:	d106      	bne.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	2b28      	cmp	r3, #40	@ 0x28
 8005536:	d103      	bne.n	8005540 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8005538:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800553c:	637b      	str	r3, [r7, #52]	@ 0x34
 800553e:	e003      	b.n	8005548 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005544:	f001 be5d 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005548:	f001 be5b 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800554c:	4b3a      	ldr	r3, [pc, #232]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800554e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005552:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8005556:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	2b00      	cmp	r3, #0
 800555c:	d104      	bne.n	8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800555e:	f7fc fef5 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005562:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8005564:	f001 be4d 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8005568:	4b33      	ldr	r3, [pc, #204]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005570:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005574:	d10a      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8005576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005578:	2b40      	cmp	r3, #64	@ 0x40
 800557a:	d107      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800557c:	f107 0314 	add.w	r3, r7, #20
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff f81b 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	637b      	str	r3, [r7, #52]	@ 0x34
 800558a:	e045      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800558c:	4b2a      	ldr	r3, [pc, #168]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005594:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005598:	d10a      	bne.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 800559a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559c:	2b80      	cmp	r3, #128	@ 0x80
 800559e:	d107      	bne.n	80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055a0:	f107 0308 	add.w	r3, r7, #8
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff f975 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ae:	e033      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80055b0:	4b21      	ldr	r3, [pc, #132]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d10c      	bne.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 80055bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055be:	2bc0      	cmp	r3, #192	@ 0xc0
 80055c0:	d109      	bne.n	80055d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80055c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	08db      	lsrs	r3, r3, #3
 80055c8:	f003 0303 	and.w	r3, r3, #3
 80055cc:	4a1b      	ldr	r2, [pc, #108]	@ (800563c <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 80055ce:	fa22 f303 	lsr.w	r3, r2, r3
 80055d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80055d4:	e020      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80055d6:	4b18      	ldr	r3, [pc, #96]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e2:	d106      	bne.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80055e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055ea:	d102      	bne.n	80055f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 80055ec:	4b14      	ldr	r3, [pc, #80]	@ (8005640 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80055f0:	e012      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80055f2:	4b11      	ldr	r3, [pc, #68]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 80055f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d107      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8005600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005602:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005606:	d103      	bne.n	8005610 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8005608:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800560c:	637b      	str	r3, [r7, #52]	@ 0x34
 800560e:	e003      	b.n	8005618 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8005610:	2300      	movs	r3, #0
 8005612:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005614:	f001 bdf5 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005618:	f001 bdf3 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800561c:	4b06      	ldr	r3, [pc, #24]	@ (8005638 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800561e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005622:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8005626:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10a      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800562e:	f7fc fe8d 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005632:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8005634:	f001 bde5 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005638:	44020c00 	.word	0x44020c00
 800563c:	03d09000 	.word	0x03d09000
 8005640:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8005644:	4ba0      	ldr	r3, [pc, #640]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800564c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005650:	d10b      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005658:	d107      	bne.n	800566a <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800565a:	f107 0314 	add.w	r3, r7, #20
 800565e:	4618      	mov	r0, r3
 8005660:	f7fe ffac 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	637b      	str	r3, [r7, #52]	@ 0x34
 8005668:	e047      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800566a:	4b97      	ldr	r3, [pc, #604]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005672:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005676:	d10b      	bne.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567e:	d107      	bne.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005680:	f107 0308 	add.w	r3, r7, #8
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff f905 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	637b      	str	r3, [r7, #52]	@ 0x34
 800568e:	e034      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8005690:	4b8d      	ldr	r3, [pc, #564]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b02      	cmp	r3, #2
 800569a:	d10d      	bne.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 800569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80056a2:	d109      	bne.n	80056b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80056a4:	4b88      	ldr	r3, [pc, #544]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	08db      	lsrs	r3, r3, #3
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	4a87      	ldr	r2, [pc, #540]	@ (80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 80056b0:	fa22 f303 	lsr.w	r3, r2, r3
 80056b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056b6:	e020      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 80056b8:	4b83      	ldr	r3, [pc, #524]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056c4:	d106      	bne.n	80056d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 80056c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056cc:	d102      	bne.n	80056d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 80056ce:	4b80      	ldr	r3, [pc, #512]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80056d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056d2:	e012      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 80056d4:	4b7c      	ldr	r3, [pc, #496]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80056d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b02      	cmp	r3, #2
 80056e0:	d107      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80056e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80056e8:	d103      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80056ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80056f2:	2300      	movs	r3, #0
 80056f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056f6:	f001 bd84 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80056fa:	f001 bd82 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80056fe:	4b72      	ldr	r3, [pc, #456]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005700:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005704:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	2b00      	cmp	r3, #0
 800570e:	d104      	bne.n	800571a <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005710:	f7fc fe1c 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005714:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 8005716:	f001 bd74 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800571a:	4b6b      	ldr	r3, [pc, #428]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005726:	d10b      	bne.n	8005740 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800572e:	d107      	bne.n	8005740 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005730:	f107 0314 	add.w	r3, r7, #20
 8005734:	4618      	mov	r0, r3
 8005736:	f7fe ff41 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	637b      	str	r3, [r7, #52]	@ 0x34
 800573e:	e047      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8005740:	4b61      	ldr	r3, [pc, #388]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800574c:	d10b      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005754:	d107      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005756:	f107 0308 	add.w	r3, r7, #8
 800575a:	4618      	mov	r0, r3
 800575c:	f7ff f89a 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	637b      	str	r3, [r7, #52]	@ 0x34
 8005764:	e034      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8005766:	4b58      	ldr	r3, [pc, #352]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b02      	cmp	r3, #2
 8005770:	d10d      	bne.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8005772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005774:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005778:	d109      	bne.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800577a:	4b53      	ldr	r3, [pc, #332]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	08db      	lsrs	r3, r3, #3
 8005780:	f003 0303 	and.w	r3, r3, #3
 8005784:	4a51      	ldr	r2, [pc, #324]	@ (80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8005786:	fa22 f303 	lsr.w	r3, r2, r3
 800578a:	637b      	str	r3, [r7, #52]	@ 0x34
 800578c:	e020      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800578e:	4b4e      	ldr	r3, [pc, #312]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005796:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800579a:	d106      	bne.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057a2:	d102      	bne.n	80057aa <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 80057a4:	4b4a      	ldr	r3, [pc, #296]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80057a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80057a8:	e012      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80057aa:	4b47      	ldr	r3, [pc, #284]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d107      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 80057b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ba:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80057be:	d103      	bne.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 80057c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80057c6:	e003      	b.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 80057c8:	2300      	movs	r3, #0
 80057ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80057cc:	f001 bd19 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80057d0:	f001 bd17 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 80057d4:	4b3c      	ldr	r3, [pc, #240]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057d6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80057da:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80057de:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d104      	bne.n	80057f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80057e6:	f7fc fdb1 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80057ea:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80057ec:	f001 bd09 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80057f0:	4b35      	ldr	r3, [pc, #212]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80057fc:	d10b      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80057fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005800:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005804:	d107      	bne.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005806:	f107 0314 	add.w	r3, r7, #20
 800580a:	4618      	mov	r0, r3
 800580c:	f7fe fed6 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	637b      	str	r3, [r7, #52]	@ 0x34
 8005814:	e047      	b.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 8005816:	4b2c      	ldr	r3, [pc, #176]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800581e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005822:	d10b      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800582a:	d107      	bne.n	800583c <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800582c:	f107 0308 	add.w	r3, r7, #8
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff f82f 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	637b      	str	r3, [r7, #52]	@ 0x34
 800583a:	e034      	b.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800583c:	4b22      	ldr	r3, [pc, #136]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b02      	cmp	r3, #2
 8005846:	d10d      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 8005848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800584a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800584e:	d109      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005850:	4b1d      	ldr	r3, [pc, #116]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	08db      	lsrs	r3, r3, #3
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	4a1c      	ldr	r2, [pc, #112]	@ (80058cc <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800585c:	fa22 f303 	lsr.w	r3, r2, r3
 8005860:	637b      	str	r3, [r7, #52]	@ 0x34
 8005862:	e020      	b.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8005864:	4b18      	ldr	r3, [pc, #96]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800586c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005870:	d106      	bne.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005878:	d102      	bne.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800587a:	4b15      	ldr	r3, [pc, #84]	@ (80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800587c:	637b      	str	r3, [r7, #52]	@ 0x34
 800587e:	e012      	b.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8005880:	4b11      	ldr	r3, [pc, #68]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8005882:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b02      	cmp	r3, #2
 800588c:	d107      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005894:	d103      	bne.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 8005896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800589a:	637b      	str	r3, [r7, #52]	@ 0x34
 800589c:	e003      	b.n	80058a6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 800589e:	2300      	movs	r3, #0
 80058a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80058a2:	f001 bcae 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80058a6:	f001 bcac 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 80058aa:	4b07      	ldr	r3, [pc, #28]	@ (80058c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80058ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80058b0:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 80058b4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 80058b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d10b      	bne.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80058bc:	f7fc fd46 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80058c0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 80058c2:	f001 bc9e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80058c6:	bf00      	nop
 80058c8:	44020c00 	.word	0x44020c00
 80058cc:	03d09000 	.word	0x03d09000
 80058d0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 80058d4:	4ba0      	ldr	r3, [pc, #640]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058e0:	d10b      	bne.n	80058fa <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80058e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058e8:	d107      	bne.n	80058fa <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058ea:	f107 0314 	add.w	r3, r7, #20
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7fe fe64 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80058f8:	e047      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80058fa:	4b97      	ldr	r3, [pc, #604]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005906:	d10b      	bne.n	8005920 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800590e:	d107      	bne.n	8005920 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005910:	f107 0308 	add.w	r3, r7, #8
 8005914:	4618      	mov	r0, r3
 8005916:	f7fe ffbd 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	637b      	str	r3, [r7, #52]	@ 0x34
 800591e:	e034      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 8005920:	4b8d      	ldr	r3, [pc, #564]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0302 	and.w	r3, r3, #2
 8005928:	2b02      	cmp	r3, #2
 800592a:	d10d      	bne.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 800592c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005932:	d109      	bne.n	8005948 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005934:	4b88      	ldr	r3, [pc, #544]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	08db      	lsrs	r3, r3, #3
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	4a87      	ldr	r2, [pc, #540]	@ (8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005940:	fa22 f303 	lsr.w	r3, r2, r3
 8005944:	637b      	str	r3, [r7, #52]	@ 0x34
 8005946:	e020      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 8005948:	4b83      	ldr	r3, [pc, #524]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005954:	d106      	bne.n	8005964 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 8005956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005958:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800595c:	d102      	bne.n	8005964 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 800595e:	4b80      	ldr	r3, [pc, #512]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005960:	637b      	str	r3, [r7, #52]	@ 0x34
 8005962:	e012      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8005964:	4b7c      	ldr	r3, [pc, #496]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b02      	cmp	r3, #2
 8005970:	d107      	bne.n	8005982 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005978:	d103      	bne.n	8005982 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800597a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800597e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005980:	e003      	b.n	800598a <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005986:	f001 bc3c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800598a:	f001 bc3a 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800598e:	4b72      	ldr	r3, [pc, #456]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005990:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005994:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005998:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	2b00      	cmp	r3, #0
 800599e:	d104      	bne.n	80059aa <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80059a0:	f7fc fcd4 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80059a4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 80059a6:	f001 bc2c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 80059aa:	4b6b      	ldr	r3, [pc, #428]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059b6:	d10b      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80059b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059be:	d107      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059c0:	f107 0314 	add.w	r3, r7, #20
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fe fdf9 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ce:	e047      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 80059d0:	4b61      	ldr	r3, [pc, #388]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80059dc:	d10b      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80059e4:	d107      	bne.n	80059f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059e6:	f107 0308 	add.w	r3, r7, #8
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fe ff52 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80059f4:	e034      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80059f6:	4b58      	ldr	r3, [pc, #352]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d10d      	bne.n	8005a1e <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 8005a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a04:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005a08:	d109      	bne.n	8005a1e <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005a0a:	4b53      	ldr	r3, [pc, #332]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	08db      	lsrs	r3, r3, #3
 8005a10:	f003 0303 	and.w	r3, r3, #3
 8005a14:	4a51      	ldr	r2, [pc, #324]	@ (8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005a16:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a1c:	e020      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 8005a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a2a:	d106      	bne.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a32:	d102      	bne.n	8005a3a <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 8005a34:	4b4a      	ldr	r3, [pc, #296]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005a36:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a38:	e012      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 8005a3a:	4b47      	ldr	r3, [pc, #284]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d107      	bne.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 8005a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8005a4e:	d103      	bne.n	8005a58 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8005a50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a54:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a56:	e003      	b.n	8005a60 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a5c:	f001 bbd1 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005a60:	f001 bbcf 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8005a64:	4b3c      	ldr	r3, [pc, #240]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005a6a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005a6e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8005a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d104      	bne.n	8005a80 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a76:	f7fc fc69 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005a7a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8005a7c:	f001 bbc1 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8005a80:	4b35      	ldr	r3, [pc, #212]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a8c:	d10b      	bne.n	8005aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005a94:	d107      	bne.n	8005aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a96:	f107 0314 	add.w	r3, r7, #20
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7fe fd8e 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aa4:	e047      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 8005aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005aae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ab2:	d10b      	bne.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8005ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005aba:	d107      	bne.n	8005acc <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005abc:	f107 0308 	add.w	r3, r7, #8
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fe fee7 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005aca:	e034      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8005acc:	4b22      	ldr	r3, [pc, #136]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0302 	and.w	r3, r3, #2
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d10d      	bne.n	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ade:	d109      	bne.n	8005af4 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	08db      	lsrs	r3, r3, #3
 8005ae6:	f003 0303 	and.w	r3, r3, #3
 8005aea:	4a1c      	ldr	r2, [pc, #112]	@ (8005b5c <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8005aec:	fa22 f303 	lsr.w	r3, r2, r3
 8005af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005af2:	e020      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 8005af4:	4b18      	ldr	r3, [pc, #96]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b00:	d106      	bne.n	8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b08:	d102      	bne.n	8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 8005b0a:	4b15      	ldr	r3, [pc, #84]	@ (8005b60 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b0e:	e012      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 8005b10:	4b11      	ldr	r3, [pc, #68]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d107      	bne.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005b24:	d103      	bne.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 8005b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b2c:	e003      	b.n	8005b36 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b32:	f001 bb66 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005b36:	f001 bb64 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 8005b3a:	4b07      	ldr	r3, [pc, #28]	@ (8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8005b3c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b40:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8005b44:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b4c:	f7fc fbfe 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005b50:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8005b52:	f001 bb56 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005b56:	bf00      	nop
 8005b58:	44020c00 	.word	0x44020c00
 8005b5c:	03d09000 	.word	0x03d09000
 8005b60:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8005b64:	4ba1      	ldr	r3, [pc, #644]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b70:	d10b      	bne.n	8005b8a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b78:	d107      	bne.n	8005b8a <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b7a:	f107 0314 	add.w	r3, r7, #20
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7fe fd1c 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b88:	e047      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 8005b8a:	4b98      	ldr	r3, [pc, #608]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b96:	d10b      	bne.n	8005bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 8005b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b9e:	d107      	bne.n	8005bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005ba0:	f107 0308 	add.w	r3, r7, #8
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7fe fe75 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bae:	e034      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8005bb0:	4b8e      	ldr	r3, [pc, #568]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d10d      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbe:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005bc2:	d109      	bne.n	8005bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005bc4:	4b89      	ldr	r3, [pc, #548]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	08db      	lsrs	r3, r3, #3
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	4a88      	ldr	r2, [pc, #544]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bd6:	e020      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 8005bd8:	4b84      	ldr	r3, [pc, #528]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005be0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005be4:	d106      	bne.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 8005be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005be8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005bec:	d102      	bne.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 8005bee:	4b81      	ldr	r3, [pc, #516]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf2:	e012      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 8005bf4:	4b7d      	ldr	r3, [pc, #500]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	d107      	bne.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 8005c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c04:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005c08:	d103      	bne.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 8005c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c10:	e003      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c16:	f001 baf4 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005c1a:	f001 baf2 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 8005c1e:	4b73      	ldr	r3, [pc, #460]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005c20:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c24:	f003 0307 	and.w	r3, r3, #7
 8005c28:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d104      	bne.n	8005c3a <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005c30:	f7fc fb8c 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005c34:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 8005c36:	f001 bae4 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 8005c3a:	4b6c      	ldr	r3, [pc, #432]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c46:	d10a      	bne.n	8005c5e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 8005c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d107      	bne.n	8005c5e <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c4e:	f107 0314 	add.w	r3, r7, #20
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fe fcb2 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c5c:	e043      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8005c5e:	4b63      	ldr	r3, [pc, #396]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c6a:	d10a      	bne.n	8005c82 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	2b02      	cmp	r3, #2
 8005c70:	d107      	bne.n	8005c82 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c72:	f107 0308 	add.w	r3, r7, #8
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7fe fe0c 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c80:	e031      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8005c82:	4b5a      	ldr	r3, [pc, #360]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8005c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c90:	2b03      	cmp	r3, #3
 8005c92:	d109      	bne.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005c94:	4b55      	ldr	r3, [pc, #340]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	08db      	lsrs	r3, r3, #3
 8005c9a:	f003 0303 	and.w	r3, r3, #3
 8005c9e:	4a54      	ldr	r2, [pc, #336]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ca6:	e01e      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 8005ca8:	4b50      	ldr	r3, [pc, #320]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb4:	d105      	bne.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 8005cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d102      	bne.n	8005cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8005cbc:	4b4d      	ldr	r3, [pc, #308]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc0:	e011      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8005cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005cc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005cc8:	f003 0302 	and.w	r3, r3, #2
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d106      	bne.n	8005cde <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd2:	2b05      	cmp	r3, #5
 8005cd4:	d103      	bne.n	8005cde <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 8005cd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cdc:	e003      	b.n	8005ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ce2:	f001 ba8e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005ce6:	f001 ba8c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 8005cea:	4b40      	ldr	r3, [pc, #256]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005cec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005cf0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005cf4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d104      	bne.n	8005d06 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005cfc:	f7fc fb26 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005d00:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 8005d02:	f001 ba7e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 8005d06:	4b39      	ldr	r3, [pc, #228]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d12:	d10a      	bne.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 8005d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d16:	2b10      	cmp	r3, #16
 8005d18:	d107      	bne.n	8005d2a <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d1a:	f107 0314 	add.w	r3, r7, #20
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f7fe fc4c 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d28:	e043      	b.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 8005d2a:	4b30      	ldr	r3, [pc, #192]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d36:	d10a      	bne.n	8005d4e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8005d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3a:	2b20      	cmp	r3, #32
 8005d3c:	d107      	bne.n	8005d4e <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d3e:	f107 0308 	add.w	r3, r7, #8
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7fe fda6 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d4c:	e031      	b.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8005d4e:	4b27      	ldr	r3, [pc, #156]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d10c      	bne.n	8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5c:	2b30      	cmp	r3, #48	@ 0x30
 8005d5e:	d109      	bne.n	8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d60:	4b22      	ldr	r3, [pc, #136]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	08db      	lsrs	r3, r3, #3
 8005d66:	f003 0303 	and.w	r3, r3, #3
 8005d6a:	4a21      	ldr	r2, [pc, #132]	@ (8005df0 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8005d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d72:	e01e      	b.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8005d74:	4b1d      	ldr	r3, [pc, #116]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d80:	d105      	bne.n	8005d8e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	2b40      	cmp	r3, #64	@ 0x40
 8005d86:	d102      	bne.n	8005d8e <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 8005d88:	4b1a      	ldr	r3, [pc, #104]	@ (8005df4 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8005d8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d8c:	e011      	b.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8005d8e:	4b17      	ldr	r3, [pc, #92]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005d90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d94:	f003 0302 	and.w	r3, r3, #2
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d106      	bne.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8005d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9e:	2b50      	cmp	r3, #80	@ 0x50
 8005da0:	d103      	bne.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8005da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005da8:	e003      	b.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 8005daa:	2300      	movs	r3, #0
 8005dac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005dae:	f001 ba28 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005db2:	f001 ba26 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005db6:	4b0d      	ldr	r3, [pc, #52]	@ (8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8005db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005dbc:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8005dc0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d104      	bne.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8005dc8:	f7fc faec 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 8005dcc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005dce:	f001 ba18 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8005dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005dd8:	d10e      	bne.n	8005df8 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005dda:	f107 0314 	add.w	r3, r7, #20
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fe fbec 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005de8:	f001 ba0b 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005dec:	44020c00 	.word	0x44020c00
 8005df0:	03d09000 	.word	0x03d09000
 8005df4:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 8005df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005dfe:	d108      	bne.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e00:	f107 0308 	add.w	r3, r7, #8
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fe fd45 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e0e:	f001 b9f8 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005e12:	4ba4      	ldr	r3, [pc, #656]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d10d      	bne.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005e24:	d109      	bne.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005e26:	4b9f      	ldr	r3, [pc, #636]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	08db      	lsrs	r3, r3, #3
 8005e2c:	f003 0303 	and.w	r3, r3, #3
 8005e30:	4a9d      	ldr	r2, [pc, #628]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8005e32:	fa22 f303 	lsr.w	r3, r2, r3
 8005e36:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e38:	e020      	b.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8005e3a:	4b9a      	ldr	r3, [pc, #616]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e46:	d106      	bne.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 8005e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005e4e:	d102      	bne.n	8005e56 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8005e50:	4b96      	ldr	r3, [pc, #600]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8005e52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e54:	e012      	b.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005e56:	4b93      	ldr	r3, [pc, #588]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005e58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b02      	cmp	r3, #2
 8005e62:	d107      	bne.n	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8005e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e66:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005e6a:	d103      	bne.n	8005e74 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8005e6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e70:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e72:	e003      	b.n	8005e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8005e74:	2300      	movs	r3, #0
 8005e76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005e78:	f001 b9c3 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005e7c:	f001 b9c1 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8005e80:	4b88      	ldr	r3, [pc, #544]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005e82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d104      	bne.n	8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8005e92:	f7fc fa3f 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8005e96:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8005e98:	f001 b9b3 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8005e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d104      	bne.n	8005eac <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ea2:	f7fc f90b 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 8005ea6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005ea8:	f001 b9ab 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8005eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d108      	bne.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005eb2:	f107 0314 	add.w	r3, r7, #20
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7fe fb80 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ec0:	f001 b99f 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005ec4:	4b77      	ldr	r3, [pc, #476]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ecc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ed0:	d105      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed4:	2b03      	cmp	r3, #3
 8005ed6:	d102      	bne.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 8005ed8:	4b75      	ldr	r3, [pc, #468]	@ (80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8005edc:	e023      	b.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8005ede:	4b71      	ldr	r3, [pc, #452]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0302 	and.w	r3, r3, #2
 8005ee6:	2b02      	cmp	r3, #2
 8005ee8:	d10c      	bne.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 8005eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eec:	2b04      	cmp	r3, #4
 8005eee:	d109      	bne.n	8005f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005ef0:	4b6c      	ldr	r3, [pc, #432]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	08db      	lsrs	r3, r3, #3
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	4a6b      	ldr	r2, [pc, #428]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8005efc:	fa22 f303 	lsr.w	r3, r2, r3
 8005f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f02:	e010      	b.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8005f04:	4b67      	ldr	r3, [pc, #412]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f10:	d105      	bne.n	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	2b05      	cmp	r3, #5
 8005f16:	d102      	bne.n	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 8005f18:	4b64      	ldr	r3, [pc, #400]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8005f1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f1c:	e003      	b.n	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005f22:	f001 b96e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f26:	f001 b96c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8005f2a:	4b5e      	ldr	r3, [pc, #376]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f2c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f30:	f003 0308 	and.w	r3, r3, #8
 8005f34:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8005f36:	4b5b      	ldr	r3, [pc, #364]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d106      	bne.n	8005f52 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8005f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d103      	bne.n	8005f52 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 8005f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f50:	e012      	b.n	8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8005f52:	4b54      	ldr	r3, [pc, #336]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f60:	d106      	bne.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8005f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f64:	2b08      	cmp	r3, #8
 8005f66:	d103      	bne.n	8005f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 8005f68:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005f6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f6e:	e003      	b.n	8005f78 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8005f74:	f001 b945 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005f78:	f001 b943 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005f7c:	4b49      	ldr	r3, [pc, #292]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005f7e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005f82:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005f86:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d104      	bne.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8005f8e:	f7fc f9dd 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8005f92:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8005f94:	f001 b935 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 8005f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f9e:	d108      	bne.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005fa0:	f107 0308 	add.w	r3, r7, #8
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fe fc75 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005fae:	f001 b928 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005fb2:	4b3c      	ldr	r3, [pc, #240]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0302 	and.w	r3, r3, #2
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d10d      	bne.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8005fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fc4:	d109      	bne.n	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005fc6:	4b37      	ldr	r3, [pc, #220]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	08db      	lsrs	r3, r3, #3
 8005fcc:	f003 0303 	and.w	r3, r3, #3
 8005fd0:	4a35      	ldr	r2, [pc, #212]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8005fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fd8:	e011      	b.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8005fda:	4b32      	ldr	r3, [pc, #200]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fe6:	d106      	bne.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005fee:	d102      	bne.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 8005ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8005ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ff4:	e003      	b.n	8005ffe <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ffa:	f001 b902 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8005ffe:	f001 b900 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8006002:	4b28      	ldr	r3, [pc, #160]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006004:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006008:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800600c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	2b00      	cmp	r3, #0
 8006012:	d104      	bne.n	800601e <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8006014:	f7fc f99a 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 8006018:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800601a:	f001 b8f2 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800601e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006020:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006024:	d108      	bne.n	8006038 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006026:	f107 0308 	add.w	r3, r7, #8
 800602a:	4618      	mov	r0, r3
 800602c:	f7fe fc32 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006034:	f001 b8e5 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8006038:	4b1a      	ldr	r3, [pc, #104]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0302 	and.w	r3, r3, #2
 8006040:	2b02      	cmp	r3, #2
 8006042:	d10d      	bne.n	8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8006044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006046:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800604a:	d109      	bne.n	8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800604c:	4b15      	ldr	r3, [pc, #84]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	08db      	lsrs	r3, r3, #3
 8006052:	f003 0303 	and.w	r3, r3, #3
 8006056:	4a14      	ldr	r2, [pc, #80]	@ (80060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8006058:	fa22 f303 	lsr.w	r3, r2, r3
 800605c:	637b      	str	r3, [r7, #52]	@ 0x34
 800605e:	e011      	b.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8006060:	4b10      	ldr	r3, [pc, #64]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800606c:	d106      	bne.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 800606e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006070:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006074:	d102      	bne.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8006076:	4b0d      	ldr	r3, [pc, #52]	@ (80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8006078:	637b      	str	r3, [r7, #52]	@ 0x34
 800607a:	e003      	b.n	8006084 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006080:	f001 b8bf 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006084:	f001 b8bd 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8006088:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800608a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800608e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006092:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8006094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10c      	bne.n	80060b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800609a:	f7fc f983 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 800609e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 80060a0:	f001 b8af 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80060a4:	44020c00 	.word	0x44020c00
 80060a8:	03d09000 	.word	0x03d09000
 80060ac:	003d0900 	.word	0x003d0900
 80060b0:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 80060b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060ba:	d108      	bne.n	80060ce <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060bc:	f107 0308 	add.w	r3, r7, #8
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7fe fbe7 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80060ca:	f001 b89a 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 80060ce:	4b9f      	ldr	r3, [pc, #636]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d10d      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 80060da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80060e0:	d109      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80060e2:	4b9a      	ldr	r3, [pc, #616]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	08db      	lsrs	r3, r3, #3
 80060e8:	f003 0303 	and.w	r3, r3, #3
 80060ec:	4a98      	ldr	r2, [pc, #608]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80060ee:	fa22 f303 	lsr.w	r3, r2, r3
 80060f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060f4:	e011      	b.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 80060f6:	4b95      	ldr	r3, [pc, #596]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80060fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006102:	d106      	bne.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8006104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006106:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800610a:	d102      	bne.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 800610c:	4b91      	ldr	r3, [pc, #580]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 800610e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006110:	e003      	b.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8006112:	2300      	movs	r3, #0
 8006114:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006116:	f001 b874 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800611a:	f001 b872 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800611e:	4b8b      	ldr	r3, [pc, #556]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006120:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006124:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006128:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006130:	f7fc f938 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 8006134:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8006136:	f001 b864 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800613a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006140:	d108      	bne.n	8006154 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006142:	f107 0308 	add.w	r3, r7, #8
 8006146:	4618      	mov	r0, r3
 8006148:	f7fe fba4 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006150:	f001 b857 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8006154:	4b7d      	ldr	r3, [pc, #500]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b02      	cmp	r3, #2
 800615e:	d10d      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8006160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006162:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006166:	d109      	bne.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006168:	4b78      	ldr	r3, [pc, #480]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	08db      	lsrs	r3, r3, #3
 800616e:	f003 0303 	and.w	r3, r3, #3
 8006172:	4a77      	ldr	r2, [pc, #476]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8006174:	fa22 f303 	lsr.w	r3, r2, r3
 8006178:	637b      	str	r3, [r7, #52]	@ 0x34
 800617a:	e011      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800617c:	4b73      	ldr	r3, [pc, #460]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006184:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006188:	d106      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 800618a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800618c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006190:	d102      	bne.n	8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8006192:	4b70      	ldr	r3, [pc, #448]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006194:	637b      	str	r3, [r7, #52]	@ 0x34
 8006196:	e003      	b.n	80061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8006198:	2300      	movs	r3, #0
 800619a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800619c:	f001 b831 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80061a0:	f001 b82f 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80061a4:	4b69      	ldr	r3, [pc, #420]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80061a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80061aa:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80061ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80061b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d104      	bne.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80061b6:	f7fc f8c9 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80061ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80061bc:	f001 b821 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 80061c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80061c6:	d108      	bne.n	80061da <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061c8:	f107 0308 	add.w	r3, r7, #8
 80061cc:	4618      	mov	r0, r3
 80061ce:	f7fe fb61 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80061d6:	f001 b814 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 80061da:	4b5c      	ldr	r3, [pc, #368]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0302 	and.w	r3, r3, #2
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d10e      	bne.n	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061ec:	d10a      	bne.n	8006204 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80061ee:	4b57      	ldr	r3, [pc, #348]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	08db      	lsrs	r3, r3, #3
 80061f4:	f003 0303 	and.w	r3, r3, #3
 80061f8:	4a55      	ldr	r2, [pc, #340]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80061fa:	fa22 f303 	lsr.w	r3, r2, r3
 80061fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006200:	f000 bfff 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006204:	2300      	movs	r3, #0
 8006206:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006208:	f000 bffb 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800620c:	4b4f      	ldr	r3, [pc, #316]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800620e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006212:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006216:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800621a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800621e:	d056      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8006220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006222:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006226:	f200 808b 	bhi.w	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800622a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006230:	d03e      	beq.n	80062b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8006232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006238:	f200 8082 	bhi.w	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006242:	d027      	beq.n	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8006244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006246:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800624a:	d879      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800624c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800624e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006252:	d017      	beq.n	8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8006254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006256:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800625a:	d871      	bhi.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 800625c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625e:	2b00      	cmp	r3, #0
 8006260:	d004      	beq.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8006262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006264:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006268:	d004      	beq.n	8006274 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 800626a:	e069      	b.n	8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800626c:	f7fc f89a 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 8006270:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006272:	e068      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006274:	f107 0314 	add.w	r3, r7, #20
 8006278:	4618      	mov	r0, r3
 800627a:	f7fe f99f 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006282:	e060      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006284:	f107 0308 	add.w	r3, r7, #8
 8006288:	4618      	mov	r0, r3
 800628a:	f7fe fb03 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006292:	e058      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006294:	4b2d      	ldr	r3, [pc, #180]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800629a:	f003 0302 	and.w	r3, r3, #2
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d103      	bne.n	80062aa <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 80062a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80062a8:	e04d      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80062aa:	2300      	movs	r3, #0
 80062ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80062ae:	e04a      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80062b0:	4b26      	ldr	r3, [pc, #152]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80062b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062be:	d103      	bne.n	80062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 80062c0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80062c4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80062c6:	e03e      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 80062c8:	2300      	movs	r3, #0
 80062ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80062cc:	e03b      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80062ce:	4b1f      	ldr	r3, [pc, #124]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80062d4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80062d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80062da:	4b1c      	ldr	r3, [pc, #112]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f003 0302 	and.w	r3, r3, #2
 80062e2:	2b02      	cmp	r3, #2
 80062e4:	d10c      	bne.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 80062e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d109      	bne.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80062ec:	4b17      	ldr	r3, [pc, #92]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	08db      	lsrs	r3, r3, #3
 80062f2:	f003 0303 	and.w	r3, r3, #3
 80062f6:	4a16      	ldr	r2, [pc, #88]	@ (8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 80062f8:	fa22 f303 	lsr.w	r3, r2, r3
 80062fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80062fe:	e01e      	b.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006300:	4b12      	ldr	r3, [pc, #72]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006308:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800630c:	d106      	bne.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 800630e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006314:	d102      	bne.n	800631c <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006316:	4b0f      	ldr	r3, [pc, #60]	@ (8006354 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8006318:	637b      	str	r3, [r7, #52]	@ 0x34
 800631a:	e010      	b.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800631c:	4b0b      	ldr	r3, [pc, #44]	@ (800634c <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006328:	d106      	bne.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 800632a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800632c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006330:	d102      	bne.n	8006338 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006332:	4b09      	ldr	r3, [pc, #36]	@ (8006358 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8006334:	637b      	str	r3, [r7, #52]	@ 0x34
 8006336:	e002      	b.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006338:	2300      	movs	r3, #0
 800633a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800633c:	e003      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 800633e:	e002      	b.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006344:	bf00      	nop
          }
        }
        break;
 8006346:	f000 bf5c 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800634a:	bf00      	nop
 800634c:	44020c00 	.word	0x44020c00
 8006350:	03d09000 	.word	0x03d09000
 8006354:	003d0900 	.word	0x003d0900
 8006358:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800635c:	4b9e      	ldr	r3, [pc, #632]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800635e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006362:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006366:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800636e:	d056      	beq.n	800641e <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006376:	f200 808b 	bhi.w	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800637a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006380:	d03e      	beq.n	8006400 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8006382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006384:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006388:	f200 8082 	bhi.w	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800638c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006392:	d027      	beq.n	80063e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800639a:	d879      	bhi.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 800639c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063a2:	d017      	beq.n	80063d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 80063a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063aa:	d871      	bhi.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 80063ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d004      	beq.n	80063bc <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 80063b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063b8:	d004      	beq.n	80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 80063ba:	e069      	b.n	8006490 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80063bc:	f7fb ffc6 	bl	800234c <HAL_RCC_GetPCLK1Freq>
 80063c0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80063c2:	e068      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c4:	f107 0314 	add.w	r3, r7, #20
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7fe f8f7 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80063d2:	e060      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063d4:	f107 0308 	add.w	r3, r7, #8
 80063d8:	4618      	mov	r0, r3
 80063da:	f7fe fa5b 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80063e2:	e058      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80063e4:	4b7c      	ldr	r3, [pc, #496]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80063e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d103      	bne.n	80063fa <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 80063f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063f6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80063f8:	e04d      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 80063fa:	2300      	movs	r3, #0
 80063fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80063fe:	e04a      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006400:	4b75      	ldr	r3, [pc, #468]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006402:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006406:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800640a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800640e:	d103      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8006410:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006414:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006416:	e03e      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8006418:	2300      	movs	r3, #0
 800641a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800641c:	e03b      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800641e:	4b6e      	ldr	r3, [pc, #440]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006420:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006424:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006428:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800642a:	4b6b      	ldr	r3, [pc, #428]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b02      	cmp	r3, #2
 8006434:	d10c      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8006436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006438:	2b00      	cmp	r3, #0
 800643a:	d109      	bne.n	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800643c:	4b66      	ldr	r3, [pc, #408]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	08db      	lsrs	r3, r3, #3
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	4a65      	ldr	r2, [pc, #404]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8006448:	fa22 f303 	lsr.w	r3, r2, r3
 800644c:	637b      	str	r3, [r7, #52]	@ 0x34
 800644e:	e01e      	b.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006450:	4b61      	ldr	r3, [pc, #388]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800645c:	d106      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 800645e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006464:	d102      	bne.n	800646c <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006466:	4b5e      	ldr	r3, [pc, #376]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8006468:	637b      	str	r3, [r7, #52]	@ 0x34
 800646a:	e010      	b.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800646c:	4b5a      	ldr	r3, [pc, #360]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006474:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006478:	d106      	bne.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 800647a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800647c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006480:	d102      	bne.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006482:	4b58      	ldr	r3, [pc, #352]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8006484:	637b      	str	r3, [r7, #52]	@ 0x34
 8006486:	e002      	b.n	800648e <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006488:	2300      	movs	r3, #0
 800648a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800648c:	e003      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 800648e:	e002      	b.n	8006496 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8006490:	2300      	movs	r3, #0
 8006492:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006494:	bf00      	nop
          }
        }
        break;
 8006496:	f000 beb4 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800649a:	4b4f      	ldr	r3, [pc, #316]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800649c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80064a0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80064a4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80064a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064ac:	d056      	beq.n	800655c <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 80064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064b4:	f200 808b 	bhi.w	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80064b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064be:	d03e      	beq.n	800653e <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 80064c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064c6:	f200 8082 	bhi.w	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80064ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064d0:	d027      	beq.n	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 80064d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80064d8:	d879      	bhi.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80064da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064e0:	d017      	beq.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 80064e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064e8:	d871      	bhi.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 80064ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d004      	beq.n	80064fa <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 80064f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064f6:	d004      	beq.n	8006502 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 80064f8:	e069      	b.n	80065ce <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80064fa:	f7fb ff53 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 80064fe:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006500:	e068      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006502:	f107 0314 	add.w	r3, r7, #20
 8006506:	4618      	mov	r0, r3
 8006508:	f7fe f858 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006510:	e060      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006512:	f107 0308 	add.w	r3, r7, #8
 8006516:	4618      	mov	r0, r3
 8006518:	f7fe f9bc 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006520:	e058      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006522:	4b2d      	ldr	r3, [pc, #180]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006524:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006528:	f003 0302 	and.w	r3, r3, #2
 800652c:	2b02      	cmp	r3, #2
 800652e:	d103      	bne.n	8006538 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8006530:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006534:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006536:	e04d      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8006538:	2300      	movs	r3, #0
 800653a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800653c:	e04a      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800653e:	4b26      	ldr	r3, [pc, #152]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006540:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006548:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800654c:	d103      	bne.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 800654e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006552:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006554:	e03e      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800655a:	e03b      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800655c:	4b1e      	ldr	r3, [pc, #120]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800655e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006562:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006566:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006568:	4b1b      	ldr	r3, [pc, #108]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0302 	and.w	r3, r3, #2
 8006570:	2b02      	cmp	r3, #2
 8006572:	d10c      	bne.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8006574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006576:	2b00      	cmp	r3, #0
 8006578:	d109      	bne.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800657a:	4b17      	ldr	r3, [pc, #92]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	08db      	lsrs	r3, r3, #3
 8006580:	f003 0303 	and.w	r3, r3, #3
 8006584:	4a15      	ldr	r2, [pc, #84]	@ (80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8006586:	fa22 f303 	lsr.w	r3, r2, r3
 800658a:	637b      	str	r3, [r7, #52]	@ 0x34
 800658c:	e01e      	b.n	80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800658e:	4b12      	ldr	r3, [pc, #72]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006596:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800659a:	d106      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 800659c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a2:	d102      	bne.n	80065aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80065a4:	4b0e      	ldr	r3, [pc, #56]	@ (80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 80065a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80065a8:	e010      	b.n	80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80065aa:	4b0b      	ldr	r3, [pc, #44]	@ (80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065b6:	d106      	bne.n	80065c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 80065b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065be:	d102      	bne.n	80065c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80065c0:	4b08      	ldr	r3, [pc, #32]	@ (80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 80065c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80065c4:	e002      	b.n	80065cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80065c6:	2300      	movs	r3, #0
 80065c8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80065ca:	e003      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 80065cc:	e002      	b.n	80065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 80065ce:	2300      	movs	r3, #0
 80065d0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80065d2:	bf00      	nop
          }
        }
        break;
 80065d4:	f000 be15 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80065d8:	44020c00 	.word	0x44020c00
 80065dc:	03d09000 	.word	0x03d09000
 80065e0:	003d0900 	.word	0x003d0900
 80065e4:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 80065e8:	4b9e      	ldr	r3, [pc, #632]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80065ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80065ee:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80065f2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80065f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80065fa:	d056      	beq.n	80066aa <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 80065fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fe:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006602:	f200 808b 	bhi.w	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800660c:	d03e      	beq.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 800660e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006610:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006614:	f200 8082 	bhi.w	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800661e:	d027      	beq.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006626:	d879      	bhi.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800662a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800662e:	d017      	beq.n	8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8006630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006632:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006636:	d871      	bhi.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8006638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800663a:	2b00      	cmp	r3, #0
 800663c:	d004      	beq.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 800663e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006640:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006644:	d004      	beq.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 8006646:	e069      	b.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006648:	f7fb feac 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 800664c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800664e:	e068      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006650:	f107 0314 	add.w	r3, r7, #20
 8006654:	4618      	mov	r0, r3
 8006656:	f7fd ffb1 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800665e:	e060      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006660:	f107 0308 	add.w	r3, r7, #8
 8006664:	4618      	mov	r0, r3
 8006666:	f7fe f915 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800666e:	e058      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006670:	4b7c      	ldr	r3, [pc, #496]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006672:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b02      	cmp	r3, #2
 800667c:	d103      	bne.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 800667e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006682:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006684:	e04d      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800668a:	e04a      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800668c:	4b75      	ldr	r3, [pc, #468]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800668e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006692:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800669a:	d103      	bne.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 800669c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80066a0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80066a2:	e03e      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 80066a4:	2300      	movs	r3, #0
 80066a6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80066a8:	e03b      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80066aa:	4b6e      	ldr	r3, [pc, #440]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80066ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066b0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80066b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80066b6:	4b6b      	ldr	r3, [pc, #428]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0302 	and.w	r3, r3, #2
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d10c      	bne.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 80066c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d109      	bne.n	80066dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80066c8:	4b66      	ldr	r3, [pc, #408]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	08db      	lsrs	r3, r3, #3
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	4a65      	ldr	r2, [pc, #404]	@ (8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80066d4:	fa22 f303 	lsr.w	r3, r2, r3
 80066d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80066da:	e01e      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066dc:	4b61      	ldr	r3, [pc, #388]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066e8:	d106      	bne.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80066ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066f0:	d102      	bne.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80066f2:	4b5e      	ldr	r3, [pc, #376]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80066f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80066f6:	e010      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066f8:	4b5a      	ldr	r3, [pc, #360]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006700:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006704:	d106      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 8006706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006708:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800670c:	d102      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800670e:	4b58      	ldr	r3, [pc, #352]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8006710:	637b      	str	r3, [r7, #52]	@ 0x34
 8006712:	e002      	b.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006718:	e003      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 800671a:	e002      	b.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 800671c:	2300      	movs	r3, #0
 800671e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006720:	bf00      	nop
          }
        }
        break;
 8006722:	f000 bd6e 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 8006726:	4b4f      	ldr	r3, [pc, #316]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006728:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800672c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006730:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006738:	d056      	beq.n	80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 800673a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006740:	f200 808b 	bhi.w	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006746:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800674a:	d03e      	beq.n	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006752:	f200 8082 	bhi.w	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800675c:	d027      	beq.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 800675e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006760:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006764:	d879      	bhi.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006768:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800676c:	d017      	beq.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 800676e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006770:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006774:	d871      	bhi.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	2b00      	cmp	r3, #0
 800677a:	d004      	beq.n	8006786 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 800677c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006782:	d004      	beq.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8006784:	e069      	b.n	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8006786:	f7fb fe0d 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 800678a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800678c:	e068      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800678e:	f107 0314 	add.w	r3, r7, #20
 8006792:	4618      	mov	r0, r3
 8006794:	f7fd ff12 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800679c:	e060      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800679e:	f107 0308 	add.w	r3, r7, #8
 80067a2:	4618      	mov	r0, r3
 80067a4:	f7fe f876 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067ac:	e058      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80067ae:	4b2d      	ldr	r3, [pc, #180]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d103      	bne.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 80067bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067c0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80067c2:	e04d      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067c8:	e04a      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80067ca:	4b26      	ldr	r3, [pc, #152]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067d8:	d103      	bne.n	80067e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 80067da:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80067de:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80067e0:	e03e      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80067e2:	2300      	movs	r3, #0
 80067e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80067e6:	e03b      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80067e8:	4b1e      	ldr	r3, [pc, #120]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067ee:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80067f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80067f4:	4b1b      	ldr	r3, [pc, #108]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d10c      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 8006800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006802:	2b00      	cmp	r3, #0
 8006804:	d109      	bne.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006806:	4b17      	ldr	r3, [pc, #92]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	08db      	lsrs	r3, r3, #3
 800680c:	f003 0303 	and.w	r3, r3, #3
 8006810:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8006812:	fa22 f303 	lsr.w	r3, r2, r3
 8006816:	637b      	str	r3, [r7, #52]	@ 0x34
 8006818:	e01e      	b.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800681a:	4b12      	ldr	r3, [pc, #72]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006826:	d106      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 8006828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800682a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800682e:	d102      	bne.n	8006836 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006830:	4b0e      	ldr	r3, [pc, #56]	@ (800686c <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 8006832:	637b      	str	r3, [r7, #52]	@ 0x34
 8006834:	e010      	b.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006836:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800683e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006842:	d106      	bne.n	8006852 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8006844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006846:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800684a:	d102      	bne.n	8006852 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800684c:	4b08      	ldr	r3, [pc, #32]	@ (8006870 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 800684e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006850:	e002      	b.n	8006858 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006852:	2300      	movs	r3, #0
 8006854:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006856:	e003      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 8006858:	e002      	b.n	8006860 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800685e:	bf00      	nop
          }
        }
        break;
 8006860:	f000 bccf 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006864:	44020c00 	.word	0x44020c00
 8006868:	03d09000 	.word	0x03d09000
 800686c:	003d0900 	.word	0x003d0900
 8006870:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8006874:	4b9e      	ldr	r3, [pc, #632]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006876:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800687a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800687e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006882:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006886:	d056      	beq.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 8006888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800688e:	f200 808b 	bhi.w	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8006892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006898:	d03e      	beq.n	8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800689a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a0:	f200 8082 	bhi.w	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80068a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80068aa:	d027      	beq.n	80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 80068ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80068b2:	d879      	bhi.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80068b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068ba:	d017      	beq.n	80068ec <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 80068bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068c2:	d871      	bhi.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 80068c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d004      	beq.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 80068ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068d0:	d004      	beq.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 80068d2:	e069      	b.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80068d4:	f7fb fd66 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 80068d8:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80068da:	e068      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068dc:	f107 0314 	add.w	r3, r7, #20
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7fd fe6b 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80068ea:	e060      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068ec:	f107 0308 	add.w	r3, r7, #8
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7fd ffcf 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80068fa:	e058      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80068fc:	4b7c      	ldr	r3, [pc, #496]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80068fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006902:	f003 0302 	and.w	r3, r3, #2
 8006906:	2b02      	cmp	r3, #2
 8006908:	d103      	bne.n	8006912 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 800690a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800690e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8006910:	e04d      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006912:	2300      	movs	r3, #0
 8006914:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006916:	e04a      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8006918:	4b75      	ldr	r3, [pc, #468]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800691a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800691e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006922:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006926:	d103      	bne.n	8006930 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 8006928:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800692c:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800692e:	e03e      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 8006930:	2300      	movs	r3, #0
 8006932:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006934:	e03b      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006936:	4b6e      	ldr	r3, [pc, #440]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006938:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800693c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006940:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006942:	4b6b      	ldr	r3, [pc, #428]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b02      	cmp	r3, #2
 800694c:	d10c      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 800694e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006950:	2b00      	cmp	r3, #0
 8006952:	d109      	bne.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006954:	4b66      	ldr	r3, [pc, #408]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	08db      	lsrs	r3, r3, #3
 800695a:	f003 0303 	and.w	r3, r3, #3
 800695e:	4a65      	ldr	r2, [pc, #404]	@ (8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006960:	fa22 f303 	lsr.w	r3, r2, r3
 8006964:	637b      	str	r3, [r7, #52]	@ 0x34
 8006966:	e01e      	b.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006968:	4b61      	ldr	r3, [pc, #388]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006974:	d106      	bne.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 8006976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006978:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800697c:	d102      	bne.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800697e:	4b5e      	ldr	r3, [pc, #376]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006980:	637b      	str	r3, [r7, #52]	@ 0x34
 8006982:	e010      	b.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006984:	4b5a      	ldr	r3, [pc, #360]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800698c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006990:	d106      	bne.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8006992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006994:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006998:	d102      	bne.n	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800699a:	4b58      	ldr	r3, [pc, #352]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 800699c:	637b      	str	r3, [r7, #52]	@ 0x34
 800699e:	e002      	b.n	80069a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80069a4:	e003      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 80069a6:	e002      	b.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 80069a8:	2300      	movs	r3, #0
 80069aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80069ac:	bf00      	nop
          }
        }
        break;
 80069ae:	f000 bc28 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80069b2:	4b4f      	ldr	r3, [pc, #316]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80069b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80069b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069bc:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80069be:	4b4c      	ldr	r3, [pc, #304]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069ca:	d106      	bne.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 80069cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d103      	bne.n	80069da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 80069d2:	4b4a      	ldr	r3, [pc, #296]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80069d4:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80069d6:	f000 bc14 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80069da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069e0:	d108      	bne.n	80069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80069e2:	f107 0320 	add.w	r3, r7, #32
 80069e6:	4618      	mov	r0, r3
 80069e8:	f7fd fc7c 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069f0:	f000 bc07 	b.w	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80069f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069fa:	d107      	bne.n	8006a0c <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069fc:	f107 0314 	add.w	r3, r7, #20
 8006a00:	4618      	mov	r0, r3
 8006a02:	f7fd fddb 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a0a:	e3fa      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006a10:	e3f7      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8006a12:	4b37      	ldr	r3, [pc, #220]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	2b04      	cmp	r3, #4
 8006a22:	d861      	bhi.n	8006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 8006a24:	a201      	add	r2, pc, #4	@ (adr r2, 8006a2c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 8006a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a2a:	bf00      	nop
 8006a2c:	08006a41 	.word	0x08006a41
 8006a30:	08006a51 	.word	0x08006a51
 8006a34:	08006a61 	.word	0x08006a61
 8006a38:	08006a71 	.word	0x08006a71
 8006a3c:	08006a77 	.word	0x08006a77
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a40:	f107 0320 	add.w	r3, r7, #32
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fd fc4d 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a4e:	e04e      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a50:	f107 0314 	add.w	r3, r7, #20
 8006a54:	4618      	mov	r0, r3
 8006a56:	f7fd fdb1 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a5e:	e046      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a60:	f107 0308 	add.w	r3, r7, #8
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7fd ff15 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a6e:	e03e      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006a70:	4b23      	ldr	r3, [pc, #140]	@ (8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8006a72:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006a74:	e03b      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006a76:	4b1e      	ldr	r3, [pc, #120]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a7c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006a80:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006a82:	4b1b      	ldr	r3, [pc, #108]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d10c      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8006a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d109      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006a94:	4b16      	ldr	r3, [pc, #88]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	08db      	lsrs	r3, r3, #3
 8006a9a:	f003 0303 	and.w	r3, r3, #3
 8006a9e:	4a15      	ldr	r2, [pc, #84]	@ (8006af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8006aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8006aa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aa6:	e01e      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006aa8:	4b11      	ldr	r3, [pc, #68]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ab4:	d106      	bne.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 8006ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006abc:	d102      	bne.n	8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006abe:	4b0e      	ldr	r3, [pc, #56]	@ (8006af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8006ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac2:	e010      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ac4:	4b0a      	ldr	r3, [pc, #40]	@ (8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006acc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ad0:	d106      	bne.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8006ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ad8:	d102      	bne.n	8006ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006ada:	4b08      	ldr	r3, [pc, #32]	@ (8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8006adc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ade:	e002      	b.n	8006ae6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006ae4:	e003      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 8006ae6:	e002      	b.n	8006aee <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006aec:	bf00      	nop
          }
        }
        break;
 8006aee:	e388      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006af0:	44020c00 	.word	0x44020c00
 8006af4:	03d09000 	.word	0x03d09000
 8006af8:	003d0900 	.word	0x003d0900
 8006afc:	017d7840 	.word	0x017d7840
 8006b00:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8006b04:	4ba9      	ldr	r3, [pc, #676]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b0e:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b12:	2b20      	cmp	r3, #32
 8006b14:	f200 809a 	bhi.w	8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 8006b18:	a201      	add	r2, pc, #4	@ (adr r2, 8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 8006b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1e:	bf00      	nop
 8006b20:	08006ba5 	.word	0x08006ba5
 8006b24:	08006c4d 	.word	0x08006c4d
 8006b28:	08006c4d 	.word	0x08006c4d
 8006b2c:	08006c4d 	.word	0x08006c4d
 8006b30:	08006c4d 	.word	0x08006c4d
 8006b34:	08006c4d 	.word	0x08006c4d
 8006b38:	08006c4d 	.word	0x08006c4d
 8006b3c:	08006c4d 	.word	0x08006c4d
 8006b40:	08006bb5 	.word	0x08006bb5
 8006b44:	08006c4d 	.word	0x08006c4d
 8006b48:	08006c4d 	.word	0x08006c4d
 8006b4c:	08006c4d 	.word	0x08006c4d
 8006b50:	08006c4d 	.word	0x08006c4d
 8006b54:	08006c4d 	.word	0x08006c4d
 8006b58:	08006c4d 	.word	0x08006c4d
 8006b5c:	08006c4d 	.word	0x08006c4d
 8006b60:	08006bc5 	.word	0x08006bc5
 8006b64:	08006c4d 	.word	0x08006c4d
 8006b68:	08006c4d 	.word	0x08006c4d
 8006b6c:	08006c4d 	.word	0x08006c4d
 8006b70:	08006c4d 	.word	0x08006c4d
 8006b74:	08006c4d 	.word	0x08006c4d
 8006b78:	08006c4d 	.word	0x08006c4d
 8006b7c:	08006c4d 	.word	0x08006c4d
 8006b80:	08006bd5 	.word	0x08006bd5
 8006b84:	08006c4d 	.word	0x08006c4d
 8006b88:	08006c4d 	.word	0x08006c4d
 8006b8c:	08006c4d 	.word	0x08006c4d
 8006b90:	08006c4d 	.word	0x08006c4d
 8006b94:	08006c4d 	.word	0x08006c4d
 8006b98:	08006c4d 	.word	0x08006c4d
 8006b9c:	08006c4d 	.word	0x08006c4d
 8006ba0:	08006bdb 	.word	0x08006bdb
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ba4:	f107 0320 	add.w	r3, r7, #32
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7fd fb9b 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bb0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bb2:	e04e      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006bb4:	f107 0314 	add.w	r3, r7, #20
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7fd fcff 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bc2:	e046      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006bc4:	f107 0308 	add.w	r3, r7, #8
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7fd fe63 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bd2:	e03e      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006bd4:	4b76      	ldr	r3, [pc, #472]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8006bd6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006bd8:	e03b      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006bda:	4b74      	ldr	r3, [pc, #464]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006be0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006be4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006be6:	4b71      	ldr	r3, [pc, #452]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	d10c      	bne.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 8006bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d109      	bne.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006bf8:	4b6c      	ldr	r3, [pc, #432]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	08db      	lsrs	r3, r3, #3
 8006bfe:	f003 0303 	and.w	r3, r3, #3
 8006c02:	4a6c      	ldr	r2, [pc, #432]	@ (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8006c04:	fa22 f303 	lsr.w	r3, r2, r3
 8006c08:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c0a:	e01e      	b.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006c0c:	4b67      	ldr	r3, [pc, #412]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c18:	d106      	bne.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 8006c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c20:	d102      	bne.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006c22:	4b65      	ldr	r3, [pc, #404]	@ (8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8006c24:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c26:	e010      	b.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006c28:	4b60      	ldr	r3, [pc, #384]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c34:	d106      	bne.n	8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 8006c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c3c:	d102      	bne.n	8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8006c40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c42:	e002      	b.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006c44:	2300      	movs	r3, #0
 8006c46:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006c48:	e003      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 8006c4a:	e002      	b.n	8006c52 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006c50:	bf00      	nop
          }
        }
        break;
 8006c52:	e2d6      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006c54:	4b55      	ldr	r3, [pc, #340]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c5a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006c5e:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8006c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c66:	d031      	beq.n	8006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 8006c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c6e:	d866      	bhi.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c74:	d027      	beq.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 8006c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c78:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c7a:	d860      	bhi.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7e:	2b80      	cmp	r3, #128	@ 0x80
 8006c80:	d019      	beq.n	8006cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8006c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c84:	2b80      	cmp	r3, #128	@ 0x80
 8006c86:	d85a      	bhi.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8006c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d003      	beq.n	8006c96 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c90:	2b40      	cmp	r3, #64	@ 0x40
 8006c92:	d008      	beq.n	8006ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8006c94:	e053      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c96:	f107 0320 	add.w	r3, r7, #32
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7fd fb22 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006ca4:	e04e      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ca6:	f107 0314 	add.w	r3, r7, #20
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fd fc86 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006cb4:	e046      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cb6:	f107 0308 	add.w	r3, r7, #8
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fd fdea 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006cc4:	e03e      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8006cc6:	4b3a      	ldr	r3, [pc, #232]	@ (8006db0 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 8006cc8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006cca:	e03b      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ccc:	4b37      	ldr	r3, [pc, #220]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006cce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cd2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006cd8:	4b34      	ldr	r3, [pc, #208]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d10c      	bne.n	8006cfe <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 8006ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cea:	4b30      	ldr	r3, [pc, #192]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	08db      	lsrs	r3, r3, #3
 8006cf0:	f003 0303 	and.w	r3, r3, #3
 8006cf4:	4a2f      	ldr	r2, [pc, #188]	@ (8006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 8006cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8006cfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cfc:	e01e      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d0a:	d106      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 8006d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d12:	d102      	bne.n	8006d1a <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8006d14:	4b28      	ldr	r3, [pc, #160]	@ (8006db8 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 8006d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d18:	e010      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006d1a:	4b24      	ldr	r3, [pc, #144]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d26:	d106      	bne.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 8006d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d2e:	d102      	bne.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8006d30:	4b22      	ldr	r3, [pc, #136]	@ (8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8006d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d34:	e002      	b.n	8006d3c <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8006d36:	2300      	movs	r3, #0
 8006d38:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8006d3a:	e003      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8006d3c:	e002      	b.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8006d42:	bf00      	nop
          }
        }
        break;
 8006d44:	e25d      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 8006d46:	4b19      	ldr	r3, [pc, #100]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006d4c:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8006d50:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8006d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d103      	bne.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006d58:	f7fb fb0e 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 8006d5c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8006d5e:	e250      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8006d60:	4b12      	ldr	r3, [pc, #72]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d6c:	d10b      	bne.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d74:	d107      	bne.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d76:	f107 0314 	add.w	r3, r7, #20
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7fd fc1e 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d84:	e04f      	b.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 8006d86:	4b09      	ldr	r3, [pc, #36]	@ (8006dac <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d92:	d115      	bne.n	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d9a:	d111      	bne.n	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d9c:	f107 0308 	add.w	r3, r7, #8
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fd fd77 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006daa:	e03c      	b.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8006dac:	44020c00 	.word	0x44020c00
 8006db0:	00bb8000 	.word	0x00bb8000
 8006db4:	03d09000 	.word	0x03d09000
 8006db8:	003d0900 	.word	0x003d0900
 8006dbc:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8006dc0:	4b94      	ldr	r3, [pc, #592]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	2b02      	cmp	r3, #2
 8006dca:	d10d      	bne.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dce:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006dd2:	d109      	bne.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006dd4:	4b8f      	ldr	r3, [pc, #572]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	08db      	lsrs	r3, r3, #3
 8006dda:	f003 0303 	and.w	r3, r3, #3
 8006dde:	4a8e      	ldr	r2, [pc, #568]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
 8006de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006de6:	e01e      	b.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 8006de8:	4b8a      	ldr	r3, [pc, #552]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006df0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006df4:	d106      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 8006df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dfc:	d102      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 8006dfe:	4b87      	ldr	r3, [pc, #540]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8006e00:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e02:	e010      	b.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 8006e04:	4b83      	ldr	r3, [pc, #524]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e10:	d106      	bne.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 8006e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e14:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006e18:	d102      	bne.n	8006e20 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 8006e1a:	4b81      	ldr	r3, [pc, #516]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8006e1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e1e:	e002      	b.n	8006e26 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006e24:	e1ed      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006e26:	e1ec      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 8006e28:	4b7a      	ldr	r3, [pc, #488]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006e2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e2e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006e32:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d103      	bne.n	8006e42 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8006e3a:	f7fb fab3 	bl	80023a4 <HAL_RCC_GetPCLK3Freq>
 8006e3e:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8006e40:	e1df      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8006e42:	4b74      	ldr	r3, [pc, #464]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e4e:	d10b      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8006e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e56:	d107      	bne.n	8006e68 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e58:	f107 0314 	add.w	r3, r7, #20
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fd fbad 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006e62:	69bb      	ldr	r3, [r7, #24]
 8006e64:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e66:	e045      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 8006e68:	4b6a      	ldr	r3, [pc, #424]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e74:	d10b      	bne.n	8006e8e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8006e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e7c:	d107      	bne.n	8006e8e <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e7e:	f107 0308 	add.w	r3, r7, #8
 8006e82:	4618      	mov	r0, r3
 8006e84:	f7fd fd06 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e8c:	e032      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8006e8e:	4b61      	ldr	r3, [pc, #388]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 0302 	and.w	r3, r3, #2
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	d10d      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ea0:	d109      	bne.n	8006eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ea2:	4b5c      	ldr	r3, [pc, #368]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	08db      	lsrs	r3, r3, #3
 8006ea8:	f003 0303 	and.w	r3, r3, #3
 8006eac:	4a5a      	ldr	r2, [pc, #360]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8006eae:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eb4:	e01e      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 8006eb6:	4b57      	ldr	r3, [pc, #348]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ec2:	d106      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8006ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ec6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006eca:	d102      	bne.n	8006ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8006ecc:	4b53      	ldr	r3, [pc, #332]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8006ece:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ed0:	e010      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8006ed2:	4b50      	ldr	r3, [pc, #320]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ede:	d106      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006ee6:	d102      	bne.n	8006eee <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 8006ee8:	4b4d      	ldr	r3, [pc, #308]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8006eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eec:	e002      	b.n	8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ef2:	e186      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006ef4:	e185      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006ef6:	4b47      	ldr	r3, [pc, #284]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006efc:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 8006f00:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 8006f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d103      	bne.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8006f08:	f7fb fa36 	bl	8002378 <HAL_RCC_GetPCLK2Freq>
 8006f0c:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8006f0e:	e178      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 8006f10:	4b40      	ldr	r3, [pc, #256]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f1c:	d10b      	bne.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f24:	d107      	bne.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f26:	f107 0314 	add.w	r3, r7, #20
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7fd fb46 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006f30:	69bb      	ldr	r3, [r7, #24]
 8006f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f34:	e045      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 8006f36:	4b37      	ldr	r3, [pc, #220]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f42:	d10b      	bne.n	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8006f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f4a:	d107      	bne.n	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f4c:	f107 0308 	add.w	r3, r7, #8
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fd fc9f 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f5a:	e032      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8006f5c:	4b2d      	ldr	r3, [pc, #180]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0302 	and.w	r3, r3, #2
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d10d      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 8006f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6a:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006f6e:	d109      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f70:	4b28      	ldr	r3, [pc, #160]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	08db      	lsrs	r3, r3, #3
 8006f76:	f003 0303 	and.w	r3, r3, #3
 8006f7a:	4a27      	ldr	r2, [pc, #156]	@ (8007018 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8006f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f80:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f82:	e01e      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8006f84:	4b23      	ldr	r3, [pc, #140]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f90:	d106      	bne.n	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8006f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f94:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f98:	d102      	bne.n	8006fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 8006f9a:	4b20      	ldr	r3, [pc, #128]	@ (800701c <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8006f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f9e:	e010      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8006fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006fac:	d106      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8006fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb0:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006fb4:	d102      	bne.n	8006fbc <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 8006fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fba:	e002      	b.n	8006fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fc0:	e11f      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8006fc2:	e11e      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8006fc4:	4b13      	ldr	r3, [pc, #76]	@ (8007014 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8006fc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006fca:	f003 0303 	and.w	r3, r3, #3
 8006fce:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8006fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd2:	2b03      	cmp	r3, #3
 8006fd4:	d85f      	bhi.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 8006fd6:	a201      	add	r2, pc, #4	@ (adr r2, 8006fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 8006fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fdc:	08006fed 	.word	0x08006fed
 8006fe0:	08006ff5 	.word	0x08006ff5
 8006fe4:	08007005 	.word	0x08007005
 8006fe8:	08007025 	.word	0x08007025
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 8006fec:	f7fb f992 	bl	8002314 <HAL_RCC_GetHCLKFreq>
 8006ff0:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8006ff2:	e053      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ff4:	f107 0320 	add.w	r3, r7, #32
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7fd f973 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007000:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007002:	e04b      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007004:	f107 0314 	add.w	r3, r7, #20
 8007008:	4618      	mov	r0, r3
 800700a:	f7fd fad7 	bl	80045bc <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007012:	e043      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8007014:	44020c00 	.word	0x44020c00
 8007018:	03d09000 	.word	0x03d09000
 800701c:	003d0900 	.word	0x003d0900
 8007020:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007024:	4b79      	ldr	r3, [pc, #484]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007026:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800702a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800702e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007030:	4b76      	ldr	r3, [pc, #472]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b02      	cmp	r3, #2
 800703a:	d10c      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 800703c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800703e:	2b00      	cmp	r3, #0
 8007040:	d109      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007042:	4b72      	ldr	r3, [pc, #456]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	08db      	lsrs	r3, r3, #3
 8007048:	f003 0303 	and.w	r3, r3, #3
 800704c:	4a70      	ldr	r2, [pc, #448]	@ (8007210 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 800704e:	fa22 f303 	lsr.w	r3, r2, r3
 8007052:	637b      	str	r3, [r7, #52]	@ 0x34
 8007054:	e01e      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007056:	4b6d      	ldr	r3, [pc, #436]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800705e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007062:	d106      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8007064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800706a:	d102      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800706c:	4b69      	ldr	r3, [pc, #420]	@ (8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 800706e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007070:	e010      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007072:	4b66      	ldr	r3, [pc, #408]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800707a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800707e:	d106      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8007080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007082:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007086:	d102      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007088:	4b63      	ldr	r3, [pc, #396]	@ (8007218 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
 800708c:	e002      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007092:	e003      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8007094:	e002      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8007096:	2300      	movs	r3, #0
 8007098:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800709a:	bf00      	nop
          }
        }
        break;
 800709c:	e0b1      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800709e:	4b5b      	ldr	r3, [pc, #364]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80070a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070a4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80070a8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 80070aa:	4b58      	ldr	r3, [pc, #352]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80070ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b02      	cmp	r3, #2
 80070b6:	d106      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 80070b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d103      	bne.n	80070c6 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 80070be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80070c4:	e01f      	b.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 80070c6:	4b51      	ldr	r3, [pc, #324]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80070c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80070cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070d4:	d106      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	2b40      	cmp	r3, #64	@ 0x40
 80070da:	d103      	bne.n	80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 80070dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80070e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80070e2:	e010      	b.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 80070e4:	4b49      	ldr	r3, [pc, #292]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80070ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070f0:	d106      	bne.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 80070f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f4:	2b80      	cmp	r3, #128	@ 0x80
 80070f6:	d103      	bne.n	8007100 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 80070f8:	f248 0312 	movw	r3, #32786	@ 0x8012
 80070fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80070fe:	e002      	b.n	8007106 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007104:	e07d      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007106:	e07c      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8007108:	4b40      	ldr	r3, [pc, #256]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 800710a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800710e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007112:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8007114:	4b3d      	ldr	r3, [pc, #244]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800711c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007120:	d105      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8007122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007124:	2b00      	cmp	r3, #0
 8007126:	d102      	bne.n	800712e <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8007128:	4b3c      	ldr	r3, [pc, #240]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
 800712c:	e031      	b.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800712e:	4b37      	ldr	r3, [pc, #220]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800713a:	d10a      	bne.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 800713c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713e:	2b10      	cmp	r3, #16
 8007140:	d107      	bne.n	8007152 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007142:	f107 0320 	add.w	r3, r7, #32
 8007146:	4618      	mov	r0, r3
 8007148:	f7fd f8cc 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800714c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007150:	e01f      	b.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8007152:	4b2e      	ldr	r3, [pc, #184]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007154:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b02      	cmp	r3, #2
 800715e:	d106      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007162:	2b20      	cmp	r3, #32
 8007164:	d103      	bne.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8007166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
 800716c:	e011      	b.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800716e:	4b27      	ldr	r3, [pc, #156]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800717c:	d106      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	2b30      	cmp	r3, #48	@ 0x30
 8007182:	d103      	bne.n	800718c <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8007184:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
 800718a:	e002      	b.n	8007192 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800718c:	2300      	movs	r3, #0
 800718e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8007190:	e037      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007192:	e036      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8007194:	4b1d      	ldr	r3, [pc, #116]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8007196:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800719a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800719e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 80071a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a2:	2b10      	cmp	r3, #16
 80071a4:	d107      	bne.n	80071b6 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071a6:	f107 0320 	add.w	r3, r7, #32
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7fd f89a 	bl	80042e4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80071b4:	e025      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 80071b6:	4b15      	ldr	r3, [pc, #84]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071c2:	d10a      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 80071c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071c6:	2b20      	cmp	r3, #32
 80071c8:	d107      	bne.n	80071da <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80071ca:	f107 0308 	add.w	r3, r7, #8
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fd fb60 	bl	8004894 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80071d8:	e00f      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 80071da:	4b0c      	ldr	r3, [pc, #48]	@ (800720c <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80071e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80071e6:	d105      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 80071e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ea:	2b30      	cmp	r3, #48	@ 0x30
 80071ec:	d102      	bne.n	80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 80071ee:	4b0b      	ldr	r3, [pc, #44]	@ (800721c <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 80071f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80071f2:	e002      	b.n	80071fa <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 80071f4:	2300      	movs	r3, #0
 80071f6:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 80071f8:	e003      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80071fa:	e002      	b.n	8007202 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007200:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8007202:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007204:	4618      	mov	r0, r3
 8007206:	373c      	adds	r7, #60	@ 0x3c
 8007208:	46bd      	mov	sp, r7
 800720a:	bd90      	pop	{r4, r7, pc}
 800720c:	44020c00 	.word	0x44020c00
 8007210:	03d09000 	.word	0x03d09000
 8007214:	003d0900 	.word	0x003d0900
 8007218:	017d7840 	.word	0x017d7840
 800721c:	02dc6c00 	.word	0x02dc6c00

08007220 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8007228:	4b48      	ldr	r3, [pc, #288]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a47      	ldr	r2, [pc, #284]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 800722e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007232:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007234:	f7f9 fd52 	bl	8000cdc <HAL_GetTick>
 8007238:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800723a:	e008      	b.n	800724e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800723c:	f7f9 fd4e 	bl	8000cdc <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	2b02      	cmp	r3, #2
 8007248:	d901      	bls.n	800724e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e07a      	b.n	8007344 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800724e:	4b3f      	ldr	r3, [pc, #252]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1f0      	bne.n	800723c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800725a:	4b3c      	ldr	r3, [pc, #240]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 800725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007262:	f023 0303 	bic.w	r3, r3, #3
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6811      	ldr	r1, [r2, #0]
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	6852      	ldr	r2, [r2, #4]
 800726e:	0212      	lsls	r2, r2, #8
 8007270:	430a      	orrs	r2, r1
 8007272:	4936      	ldr	r1, [pc, #216]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007274:	4313      	orrs	r3, r2
 8007276:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	3b01      	subs	r3, #1
 800727e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	3b01      	subs	r3, #1
 8007288:	025b      	lsls	r3, r3, #9
 800728a:	b29b      	uxth	r3, r3
 800728c:	431a      	orrs	r2, r3
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	691b      	ldr	r3, [r3, #16]
 8007292:	3b01      	subs	r3, #1
 8007294:	041b      	lsls	r3, r3, #16
 8007296:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800729a:	431a      	orrs	r2, r3
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	695b      	ldr	r3, [r3, #20]
 80072a0:	3b01      	subs	r3, #1
 80072a2:	061b      	lsls	r3, r3, #24
 80072a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80072a8:	4928      	ldr	r1, [pc, #160]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072aa:	4313      	orrs	r3, r2
 80072ac:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80072ae:	4b27      	ldr	r3, [pc, #156]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b2:	f023 020c 	bic.w	r2, r3, #12
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	4924      	ldr	r1, [pc, #144]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072bc:	4313      	orrs	r3, r2
 80072be:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 80072c0:	4b22      	ldr	r3, [pc, #136]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c4:	f023 0220 	bic.w	r2, r3, #32
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	69db      	ldr	r3, [r3, #28]
 80072cc:	491f      	ldr	r1, [pc, #124]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072ce:	4313      	orrs	r3, r2
 80072d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80072d2:	4b1e      	ldr	r3, [pc, #120]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072da:	491c      	ldr	r1, [pc, #112]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072dc:	4313      	orrs	r3, r2
 80072de:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80072e0:	4b1a      	ldr	r3, [pc, #104]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e4:	4a19      	ldr	r2, [pc, #100]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072e6:	f023 0310 	bic.w	r3, r3, #16
 80072ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80072ec:	4b17      	ldr	r3, [pc, #92]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 80072ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072f4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	6a12      	ldr	r2, [r2, #32]
 80072fc:	00d2      	lsls	r2, r2, #3
 80072fe:	4913      	ldr	r1, [pc, #76]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007300:	4313      	orrs	r3, r2
 8007302:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8007304:	4b11      	ldr	r3, [pc, #68]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007308:	4a10      	ldr	r2, [pc, #64]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 800730a:	f043 0310 	orr.w	r3, r3, #16
 800730e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8007310:	4b0e      	ldr	r3, [pc, #56]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a0d      	ldr	r2, [pc, #52]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007316:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800731a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800731c:	f7f9 fcde 	bl	8000cdc <HAL_GetTick>
 8007320:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007322:	e008      	b.n	8007336 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007324:	f7f9 fcda 	bl	8000cdc <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b02      	cmp	r3, #2
 8007330:	d901      	bls.n	8007336 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e006      	b.n	8007344 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007336:	4b05      	ldr	r3, [pc, #20]	@ (800734c <RCCEx_PLL2_Config+0x12c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d0f0      	beq.n	8007324 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8007342:	2300      	movs	r3, #0

}
 8007344:	4618      	mov	r0, r3
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	44020c00 	.word	0x44020c00

08007350 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8007358:	4b48      	ldr	r3, [pc, #288]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a47      	ldr	r2, [pc, #284]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800735e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007362:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007364:	f7f9 fcba 	bl	8000cdc <HAL_GetTick>
 8007368:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800736a:	e008      	b.n	800737e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800736c:	f7f9 fcb6 	bl	8000cdc <HAL_GetTick>
 8007370:	4602      	mov	r2, r0
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	1ad3      	subs	r3, r2, r3
 8007376:	2b02      	cmp	r3, #2
 8007378:	d901      	bls.n	800737e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800737a:	2303      	movs	r3, #3
 800737c:	e07a      	b.n	8007474 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800737e:	4b3f      	ldr	r3, [pc, #252]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d1f0      	bne.n	800736c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800738a:	4b3c      	ldr	r3, [pc, #240]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800738c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007392:	f023 0303 	bic.w	r3, r3, #3
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	6811      	ldr	r1, [r2, #0]
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	6852      	ldr	r2, [r2, #4]
 800739e:	0212      	lsls	r2, r2, #8
 80073a0:	430a      	orrs	r2, r1
 80073a2:	4936      	ldr	r1, [pc, #216]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073a4:	4313      	orrs	r3, r2
 80073a6:	630b      	str	r3, [r1, #48]	@ 0x30
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	3b01      	subs	r3, #1
 80073ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	025b      	lsls	r3, r3, #9
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	431a      	orrs	r2, r3
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	691b      	ldr	r3, [r3, #16]
 80073c2:	3b01      	subs	r3, #1
 80073c4:	041b      	lsls	r3, r3, #16
 80073c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	695b      	ldr	r3, [r3, #20]
 80073d0:	3b01      	subs	r3, #1
 80073d2:	061b      	lsls	r3, r3, #24
 80073d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80073d8:	4928      	ldr	r1, [pc, #160]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80073de:	4b27      	ldr	r3, [pc, #156]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e2:	f023 020c 	bic.w	r2, r3, #12
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	4924      	ldr	r1, [pc, #144]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80073f0:	4b22      	ldr	r3, [pc, #136]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f4:	f023 0220 	bic.w	r2, r3, #32
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	69db      	ldr	r3, [r3, #28]
 80073fc:	491f      	ldr	r1, [pc, #124]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007402:	4b1e      	ldr	r3, [pc, #120]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007404:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740a:	491c      	ldr	r1, [pc, #112]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800740c:	4313      	orrs	r3, r2
 800740e:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8007410:	4b1a      	ldr	r3, [pc, #104]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007414:	4a19      	ldr	r2, [pc, #100]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007416:	f023 0310 	bic.w	r3, r3, #16
 800741a:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800741c:	4b17      	ldr	r3, [pc, #92]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800741e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007420:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007424:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6a12      	ldr	r2, [r2, #32]
 800742c:	00d2      	lsls	r2, r2, #3
 800742e:	4913      	ldr	r1, [pc, #76]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007430:	4313      	orrs	r3, r2
 8007432:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8007434:	4b11      	ldr	r3, [pc, #68]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007438:	4a10      	ldr	r2, [pc, #64]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 800743a:	f043 0310 	orr.w	r3, r3, #16
 800743e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8007440:	4b0e      	ldr	r3, [pc, #56]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4a0d      	ldr	r2, [pc, #52]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800744a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800744c:	f7f9 fc46 	bl	8000cdc <HAL_GetTick>
 8007450:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007452:	e008      	b.n	8007466 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007454:	f7f9 fc42 	bl	8000cdc <HAL_GetTick>
 8007458:	4602      	mov	r2, r0
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	1ad3      	subs	r3, r2, r3
 800745e:	2b02      	cmp	r3, #2
 8007460:	d901      	bls.n	8007466 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8007462:	2303      	movs	r3, #3
 8007464:	e006      	b.n	8007474 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007466:	4b05      	ldr	r3, [pc, #20]	@ (800747c <RCCEx_PLL3_Config+0x12c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d0f0      	beq.n	8007454 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	44020c00 	.word	0x44020c00

08007480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e042      	b.n	8007518 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007498:	2b00      	cmp	r3, #0
 800749a:	d106      	bne.n	80074aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f7f9 fa6f 	bl	8000988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2224      	movs	r2, #36	@ 0x24
 80074ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f022 0201 	bic.w	r2, r2, #1
 80074c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 fa16 	bl	80078fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 f825 	bl	8007520 <UART_SetConfig>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d101      	bne.n	80074e0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e01b      	b.n	8007518 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685a      	ldr	r2, [r3, #4]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	689a      	ldr	r2, [r3, #8]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0201 	orr.w	r2, r2, #1
 800750e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 fa95 	bl	8007a40 <UART_CheckIdleState>
 8007516:	4603      	mov	r3, r0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007524:	b094      	sub	sp, #80	@ 0x50
 8007526:	af00      	add	r7, sp, #0
 8007528:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800752a:	2300      	movs	r3, #0
 800752c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	4b78      	ldr	r3, [pc, #480]	@ (8007718 <UART_SetConfig+0x1f8>)
 8007536:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753a:	689a      	ldr	r2, [r3, #8]
 800753c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	431a      	orrs	r2, r3
 8007542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	431a      	orrs	r2, r3
 8007548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	4313      	orrs	r3, r2
 800754e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4971      	ldr	r1, [pc, #452]	@ (800771c <UART_SetConfig+0x1fc>)
 8007558:	4019      	ands	r1, r3
 800755a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007560:	430b      	orrs	r3, r1
 8007562:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800756e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007570:	68d9      	ldr	r1, [r3, #12]
 8007572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	ea40 0301 	orr.w	r3, r0, r1
 800757a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800757c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4b64      	ldr	r3, [pc, #400]	@ (8007718 <UART_SetConfig+0x1f8>)
 8007588:	429a      	cmp	r2, r3
 800758a:	d009      	beq.n	80075a0 <UART_SetConfig+0x80>
 800758c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	4b63      	ldr	r3, [pc, #396]	@ (8007720 <UART_SetConfig+0x200>)
 8007592:	429a      	cmp	r2, r3
 8007594:	d004      	beq.n	80075a0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007598:	6a1a      	ldr	r2, [r3, #32]
 800759a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800759c:	4313      	orrs	r3, r2
 800759e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80075aa:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80075ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075b4:	430b      	orrs	r3, r1
 80075b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80075b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075be:	f023 000f 	bic.w	r0, r3, #15
 80075c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80075c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	ea40 0301 	orr.w	r3, r0, r1
 80075ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	4b53      	ldr	r3, [pc, #332]	@ (8007724 <UART_SetConfig+0x204>)
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d102      	bne.n	80075e0 <UART_SetConfig+0xc0>
 80075da:	2301      	movs	r3, #1
 80075dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075de:	e066      	b.n	80076ae <UART_SetConfig+0x18e>
 80075e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	4b50      	ldr	r3, [pc, #320]	@ (8007728 <UART_SetConfig+0x208>)
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d102      	bne.n	80075f0 <UART_SetConfig+0xd0>
 80075ea:	2302      	movs	r3, #2
 80075ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075ee:	e05e      	b.n	80076ae <UART_SetConfig+0x18e>
 80075f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	4b4d      	ldr	r3, [pc, #308]	@ (800772c <UART_SetConfig+0x20c>)
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d102      	bne.n	8007600 <UART_SetConfig+0xe0>
 80075fa:	2304      	movs	r3, #4
 80075fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075fe:	e056      	b.n	80076ae <UART_SetConfig+0x18e>
 8007600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	4b4a      	ldr	r3, [pc, #296]	@ (8007730 <UART_SetConfig+0x210>)
 8007606:	429a      	cmp	r2, r3
 8007608:	d102      	bne.n	8007610 <UART_SetConfig+0xf0>
 800760a:	2308      	movs	r3, #8
 800760c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800760e:	e04e      	b.n	80076ae <UART_SetConfig+0x18e>
 8007610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	4b47      	ldr	r3, [pc, #284]	@ (8007734 <UART_SetConfig+0x214>)
 8007616:	429a      	cmp	r2, r3
 8007618:	d102      	bne.n	8007620 <UART_SetConfig+0x100>
 800761a:	2310      	movs	r3, #16
 800761c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800761e:	e046      	b.n	80076ae <UART_SetConfig+0x18e>
 8007620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	4b44      	ldr	r3, [pc, #272]	@ (8007738 <UART_SetConfig+0x218>)
 8007626:	429a      	cmp	r2, r3
 8007628:	d102      	bne.n	8007630 <UART_SetConfig+0x110>
 800762a:	2320      	movs	r3, #32
 800762c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800762e:	e03e      	b.n	80076ae <UART_SetConfig+0x18e>
 8007630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	4b41      	ldr	r3, [pc, #260]	@ (800773c <UART_SetConfig+0x21c>)
 8007636:	429a      	cmp	r2, r3
 8007638:	d102      	bne.n	8007640 <UART_SetConfig+0x120>
 800763a:	2340      	movs	r3, #64	@ 0x40
 800763c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800763e:	e036      	b.n	80076ae <UART_SetConfig+0x18e>
 8007640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	4b3e      	ldr	r3, [pc, #248]	@ (8007740 <UART_SetConfig+0x220>)
 8007646:	429a      	cmp	r2, r3
 8007648:	d102      	bne.n	8007650 <UART_SetConfig+0x130>
 800764a:	2380      	movs	r3, #128	@ 0x80
 800764c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800764e:	e02e      	b.n	80076ae <UART_SetConfig+0x18e>
 8007650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	4b3b      	ldr	r3, [pc, #236]	@ (8007744 <UART_SetConfig+0x224>)
 8007656:	429a      	cmp	r2, r3
 8007658:	d103      	bne.n	8007662 <UART_SetConfig+0x142>
 800765a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800765e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007660:	e025      	b.n	80076ae <UART_SetConfig+0x18e>
 8007662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	4b38      	ldr	r3, [pc, #224]	@ (8007748 <UART_SetConfig+0x228>)
 8007668:	429a      	cmp	r2, r3
 800766a:	d103      	bne.n	8007674 <UART_SetConfig+0x154>
 800766c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007670:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007672:	e01c      	b.n	80076ae <UART_SetConfig+0x18e>
 8007674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	4b34      	ldr	r3, [pc, #208]	@ (800774c <UART_SetConfig+0x22c>)
 800767a:	429a      	cmp	r2, r3
 800767c:	d103      	bne.n	8007686 <UART_SetConfig+0x166>
 800767e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007682:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007684:	e013      	b.n	80076ae <UART_SetConfig+0x18e>
 8007686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	4b31      	ldr	r3, [pc, #196]	@ (8007750 <UART_SetConfig+0x230>)
 800768c:	429a      	cmp	r2, r3
 800768e:	d103      	bne.n	8007698 <UART_SetConfig+0x178>
 8007690:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007694:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007696:	e00a      	b.n	80076ae <UART_SetConfig+0x18e>
 8007698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	4b1e      	ldr	r3, [pc, #120]	@ (8007718 <UART_SetConfig+0x1f8>)
 800769e:	429a      	cmp	r2, r3
 80076a0:	d103      	bne.n	80076aa <UART_SetConfig+0x18a>
 80076a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076a8:	e001      	b.n	80076ae <UART_SetConfig+0x18e>
 80076aa:	2300      	movs	r3, #0
 80076ac:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	4b19      	ldr	r3, [pc, #100]	@ (8007718 <UART_SetConfig+0x1f8>)
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d005      	beq.n	80076c4 <UART_SetConfig+0x1a4>
 80076b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	4b18      	ldr	r3, [pc, #96]	@ (8007720 <UART_SetConfig+0x200>)
 80076be:	429a      	cmp	r2, r3
 80076c0:	f040 8094 	bne.w	80077ec <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80076c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076c6:	2200      	movs	r2, #0
 80076c8:	623b      	str	r3, [r7, #32]
 80076ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80076cc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80076d0:	f7fd fa4c 	bl	8004b6c <HAL_RCCEx_GetPeriphCLKFreq>
 80076d4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80076d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 80f7 	beq.w	80078cc <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80076de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e2:	4a1c      	ldr	r2, [pc, #112]	@ (8007754 <UART_SetConfig+0x234>)
 80076e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076e8:	461a      	mov	r2, r3
 80076ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80076f0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f4:	685a      	ldr	r2, [r3, #4]
 80076f6:	4613      	mov	r3, r2
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	4413      	add	r3, r2
 80076fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076fe:	429a      	cmp	r2, r3
 8007700:	d305      	bcc.n	800770e <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007708:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800770a:	429a      	cmp	r2, r3
 800770c:	d924      	bls.n	8007758 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007714:	e069      	b.n	80077ea <UART_SetConfig+0x2ca>
 8007716:	bf00      	nop
 8007718:	44002400 	.word	0x44002400
 800771c:	cfff69f3 	.word	0xcfff69f3
 8007720:	54002400 	.word	0x54002400
 8007724:	40013800 	.word	0x40013800
 8007728:	40004400 	.word	0x40004400
 800772c:	40004800 	.word	0x40004800
 8007730:	40004c00 	.word	0x40004c00
 8007734:	40005000 	.word	0x40005000
 8007738:	40006400 	.word	0x40006400
 800773c:	40007800 	.word	0x40007800
 8007740:	40007c00 	.word	0x40007c00
 8007744:	40008000 	.word	0x40008000
 8007748:	40006800 	.word	0x40006800
 800774c:	40006c00 	.word	0x40006c00
 8007750:	40008400 	.word	0x40008400
 8007754:	08007fc8 	.word	0x08007fc8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007758:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800775a:	2200      	movs	r2, #0
 800775c:	61bb      	str	r3, [r7, #24]
 800775e:	61fa      	str	r2, [r7, #28]
 8007760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007764:	4a64      	ldr	r2, [pc, #400]	@ (80078f8 <UART_SetConfig+0x3d8>)
 8007766:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800776a:	b29b      	uxth	r3, r3
 800776c:	2200      	movs	r2, #0
 800776e:	613b      	str	r3, [r7, #16]
 8007770:	617a      	str	r2, [r7, #20]
 8007772:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007776:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800777a:	f7f8 fd87 	bl	800028c <__aeabi_uldivmod>
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
 8007782:	4610      	mov	r0, r2
 8007784:	4619      	mov	r1, r3
 8007786:	f04f 0200 	mov.w	r2, #0
 800778a:	f04f 0300 	mov.w	r3, #0
 800778e:	020b      	lsls	r3, r1, #8
 8007790:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007794:	0202      	lsls	r2, r0, #8
 8007796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007798:	6849      	ldr	r1, [r1, #4]
 800779a:	0849      	lsrs	r1, r1, #1
 800779c:	2000      	movs	r0, #0
 800779e:	460c      	mov	r4, r1
 80077a0:	4605      	mov	r5, r0
 80077a2:	eb12 0804 	adds.w	r8, r2, r4
 80077a6:	eb43 0905 	adc.w	r9, r3, r5
 80077aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	60bb      	str	r3, [r7, #8]
 80077b2:	60fa      	str	r2, [r7, #12]
 80077b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80077b8:	4640      	mov	r0, r8
 80077ba:	4649      	mov	r1, r9
 80077bc:	f7f8 fd66 	bl	800028c <__aeabi_uldivmod>
 80077c0:	4602      	mov	r2, r0
 80077c2:	460b      	mov	r3, r1
 80077c4:	4613      	mov	r3, r2
 80077c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077ce:	d308      	bcc.n	80077e2 <UART_SetConfig+0x2c2>
 80077d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80077d6:	d204      	bcs.n	80077e2 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 80077d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80077de:	60da      	str	r2, [r3, #12]
 80077e0:	e003      	b.n	80077ea <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80077e8:	e070      	b.n	80078cc <UART_SetConfig+0x3ac>
 80077ea:	e06f      	b.n	80078cc <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ee:	69db      	ldr	r3, [r3, #28]
 80077f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077f4:	d13c      	bne.n	8007870 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80077f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077f8:	2200      	movs	r2, #0
 80077fa:	603b      	str	r3, [r7, #0]
 80077fc:	607a      	str	r2, [r7, #4]
 80077fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007802:	f7fd f9b3 	bl	8004b6c <HAL_RCCEx_GetPeriphCLKFreq>
 8007806:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007808:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800780a:	2b00      	cmp	r3, #0
 800780c:	d05e      	beq.n	80078cc <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800780e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007812:	4a39      	ldr	r2, [pc, #228]	@ (80078f8 <UART_SetConfig+0x3d8>)
 8007814:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007818:	461a      	mov	r2, r3
 800781a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800781c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007820:	005a      	lsls	r2, r3, #1
 8007822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	441a      	add	r2, r3
 800782a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007832:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007836:	2b0f      	cmp	r3, #15
 8007838:	d916      	bls.n	8007868 <UART_SetConfig+0x348>
 800783a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800783c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007840:	d212      	bcs.n	8007868 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007844:	b29b      	uxth	r3, r3
 8007846:	f023 030f 	bic.w	r3, r3, #15
 800784a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800784c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800784e:	085b      	lsrs	r3, r3, #1
 8007850:	b29b      	uxth	r3, r3
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	b29a      	uxth	r2, r3
 8007858:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800785a:	4313      	orrs	r3, r2
 800785c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800785e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007864:	60da      	str	r2, [r3, #12]
 8007866:	e031      	b.n	80078cc <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800786e:	e02d      	b.n	80078cc <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007872:	2200      	movs	r2, #0
 8007874:	469a      	mov	sl, r3
 8007876:	4693      	mov	fp, r2
 8007878:	4650      	mov	r0, sl
 800787a:	4659      	mov	r1, fp
 800787c:	f7fd f976 	bl	8004b6c <HAL_RCCEx_GetPeriphCLKFreq>
 8007880:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8007882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	d021      	beq.n	80078cc <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788c:	4a1a      	ldr	r2, [pc, #104]	@ (80078f8 <UART_SetConfig+0x3d8>)
 800788e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007892:	461a      	mov	r2, r3
 8007894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007896:	fbb3 f2f2 	udiv	r2, r3, r2
 800789a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	085b      	lsrs	r3, r3, #1
 80078a0:	441a      	add	r2, r3
 80078a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078ae:	2b0f      	cmp	r3, #15
 80078b0:	d909      	bls.n	80078c6 <UART_SetConfig+0x3a6>
 80078b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b8:	d205      	bcs.n	80078c6 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078bc:	b29a      	uxth	r2, r3
 80078be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	60da      	str	r2, [r3, #12]
 80078c4:	e002      	b.n	80078cc <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80078cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ce:	2201      	movs	r2, #1
 80078d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80078d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078d6:	2201      	movs	r2, #1
 80078d8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078de:	2200      	movs	r2, #0
 80078e0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80078e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078e4:	2200      	movs	r2, #0
 80078e6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80078e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3750      	adds	r7, #80	@ 0x50
 80078f0:	46bd      	mov	sp, r7
 80078f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078f6:	bf00      	nop
 80078f8:	08007fc8 	.word	0x08007fc8

080078fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007908:	f003 0308 	and.w	r3, r3, #8
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00a      	beq.n	8007926 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	430a      	orrs	r2, r1
 8007924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792a:	f003 0301 	and.w	r3, r3, #1
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00a      	beq.n	8007948 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	430a      	orrs	r2, r1
 8007946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800794c:	f003 0302 	and.w	r3, r3, #2
 8007950:	2b00      	cmp	r3, #0
 8007952:	d00a      	beq.n	800796a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	430a      	orrs	r2, r1
 8007968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800796e:	f003 0304 	and.w	r3, r3, #4
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00a      	beq.n	800798c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	430a      	orrs	r2, r1
 800798a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007990:	f003 0310 	and.w	r3, r3, #16
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	689b      	ldr	r3, [r3, #8]
 800799e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	430a      	orrs	r2, r1
 80079ac:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b2:	f003 0320 	and.w	r3, r3, #32
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d00a      	beq.n	80079d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	689b      	ldr	r3, [r3, #8]
 80079c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	430a      	orrs	r2, r1
 80079ce:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d01a      	beq.n	8007a12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	430a      	orrs	r2, r1
 80079f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079fa:	d10a      	bne.n	8007a12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00a      	beq.n	8007a34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	430a      	orrs	r2, r1
 8007a32:	605a      	str	r2, [r3, #4]
  }
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b098      	sub	sp, #96	@ 0x60
 8007a44:	af02      	add	r7, sp, #8
 8007a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a50:	f7f9 f944 	bl	8000cdc <HAL_GetTick>
 8007a54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0308 	and.w	r3, r3, #8
 8007a60:	2b08      	cmp	r3, #8
 8007a62:	d12f      	bne.n	8007ac4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 f88e 	bl	8007b94 <UART_WaitOnFlagUntilTimeout>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d022      	beq.n	8007ac4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a86:	e853 3f00 	ldrex	r3, [r3]
 8007a8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a92:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007aa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007aa4:	e841 2300 	strex	r3, r2, [r1]
 8007aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1e6      	bne.n	8007a7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e063      	b.n	8007b8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0304 	and.w	r3, r3, #4
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	d149      	bne.n	8007b66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ad2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ada:	2200      	movs	r2, #0
 8007adc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 f857 	bl	8007b94 <UART_WaitOnFlagUntilTimeout>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d03c      	beq.n	8007b66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af4:	e853 3f00 	ldrex	r3, [r3]
 8007af8:	623b      	str	r3, [r7, #32]
   return(result);
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	461a      	mov	r2, r3
 8007b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e6      	bne.n	8007aec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3308      	adds	r3, #8
 8007b24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f023 0301 	bic.w	r3, r3, #1
 8007b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	3308      	adds	r3, #8
 8007b3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b3e:	61fa      	str	r2, [r7, #28]
 8007b40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	69b9      	ldr	r1, [r7, #24]
 8007b44:	69fa      	ldr	r2, [r7, #28]
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	617b      	str	r3, [r7, #20]
   return(result);
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e5      	bne.n	8007b1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2220      	movs	r2, #32
 8007b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e012      	b.n	8007b8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2220      	movs	r2, #32
 8007b6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2220      	movs	r2, #32
 8007b72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3758      	adds	r7, #88	@ 0x58
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	60f8      	str	r0, [r7, #12]
 8007b9c:	60b9      	str	r1, [r7, #8]
 8007b9e:	603b      	str	r3, [r7, #0]
 8007ba0:	4613      	mov	r3, r2
 8007ba2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ba4:	e04f      	b.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ba6:	69bb      	ldr	r3, [r7, #24]
 8007ba8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bac:	d04b      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bae:	f7f9 f895 	bl	8000cdc <HAL_GetTick>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	1ad3      	subs	r3, r2, r3
 8007bb8:	69ba      	ldr	r2, [r7, #24]
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	d302      	bcc.n	8007bc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d101      	bne.n	8007bc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e04e      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0304 	and.w	r3, r3, #4
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d037      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	2b80      	cmp	r3, #128	@ 0x80
 8007bda:	d034      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	2b40      	cmp	r3, #64	@ 0x40
 8007be0:	d031      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69db      	ldr	r3, [r3, #28]
 8007be8:	f003 0308 	and.w	r3, r3, #8
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d110      	bne.n	8007c12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2208      	movs	r2, #8
 8007bf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f000 f838 	bl	8007c6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2208      	movs	r2, #8
 8007c02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e029      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	69db      	ldr	r3, [r3, #28]
 8007c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c20:	d111      	bne.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 f81e 	bl	8007c6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2220      	movs	r2, #32
 8007c36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e00f      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	69da      	ldr	r2, [r3, #28]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4013      	ands	r3, r2
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	bf0c      	ite	eq
 8007c56:	2301      	moveq	r3, #1
 8007c58:	2300      	movne	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	79fb      	ldrb	r3, [r7, #7]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d0a0      	beq.n	8007ba6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c6e:	b480      	push	{r7}
 8007c70:	b095      	sub	sp, #84	@ 0x54
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7e:	e853 3f00 	ldrex	r3, [r3]
 8007c82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c94:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c96:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c9c:	e841 2300 	strex	r3, r2, [r1]
 8007ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1e6      	bne.n	8007c76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	3308      	adds	r3, #8
 8007cae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	6a3b      	ldr	r3, [r7, #32]
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cb8:	69fb      	ldr	r3, [r7, #28]
 8007cba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cbe:	f023 0301 	bic.w	r3, r3, #1
 8007cc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3308      	adds	r3, #8
 8007cca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cd4:	e841 2300 	strex	r3, r2, [r1]
 8007cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1e3      	bne.n	8007ca8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d118      	bne.n	8007d1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	e853 3f00 	ldrex	r3, [r3]
 8007cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	f023 0310 	bic.w	r3, r3, #16
 8007cfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d06:	61bb      	str	r3, [r7, #24]
 8007d08:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0a:	6979      	ldr	r1, [r7, #20]
 8007d0c:	69ba      	ldr	r2, [r7, #24]
 8007d0e:	e841 2300 	strex	r3, r2, [r1]
 8007d12:	613b      	str	r3, [r7, #16]
   return(result);
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d1e6      	bne.n	8007ce8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2220      	movs	r2, #32
 8007d1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007d2e:	bf00      	nop
 8007d30:	3754      	adds	r7, #84	@ 0x54
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr

08007d3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d3a:	b480      	push	{r7}
 8007d3c:	b085      	sub	sp, #20
 8007d3e:	af00      	add	r7, sp, #0
 8007d40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d101      	bne.n	8007d50 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	e027      	b.n	8007da0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2224      	movs	r2, #36	@ 0x24
 8007d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f022 0201 	bic.w	r2, r2, #1
 8007d76:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2220      	movs	r2, #32
 8007d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b084      	sub	sp, #16
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d101      	bne.n	8007dc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007dc0:	2302      	movs	r3, #2
 8007dc2:	e02d      	b.n	8007e20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2224      	movs	r2, #36	@ 0x24
 8007dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f022 0201 	bic.w	r2, r2, #1
 8007dea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	689b      	ldr	r3, [r3, #8]
 8007df2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	430a      	orrs	r2, r1
 8007dfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f84f 	bl	8007ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b084      	sub	sp, #16
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d101      	bne.n	8007e40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	e02d      	b.n	8007e9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2224      	movs	r2, #36	@ 0x24
 8007e4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f022 0201 	bic.w	r2, r2, #1
 8007e66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	430a      	orrs	r2, r1
 8007e7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 f811 	bl	8007ea4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2220      	movs	r2, #32
 8007e8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3710      	adds	r7, #16
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b085      	sub	sp, #20
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d108      	bne.n	8007ec6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007ec4:	e031      	b.n	8007f2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007ec6:	2308      	movs	r3, #8
 8007ec8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007eca:	2308      	movs	r3, #8
 8007ecc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	0e5b      	lsrs	r3, r3, #25
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	f003 0307 	and.w	r3, r3, #7
 8007edc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	689b      	ldr	r3, [r3, #8]
 8007ee4:	0f5b      	lsrs	r3, r3, #29
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	f003 0307 	and.w	r3, r3, #7
 8007eec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	7b3a      	ldrb	r2, [r7, #12]
 8007ef2:	4911      	ldr	r1, [pc, #68]	@ (8007f38 <UARTEx_SetNbDataToProcess+0x94>)
 8007ef4:	5c8a      	ldrb	r2, [r1, r2]
 8007ef6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007efa:	7b3a      	ldrb	r2, [r7, #12]
 8007efc:	490f      	ldr	r1, [pc, #60]	@ (8007f3c <UARTEx_SetNbDataToProcess+0x98>)
 8007efe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f00:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f04:	b29a      	uxth	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	7b7a      	ldrb	r2, [r7, #13]
 8007f10:	4909      	ldr	r1, [pc, #36]	@ (8007f38 <UARTEx_SetNbDataToProcess+0x94>)
 8007f12:	5c8a      	ldrb	r2, [r1, r2]
 8007f14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f18:	7b7a      	ldrb	r2, [r7, #13]
 8007f1a:	4908      	ldr	r1, [pc, #32]	@ (8007f3c <UARTEx_SetNbDataToProcess+0x98>)
 8007f1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f1e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f2a:	bf00      	nop
 8007f2c:	3714      	adds	r7, #20
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	08007fe0 	.word	0x08007fe0
 8007f3c:	08007fe8 	.word	0x08007fe8

08007f40 <memset>:
 8007f40:	4402      	add	r2, r0
 8007f42:	4603      	mov	r3, r0
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d100      	bne.n	8007f4a <memset+0xa>
 8007f48:	4770      	bx	lr
 8007f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f4e:	e7f9      	b.n	8007f44 <memset+0x4>

08007f50 <__libc_init_array>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	4d0d      	ldr	r5, [pc, #52]	@ (8007f88 <__libc_init_array+0x38>)
 8007f54:	2600      	movs	r6, #0
 8007f56:	4c0d      	ldr	r4, [pc, #52]	@ (8007f8c <__libc_init_array+0x3c>)
 8007f58:	1b64      	subs	r4, r4, r5
 8007f5a:	10a4      	asrs	r4, r4, #2
 8007f5c:	42a6      	cmp	r6, r4
 8007f5e:	d109      	bne.n	8007f74 <__libc_init_array+0x24>
 8007f60:	4d0b      	ldr	r5, [pc, #44]	@ (8007f90 <__libc_init_array+0x40>)
 8007f62:	2600      	movs	r6, #0
 8007f64:	4c0b      	ldr	r4, [pc, #44]	@ (8007f94 <__libc_init_array+0x44>)
 8007f66:	f000 f817 	bl	8007f98 <_init>
 8007f6a:	1b64      	subs	r4, r4, r5
 8007f6c:	10a4      	asrs	r4, r4, #2
 8007f6e:	42a6      	cmp	r6, r4
 8007f70:	d105      	bne.n	8007f7e <__libc_init_array+0x2e>
 8007f72:	bd70      	pop	{r4, r5, r6, pc}
 8007f74:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f78:	3601      	adds	r6, #1
 8007f7a:	4798      	blx	r3
 8007f7c:	e7ee      	b.n	8007f5c <__libc_init_array+0xc>
 8007f7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f82:	3601      	adds	r6, #1
 8007f84:	4798      	blx	r3
 8007f86:	e7f2      	b.n	8007f6e <__libc_init_array+0x1e>
 8007f88:	08007ff8 	.word	0x08007ff8
 8007f8c:	08007ff8 	.word	0x08007ff8
 8007f90:	08007ff8 	.word	0x08007ff8
 8007f94:	08007ffc 	.word	0x08007ffc

08007f98 <_init>:
 8007f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f9a:	bf00      	nop
 8007f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f9e:	bc08      	pop	{r3}
 8007fa0:	469e      	mov	lr, r3
 8007fa2:	4770      	bx	lr

08007fa4 <_fini>:
 8007fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa6:	bf00      	nop
 8007fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007faa:	bc08      	pop	{r3}
 8007fac:	469e      	mov	lr, r3
 8007fae:	4770      	bx	lr
