--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml led_blink.twx led_blink.ncd -o led_blink.twr led_blink.pcf
-ucf led_blink.ucf

Design file:              led_blink.ncd
Physical constraint file: led_blink.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13178 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.346ns.
--------------------------------------------------------------------------------

Paths for end point counter_13 (SLICE_X36Y75.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y80.XQ      Tcko                  0.591   counter<7>
                                                       counter_7
    SLICE_X37Y71.G3      net (fanout=1)        0.906   counter<7>
    SLICE_X37Y71.COUT    Topcyg                1.001   counter<6>
                                                       counter<7>_rt
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_13
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (6.429ns logic, 3.917ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.338ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X37Y68.F3      net (fanout=1)        0.383   counter<0>
    SLICE_X37Y68.COUT    Topcyf                1.162   counter<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.COUT    Tbyp                  0.118   counter<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_13
    -------------------------------------------------  ---------------------------
    Total                                     10.338ns (6.944ns logic, 3.394ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.334ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_2 to counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.XQ      Tcko                  0.591   counter<2>
                                                       counter_2
    SLICE_X37Y69.F1      net (fanout=1)        0.497   counter<2>
    SLICE_X37Y69.COUT    Topcyf                1.162   counter<2>
                                                       counter<2>_rt
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_13
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (6.826ns logic, 3.508ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_12 (SLICE_X36Y75.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y80.XQ      Tcko                  0.591   counter<7>
                                                       counter_7
    SLICE_X37Y71.G3      net (fanout=1)        0.906   counter<7>
    SLICE_X37Y71.COUT    Topcyg                1.001   counter<6>
                                                       counter<7>_rt
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_12
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (6.429ns logic, 3.917ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.338ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X37Y68.F3      net (fanout=1)        0.383   counter<0>
    SLICE_X37Y68.COUT    Topcyf                1.162   counter<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.COUT    Tbyp                  0.118   counter<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_12
    -------------------------------------------------  ---------------------------
    Total                                     10.338ns (6.944ns logic, 3.394ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.334ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_2 to counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.XQ      Tcko                  0.591   counter<2>
                                                       counter_2
    SLICE_X37Y69.F1      net (fanout=1)        0.497   counter<2>
    SLICE_X37Y69.COUT    Topcyf                1.162   counter<2>
                                                       counter<2>_rt
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y75.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y75.CLK     Tsrck                 0.910   counter<13>
                                                       counter_12
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (6.826ns logic, 3.508ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_14 (SLICE_X36Y74.SR), 528 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y80.XQ      Tcko                  0.591   counter<7>
                                                       counter_7
    SLICE_X37Y71.G3      net (fanout=1)        0.906   counter<7>
    SLICE_X37Y71.COUT    Topcyg                1.001   counter<6>
                                                       counter<7>_rt
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y74.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y74.CLK     Tsrck                 0.910   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (6.429ns logic, 3.917ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.338ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_0 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.XQ      Tcko                  0.591   counter<0>
                                                       counter_0
    SLICE_X37Y68.F3      net (fanout=1)        0.383   counter<0>
    SLICE_X37Y68.COUT    Topcyf                1.162   counter<0>
                                                       Madd_old_counter_1_add0000_lut<0>_INV_0
                                                       Madd_old_counter_1_add0000_cy<0>
                                                       Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<1>
    SLICE_X37Y69.COUT    Tbyp                  0.118   counter<2>
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y74.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y74.CLK     Tsrck                 0.910   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                     10.338ns (6.944ns logic, 3.394ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.334ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_2 to counter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y69.XQ      Tcko                  0.591   counter<2>
                                                       counter_2
    SLICE_X37Y69.F1      net (fanout=1)        0.497   counter<2>
    SLICE_X37Y69.COUT    Topcyf                1.162   counter<2>
                                                       counter<2>_rt
                                                       Madd_old_counter_1_add0000_cy<2>
                                                       Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<3>
    SLICE_X37Y70.COUT    Tbyp                  0.118   counter<4>
                                                       Madd_old_counter_1_add0000_cy<4>
                                                       Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<5>
    SLICE_X37Y71.COUT    Tbyp                  0.118   counter<6>
                                                       Madd_old_counter_1_add0000_cy<6>
                                                       Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<7>
    SLICE_X37Y72.COUT    Tbyp                  0.118   counter<8>
                                                       Madd_old_counter_1_add0000_cy<8>
                                                       Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<9>
    SLICE_X37Y73.COUT    Tbyp                  0.118   counter<10>
                                                       Madd_old_counter_1_add0000_cy<10>
                                                       Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<11>
    SLICE_X37Y74.COUT    Tbyp                  0.118   old_counter_1_add0000<12>
                                                       Madd_old_counter_1_add0000_cy<12>
                                                       Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<13>
    SLICE_X37Y75.COUT    Tbyp                  0.118   old_counter_1_add0000<14>
                                                       Madd_old_counter_1_add0000_cy<14>
                                                       Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<15>
    SLICE_X37Y76.COUT    Tbyp                  0.118   counter<16>
                                                       Madd_old_counter_1_add0000_cy<16>
                                                       Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<17>
    SLICE_X37Y77.COUT    Tbyp                  0.118   counter<18>
                                                       Madd_old_counter_1_add0000_cy<18>
                                                       Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<19>
    SLICE_X37Y78.COUT    Tbyp                  0.118   old_counter_1_add0000<20>
                                                       Madd_old_counter_1_add0000_cy<20>
                                                       Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<21>
    SLICE_X37Y79.COUT    Tbyp                  0.118   old_counter_1_add0000<22>
                                                       Madd_old_counter_1_add0000_cy<22>
                                                       Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<23>
    SLICE_X37Y80.COUT    Tbyp                  0.118   counter<24>
                                                       Madd_old_counter_1_add0000_cy<24>
                                                       Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<25>
    SLICE_X37Y81.COUT    Tbyp                  0.118   counter<26>
                                                       Madd_old_counter_1_add0000_cy<26>
                                                       Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.CIN     net (fanout=1)        0.000   Madd_old_counter_1_add0000_cy<27>
    SLICE_X37Y82.Y       Tciny                 0.869   counter<28>
                                                       Madd_old_counter_1_add0000_cy<28>
                                                       Madd_old_counter_1_add0000_xor<29>
    SLICE_X39Y75.G2      net (fanout=1)        0.892   old_counter_1_add0000<29>
    SLICE_X39Y75.COUT    Topcyg                1.001   Z_and00001_wg_cy<3>
                                                       Z_and00001_wg_lut<3>
                                                       Z_and00001_wg_cy<3>
    SLICE_X39Y76.CIN     net (fanout=1)        0.000   Z_and00001_wg_cy<3>
    SLICE_X39Y76.COUT    Tbyp                  0.118   Z_and0000
                                                       Z_and00001_wg_cy<4>
                                                       Z_and00001_wg_cy<5>
    SLICE_X38Y82.F1      net (fanout=14)       1.035   Z_and0000
    SLICE_X38Y82.X       Tilo                  0.759   N4
                                                       counter_mux0000<10>251
    SLICE_X36Y74.SR      net (fanout=4)        1.084   N4
    SLICE_X36Y74.CLK     Tsrck                 0.910   counter<14>
                                                       counter_14
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (6.826ns logic, 3.508ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_6 (SLICE_X37Y71.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_6 (FF)
  Destination:          counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_6 to counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y71.XQ      Tcko                  0.473   counter<6>
                                                       counter_6
    SLICE_X37Y71.F4      net (fanout=1)        0.291   counter<6>
    SLICE_X37Y71.CLK     Tckf        (-Th)    -0.801   counter<6>
                                                       counter<6>_rt
                                                       Madd_old_counter_1_add0000_xor<6>
                                                       counter_6
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_10 (SLICE_X37Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_10 (FF)
  Destination:          counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_10 to counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y73.XQ      Tcko                  0.473   counter<10>
                                                       counter_10
    SLICE_X37Y73.F4      net (fanout=1)        0.291   counter<10>
    SLICE_X37Y73.CLK     Tckf        (-Th)    -0.801   counter<10>
                                                       counter<10>_rt
                                                       Madd_old_counter_1_add0000_xor<10>
                                                       counter_10
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_28 (SLICE_X37Y82.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_28 (FF)
  Destination:          counter_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_28 to counter_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.XQ      Tcko                  0.473   counter<28>
                                                       counter_28
    SLICE_X37Y82.F4      net (fanout=1)        0.291   counter<28>
    SLICE_X37Y82.CLK     Tckf        (-Th)    -0.801   counter<28>
                                                       counter<28>_rt
                                                       Madd_old_counter_1_add0000_xor<28>
                                                       counter_28
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (1.274ns logic, 0.291ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: counter<25>/CLK
  Logical resource: counter_25/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: counter<25>/CLK
  Logical resource: counter_25/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: counter<25>/CLK
  Logical resource: counter_25/CK
  Location pin: SLICE_X36Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.346|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13178 paths, 0 nets, and 206 connections

Design statistics:
   Minimum period:  10.346ns{1}   (Maximum frequency:  96.656MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb  7 16:28:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



