module Factorial(clk,reset_n,S_sel,S_wr,S_address,S_din,S_dout,f_interrupt,m_interrupt,M_req,M_wr,M_address,M_dout,M_grant,M_din);
	input clk,reset,S_sel,S_wr;
	input [7:0] S_address;
	input [31:0] S_din,S_dout;
	output f_interrupt,m_interrupt,M_req,M_wr,M_grant;
	output [7:0] M_address;
	output [31:0] M_dout,M_din;

endmodule //End of module