[2021-09-09 10:03:10,494]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 10:03:10,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:10,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; ".

Peak memory: 14487552 bytes

[2021-09-09 10:03:10,751]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:10,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34504704 bytes

[2021-09-09 10:03:10,879]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 10:03:10,879]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:10,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6762496 bytes

[2021-09-09 10:03:10,903]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 12:02:56,946]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 12:02:56,947]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:57,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; ".

Peak memory: 14041088 bytes

[2021-09-09 12:02:57,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:57,322]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34521088 bytes

[2021-09-09 12:02:57,323]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 12:02:57,323]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:59,153]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13602816 bytes

[2021-09-09 12:02:59,153]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 13:32:58,702]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 13:32:58,702]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:58,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 13:32:58,956]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:59,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34246656 bytes

[2021-09-09 13:32:59,085]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 13:32:59,085]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:33:00,875]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :23
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :23
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13746176 bytes

[2021-09-09 13:33:00,876]mapper_test.py:220:[INFO]: area: 23 level: 3
[2021-09-09 15:07:52,449]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 15:07:52,449]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:52,449]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:52,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 15:07:52,583]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:07:52,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:54,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13803520 bytes

[2021-09-09 15:07:54,527]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 15:36:56,559]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 15:36:56,559]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:56,560]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:56,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34856960 bytes

[2021-09-09 15:36:56,724]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 15:36:56,725]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:58,673]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13664256 bytes

[2021-09-09 15:36:58,674]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:15:00,329]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 16:15:00,330]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:15:00,330]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:15:00,499]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34701312 bytes

[2021-09-09 16:15:00,500]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:15:00,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:15:02,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13737984 bytes

[2021-09-09 16:15:02,457]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 16:49:43,850]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 16:49:43,850]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:43,850]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:44,023]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34525184 bytes

[2021-09-09 16:49:44,024]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 16:49:44,024]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:46,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13758464 bytes

[2021-09-09 16:49:46,047]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-09 17:26:04,883]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-09 17:26:04,883]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:26:04,884]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:26:05,015]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 17:26:05,016]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-09 17:26:05,017]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:26:06,960]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13832192 bytes

[2021-09-09 17:26:06,961]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:30:57,488]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-13 23:30:57,489]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:57,489]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:57,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-09-13 23:30:57,615]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:30:57,615]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:59,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11739136 bytes

[2021-09-13 23:30:59,349]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-13 23:42:31,413]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-13 23:42:31,413]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:31,413]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:31,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34291712 bytes

[2021-09-13 23:42:31,541]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-13 23:42:31,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:31,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6594560 bytes

[2021-09-13 23:42:31,571]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 09:00:47,988]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-14 09:00:47,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:47,989]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:48,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-09-14 09:00:48,114]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:00:48,114]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:49,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13586432 bytes

[2021-09-14 09:00:49,819]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-14 09:21:30,164]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-14 09:21:30,164]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:30,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:30,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34480128 bytes

[2021-09-14 09:21:30,290]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-14 09:21:30,290]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:30,312]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6721536 bytes

[2021-09-14 09:21:30,313]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:34:09,443]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-15 15:34:09,444]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:34:09,444]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:34:09,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33996800 bytes

[2021-09-15 15:34:09,553]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:34:09,553]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:11,160]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 13762560 bytes

[2021-09-15 15:34:11,160]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-15 15:54:51,019]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-15 15:54:51,019]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:51,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:51,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34185216 bytes

[2021-09-15 15:54:51,133]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-15 15:54:51,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:51,160]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6324224 bytes

[2021-09-15 15:54:51,161]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 14:04:38,976]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-18 14:04:38,977]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:38,977]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:39,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-09-18 14:04:39,089]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 14:04:39,089]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:40,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11661312 bytes

[2021-09-18 14:04:40,730]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-18 16:29:13,458]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-18 16:29:13,458]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:13,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:13,576]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-18 16:29:13,577]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-18 16:29:13,578]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:15,203]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11702272 bytes

[2021-09-18 16:29:15,203]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-22 08:59:21,001]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-22 08:59:21,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:21,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:21,114]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-09-22 08:59:21,116]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 08:59:21,116]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:21,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :4
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11313152 bytes

[2021-09-22 08:59:21,909]mapper_test.py:220:[INFO]: area: 25 level: 4
[2021-09-22 11:27:53,404]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-22 11:27:53,404]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:53,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:53,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-09-22 11:27:53,524]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-22 11:27:53,524]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:55,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11972608 bytes

[2021-09-22 11:27:55,161]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 16:46:57,155]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-23 16:46:57,155]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:57,155]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:57,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33832960 bytes

[2021-09-23 16:46:57,267]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 16:46:57,267]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:58,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-09-23 16:46:58,855]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 17:09:56,236]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-23 17:09:56,236]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:56,236]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:56,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33964032 bytes

[2021-09-23 17:09:56,382]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 17:09:56,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:57,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11882496 bytes

[2021-09-23 17:09:57,966]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-23 18:11:31,476]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-23 18:11:31,477]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:31,477]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:31,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34316288 bytes

[2021-09-23 18:11:31,588]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-23 18:11:31,588]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:33,206]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-09-23 18:11:33,207]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 16:38:39,610]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-27 16:38:39,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:39,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:39,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34226176 bytes

[2021-09-27 16:38:39,724]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 16:38:39,724]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:41,319]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11968512 bytes

[2021-09-27 16:38:41,320]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-27 17:45:23,524]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-27 17:45:23,524]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:23,525]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:23,639]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34193408 bytes

[2021-09-27 17:45:23,640]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-27 17:45:23,641]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:25,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
balancing!
	current map manager:
		current min nodes:72
		current min depth:6
rewriting!
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 12042240 bytes

[2021-09-27 17:45:25,233]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 02:11:37,248]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-28 02:11:37,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:37,248]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:37,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-09-28 02:11:37,361]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 02:11:37,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:38,986]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-09-28 02:11:38,986]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 16:51:01,609]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-28 16:51:01,609]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:51:01,609]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:51:01,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34189312 bytes

[2021-09-28 16:51:01,721]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 16:51:01,721]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:51:03,317]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 12050432 bytes

[2021-09-28 16:51:03,318]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-09-28 17:30:04,339]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-09-28 17:30:04,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:30:04,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:30:04,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-28 17:30:04,448]mapper_test.py:156:[INFO]: area: 21 level: 3
[2021-09-28 17:30:04,448]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:30:05,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-28 17:30:05,997]mapper_test.py:220:[INFO]: area: 25 level: 3
[2021-10-09 10:42:45,828]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-09 10:42:45,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:45,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:45,939]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-10-09 10:42:45,940]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 10:42:45,941]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:45,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6762496 bytes

[2021-10-09 10:42:45,994]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 11:25:18,503]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-09 11:25:18,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:18,503]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:18,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34467840 bytes

[2021-10-09 11:25:18,619]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 11:25:18,619]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:18,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6701056 bytes

[2021-10-09 11:25:18,650]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:33:20,092]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-09 16:33:20,093]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:20,093]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:20,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-10-09 16:33:20,201]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:33:20,201]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:21,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-10-09 16:33:21,012]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-09 16:50:23,430]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-09 16:50:23,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:23,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:23,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-10-09 16:50:23,541]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-09 16:50:23,541]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:24,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11182080 bytes

[2021-10-09 16:50:24,398]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 11:01:24,438]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-12 11:01:24,439]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:24,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:24,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-10-12 11:01:24,556]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:01:24,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:26,303]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11124736 bytes

[2021-10-12 11:01:26,304]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 11:19:34,743]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-12 11:19:34,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:34,743]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:34,862]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33927168 bytes

[2021-10-12 11:19:34,863]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 11:19:34,864]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:34,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6463488 bytes

[2021-10-12 11:19:34,899]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 13:36:52,778]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-12 13:36:52,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:52,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:52,936]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-10-12 13:36:52,937]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 13:36:52,938]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:54,626]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-12 13:36:54,627]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 15:07:32,188]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-12 15:07:32,189]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:32,189]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:32,313]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33996800 bytes

[2021-10-12 15:07:32,314]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 15:07:32,315]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:34,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-12 15:07:34,010]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-12 18:52:29,793]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-12 18:52:29,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:29,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:29,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-12 18:52:29,917]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-12 18:52:29,917]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:31,571]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-12 18:52:31,572]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 11:46:01,724]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-18 11:46:01,725]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:46:01,725]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:46:01,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-10-18 11:46:01,841]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 11:46:01,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:46:03,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11202560 bytes

[2021-10-18 11:46:03,482]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-18 12:04:23,073]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-18 12:04:23,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:23,073]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:23,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34377728 bytes

[2021-10-18 12:04:23,226]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-18 12:04:23,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:23,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-18 12:04:23,244]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-19 14:12:19,503]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-19 14:12:19,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:19,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:19,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34078720 bytes

[2021-10-19 14:12:19,617]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-19 14:12:19,617]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:19,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6004736 bytes

[2021-10-19 14:12:19,636]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:34:39,206]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-22 13:34:39,206]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:39,206]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:39,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-10-22 13:34:39,322]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:34:39,322]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:39,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 8744960 bytes

[2021-10-22 13:34:39,373]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 13:55:31,907]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-22 13:55:31,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:31,908]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:32,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-10-22 13:55:32,021]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 13:55:32,021]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:32,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-22 13:55:32,072]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:02:40,484]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-22 14:02:40,484]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:40,484]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:40,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-10-22 14:02:40,607]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:02:40,607]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:40,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-10-22 14:02:40,637]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-22 14:06:01,315]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-22 14:06:01,316]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:01,316]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:01,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34103296 bytes

[2021-10-22 14:06:01,439]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-22 14:06:01,439]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:01,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-10-22 14:06:01,466]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-23 13:35:28,340]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-23 13:35:28,341]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:28,341]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:28,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33988608 bytes

[2021-10-23 13:35:28,455]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-23 13:35:28,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:30,158]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :47
		klut.num_gates():26
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-10-23 13:35:30,158]mapper_test.py:224:[INFO]: area: 26 level: 3
[2021-10-24 17:47:08,581]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-24 17:47:08,581]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:47:08,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:47:08,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-10-24 17:47:08,696]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 17:47:08,696]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:47:10,329]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :26
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11300864 bytes

[2021-10-24 17:47:10,330]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-24 18:07:33,911]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-24 18:07:33,911]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:33,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:34,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-10-24 18:07:34,029]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-24 18:07:34,029]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:35,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
	current map manager:
		current min nodes:72
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :25
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :27
score:100
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-24 18:07:35,652]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 10:25:54,245]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-26 10:25:54,245]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:54,245]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:54,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33804288 bytes

[2021-10-26 10:25:54,422]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 10:25:54,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:54,447]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	current map manager:
		current min nodes:72
		current min depth:7
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-26 10:25:54,447]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-26 11:05:27,955]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-26 11:05:27,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:27,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:28,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 11:05:28,119]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:05:28,119]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:29,815]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11227136 bytes

[2021-10-26 11:05:29,816]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-26 11:26:07,704]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-26 11:26:07,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:26:07,705]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:26:07,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34054144 bytes

[2021-10-26 11:26:07,818]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 11:26:07,818]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:26:09,491]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11055104 bytes

[2021-10-26 11:26:09,491]mapper_test.py:224:[INFO]: area: 22 level: 3
[2021-10-26 12:24:13,634]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-26 12:24:13,634]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:13,634]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:13,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34217984 bytes

[2021-10-26 12:24:13,750]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 12:24:13,750]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:15,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-10-26 12:24:15,436]mapper_test.py:224:[INFO]: area: 25 level: 3
[2021-10-26 14:13:22,445]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-26 14:13:22,445]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:22,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:22,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-10-26 14:13:22,567]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-26 14:13:22,567]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:22,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :44
		klut.num_gates():23
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-26 14:13:22,597]mapper_test.py:224:[INFO]: area: 23 level: 3
[2021-10-29 16:10:27,595]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-10-29 16:10:27,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:27,596]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:27,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33918976 bytes

[2021-10-29 16:10:27,713]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-10-29 16:10:27,713]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:27,731]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():40
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-29 16:10:27,732]mapper_test.py:224:[INFO]: area: 40 level: 4
[2021-11-03 09:52:20,790]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-03 09:52:20,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:20,791]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:20,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-11-03 09:52:20,913]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 09:52:20,914]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:20,947]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():40
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :10
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig_output.v
	Peak memory: 5840896 bytes

[2021-11-03 09:52:20,947]mapper_test.py:226:[INFO]: area: 40 level: 3
[2021-11-03 10:04:31,728]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-03 10:04:31,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:31,729]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:31,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34127872 bytes

[2021-11-03 10:04:31,848]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 10:04:31,849]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:31,876]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():38
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig_output.v
	Peak memory: 5869568 bytes

[2021-11-03 10:04:31,877]mapper_test.py:226:[INFO]: area: 38 level: 3
[2021-11-03 13:44:31,706]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-03 13:44:31,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:31,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:31,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34267136 bytes

[2021-11-03 13:44:31,822]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:44:31,822]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:31,848]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():38
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig_output.v
	Peak memory: 5885952 bytes

[2021-11-03 13:44:31,848]mapper_test.py:226:[INFO]: area: 38 level: 3
[2021-11-03 13:50:46,781]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-03 13:50:46,781]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:46,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:46,895]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34058240 bytes

[2021-11-03 13:50:46,896]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-03 13:50:46,897]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:46,918]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():38
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :11
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig_output.v
	Peak memory: 5906432 bytes

[2021-11-03 13:50:46,919]mapper_test.py:226:[INFO]: area: 38 level: 3
[2021-11-04 15:57:44,175]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-04 15:57:44,175]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:44,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:44,297]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34320384 bytes

[2021-11-04 15:57:44,298]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-04 15:57:44,299]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:44,324]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-04 15:57:44,325]mapper_test.py:226:[INFO]: area: 22 level: 3
[2021-11-16 12:28:33,002]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-16 12:28:33,002]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:33,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:33,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33902592 bytes

[2021-11-16 12:28:33,124]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 12:28:33,124]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:33,140]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000817 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 6049792 bytes

[2021-11-16 12:28:33,141]mapper_test.py:228:[INFO]: area: 22 level: 3
[2021-11-16 14:17:30,749]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-16 14:17:30,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:30,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:30,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33931264 bytes

[2021-11-16 14:17:30,868]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:17:30,868]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:30,893]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000793 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5722112 bytes

[2021-11-16 14:17:30,894]mapper_test.py:228:[INFO]: area: 22 level: 3
[2021-11-16 14:23:51,779]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-16 14:23:51,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:51,779]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:51,947]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 33837056 bytes

[2021-11-16 14:23:51,948]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-16 14:23:51,948]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:51,965]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000943 secs
	Report mapping result:
		klut_size()     :43
		klut.num_gates():22
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-16 14:23:51,966]mapper_test.py:228:[INFO]: area: 22 level: 3
[2021-11-17 16:36:29,904]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-17 16:36:29,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:29,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:30,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-11-17 16:36:30,026]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-17 16:36:30,026]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:30,053]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000852 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-17 16:36:30,053]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-18 10:19:06,808]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-18 10:19:06,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:06,809]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:06,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-11-18 10:19:06,927]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-18 10:19:06,927]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:06,957]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.003556 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-18 10:19:06,957]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-23 16:11:57,410]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-23 16:11:57,411]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:57,411]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:57,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34205696 bytes

[2021-11-23 16:11:57,530]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:11:57,530]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:57,557]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.002443 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-23 16:11:57,558]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-23 16:42:56,043]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-23 16:42:56,044]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:56,044]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:56,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34058240 bytes

[2021-11-23 16:42:56,170]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-23 16:42:56,170]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:56,195]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.002797 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-23 16:42:56,196]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 11:39:08,967]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 11:39:08,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:08,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:09,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-11-24 11:39:09,090]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 11:39:09,090]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:09,107]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 7.8e-05 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-24 11:39:09,107]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:02:23,025]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 12:02:23,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:23,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:23,144]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-11-24 12:02:23,145]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:02:23,145]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:23,169]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 6e-05 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 6041600 bytes

[2021-11-24 12:02:23,169]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:06:09,274]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 12:06:09,274]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:09,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:09,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-11-24 12:06:09,390]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:06:09,390]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:09,408]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.001307 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-24 12:06:09,408]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 12:11:45,344]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 12:11:45,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:45,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:45,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34361344 bytes

[2021-11-24 12:11:45,461]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:11:45,461]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:45,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00043 secs
	Report mapping result:
		klut_size()     :42
		klut.num_gates():21
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5525504 bytes

[2021-11-24 12:11:45,479]mapper_test.py:228:[INFO]: area: 21 level: 3
[2021-11-24 12:58:08,168]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 12:58:08,168]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:08,169]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:08,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 12:58:08,287]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 12:58:08,287]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:08,313]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000853 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 5816320 bytes

[2021-11-24 12:58:08,313]mapper_test.py:228:[INFO]: area: 25 level: 3
[2021-11-24 13:12:29,981]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 13:12:29,982]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:29,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:30,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34410496 bytes

[2021-11-24 13:12:30,139]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:12:30,139]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:31,789]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 0.000881 secs
Mapping time: 0.000927 secs
	Report mapping result:
		klut_size()     :45
		klut.num_gates():24
		max delay       :3
		max area        :24
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :6
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 11038720 bytes

[2021-11-24 13:12:31,790]mapper_test.py:228:[INFO]: area: 24 level: 3
[2021-11-24 13:35:22,213]mapper_test.py:79:[INFO]: run case "sct_comb"
[2021-11-24 13:35:22,213]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:22,213]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:22,331]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      52.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      25.0.  Edge =       78.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      222.  T =     0.00 sec
P:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      222.  T =     0.00 sec
F:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      22.0.  Edge =       74.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
A:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
E:  Del =    3.00.  Ar =      21.0.  Edge =       71.  Cut =      142.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        6     28.57 %
Or           =        0      0.00 %
Other        =       15     71.43 %
TOTAL        =       21    100.00 %
Level =    1.  COs =    4.    30.8 %
Level =    2.  COs =    6.    76.9 %
Level =    3.  COs =    3.   100.0 %
Peak memory: 34181120 bytes

[2021-11-24 13:35:22,332]mapper_test.py:160:[INFO]: area: 21 level: 3
[2021-11-24 13:35:22,333]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:23,976]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.opt.aig
Mapping time: 6e-05 secs
Mapping time: 6.2e-05 secs
	Report mapping result:
		klut_size()     :46
		klut.num_gates():25
		max delay       :3
		max area        :25
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/sct_comb/sct_comb.ifpga.v
	Peak memory: 10940416 bytes

[2021-11-24 13:35:23,977]mapper_test.py:228:[INFO]: area: 25 level: 3
