// Seed: 687604925
`define pp_6 0
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  genvar id_5;
  logic id_6;
  logic id_7;
  assign id_6 = id_3;
  type_10(
      1, 1, id_6
  ); type_11(
      id_1, 1, id_6
  );
endmodule
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    input id_3
);
endmodule
