`include "defines.rdl"

`include "../common/HISI_SYS_CTRL.rdl"
`include "../common/HISI_TIMER_SP804.rdl"
`include "../common/HISI_WDG_SP805.rdl"

addrmap hi3516cv300 {
    name = "hi3516cv300 registers";
    desc = "
        ## Datasheets

        * [Full Datasheet Hi3516CV300](assets/Hi3516CV300-Datasheet.pdf)
        * [Full Datasheet Hi3516CV300 and Hi3516EV100](assets/Hi3516CV300-Hi3516EV100-Datasheet.pdf)

        ## Diagrams

        ![Application Block Diagram](assets/Hi3516CV300-Application-Block-Diagram.png)
        ![Logic Block Diagram](assets/Hi3516CV300-Logic-Block-Diagram.png)
    ";

    eHISI_TIMER_SP804   TIMER0          @ 0x20000000;
    eHISI_TIMER_SP804   TIMER1          @ 0x20000020;
    eHISI_TIMER_SP804   TIMER2          @ 0x20010000;
    eHISI_TIMER_SP804   TIMER3          @ 0x20010020;
    eHISI_WDG_SP805     WDG             @ 0x20040000;
    eSYS_CTRL           SYS_CTRL        @ 0x20050000;
};

