$date
	Sun Sep 18 12:08:21 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clk $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#12
1!
#24
1"
0!
#36
1!
#48
0"
0!
#60
1!
#72
1"
0!
#84
1!
#96
0"
0!
#108
1!
#120
1"
0!
