INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.gen/sources_1/ip/fifo_rd/fifo_rd_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_async_rst__1
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_rd_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_rd_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_rd_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_rd_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_rd_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_rd_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_rd_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_rd_memory
INFO: [VRFC 10-311] analyzing module fifo_rd_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_rd_rd_dc_as
INFO: [VRFC 10-311] analyzing module fifo_rd_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_rd_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_rd_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_rd_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_rd_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_rd_wr_dc_as
INFO: [VRFC 10-311] analyzing module fifo_rd_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_rd_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.gen/sources_1/ip/fifo_wr/fifo_wr_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_async_rst__1
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_wr_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module fifo_wr_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module fifo_wr_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_wr_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_wr_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_wr_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_wr_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_wr_memory
INFO: [VRFC 10-311] analyzing module fifo_wr_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_wr_rd_dc_as
INFO: [VRFC 10-311] analyzing module fifo_wr_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_wr_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_wr_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_wr_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_wr_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_wr_wr_dc_as
INFO: [VRFC 10-311] analyzing module fifo_wr_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_wr_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdr
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_control
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_control_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_control_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sources_1/new/sdram_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_init
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.srcs/sim_1/new/sdram_control_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_control_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [H:/FPGA/souce/23_sdram_control/sdram_control.sim/sim_1/behav/xsim/glbl.v:6]
