Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 15:16:44 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_serial_acl_tester_control_sets_placed.rpt
| Design       : fpga_serial_acl_tester
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   238 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     6 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          113 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |             825 |          247 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1090 |          303 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                    Enable Signal                                                   |                                                  Set/Reset Signal                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/u_baud_1x_ce_divider/o_ce_div                                                                       |                                                                                                                    |                1 |              1 |         1.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div |                                                                                                                    |                                                                                                                    |                1 |              1 |         1.00 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/o_ce_div                                                                                       |                                                                                                                    |                2 |              3 |         1.50 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/s_i_aux                                                                                             | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                2 |              4 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/si_buttons_store[3]_i_1_n_0                                                                    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_len_aux                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/si_buttons_store[3]_i_1_n_0                                                                     | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                1 |              4 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int1/sel                                                                    | u_pmod_acl2_custom_driver/u_extint_deb_int1/s_t[4]_i_1_n_0                                                         |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_extint_deb_int2/sel                                                                    | u_pmod_acl2_custom_driver/u_extint_deb_int2/s_t[4]_i_1_n_0                                                         |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_len_aux                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                3 |              5 |         1.67 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/v_phase_counter[4]_i_1_n_0                                        |                1 |              5 |         5.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld0_green_pulse[5]_i_1_n_0                                                                  |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld1_led_pulse                                                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld2_led_pulse                                                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld1_green_pulse[5]_i_1_n_0                                                                  |                1 |              6 |         6.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld0_led_pulse                                                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld1_blue_pulse[5]_i_1_n_0                                                                   |                3 |              6 |         2.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_rx_len_aux[3]_i_1_n_0                                          | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_palette_pulser/s_ld3_led_pulse                                                                               | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld0_blue_pulse[5]_i_1_n_0                                                                   |                2 |              6 |         3.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_acl_tester_fsm/o_active_init_display                                                                             |                2 |              6 |         3.00 |
|  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div |                                                                                                                    | u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_rst_div                                                    |                2 |              7 |         3.50 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld3_red_pulse0                                                                              |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_palette_pulser/s_ld2_red_pulse0                                                                              |                2 |              8 |         4.00 |
|  s_clk_7_37mhz_BUFG                                              | u_uart_tx_only/s_data_aux                                                                                          | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn0/y                                                                    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_one_shot_fsm_btn1/y                                                                    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                3 |              8 |         2.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_2_n_0                                     | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in[7]_i_1_n_0                                     |                3 |              8 |         2.67 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    | u_reset_sync_7_37mhz/o_rst_mhz                                                                                     |                2 |              8 |         4.00 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_byte_index_aux[7]_i_1_n_0                                   | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |              8 |         1.60 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | s_uart_dat_ascii_line[243]_i_1_n_0                                                                                 |                5 |             11 |         2.20 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | s_cls_txt_ascii_line1[99]_i_1_n_0                                                                                  |                3 |             11 |         3.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t                                                               | u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0                                                    |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t                                                              | u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t[0]_i_1_n_0                                                   |                4 |             13 |         3.25 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_reset_sync_20mhz/s_rst_shift[13]_i_1_n_0                                                                         |                4 |             14 |         3.50 |
|  s_clk_7_37mhz_BUFG                                              |                                                                                                                    | u_reset_sync_7_37mhz/s_rst_shift[13]_i_1_n_0                                                                       |                4 |             14 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_tx_ax_cfg0_aux[55]_i_1_n_0                                  | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                8 |             14 |         1.75 |
|  s_clk_20mhz_BUFG                                                | u_2_5mhz_ce_divider/o_ce_div                                                                                       | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                7 |             15 |         2.14 |
|  s_clk_20mhz_BUFG                                                | u_switches_deb_0123/sel                                                                                            | u_switches_deb_0123/s_t[0]_i_1_n_0                                                                                 |                4 |             15 |         3.75 |
|  s_clk_20mhz_BUFG                                                | u_buttons_deb_0123/sel                                                                                             | u_buttons_deb_0123/s_t[0]_i_1_n_0                                                                                  |                4 |             15 |         3.75 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/p_0_in                                                                                            | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                4 |             18 |         4.50 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles[17]_i_1_n_0    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                6 |             18 |         3.00 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                7 |             18 |         2.57 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles[17]_i_1_n_0 | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_duty_cycles[17]_i_1_n_0       | u_reset_sync_20mhz/o_rst_mhz                                                                                       |                5 |             18 |         3.60 |
|  s_clk_20mhz_BUFG                                                | u_lcd_text_feed/s_i                                                                                                | u_lcd_text_feed/s_i[0]_i_1_n_0                                                                                     |                5 |             19 |         3.80 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/s_t                                                           | u_pmod_acl2_custom_driver/u_pmod_acl2_stand_spi_solo/clear                                                         |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t                                                             | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_t[0]_i_1_n_0                                                  |                6 |             21 |         3.50 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_inactivity/sel                                                                                   | u_pulse_stretcher_inactivity/g_gen_2ormore_clkcyc.s_t[0]_i_1_n_0                                                   |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                | u_pulse_stretcher_activity/sel                                                                                     | u_pulse_stretcher_activity/g_gen_2ormore_clkcyc.s_t[0]_i_1_n_0                                                     |                7 |             25 |         3.57 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/clear                                                                                             |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_buttons_deb_0123/o_btns_deb[1]                                                                                   |               10 |             32 |         3.20 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count[0]_i_1_n_0       |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  s_clk_20mhz_BUFG                                                | s_hex_3axis_temp_measurements_display[63]_i_1_n_0                                                                  | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               20 |             64 |         3.20 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/o_data_3axis_temp[63]_i_1_n_0                                                            | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               15 |             64 |         4.27 |
|  s_clk_20mhz_BUFG                                                | u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_val                                                        | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               12 |             68 |         5.67 |
|  s_clk_20mhz_BUFG                                                | u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_cmd_tx_aux                                                | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               34 |             86 |         2.53 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               82 |            193 |         2.35 |
|  s_clk_20mhz_BUFG                                                | u_uart_tx_feed/s_uart_k_aux[5]_i_1_n_0                                                                             | u_reset_sync_20mhz/o_rst_mhz                                                                                       |               42 |            223 |         5.31 |
|  s_clk_20mhz_BUFG                                                |                                                                                                                    |                                                                                                                    |              111 |            285 |         2.57 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


