---
id: language_intrinsics_sys
title: "Sys"
sidebar_position: 3
---
# `lucis::sys` — System Control Intrinsics

The `sys` namespace provides **low-level system control** intrinsics — direct LLVM access for memory operations, CPU intrinsics, barriers, and system calls.

> **Always available** — no `use lucis::sys` declaration needed.

---

## Memory Operations

Raw memory block operations that lower to LLVM `@llvm.memcpy`, `@llvm.memmove`, and `@llvm.memset`.

### `lucis::sys::memcpy(dst, src, n)`

```lucis
lucis::sys::memcpy(&dst, &src, size);
```

Copies `n` bytes from `src` to `dst`. The source and destination must not overlap (use `memmove` for overlapping regions).

| Param | Type | Description |
|-------|------|-------------|
| `dst` | `*_any` | Destination pointer |
| `src` | `*_any` | Source pointer |
| `n` | `int32` | Number of bytes to copy |

### `lucis::sys::memmove(dst, src, n)`

```lucis
lucis::sys::memmove(&dst, &src, size);
```

Copies `n` bytes from `src` to `dst`, handling overlapping regions correctly.

### `lucis::sys::memset(dst, val, n)`

```lucis
lucis::sys::memset(&buf, 0, 64);
```

Fills `n` bytes starting at `dst` with byte value `val`.

---

## Volatile Memory Access

Generic intrinsics for hardware-level volatile loads and stores. The compiler will not optimize, reorder, or eliminate these accesses.

### `lucis::sys::volatile_load\<T\>(ptr) -> T`

```lucis
int32 status = lucis::sys::volatile_load<int32>(&hw_register);
```

Reads a value of type `T` through `ptr` using a volatile load instruction.

| Param | Type | Description |
|-------|------|-------------|
| `<T>` | type | Value type to load |
| `ptr` | `*_any` | Pointer to read from |

### `lucis::sys::volatile_store\<T\>(ptr, val)`

```lucis
lucis::sys::volatile_store<int32>(&ctrl_register, 0xFF);
```

Writes `val` of type `T` through `ptr` using a volatile store instruction.

---

## Bit Manipulation

Generic intrinsics for bit-level operations that lower to LLVM bit intrinsics.

### `lucis::sys::bitreverse\<T\>(x) -> T`

```lucis
int32 rev = lucis::sys::bitreverse<int32>(0x12345678);
// rev == 0x1E6A2C48
```

Reverses the bit order of `x`.

### `lucis::sys::bswap\<T\>(x) -> T`

```lucis
int32 bs = lucis::sys::bswap<int32>(0x12345678);
// bs == 0x78563412
```

Reverses the byte order of `x`.

### `lucis::sys::to_be\<T\>(x) -> T`

```lucis
uint32 be = lucis::sys::to_be<uint32>(0x12345678);
// be == 0x78563412 on little-endian
```

Converts from host byte order to big-endian. On LE hosts this is a byte swap (`@llvm.bswap`); on BE hosts a no-op.

### `lucis::sys::to_le\<T\>(x) -> T`

```lucis
uint32 le = lucis::sys::to_le<uint32>(0x12345678);
// unchanged on little-endian
```

Converts from host byte order to little-endian. No-op on LE hosts.

### `lucis::sys::from_be\<T\>(x) -> T`

```lucis
uint32 host = lucis::sys::from_be<uint32>(be_val);
```

Converts from big-endian to host byte order. Byte swap on LE hosts.

### `lucis::sys::from_le\<T\>(x) -> T`

```lucis
uint32 host = lucis::sys::from_le<uint32>(le_val);
```

Converts from little-endian to host byte order. No-op on LE hosts.

### `lucis::sys::ctpop\<T\>(x) -> T`

```lucis
int32 ones = lucis::sys::ctpop<int32>(0x12345678);
// ones == 13 (bits set)
```

Counts the number of 1-bits in `x`.

### `lucis::sys::ctlz\<T\>(x) -> T`

```lucis
int32 lz = lucis::sys::ctlz<int32>(0x12345678);
// lz == 3 (leading zeros)
int32 lz0 = lucis::sys::ctlz<int32>(0);
// lz0 == 32 (bit width — is_zero_undef = false)
```

Counts the number of leading zero bits in `x`. When `x` is zero, returns the full bit width (safe / defined-at-zero behaviour).

### `lucis::sys::cttz\<T\>(x) -> T`

```lucis
int32 tz = lucis::sys::cttz<int32>(0x12345678);
// tz == 3 (trailing zeros)
int32 tz0 = lucis::sys::cttz<int32>(0);
// tz0 == 32 (bit width — is_zero_undef = false)
```

Counts the number of trailing zero bits in `x`. When `x` is zero, returns the full bit width.

---

## Arithmetic Overflow Detection

Generic intrinsics that perform arithmetic while detecting overflow. Returns `bool` (`true` if overflow occurred) and writes the result through a pointer.

> Overflow intrinsics take the result **through a pointer** to avoid returning a struct type.

### `lucis::sys::sadd_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
int32 res = 0;
bool overflowed = lucis::sys::sadd_with_overflow<int32>(INT32_MAX, 1, &res);
// overflowed == true, res == -2147483648
```

Signed addition with overflow detection.

### `lucis::sys::uadd_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
uint32 res = 0;
bool overflowed = lucis::sys::uadd_with_overflow<uint32>(4294967295, 1, &res);
// overflowed == true, res == 0
```

Unsigned addition with overflow detection.

### `lucis::sys::ssub_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
int32 res = 0;
bool overflowed = lucis::sys::ssub_with_overflow<int32>(INT32_MIN, 1, &res);
// overflowed == true, res == 2147483647
```

Signed subtraction with overflow detection.

### `lucis::sys::usub_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
uint32 res = 0;
bool overflowed = lucis::sys::usub_with_overflow<uint32>(0, 1, &res);
// overflowed == true, res == 4294967295
```

Unsigned subtraction with overflow detection.

### `lucis::sys::smul_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
int32 res = 0;
bool overflowed = lucis::sys::smul_with_overflow<int32>(46341, 46341, &res);
// overflowed == true
```

Signed multiplication with overflow detection.

### `lucis::sys::umul_with_overflow\<T\>(a, b, &result) -> bool`

```lucis
uint32 res = 0;
bool overflowed = lucis::sys::umul_with_overflow<uint32>(65536, 65536, &res);
// overflowed == true
```

Unsigned multiplication with overflow detection.

---

## Saturating Arithmetic

Generic intrinsics that perform arithmetic with saturation — results are clamped to the type's range instead of wrapping or overflowing. They lower to LLVM `@llvm.sadd.sat` / `@llvm.uadd.sat` / etc.

### `lucis::sys::sadd_sat\<T\>(a, b) -> T`

```lucis
int32 r = lucis::sys::sadd_sat<int32>(INT32_MAX, 1);  // → INT32_MAX
```

Signed addition with saturation. Overflows clamp to `T::MAX` or `T::MIN`.

### `lucis::sys::uadd_sat\<T\>(a, b) -> T`

```lucis
uint32 r = lucis::sys::uadd_sat<uint32>(0xFFFFFFFF, 1);  // → 0xFFFFFFFF
```

Unsigned addition with saturation. Overflows clamp to `T::MAX`.

### `lucis::sys::ssub_sat\<T\>(a, b) -> T`

```lucis
int32 r = lucis::sys::ssub_sat<int32>(INT32_MIN, 1);  // → INT32_MIN
```

Signed subtraction with saturation. Underflows clamp to `T::MIN`, overflows to `T::MAX`.

### `lucis::sys::usub_sat\<T\>(a, b) -> T`

```lucis
uint32 r = lucis::sys::usub_sat<uint32>(0, 1);  // → 0
```

Unsigned subtraction with saturation. Underflows clamp to 0.

---

## Stack & Frame Pointer

Access to the current frame pointer, return address, and stack pointer.

### `lucis::sys::frame_address(level) -> usize`

```lucis
usize fp = lucis::sys::frame_address(0);
```

Returns the frame pointer at the given call depth. `level = 0` returns the current function's frame pointer.

### `lucis::sys::return_address(level) -> usize`

```lucis
usize ra = lucis::sys::return_address(0);
```

Returns the return address at the given call depth. `level = 0` returns the address the current function will return to.

> **Note**: On x86-64, `return_address` is **not** declared with an overloaded pointer type — doing so causes a linker error (`undefined reference to llvm.returnaddress.p0`).

### `lucis::sys::stack_save() -> usize`

```lucis
usize sp = lucis::sys::stack_save();
```

Saves the current stack pointer.

### `lucis::sys::stack_restore(sp)`

```lucis
lucis::sys::stack_restore(sp);
```

Restores the stack pointer to a previously saved value. Typically balanced with a prior `stack_save()`.

---

## Memory Fences

Memory ordering barriers for multi-threaded synchronization. Each function emits a `fence` instruction with the corresponding `AtomicOrdering`.

### `lucis::sys::fence_acquire()`

```lucis
lucis::sys::fence_acquire();
```

Acquire fence — prevents memory operations from being reordered after the fence. Used for **read** (consume) synchronisation.

### `lucis::sys::fence_release()`

```lucis
lucis::sys::fence_release();
```

Release fence — prevents memory operations from being reordered before the fence. Used for **write** (publish) synchronisation.

### `lucis::sys::fence_acq_rel()`

```lucis
lucis::sys::fence_acq_rel();
```

Combined acquire-release fence.

### `lucis::sys::fence_seq_cst()`

```lucis
lucis::sys::fence_seq_cst();
```

Sequentially-consistent fence — the strongest ordering. All threads observe a total order of sequentially-consistent operations.

---

## Prefetch

Cache prefetch hints, lowering to `@llvm.prefetch`.

### `lucis::sys::prefetch_read(addr, locality)`

```lucis
lucis::sys::prefetch_read(&data, 3);
```

Prefetches memory for reading.

| Param | Type | Description |
|-------|------|-------------|
| `addr` | `*_any` | Address to prefetch |
| `locality` | `int32` | 0 (no temporal reuse) — 3 (high persistence) |

### `lucis::sys::prefetch_write(addr, locality)`

```lucis
lucis::sys::prefetch_write(&data, 0);
```

Prefetches memory for writing. Same locality semantics as `prefetch_read`.

---

## Typed Memory Access

Generic intrinsics for direct, non-volatile reads and writes through raw pointers. Unlike `volatile_load`/`volatile_store`, these carry no ordering guarantees and may be optimized by the compiler.

### `lucis::sys::read\<T\>(ptr) -> T`

```lucis
int32 val = lucis::sys::read<int32>(&data);
```

Performs a typed load from `ptr`. Equivalent to `*ptr` in C, emitting a direct LLVM `load` instruction with no function call overhead.

| Param | Type | Description |
|-------|------|-------------|
| `<T>` | type | Value type to load |
| `ptr` | `*_any` | Pointer to read from |

### `lucis::sys::write\<T\>(ptr, val)`

```lucis
lucis::sys::write<int32>(&data, 42);
```

Performs a typed store through `ptr`. Equivalent to `*ptr = val` in C, emitting a direct LLVM `store` instruction.

---

## Pointer Arithmetic

### `lucis::sys::offset\<T\>(ptr, count) -> *T`

```lucis
*int32 next = lucis::sys::offset<*int32>(ptr, 3);
```

Advances a pointer by `count` elements via LLVM `getelementptr`. `T` must be a pointer type (e.g. `<*int32>`) — the element type is extracted from it.

| Param | Type | Description |
|-------|------|-------------|
| `<T>` | type | Pointer type (e.g. `*int32`) |
| `ptr` | `*_any` | Source pointer |
| `count` | `int64` | Number of elements to advance |

---

## Bit Cast

### `lucis::sys::bitcast\<T, U\>(val) -> U`

```lucis
float32 f = lucis::sys::bitcast<int32, float32>(i);
```

Reinterprets the bit pattern of `val` (of type `T`) as type `U`. Both types must have the same size in memory. Emits a direct LLVM `bitcast` instruction — no runtime cost.

| Param | Type | Description |
|-------|------|-------------|
| `<T>` | type | Source type |
| `<U>` | type | Target type |
| `val` | `_any` | Value to reinterpret |

---

## Type Introspection

Compile-time queries about type layout, resolved from the LLVM `DataLayout` for the target triple.

### `lucis::sys::size_of\<T\>() -> usize`

```lucis
usize sz = lucis::sys::size_of<int32>();  // → 4
```

Returns the storage size of type `T` in bytes. The result is a compile-time constant.

### `lucis::sys::align_of\<T\>() -> usize`

```lucis
usize al = lucis::sys::align_of<int32>();  // → 4
```

Returns the ABI-required alignment of type `T` in bytes. The result is a compile-time constant.

---

## Compiler Hints

Optimizer directives that shrinkwrap runtime invariants or mark impossible paths.

### `lucis::sys::assume(cond)`

```lucis
lucis::sys::assume(ptr != null);
```

Provides an optimizer hint that `cond` is always true (`@llvm.assume`). If the condition is false at runtime, behaviour is undefined. Use to help the compiler generate better code around invariants you know to hold.

### `lucis::sys::unreachable()`

```lucis
lucis::sys::unreachable();
```

Marks the current point as unreachable (`@llvm.unreachable`). If control flow reaches this call, behaviour is undefined. Useful in default branches that should never execute.

### `lucis::sys::expect(cond, expected) -> bool`

```lucis
if lucis::sys::expect(x > 0, true) {
    // fast path
}
```

Branch-weight hint via `@llvm.expect`. Returns `cond` unchanged while telling the optimizer that `expected` is the likely value. Use it to mark hot/cold branches without changing semantics.

| Param | Type | Description |
|-------|------|-------------|
| `cond` | `bool` | The condition to check |
| `expected` | `bool` | The expected value of `cond` |

---

## Lifetime Hints

Annotations that tell the optimizer when an object's memory is valid.

### `lucis::sys::lifetime_start(ptr)`

```lucis
lucis::sys::lifetime_start(&obj);
```

Marks the start of an object's lifetime (`@llvm.lifetime.start`). The pointer must point to the beginning of the allocation. LLVM uses this to optimize stack reuse and detect use-after-free.

### `lucis::sys::lifetime_end(ptr)`

```lucis
lucis::sys::lifetime_end(&obj);
```

Marks the end of an object's lifetime (`@llvm.lifetime.end`). Accessing the object after this becomes undefined behaviour. Pair with `lifetime_start`.

---

## Float Math

Generic intrinsics for floating-point operations that lower directly to LLVM float intrinsics. All are generic over `<T>` where `T` is a floating-point type (`float32` or `float64`).

### `lucis::sys::sqrt\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::sqrt<float64>(2.0);  // → 1.414...
```

Square root (`@llvm.sqrt`).

### `lucis::sys::fma\<T\>(a, b, c) -> T`

```lucis
float64 r = lucis::sys::fma<float64>(2.0, 3.0, 4.0);  // → 10.0
```

Fused multiply-add: `a * b + c` with a single rounding (`@llvm.fma`).

### `lucis::sys::ceil\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::ceil<float64>(3.14);  // → 4.0
```

Rounds up to the nearest integral value (`@llvm.ceil`).

### `lucis::sys::floor\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::floor<float64>(3.14);  // → 3.0
```

Rounds down to the nearest integral value (`@llvm.floor`).

### `lucis::sys::trunc\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::trunc<float64>(-3.14);  // → -3.0
```

Rounds towards zero to the nearest integral value (`@llvm.trunc`).

### `lucis::sys::round\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::round<float64>(3.5);  // → 4.0
```

Rounds to the nearest integral value, rounding away from zero at halfway (`@llvm.round`).

### `lucis::sys::fabs\<T\>(x) -> T`

```lucis
float64 r = lucis::sys::fabs<float64>(-3.14);  // → 3.14
```

Floating-point absolute value (`@llvm.fabs`).

### `lucis::sys::minimum\<T\>(a, b) -> T`

```lucis
float64 r = lucis::sys::minimum<float64>(3.0, 5.0);  // → 3.0
```

Returns the minimum of `a` and `b`, propagating NaN (`@llvm.minimum`).

### `lucis::sys::maximum\<T\>(a, b) -> T`

```lucis
float64 r = lucis::sys::maximum<float64>(3.0, 5.0);  // → 5.0
```

Returns the maximum of `a` and `b`, propagating NaN (`@llvm.maximum`).

### `lucis::sys::copysign\<T\>(magnitude, sign) -> T`

```lucis
float64 r = lucis::sys::copysign<float64>(1.0, -1.0);  // → -1.0
```

Returns a value with the magnitude of the first argument and the sign of the second (`@llvm.copysign`).

---

## Integer Absolute Value & Rotation

### `lucis::sys::abs\<T\>(x) -> T`

```lucis
int32 a = lucis::sys::abs<int32>(-42);  // → 42
```

Returns the absolute value of a signed integer (`@llvm.abs`). `is_int_min_poison` is set to `false` (defined at `INT_MIN`).

### `lucis::sys::rotl\<T\>(x, n) -> T`

```lucis
int32 r = lucis::sys::rotl<int32>(0x80000001, 1);  // → 3
```

Rotates the bits of `x` left by `n` positions (`@llvm.fshl`).

### `lucis::sys::rotr\<T\>(x, n) -> T`

```lucis
int32 r = lucis::sys::rotr<int32>(0x80000001, 1);  // → 0xC0000000
```

Rotates the bits of `x` right by `n` positions (`@llvm.fshr`).

---

## CPU Control

Architecture-specific CPU hints and introspection, using inline assembly with target-triple detection.

### `lucis::sys::cpu_relax()`

```lucis
lucis::sys::cpu_relax();
```

Hints the CPU that the current thread is in a spin-wait loop:

| Architecture | Instruction |
|-------------|-------------|
| x86 / x86-64 | `pause` |
| AArch64 | `yield` |
| RISC-V 64 | `fence iorw, iorw` |
| Others | `nop` |

### `lucis::sys::breakpoint()`

```lucis
lucis::sys::breakpoint();
```

Triggers a debugger breakpoint (`@llvm.debugtrap`). Execution **continues** after the breakpoint — unlike `lucis::core::trap()` which aborts. If no debugger is attached, the CPU may ignore or raise `SIGTRAP`.

### `lucis::sys::read_cycle_counter() -> int64`

```lucis
int64 start = lucis::sys::read_cycle_counter();
// ... work ...
int64 end = lucis::sys::read_cycle_counter();
```

Reads the current CPU cycle counter (`@llvm.readcyclecounter`):

| Architecture | Instruction |
|-------------|-------------|
| x86 / x86-64 | `rdtsc` |
| AArch64 | `mrs cntvct_el0` |

The counter is monotonically increasing (though not synchronised across cores).

---

## Cache Control

### `lucis::sys::cache_flush(start, end)`

```lucis
lucis::sys::cache_flush(&code_start, &code_end);
```

Flushes the instruction cache for the memory range `[start, end)`. Essential for JIT compilers and self-modifying code. Lowers to `@llvm.clear_cache`.

---

## TLS Base Register (x86-64 FSGSBASE)

Read/write the FS segment base on x86-64, which Linux uses as the thread-local storage pointer. Requires the **FSGSBASE** CPU feature (Ivy Bridge+) and kernel support. Unsupported targets return 0 / no-op.

### `lucis::sys::read_fs_base() -> usize`

```lucis
usize tls = lucis::sys::read_fs_base();
```

Reads the FS base register (`rdfsbase`).

### `lucis::sys::write_fs_base(val)`

```lucis
lucis::sys::write_fs_base(new_tls);
```

Writes the FS base register (`wrfsbase`). Requires kernel support (`CR4.FSGSBASE`).

---

## CPUID (x86)

### `lucis::sys::cpuid(leaf, subleaf, &eax, &ebx, &ecx, &edx)`

```lucis
uint32 eax, ebx, ecx, edx;
lucis::sys::cpuid(0, 0, &eax, &ebx, &ecx, &edx);
// eax = max standard leaf, ebx/edx/ecx = "GenuineIntel" parts
```

Executes the x86 `CPUID` instruction. Writes the four output registers through the given pointers. Use `subleaf = 0` for leaves without sub-leaves.

| Leaf | Subleaf | eax | ebx | ecx | edx |
|------|---------|-----|-----|-----|-----|
| 0 | 0 | Max standard leaf | Vendor ID[0:3] | Vendor ID[8:11] | Vendor ID[4:7] |
| 1 | 0 | Version/Stepping | APIC/CLFLUSH | Feature flags 1 | Feature flags 0 |
| 7 | 0 | Max sub-leaf | Extended features 0 | Extended features 1 | Extended features 2 |

Unsupported targets write 0 to all outputs and return.

---

## Hardware Random Number Generator

Intel/AMD hardware RNG via the `RDRAND` instruction. Available on Ivy Bridge+ (Intel) and Excavator+ (AMD) processors. Unsupported CPUs will raise `SIGILL` — use `cpuid`-based detection before calling.

All three intrinsics take a pointer to write the random value and return `true` on success (entropy available). If the RNG is not ready, they return `false` — retry in a loop.

### `lucis::sys::rdrand16(ptr) -> bool`

```lucis
uint16 val = 0u16;
while !lucis::sys::rdrand16(&val) {}
```

### `lucis::sys::rdrand32(ptr) -> bool`

```lucis
uint32 val = 0u32;
while !lucis::sys::rdrand32(&val) {}
```

### `lucis::sys::rdrand64(ptr) -> bool`

```lucis
uint64 val = 0u64;
while !lucis::sys::rdrand64(&val) {}
```

---

## System Calls

Raw syscall interface using inline assembly. Supports 0–6 argument variants for all three major architectures.

> ⚠ Raw syscalls bypass the operating system's libc wrappers. Incorrect arguments can crash the process.

### x86-64 ABI

| Register | Role |
|----------|------|
| `rax` | Syscall number (also receives result) |
| `rdi` | arg1 |
| `rsi` | arg2 |
| `rdx` | arg3 |
| `r10` | arg4 |
| `r8`  | arg5 |
| `r9`  | arg6 |
| `rcx, r11` | Clobbered by `syscall` instruction |

### AArch64 ABI

| Register | Role |
|----------|------|
| `x8`  | Syscall number |
| `x0`  | arg1 (also receives result) |
| `x1`  | arg2 |
| `x2`  | arg3 |
| `x3`  | arg4 |
| `x4`  | arg5 |
| `x5`  | arg6 |

### RISC-V 64 ABI

| Register | Role |
|----------|------|
| `x17` (a7) | Syscall number |
| `x10` (a0) | arg1 (also receives result) |
| `x11` (a1) | arg2 |
| `x12` (a2) | arg3 |
| `x13` (a3) | arg4 |
| `x14` (a4) | arg5 |
| `x15` (a5) | arg6 |

### Functions

All variants take a syscall number as the first `int64` argument and return `int64`.

#### `lucis::sys::syscall0(number) -> int64`

```lucis
int64 pid = lucis::sys::syscall0(39);  // getpid on x86-64
```

#### `lucis::sys::syscall1(number, a1) -> int64`

```lucis
int64 ret = lucis::sys::syscall1(60, 0);  // exit(0)
```

#### `lucis::sys::syscall2(number, a1, a2) -> int64`

#### `lucis::sys::syscall3(number, a1, a2, a3) -> int64`

#### `lucis::sys::syscall4(number, a1, a2, a3, a4) -> int64`

#### `lucis::sys::syscall5(number, a1, a2, a3, a4, a5) -> int64`

#### `lucis::sys::syscall6(number, a1, a2, a3, a4, a5, a6) -> int64`

```lucis
int64 result = lucis::sys::syscall6(0, 0, 0, 0, 0, 0, 0);
```

Unused arguments should be passed as `0i64` (zero of type `int64`).

---

## Platform-Specific Hardware Access

These intrinsics require kernel privileges (ring 0) or I/O permissions. On unsupported targets they return 0 / no-op. All use inline assembly on x86/x86-64.

### I/O Ports

| Function | Operation | Width |
|----------|-----------|-------|
| `inb(port)` | Read byte from port | 8-bit → `uint8` |
| `inw(port)` | Read word from port | 16-bit → `uint16` |
| `inl(port)` | Read dword from port | 32-bit → `uint32` |
| `outb(port, val)` | Write byte to port | 8-bit |
| `outw(port, val)` | Write word to port | 16-bit |
| `outl(port, val)` | Write dword to port | 32-bit |

### Interrupt Control

| Function | Instruction | Effect |
|----------|------------|--------|
| `cli()` | `cli` | Disable maskable interrupts |
| `sti()` | `sti` | Enable maskable interrupts |
| `hlt()` | `hlt` | Halt CPU until next interrupt |

### Descriptor Tables

| Function | Instruction | Effect |
|----------|------------|--------|
| `lgdt(ptr)` | `lgdt` | Load Global Descriptor Table Register |
| `lidt(ptr)` | `lidt` | Load Interrupt Descriptor Table Register |

`ptr` must point to a 6-byte (for `lgdt`) or 6-byte (for `lidt`) descriptor in memory.

### TLB Control

| Function | Instruction | Effect |
|----------|------------|--------|
| `invlpg(addr)` | `invlpg` | Invalidate TLB entry for virtual address |

### Model-Specific Registers

| Function | Instruction | Returns |
|----------|------------|---------|
| `rdmsr(msr)` | `rdmsr` | `uint64` |
| `wrmsr(msr, val)` | `wrmsr` | void |

### Control Registers

| Function | Register | Description |
|----------|----------|-------------|
| `read_cr0()` / `write_cr0(v)` | CR0 | System control flags |
| `read_cr2()` | CR2 | Page fault linear address |
| `read_cr3()` / `write_cr3(v)` | CR3 | Page directory base |
| `read_cr4()` / `write_cr4(v)` | CR4 | Extended control flags |

```lucis
// Kernel example: read CR2 after a page fault
usize fault_addr = lucis::sys::read_cr2();
```
