vhdl xil_defaultlib  \
"../../../bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr_aclk_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_clk_wiz_100M_0/sim/design_2_rst_clk_wiz_100M_0.vhd" \
"../../../bd/design_2/ip/design_2_rst_ps8_0_99M_0/sim/design_2_rst_ps8_0_99M_0.vhd" \
"../../../bd/design_2/ip/design_2_axi_bram_ctrl_0_0/sim/design_2_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
