
*** Running vivado
    with args -log WTree.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WTree.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source WTree.tcl -notrace
Command: synth_design -top WTree -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16732 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 283.793 ; gain = 74.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WTree' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:40]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_0' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:81]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (1#1) [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:12]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_1' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_2' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_3' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_4' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_5' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_6' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:87]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_7' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:88]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_8' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:89]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_9' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:90]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_10' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:91]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/FullAdder.vhd:4' bound to instance 'FA_11' of component 'FullAdder' [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'WTree' (2#1) [D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.srcs/sources_1/new/WTree.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 321.195 ; gain = 111.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 321.195 ; gain = 111.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 321.195 ; gain = 111.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 328.109 ; gain = 118.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     1|
|3     |LUT4 |     3|
|4     |LUT5 |     5|
|5     |LUT6 |     8|
|6     |IBUF |     8|
|7     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.141 ; gain = 249.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 459.141 ; gain = 249.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 525.410 ; gain = 315.949
INFO: [Common 17-1381] The checkpoint 'D:/Faculta/IIIsem1/SCS/Lab/Lab4/ALU/ALU.runs/synth_1/WTree.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 525.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 09 12:04:22 2022...
