---
title: Registres de ps_1_1__ps_1_2__ps_1_3__ps_1_4
description: Les nuanceurs de pixels dépendent des registres pour obtenir des données de vertex, pour produire des données de pixels, pour conserver des résultats temporaires pendant les calculs et pour identifier les étapes d’échantillonnage de texture.
ms.assetid: ca25a030-b4da-4893-b9f3-e3bb12f18d83
keywords:
- Inscrit-ps_1_1 pour ps_1_4
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 291f78b8bf74a20dfecf4a74ed65173a895bcc1b
ms.sourcegitcommit: b6fe9acffad983c14864b8fe0296f6025cb1f961
ms.translationtype: MT
ms.contentlocale: fr-FR
ms.lasthandoff: 04/26/2021
ms.locfileid: "107998636"
---
# <a name="ps_1_1__ps_1_2__ps_1_3__ps_1_4-registers"></a><span data-ttu-id="0153c-104">registres PS 1 \_ \_ 1 PS 1 2 PS 1 \_ \_ \_ \_ \_ \_ \_ \_ 3 PS 1 \_ \_ \_ \_ 4</span><span class="sxs-lookup"><span data-stu-id="0153c-104">ps\_1\_1\_\_ps\_1\_2\_\_ps\_1\_3\_\_ps\_1\_4 Registers</span></span>

<span data-ttu-id="0153c-105">Les nuanceurs de pixels dépendent des registres pour obtenir des données de vertex, pour produire des données de pixels, pour conserver des résultats temporaires pendant les calculs et pour identifier les étapes d’échantillonnage de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-105">Pixel shaders depend on registers to get vertex data, to output pixel data, to hold temporary results during calculations and to identify texture sampling stages.</span></span> <span data-ttu-id="0153c-106">Il existe plusieurs types de registres, chacun avec une fonctionnalité unique.</span><span class="sxs-lookup"><span data-stu-id="0153c-106">There are several types of registers, each with a unique functionality.</span></span> <span data-ttu-id="0153c-107">Cette section contient des informations de référence pour les registres d’entrée et de sortie implémentés par le nuanceur de pixels version 1 \_ X.</span><span class="sxs-lookup"><span data-stu-id="0153c-107">This section contains reference information for the input and output registers implemented by pixel shader version 1\_X.</span></span>

<span data-ttu-id="0153c-108">Les registres stockent les données pour une utilisation par le nuanceur de pixels.</span><span class="sxs-lookup"><span data-stu-id="0153c-108">Registers hold data for use by the pixel shader.</span></span> <span data-ttu-id="0153c-109">Les registres sont décrits en détail dans les sections suivantes.</span><span class="sxs-lookup"><span data-stu-id="0153c-109">Registers are fully described in the following sections.</span></span>

-   <span data-ttu-id="0153c-110">Les types de registres décrivent les quatre types de registres disponibles et leurs objectifs.</span><span class="sxs-lookup"><span data-stu-id="0153c-110">Register Types describes the four types of registers available and their purposes.</span></span>
-   <span data-ttu-id="0153c-111">Lire le port Limit détaille les restrictions liées à l’utilisation de plusieurs registres dans une instruction unique.</span><span class="sxs-lookup"><span data-stu-id="0153c-111">Read Port Limit details the restrictions on using multiple registers in a single instruction.</span></span>
-   <span data-ttu-id="0153c-112">Lecture seule lecture écriture décrit les registres qui peuvent être utilisés pour la lecture, l’écriture ou les deux.</span><span class="sxs-lookup"><span data-stu-id="0153c-112">Read only Read Write describes which registers can be used for reading, writing, or both.</span></span>
-   <span data-ttu-id="0153c-113">Plage détaille la plage des données du composant.</span><span class="sxs-lookup"><span data-stu-id="0153c-113">Range details the range of the component data.</span></span>

## <a name="register-types"></a><span data-ttu-id="0153c-114">Types de registres</span><span class="sxs-lookup"><span data-stu-id="0153c-114">Register Types</span></span>



|      |                    | <span data-ttu-id="0153c-115">Versions</span><span class="sxs-lookup"><span data-stu-id="0153c-115">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="0153c-116">Nom</span><span class="sxs-lookup"><span data-stu-id="0153c-116">Name</span></span> | <span data-ttu-id="0153c-117">Type</span><span class="sxs-lookup"><span data-stu-id="0153c-117">Type</span></span>               | <span data-ttu-id="0153c-118">1\_1</span><span class="sxs-lookup"><span data-stu-id="0153c-118">1\_1</span></span>     | <span data-ttu-id="0153c-119">1\_2</span><span class="sxs-lookup"><span data-stu-id="0153c-119">1\_2</span></span> | <span data-ttu-id="0153c-120">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0153c-120">1\_3</span></span> | <span data-ttu-id="0153c-121">1\_4</span><span class="sxs-lookup"><span data-stu-id="0153c-121">1\_4</span></span>         |
| <span data-ttu-id="0153c-122">c\#</span><span class="sxs-lookup"><span data-stu-id="0153c-122">c\#</span></span>  | <span data-ttu-id="0153c-123">Registre de constante</span><span class="sxs-lookup"><span data-stu-id="0153c-123">Constant register</span></span>  | <span data-ttu-id="0153c-124">8</span><span class="sxs-lookup"><span data-stu-id="0153c-124">8</span></span>        | <span data-ttu-id="0153c-125">8</span><span class="sxs-lookup"><span data-stu-id="0153c-125">8</span></span>    | <span data-ttu-id="0153c-126">8</span><span class="sxs-lookup"><span data-stu-id="0153c-126">8</span></span>    | <span data-ttu-id="0153c-127">8</span><span class="sxs-lookup"><span data-stu-id="0153c-127">8</span></span>            |
| <span data-ttu-id="0153c-128">r\#</span><span class="sxs-lookup"><span data-stu-id="0153c-128">r\#</span></span>  | <span data-ttu-id="0153c-129">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="0153c-129">Temporary register</span></span> | <span data-ttu-id="0153c-130">2</span><span class="sxs-lookup"><span data-stu-id="0153c-130">2</span></span>        | <span data-ttu-id="0153c-131">2</span><span class="sxs-lookup"><span data-stu-id="0153c-131">2</span></span>    | <span data-ttu-id="0153c-132">2</span><span class="sxs-lookup"><span data-stu-id="0153c-132">2</span></span>    | <span data-ttu-id="0153c-133">6</span><span class="sxs-lookup"><span data-stu-id="0153c-133">6</span></span>            |
| <span data-ttu-id="0153c-134">t\#</span><span class="sxs-lookup"><span data-stu-id="0153c-134">t\#</span></span>  | <span data-ttu-id="0153c-135">Registre de texture</span><span class="sxs-lookup"><span data-stu-id="0153c-135">Texture register</span></span>   | <span data-ttu-id="0153c-136">4</span><span class="sxs-lookup"><span data-stu-id="0153c-136">4</span></span>        | <span data-ttu-id="0153c-137">4</span><span class="sxs-lookup"><span data-stu-id="0153c-137">4</span></span>    | <span data-ttu-id="0153c-138">4</span><span class="sxs-lookup"><span data-stu-id="0153c-138">4</span></span>    | <span data-ttu-id="0153c-139">6</span><span class="sxs-lookup"><span data-stu-id="0153c-139">6</span></span>            |
| <span data-ttu-id="0153c-140">v\#</span><span class="sxs-lookup"><span data-stu-id="0153c-140">v\#</span></span>  | <span data-ttu-id="0153c-141">Registre des couleurs</span><span class="sxs-lookup"><span data-stu-id="0153c-141">Color register</span></span>     | <span data-ttu-id="0153c-142">2</span><span class="sxs-lookup"><span data-stu-id="0153c-142">2</span></span>        | <span data-ttu-id="0153c-143">2</span><span class="sxs-lookup"><span data-stu-id="0153c-143">2</span></span>    | <span data-ttu-id="0153c-144">2</span><span class="sxs-lookup"><span data-stu-id="0153c-144">2</span></span>    | <span data-ttu-id="0153c-145">2 à la phase 2</span><span class="sxs-lookup"><span data-stu-id="0153c-145">2 in phase 2</span></span> |



 

-   <span data-ttu-id="0153c-146">Les registres de constantes contiennent des données constantes.</span><span class="sxs-lookup"><span data-stu-id="0153c-146">Constant registers contain constant data.</span></span> <span data-ttu-id="0153c-147">Les données peuvent être chargées dans un registre de constante à l’aide de [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) ou elles peuvent être définies à l’aide de [def-PS](def---ps.md).</span><span class="sxs-lookup"><span data-stu-id="0153c-147">Data can be loaded into a constant register using [**SetPixelShaderConstantF**](/windows/desktop/api/d3d9helper/nf-d3d9helper-idirect3ddevice9-setpixelshaderconstantf) or it can be defined using [def - ps](def---ps.md).</span></span> <span data-ttu-id="0153c-148">Les registres de constantes ne sont pas utilisables par les instructions d’adresse de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-148">Constant registers are not usable by texture address instructions.</span></span> <span data-ttu-id="0153c-149">La seule exception est l’instruction [texm3x3spec-PS](texm3x3spec---ps.md) , qui utilise un registre de constante pour fournir un vecteur de rayon oculaire.</span><span class="sxs-lookup"><span data-stu-id="0153c-149">The only exception is the [texm3x3spec - ps](texm3x3spec---ps.md) instruction, which uses a constant register to supply an eye-ray vector.</span></span>
-   <span data-ttu-id="0153c-150">Les registres temporaires sont utilisés pour stocker les résultats intermédiaires.</span><span class="sxs-lookup"><span data-stu-id="0153c-150">Temporary registers are used to store intermediate results.</span></span> <span data-ttu-id="0153c-151">R0 sert également de sortie de nuanceur de pixels.</span><span class="sxs-lookup"><span data-stu-id="0153c-151">r0 additionally serves as the pixel shader output.</span></span> <span data-ttu-id="0153c-152">La valeur en R0 à la fin du nuanceur est la couleur de pixel du nuanceur.</span><span class="sxs-lookup"><span data-stu-id="0153c-152">The value in r0 at the end of the shader is the pixel color for the shader.</span></span>

    <span data-ttu-id="0153c-153">La validation du nuanceur échouera [**CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) sur tout nuanceur qui tente de lire à partir d’un registre temporaire qui n’a pas été écrit par une instruction précédente.</span><span class="sxs-lookup"><span data-stu-id="0153c-153">Shader validation will fail [**CreatePixelShader**](/windows/desktop/api/d3d9/nf-d3d9-idirect3ddevice9-createpixelshader) on any shader that attempts to read from a temporary register that has not been written by a previous instruction.</span></span> <span data-ttu-id="0153c-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) échoue de la même manière, en supposant que la validation est activée (n’utilisez pas D3DXSHADER \_ SKIPVALIDATION).</span><span class="sxs-lookup"><span data-stu-id="0153c-154">[**D3DXAssembleShader**](/windows/desktop/direct3d9/d3dxassembleshader) will fail similarly, assuming validation is enabled (do not use D3DXSHADER\_SKIPVALIDATION).</span></span>

-   <span data-ttu-id="0153c-155">Registres de texture</span><span class="sxs-lookup"><span data-stu-id="0153c-155">Texture registers</span></span>

    <span data-ttu-id="0153c-156">Pour le nuanceur de pixels version 1 \_ 1 à 1 \_ 3, les registres de texture contiennent des données de texture ou des coordonnées de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-156">For pixel shader version 1\_1 to 1\_3, texture registers contain texture data or texture coordinates.</span></span> <span data-ttu-id="0153c-157">Les données de texture sont chargées dans un registre de texture lorsqu’une texture est échantillonnée.</span><span class="sxs-lookup"><span data-stu-id="0153c-157">Texture data is loaded into a texture register when a texture is sampled.</span></span> <span data-ttu-id="0153c-158">L’échantillonnage de texture utilise des coordonnées de texture pour rechercher, ou échantillonner, une valeur de couleur aux coordonnées spécifiées (u, v, w, q) tout en tenant compte des attributs d’état de la phase de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-158">Texture sampling uses texture coordinates to look up, or sample, a color value at the specified (u,v,w,q) coordinates while taking into account the texture stage state attributes.</span></span> <span data-ttu-id="0153c-159">Les données de coordonnée de texture sont interpolées à partir des données de coordonnée de texture de vertex et sont associées à une étape de texture spécifique.</span><span class="sxs-lookup"><span data-stu-id="0153c-159">The texture coordinate data is interpolated from the vertex texture coordinate data and is associated with a specific texture stage.</span></span> <span data-ttu-id="0153c-160">Il existe une association un-à-un par défaut entre le numéro de l’étape de texture et l’ordre de déclaration des coordonnées de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-160">There is a default one-to-one association between texture stage number and texture coordinate declaration order.</span></span> <span data-ttu-id="0153c-161">Par défaut, le premier jeu de coordonnées de texture défini dans le format vertex est associé à l’étape de texture 0.</span><span class="sxs-lookup"><span data-stu-id="0153c-161">By default, the first set of texture coordinates defined in the vertex format is associated with texture stage 0.</span></span>

    <span data-ttu-id="0153c-162">Pour ces versions de nuanceur de pixels, les registres de texture se comportent comme des registres temporaires lorsqu’ils sont utilisés par des instructions arithmétiques.</span><span class="sxs-lookup"><span data-stu-id="0153c-162">For these pixel shader versions, texture registers behave just like temporary registers when used by arithmetic instructions.</span></span>

    <span data-ttu-id="0153c-163">Pour le nuanceur de pixels version 1 \_ 4, les registres de texture (t \# ) contiennent des données de coordonnée de texture en lecture seule.</span><span class="sxs-lookup"><span data-stu-id="0153c-163">For pixel shader version 1\_4, texture registers (t\#) contain read-only texture coordinate data.</span></span> <span data-ttu-id="0153c-164">Cela signifie que le jeu de coordonnées de texture et le numéro de l’étape de texture sont indépendants les uns des autres.</span><span class="sxs-lookup"><span data-stu-id="0153c-164">This means that the texture coordinate set and the texture stage number are independent from each other.</span></span> <span data-ttu-id="0153c-165">Le numéro de l’étape de texture (à partir duquel échantillonner une texture) est déterminé par le numéro de registre de destination (R0 à R5).</span><span class="sxs-lookup"><span data-stu-id="0153c-165">The texture stage number (from which to sample a texture) is determined by the destination register number (r0 to r5).</span></span> <span data-ttu-id="0153c-166">Pour l’instruction texld, le jeu de coordonnées de texture est déterminé par le registre source (T0 à T5), de sorte que le jeu de coordonnées de texture peut être mappé à n’importe quelle étape de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-166">For the texld instruction, the texture coordinate set is determined by the source register (t0 to t5), so the texture coordinate set can be mapped to any texture stage.</span></span> <span data-ttu-id="0153c-167">En outre, le registre source (en spécifiant des coordonnées de texture) pour texld peut également être un registre temporaire (r \# ), auquel cas le contenu du registre temporaire est utilisé comme coordonnées de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-167">In addition, the source register (specifying texture coordinates) for texld can also be a temporary register (r\#), in which case the contents of the temporary register are used as texture coordinates.</span></span>

-   <span data-ttu-id="0153c-168">Les registres de couleurs contiennent des valeurs de couleur par pixel.</span><span class="sxs-lookup"><span data-stu-id="0153c-168">Color registers contain per-pixel color values.</span></span> <span data-ttu-id="0153c-169">Les valeurs sont obtenues par itération par pixel des valeurs chromatiques diffuses et spéculaires dans les données de vertex.</span><span class="sxs-lookup"><span data-stu-id="0153c-169">The values are obtained by per-pixel iteration of the diffuse and specular color values in the vertex data.</span></span> <span data-ttu-id="0153c-170">Pour les nuanceurs de pixels version 1 \_ 4, les registres de couleur sont uniquement disponibles pendant la deuxième phase.</span><span class="sxs-lookup"><span data-stu-id="0153c-170">For pixel shader version 1\_4 shaders, color registers are available only during the second phase.</span></span>

    <span data-ttu-id="0153c-171">Si le mode d’ombrage est défini sur D3DSHADE \_ Flat, l’itération des deux couleurs de vertex (diffuse et spéculaire) est désactivée.</span><span class="sxs-lookup"><span data-stu-id="0153c-171">If the shade mode is set to D3DSHADE\_FLAT, the iteration of both vertex colors (diffuse and specular) is disabled.</span></span> <span data-ttu-id="0153c-172">Quel que soit le mode de nuance, le brouillard est toujours itéré par le pipeline si le brouillard de pixel est activé.</span><span class="sxs-lookup"><span data-stu-id="0153c-172">Regardless of the shade mode, fog will still be iterated by the pipeline if pixel fog is enabled.</span></span> <span data-ttu-id="0153c-173">Gardez à l’esprit que le brouillard est appliqué plus tard dans le pipeline que le PixelShader.</span><span class="sxs-lookup"><span data-stu-id="0153c-173">Keep in mind that fog is applied later in the pipeline than the pixelshader.</span></span>

    <span data-ttu-id="0153c-174">Il est courant de charger le registre v0 avec les données de couleur diffuse de vertex.</span><span class="sxs-lookup"><span data-stu-id="0153c-174">It is common to load the v0 register with the vertex diffuse color data.</span></span> <span data-ttu-id="0153c-175">Il est également courant de charger le registre v1 avec les données de couleur spéculaire du vertex.</span><span class="sxs-lookup"><span data-stu-id="0153c-175">It is also common to load the v1 register with the vertex specular color data.</span></span>

    <span data-ttu-id="0153c-176">Les valeurs de données de couleur d’entrée sont ancrées (saturées) à la plage de 0 à 1, car il s’agit de la plage d’entrée valide pour les registres de couleurs dans le nuanceur de pixels.</span><span class="sxs-lookup"><span data-stu-id="0153c-176">Input color data values are clamped (saturated) to the range 0 through 1 because this is the valid input range for color registers in the pixel shader.</span></span>

    <span data-ttu-id="0153c-177">Les nuanceurs de pixels ont un accès en lecture seule aux registres de couleur.</span><span class="sxs-lookup"><span data-stu-id="0153c-177">Pixel shaders have read only access to color registers.</span></span> <span data-ttu-id="0153c-178">Le contenu de ces registres est une itération des valeurs, mais l’itération peut être effectuée avec une précision nettement inférieure à celle des coordonnées de texture.</span><span class="sxs-lookup"><span data-stu-id="0153c-178">The contents of these registers are iterated values, but iteration may be performed at much lower precision than texture coordinates.</span></span>

## <a name="read-port-limit"></a><span data-ttu-id="0153c-179">Limite de lecture du port</span><span class="sxs-lookup"><span data-stu-id="0153c-179">Read Port Limit</span></span>

<span data-ttu-id="0153c-180">La limite de lecture du port spécifie le nombre de registres différents de chaque type de Registre qui peuvent être utilisés comme Registre source dans une instruction unique.</span><span class="sxs-lookup"><span data-stu-id="0153c-180">The read port limit specifies the number of different registers of each register type that can be used as a source register in a single instruction.</span></span>



|      |                    | <span data-ttu-id="0153c-181">Versions</span><span class="sxs-lookup"><span data-stu-id="0153c-181">Versions</span></span> |      |      |              |
|------|--------------------|----------|------|------|--------------|
| <span data-ttu-id="0153c-182">Nom</span><span class="sxs-lookup"><span data-stu-id="0153c-182">Name</span></span> | <span data-ttu-id="0153c-183">Type</span><span class="sxs-lookup"><span data-stu-id="0153c-183">Type</span></span>               | <span data-ttu-id="0153c-184">1\_1</span><span class="sxs-lookup"><span data-stu-id="0153c-184">1\_1</span></span>     | <span data-ttu-id="0153c-185">1\_2</span><span class="sxs-lookup"><span data-stu-id="0153c-185">1\_2</span></span> | <span data-ttu-id="0153c-186">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0153c-186">1\_3</span></span> | <span data-ttu-id="0153c-187">1\_4</span><span class="sxs-lookup"><span data-stu-id="0153c-187">1\_4</span></span>         |
| <span data-ttu-id="0153c-188">c\#</span><span class="sxs-lookup"><span data-stu-id="0153c-188">c\#</span></span>  | <span data-ttu-id="0153c-189">Registre de constante</span><span class="sxs-lookup"><span data-stu-id="0153c-189">Constant register</span></span>  | <span data-ttu-id="0153c-190">2</span><span class="sxs-lookup"><span data-stu-id="0153c-190">2</span></span>        | <span data-ttu-id="0153c-191">2</span><span class="sxs-lookup"><span data-stu-id="0153c-191">2</span></span>    | <span data-ttu-id="0153c-192">2</span><span class="sxs-lookup"><span data-stu-id="0153c-192">2</span></span>    | <span data-ttu-id="0153c-193">2</span><span class="sxs-lookup"><span data-stu-id="0153c-193">2</span></span>            |
| <span data-ttu-id="0153c-194">r\#</span><span class="sxs-lookup"><span data-stu-id="0153c-194">r\#</span></span>  | <span data-ttu-id="0153c-195">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="0153c-195">Temporary register</span></span> | <span data-ttu-id="0153c-196">2</span><span class="sxs-lookup"><span data-stu-id="0153c-196">2</span></span>        | <span data-ttu-id="0153c-197">2</span><span class="sxs-lookup"><span data-stu-id="0153c-197">2</span></span>    | <span data-ttu-id="0153c-198">2</span><span class="sxs-lookup"><span data-stu-id="0153c-198">2</span></span>    | <span data-ttu-id="0153c-199">3</span><span class="sxs-lookup"><span data-stu-id="0153c-199">3</span></span>            |
| <span data-ttu-id="0153c-200">t\#</span><span class="sxs-lookup"><span data-stu-id="0153c-200">t\#</span></span>  | <span data-ttu-id="0153c-201">Registre de texture</span><span class="sxs-lookup"><span data-stu-id="0153c-201">Texture register</span></span>   | <span data-ttu-id="0153c-202">2</span><span class="sxs-lookup"><span data-stu-id="0153c-202">2</span></span>        | <span data-ttu-id="0153c-203">3</span><span class="sxs-lookup"><span data-stu-id="0153c-203">3</span></span>    | <span data-ttu-id="0153c-204">3</span><span class="sxs-lookup"><span data-stu-id="0153c-204">3</span></span>    | <span data-ttu-id="0153c-205">1</span><span class="sxs-lookup"><span data-stu-id="0153c-205">1</span></span>            |
| <span data-ttu-id="0153c-206">v\#</span><span class="sxs-lookup"><span data-stu-id="0153c-206">v\#</span></span>  | <span data-ttu-id="0153c-207">Registre des couleurs</span><span class="sxs-lookup"><span data-stu-id="0153c-207">Color register</span></span>     | <span data-ttu-id="0153c-208">2</span><span class="sxs-lookup"><span data-stu-id="0153c-208">2</span></span>        | <span data-ttu-id="0153c-209">2</span><span class="sxs-lookup"><span data-stu-id="0153c-209">2</span></span>    | <span data-ttu-id="0153c-210">2</span><span class="sxs-lookup"><span data-stu-id="0153c-210">2</span></span>    | <span data-ttu-id="0153c-211">2 à la phase 2</span><span class="sxs-lookup"><span data-stu-id="0153c-211">2 in phase 2</span></span> |



 

<span data-ttu-id="0153c-212">Par exemple, les registres de couleurs pour presque toutes les versions ont une limite de deux ports de lecture.</span><span class="sxs-lookup"><span data-stu-id="0153c-212">For example, the color registers for almost all versions have a read port limit of two.</span></span> <span data-ttu-id="0153c-213">Cela signifie qu’une instruction unique peut utiliser un maximum de deux registres de couleurs différents (v0 et v1 par exemple) en tant que registres sources.</span><span class="sxs-lookup"><span data-stu-id="0153c-213">This means that a single instruction can use a maximum of two different color registers (v0 and v1 for instance) as source registers.</span></span> <span data-ttu-id="0153c-214">Cet exemple montre que deux registres de couleur sont utilisés dans la même instruction :</span><span class="sxs-lookup"><span data-stu-id="0153c-214">This example shows two color registers being used in the same instruction:</span></span>


```
mad r0, v1, c2, v0
```



## <a name="read-only-readwrite"></a><span data-ttu-id="0153c-215">Lecture seule, lecture/écriture</span><span class="sxs-lookup"><span data-stu-id="0153c-215">Read-only, Read/Write</span></span>

<span data-ttu-id="0153c-216">Les types de registres sont identifiés en fonction de la capacité en lecture seule (RO) ou de la fonctionnalité de lecture/écriture (RW) dans le tableau suivant.</span><span class="sxs-lookup"><span data-stu-id="0153c-216">The register types are identified according to read-only (RO) capability or read/write (RW) capability in the following table.</span></span> <span data-ttu-id="0153c-217">Les registres en lecture seule ne peuvent être utilisés qu’en tant que registres sources dans une instruction. ils ne peuvent jamais être utilisés comme registre de destination.</span><span class="sxs-lookup"><span data-stu-id="0153c-217">Read-only registers can be used only as source registers in an instruction; they can never be used as a destination register.</span></span>



|      |                    | <span data-ttu-id="0153c-218">Versions</span><span class="sxs-lookup"><span data-stu-id="0153c-218">Versions</span></span> |      |      |                    |
|------|--------------------|----------|------|------|--------------------|
| <span data-ttu-id="0153c-219">Nom</span><span class="sxs-lookup"><span data-stu-id="0153c-219">Name</span></span> | <span data-ttu-id="0153c-220">Type</span><span class="sxs-lookup"><span data-stu-id="0153c-220">Type</span></span>               | <span data-ttu-id="0153c-221">1\_1</span><span class="sxs-lookup"><span data-stu-id="0153c-221">1\_1</span></span>     | <span data-ttu-id="0153c-222">1\_2</span><span class="sxs-lookup"><span data-stu-id="0153c-222">1\_2</span></span> | <span data-ttu-id="0153c-223">1 \_ 3</span><span class="sxs-lookup"><span data-stu-id="0153c-223">1\_3</span></span> | <span data-ttu-id="0153c-224">1\_4</span><span class="sxs-lookup"><span data-stu-id="0153c-224">1\_4</span></span>               |
| <span data-ttu-id="0153c-225">c\#</span><span class="sxs-lookup"><span data-stu-id="0153c-225">c\#</span></span>  | <span data-ttu-id="0153c-226">Registre de constante</span><span class="sxs-lookup"><span data-stu-id="0153c-226">Constant register</span></span>  | <span data-ttu-id="0153c-227">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-227">RO</span></span>       | <span data-ttu-id="0153c-228">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-228">RO</span></span>   | <span data-ttu-id="0153c-229">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-229">RO</span></span>   | <span data-ttu-id="0153c-230">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-230">RO</span></span>                 |
| <span data-ttu-id="0153c-231">r\#</span><span class="sxs-lookup"><span data-stu-id="0153c-231">r\#</span></span>  | <span data-ttu-id="0153c-232">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="0153c-232">Temporary register</span></span> | <span data-ttu-id="0153c-233">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-233">RW</span></span>       | <span data-ttu-id="0153c-234">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-234">RW</span></span>   | <span data-ttu-id="0153c-235">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-235">RW</span></span>   | <span data-ttu-id="0153c-236">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-236">RW</span></span>                 |
| <span data-ttu-id="0153c-237">t\#</span><span class="sxs-lookup"><span data-stu-id="0153c-237">t\#</span></span>  | <span data-ttu-id="0153c-238">Registre de texture</span><span class="sxs-lookup"><span data-stu-id="0153c-238">Texture register</span></span>   | <span data-ttu-id="0153c-239">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-239">RW</span></span>       | <span data-ttu-id="0153c-240">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-240">RW</span></span>   | <span data-ttu-id="0153c-241">L/E</span><span class="sxs-lookup"><span data-stu-id="0153c-241">RW</span></span>   | <span data-ttu-id="0153c-242">Voir la remarque suivante</span><span class="sxs-lookup"><span data-stu-id="0153c-242">See following note</span></span> |
| <span data-ttu-id="0153c-243">v\#</span><span class="sxs-lookup"><span data-stu-id="0153c-243">v\#</span></span>  | <span data-ttu-id="0153c-244">Registre des couleurs</span><span class="sxs-lookup"><span data-stu-id="0153c-244">Color register</span></span>     | <span data-ttu-id="0153c-245">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-245">RO</span></span>       | <span data-ttu-id="0153c-246">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-246">RO</span></span>   | <span data-ttu-id="0153c-247">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-247">RO</span></span>   | <span data-ttu-id="0153c-248">RO</span><span class="sxs-lookup"><span data-stu-id="0153c-248">RO</span></span>                 |



 

<span data-ttu-id="0153c-249">Les registres prenant en charge RW peuvent être utilisés pour stocker les résultats intermédiaires.</span><span class="sxs-lookup"><span data-stu-id="0153c-249">Registers that are RW capable can be used to store intermediate results.</span></span> <span data-ttu-id="0153c-250">Cela comprend les registres temporaires et les registres de texture pour certaines versions de nuanceur.</span><span class="sxs-lookup"><span data-stu-id="0153c-250">This includes the temporary registers and texture registers for some of the shader versions.</span></span>

> [!Note]  
>
> -   <span data-ttu-id="0153c-251">Pour le nuanceur de pixels version 1 \_ 4, les registres de texture sont roulis pour les instructions d’adressage de texture et les registres de texture ne peuvent être ni lus ni écrits par des instructions arithmétiques.</span><span class="sxs-lookup"><span data-stu-id="0153c-251">For pixel shader version 1\_4, texture registers are RO for texture addressing instructions, and texture registers can be neither read from nor written to by arithmetic instructions.</span></span> <span data-ttu-id="0153c-252">En outre, étant donné que les registres de texture sont devenus des registres de coordonnées de texture, le fait de disposer d’un accès Roll n’est pas une régression des fonctionnalités précédentes.</span><span class="sxs-lookup"><span data-stu-id="0153c-252">Also, because texture registers have become texture coordinate registers, having RO access is not a regression of previous functionality.</span></span>

 

## <a name="range"></a><span data-ttu-id="0153c-253">Plage</span><span class="sxs-lookup"><span data-stu-id="0153c-253">Range</span></span>

<span data-ttu-id="0153c-254">La plage est la valeur de données de Registre maximale et minimale.</span><span class="sxs-lookup"><span data-stu-id="0153c-254">The range is the maximum and minimum register data value.</span></span> <span data-ttu-id="0153c-255">Les plages varient en fonction du type de registre.</span><span class="sxs-lookup"><span data-stu-id="0153c-255">The ranges vary based on the type of register.</span></span> <span data-ttu-id="0153c-256">Les plages de certains registres peuvent être interrogées à partir de l’extrémité de l’appareil à l’aide de [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span><span class="sxs-lookup"><span data-stu-id="0153c-256">The ranges for some of the registers can be queried from the device caps using [**GetDeviceCaps**](/windows/desktop/api/d3d9/nf-d3d9-idirect3d9-getdevicecaps).</span></span>



| <span data-ttu-id="0153c-257">Nom</span><span class="sxs-lookup"><span data-stu-id="0153c-257">Name</span></span> | <span data-ttu-id="0153c-258">Type</span><span class="sxs-lookup"><span data-stu-id="0153c-258">Type</span></span>               | <span data-ttu-id="0153c-259">Plage</span><span class="sxs-lookup"><span data-stu-id="0153c-259">Range</span></span>                                               | <span data-ttu-id="0153c-260">Versions</span><span class="sxs-lookup"><span data-stu-id="0153c-260">Versions</span></span>     |
|------|--------------------|-----------------------------------------------------|--------------|
| <span data-ttu-id="0153c-261">c\#</span><span class="sxs-lookup"><span data-stu-id="0153c-261">c\#</span></span>  | <span data-ttu-id="0153c-262">Registre de constante</span><span class="sxs-lookup"><span data-stu-id="0153c-262">Constant register</span></span>  | <span data-ttu-id="0153c-263">-1 à + 1</span><span class="sxs-lookup"><span data-stu-id="0153c-263">-1 to +1</span></span>                                            | <span data-ttu-id="0153c-264">Toutes les versions</span><span class="sxs-lookup"><span data-stu-id="0153c-264">All versions</span></span> |
| <span data-ttu-id="0153c-265">r\#</span><span class="sxs-lookup"><span data-stu-id="0153c-265">r\#</span></span>  | <span data-ttu-id="0153c-266">Registre temporaire</span><span class="sxs-lookup"><span data-stu-id="0153c-266">Temporary register</span></span> | <span data-ttu-id="0153c-267">\- PixelShader1xMaxValue à + PixelShader1xMaxValue</span><span class="sxs-lookup"><span data-stu-id="0153c-267">\- PixelShader1xMaxValue to + PixelShader1xMaxValue</span></span> | <span data-ttu-id="0153c-268">Toutes les versions</span><span class="sxs-lookup"><span data-stu-id="0153c-268">All versions</span></span> |
| <span data-ttu-id="0153c-269">t\#</span><span class="sxs-lookup"><span data-stu-id="0153c-269">t\#</span></span>  | <span data-ttu-id="0153c-270">Registre de texture</span><span class="sxs-lookup"><span data-stu-id="0153c-270">Texture register</span></span>   | <span data-ttu-id="0153c-271">\- MaxTextureRepeat à + MaxTextureRepeat</span><span class="sxs-lookup"><span data-stu-id="0153c-271">\- MaxTextureRepeat to + MaxTextureRepeat</span></span>           | <span data-ttu-id="0153c-272">Toutes les versions</span><span class="sxs-lookup"><span data-stu-id="0153c-272">All versions</span></span> |
| <span data-ttu-id="0153c-273">v\#</span><span class="sxs-lookup"><span data-stu-id="0153c-273">v\#</span></span>  | <span data-ttu-id="0153c-274">Registre des couleurs</span><span class="sxs-lookup"><span data-stu-id="0153c-274">Color register</span></span>     | <span data-ttu-id="0153c-275">0 à 1</span><span class="sxs-lookup"><span data-stu-id="0153c-275">0 to 1</span></span>                                              | <span data-ttu-id="0153c-276">Toutes les versions</span><span class="sxs-lookup"><span data-stu-id="0153c-276">All versions</span></span> |



 

<span data-ttu-id="0153c-277">Le matériel de nuanceur de pixels précoce représente des données dans les registres à l’aide d’un nombre à virgule fixe.</span><span class="sxs-lookup"><span data-stu-id="0153c-277">Early pixel shader hardware represents data in registers using a fixed-point number.</span></span> <span data-ttu-id="0153c-278">Cela limite la précision à un maximum de huit bits pour la partie fractionnaire d’un nombre.</span><span class="sxs-lookup"><span data-stu-id="0153c-278">This limits precision to a maximum of approximately eight bits for the fractional part of a number.</span></span> <span data-ttu-id="0153c-279">Gardez cela à l’esprit lors de la conception d’un nuanceur.</span><span class="sxs-lookup"><span data-stu-id="0153c-279">Keep this in mind when designing a shader.</span></span>

<span data-ttu-id="0153c-280">Pour le nuanceur de pixels version 1 \_ 1 à 1 \_ 3, MaxTextureRepeat doit être au minimum un.</span><span class="sxs-lookup"><span data-stu-id="0153c-280">For pixel shader version 1\_1 to 1\_3, MaxTextureRepeat must be a minimum of one.</span></span> <span data-ttu-id="0153c-281">Pour 1 \_ 4, MaxTextureRepeat doit avoir une valeur minimale de huit.</span><span class="sxs-lookup"><span data-stu-id="0153c-281">For 1\_4, MaxTextureRepeat must be a minimum of eight.</span></span>

<span data-ttu-id="0153c-282">Pour plus d’informations sur PixelShader1xMaxValue, consultez [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) .</span><span class="sxs-lookup"><span data-stu-id="0153c-282">See [**D3DCAPS9**](/windows/desktop/api/d3d9caps/ns-d3d9caps-d3dcaps9) for more information about PixelShader1xMaxValue.</span></span>

## <a name="related-topics"></a><span data-ttu-id="0153c-283">Rubriques connexes</span><span class="sxs-lookup"><span data-stu-id="0153c-283">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="0153c-284">Inscrit</span><span class="sxs-lookup"><span data-stu-id="0153c-284">Registers</span></span>](dx9-graphics-reference-asm-ps-registers.md)
</dt> </dl>

 

 
