\hypertarget{hpl__core__m0__base_8c}{}\section{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/core/hpl\+\_\+core\+\_\+m0\+\_\+base.c File Reference}
\label{hpl__core__m0__base_8c}\index{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/core/hpl\+\_\+core\+\_\+m0\+\_\+base.\+c@{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hpl/core/hpl\+\_\+core\+\_\+m0\+\_\+base.\+c}}


Core related functionality implementation.  


{\ttfamily \#include $<$hpl\+\_\+core.\+h$>$}\newline
{\ttfamily \#include $<$hpl\+\_\+irq.\+h$>$}\newline
{\ttfamily \#include $<$utils.\+h$>$}\newline
{\ttfamily \#include $<$utils\+\_\+assert.\+h$>$}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{hpl__core__m0__base_8c_af1c17c7797e22fd860d303deda80e17c}\label{hpl__core__m0__base_8c_af1c17c7797e22fd860d303deda80e17c}} 
void \hyperlink{hpl__core__m0__base_8c_af1c17c7797e22fd860d303deda80e17c}{\+\_\+reset\+\_\+mcu} (void)
\begin{DoxyCompactList}\small\item\em Reset M\+CU. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group___h_p_l_ga082e8d19d78ab2cf2f63ded8530c7852}{\+\_\+irq\+\_\+get\+\_\+current} (void)
\begin{DoxyCompactList}\small\item\em Retrieve current I\+RQ number. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_gae6a80cff8a450795dc3f2d6df1a19464}{\+\_\+irq\+\_\+disable} (uint8\+\_\+t n)
\begin{DoxyCompactList}\small\item\em Disable the given I\+RQ. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_ga7720726f19dfdda1561a042483c97a58}{\+\_\+irq\+\_\+set} (uint8\+\_\+t n)
\begin{DoxyCompactList}\small\item\em Set the given I\+RQ. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_ga80f1b1a044a8773e23b38517296620b4}{\+\_\+irq\+\_\+clear} (uint8\+\_\+t n)
\begin{DoxyCompactList}\small\item\em Clear the given I\+RQ. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_gac8b7aa49ad81aecd34603b4dc23dd143}{\+\_\+irq\+\_\+enable} (uint8\+\_\+t n)
\begin{DoxyCompactList}\small\item\em Enable the given I\+RQ. \end{DoxyCompactList}\item 
void \hyperlink{group___h_p_l_ga1ee85f2f8227e335c654b9085e9b7d5c}{\+\_\+irq\+\_\+register} (const uint8\+\_\+t n, struct \hyperlink{struct__irq__descriptor}{\+\_\+irq\+\_\+descriptor} $\ast$const irq)
\begin{DoxyCompactList}\small\item\em Register I\+RQ handler. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{hpl__core__m0__base_8c_a4e0c522c1bb26af24accaf20e6b87d12}\label{hpl__core__m0__base_8c_a4e0c522c1bb26af24accaf20e6b87d12}} 
void \hyperlink{hpl__core__m0__base_8c_a4e0c522c1bb26af24accaf20e6b87d12}{Default\+\_\+\+Handler} (void)
\begin{DoxyCompactList}\small\item\em Default interrupt handler for unused I\+R\+Qs. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{hpl__core__m0__base_8c_a7f41f9238e734e44845a3dc9c71d62d2}\label{hpl__core__m0__base_8c_a7f41f9238e734e44845a3dc9c71d62d2}} 
struct \hyperlink{struct__irq__descriptor}{\+\_\+irq\+\_\+descriptor} $\ast$ \hyperlink{hpl__core__m0__base_8c_a7f41f9238e734e44845a3dc9c71d62d2}{\+\_\+irq\+\_\+table} \mbox{[}P\+E\+R\+I\+P\+H\+\_\+\+C\+O\+U\+N\+T\+\_\+\+I\+R\+Qn\mbox{]}
\begin{DoxyCompactList}\small\item\em The array of interrupt handlers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Core related functionality implementation. 

Copyright (C) 2016 Atmel Corporation. All rights reserved.