Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,2733
design__instance__area,21991.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013834882993251085
power__switching__total,0.0009653672459535301
power__leakage__total,2.356471640041491E-8
power__total,0.0023488791193813086
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.27562405915534893
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27562405915534893
timing__hold__ws__corner:nom_tt_025C_1v80,0.34424042368776353
timing__setup__ws__corner:nom_tt_025C_1v80,10.045742300131261
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.344240
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.199183
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,38
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.28305888989462763
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.28305888989462763
timing__hold__ws__corner:nom_ss_100C_1v60,0.9309642209525958
timing__setup__ws__corner:nom_ss_100C_1v60,3.0247947225324987
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.930964
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,3.024795
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2696724309077661
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2696724309077661
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11375362085371934
timing__setup__ws__corner:nom_ff_n40C_1v95,10.60742990134891
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113754
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.559213
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,43
design__max_fanout_violation__count,23
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2672941110771506
clock__skew__worst_setup,0.2672941110771506
timing__hold__ws,0.11059037332249459
timing__setup__ws,2.7149909755518893
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110590
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.714991
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2733
design__instance__area__stdcell,21991.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.641975
design__instance__utilization__stdcell,0.641975
design__instance__count__class:buffer,11
design__instance__count__class:inverter,50
design__instance__count__class:sequential_cell,298
design__instance__count__class:multi_input_combinational_cell,1617
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1935
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,54593
design__violations,0
design__instance__count__class:timing_repair_buffer,250
design__instance__count__class:clock_buffer,28
design__instance__count__class:clock_inverter,21
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,97
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,2272
route__net__special,2
route__drc_errors__iter:1,1984
route__wirelength__iter:1,65830
route__drc_errors__iter:2,1128
route__wirelength__iter:2,65030
route__drc_errors__iter:3,962
route__wirelength__iter:3,64683
route__drc_errors__iter:4,107
route__wirelength__iter:4,64559
route__drc_errors__iter:5,3
route__wirelength__iter:5,64553
route__drc_errors__iter:6,0
route__wirelength__iter:6,64554
route__drc_errors,0
route__wirelength,64554
route__vias,18513
route__vias__singlecut,18513
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,390.045
timing__unannotated_net__count__corner:nom_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27242550653094266
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27242550653094266
timing__hold__ws__corner:min_tt_025C_1v80,0.3374131070047414
timing__setup__ws__corner:min_tt_025C_1v80,10.105724543223703
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.337413
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.378579
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,20
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2786995990651478
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.27901523547997553
timing__hold__ws__corner:min_ss_100C_1v60,0.9189658183415288
timing__setup__ws__corner:min_ss_100C_1v60,3.3261270235064195
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.918966
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,3.326127
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2672941110771506
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2672941110771506
timing__hold__ws__corner:min_ff_n40C_1v95,0.11059037332249459
timing__setup__ws__corner:min_ff_n40C_1v95,10.645935989645615
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110590
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.879475
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.27951305949829686
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27951305949829686
timing__hold__ws__corner:max_tt_025C_1v80,0.350655181483167
timing__setup__ws__corner:max_tt_025C_1v80,9.97285660059248
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.350655
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.000569
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,27
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,43
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.28883249387517695
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2888002974065523
timing__hold__ws__corner:max_ss_100C_1v60,0.944390703480627
timing__setup__ws__corner:max_ss_100C_1v60,2.7149909755518893
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.944391
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.714991
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,27
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.27298250543815006
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27298250543815006
timing__hold__ws__corner:max_ff_n40C_1v95,0.11697121380353648
timing__setup__ws__corner:max_ff_n40C_1v95,10.559049933281145
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.116971
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.440166
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,27
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,27
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000112762
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000862616
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000195035
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000862616
design_powergrid__voltage__worst,0.0000862616
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000112762
design_powergrid__drop__worst__net:VPWR,0.000112762
design_powergrid__voltage__worst__net:VGND,0.0000862616
design_powergrid__drop__worst__net:VGND,0.0000862616
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001959999999999999868954651816022050070387194864451885223388671875
ir__drop__worst,0.000112999999999999995521811346765872485775616951286792755126953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
