|film_scanner
clk_100M => clk_100M.IN2
led_pwm <= <GND>
adc_cs <= ccd_timing:ccd0.adc_cs
adc_sclk <= ccd_timing:ccd0.adc_sclk
adc_sdo => ccd_timing:ccd0.adc_sdo
dac_sclk <= dac:dac0.sclk
dac_sdin <= dac:dac0.sdata
dac_sync <= dac:dac0.sync
ccd_p1 <= ccd_timing:ccd0.ccd_p1
ccd_p2 <= ccd_timing:ccd0.ccd_p2
ccd_sh <= ccd_timing:ccd0.ccd_sh
ccd_rs <= ccd_timing:ccd0.ccd_rs
ccd_cp <= ccd_timing:ccd0.ccd_cp
mtr_nen <= stepper:step0.mtr_nen
mtr_step <= stepper:step0.mtr_step
mtr_nrst <= stepper:step0.mtr_nrst
mtr_slp <= stepper:step0.mtr_slp
mtr_decay <= stepper:step0.mtr_decay
mtr_dir <= stepper:step0.mtr_dir
mtr_m[0] <= stepper:step0.mtr_m[0]
mtr_m[1] <= stepper:step0.mtr_m[1]
mtr_m[2] <= stepper:step0.mtr_m[2]
mtr_nhome => ~NO_FANOUT~
mtr_nflt => ~NO_FANOUT~
ft_bus[0] <> ft_232h:ft0.ft_bus[0]
ft_bus[1] <> ft_232h:ft0.ft_bus[1]
ft_bus[2] <> ft_232h:ft0.ft_bus[2]
ft_bus[3] <> ft_232h:ft0.ft_bus[3]
ft_bus[4] <> ft_232h:ft0.ft_bus[4]
ft_bus[5] <> ft_232h:ft0.ft_bus[5]
ft_bus[6] <> ft_232h:ft0.ft_bus[6]
ft_bus[7] <> ft_232h:ft0.ft_bus[7]
ft_clk => ft_232h:ft0.ft_clk
ft_txe => ft_232h:ft0.ft_txe
ft_rxf => ft_232h:ft0.ft_rxf
ft_ac8 => ~NO_FANOUT~
ft_ac9 => ~NO_FANOUT~
ft_wr <= ft_232h:ft0.ft_wr
ft_rd <= ft_232h:ft0.ft_rd
ft_oe <= ft_232h:ft0.ft_oe
ft_siwu <= <VCC>
ft_pwrsav <= <VCC>
ft_nrst <= <VCC>
led[0] <= control:cont0.cont_en
led[1] <= <GND>
led[2] <= <GND>
led[3] <= <GND>


|film_scanner|pll_80:pll_80_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|film_scanner|pll_80:pll_80_inst|altpll:altpll_component
inclk[0] => pll_80_altpll:auto_generated.inclk[0]
inclk[1] => pll_80_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_80_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|film_scanner|pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|film_scanner|ccd_timing:ccd0
clk_160M => clk_timings_cntr.CLK
clk_160M => clk_timings.CLK
nrst => adc_data[0].ACLR
nrst => adc_data[1].ACLR
nrst => adc_data[2].ACLR
nrst => adc_data[3].ACLR
nrst => adc_data[4].ACLR
nrst => adc_data[5].ACLR
nrst => adc_data[6].ACLR
nrst => adc_data[7].ACLR
nrst => adc_data[8].ACLR
nrst => adc_data[9].ACLR
nrst => adc_data[10].ACLR
nrst => adc_data[11].ACLR
nrst => adc_data[12].ACLR
nrst => adc_data[13].ACLR
nrst => adc_data[14].ACLR
nrst => adc_data[15].ACLR
nrst => ccd_cp~reg0.ACLR
nrst => ccd_rs~reg0.ACLR
nrst => ccd_p1~reg0.PRESET
nrst => pix_data[0]~reg0.ACLR
nrst => pix_data[1]~reg0.ACLR
nrst => pix_data[2]~reg0.ACLR
nrst => pix_data[3]~reg0.ACLR
nrst => pix_data[4]~reg0.ACLR
nrst => pix_data[5]~reg0.ACLR
nrst => pix_data[6]~reg0.ACLR
nrst => pix_data[7]~reg0.ACLR
nrst => pix_data[8]~reg0.ACLR
nrst => pix_data[9]~reg0.ACLR
nrst => pix_data[10]~reg0.ACLR
nrst => pix_data[11]~reg0.ACLR
nrst => pix_data[12]~reg0.ACLR
nrst => pix_data[13]~reg0.ACLR
nrst => pix_data[14]~reg0.ACLR
nrst => pix_data[15]~reg0.ACLR
nrst => clk_timings_cntr.ACLR
nrst => clk_timings.ACLR
nrst => state.ACLR
nrst => pixel_cntr[0].ACLR
nrst => pixel_cntr[1].ACLR
nrst => pixel_cntr[2].ACLR
nrst => pixel_cntr[3].ACLR
nrst => pixel_cntr[4].ACLR
nrst => pixel_cntr[5].ACLR
nrst => pixel_cntr[6].ACLR
nrst => pixel_cntr[7].ACLR
nrst => pixel_cntr[8].ACLR
nrst => pixel_cntr[9].ACLR
nrst => pixel_cntr[10].ACLR
nrst => pixel_cntr[11].ACLR
nrst => pixel_cntr[12].ACLR
nrst => pixel_cntr[13].ACLR
nrst => timings_cntr[0].ACLR
nrst => timings_cntr[1].ACLR
nrst => timings_cntr[2].PRESET
nrst => timings_cntr[3].ACLR
nrst => timings_cntr[4].ACLR
nrst => timings_cntr[5].ACLR
nrst => timings_cntr[6].ACLR
nrst => timings_cntr[7].ACLR
nrst => ccd_sh~reg0.ENA
nrst => adc_sclk~reg0.ENA
nrst => pix_out_valid~reg0.ENA
nrst => adc_cs~reg0.ENA
en => state.DATAA
cal_mode => pix_out_valid.OUTPUTSELECT
div[0] => Equal0.IN14
div[1] => Equal0.IN13
div[2] => Equal0.IN12
div[3] => Equal0.IN11
div[4] => Equal0.IN10
div[5] => Equal0.IN9
div[6] => Equal0.IN8
div[7] => Equal0.IN7
ccd_p1 <= ccd_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_p2 <= ccd_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_sh <= ccd_sh~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_rs <= ccd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccd_cp <= ccd_cp~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_cs <= adc_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_sclk <= adc_sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_sdo => adc_data[15].DATAIN
adc_sdo => adc_data[14].DATAIN
adc_sdo => adc_data[13].DATAIN
adc_sdo => adc_data[12].DATAIN
adc_sdo => adc_data[11].DATAIN
adc_sdo => adc_data[10].DATAIN
adc_sdo => adc_data[9].DATAIN
adc_sdo => adc_data[8].DATAIN
adc_sdo => adc_data[7].DATAIN
adc_sdo => adc_data[6].DATAIN
adc_sdo => adc_data[5].DATAIN
adc_sdo => adc_data[4].DATAIN
adc_sdo => adc_data[3].DATAIN
adc_sdo => adc_data[2].DATAIN
adc_sdo => adc_data[1].DATAIN
adc_sdo => adc_data[0].DATAIN
pix_clk <= adc_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_out_valid <= pix_out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[0] <= pix_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[1] <= pix_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[2] <= pix_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[3] <= pix_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[4] <= pix_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[5] <= pix_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[6] <= pix_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[7] <= pix_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[8] <= pix_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[9] <= pix_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[10] <= pix_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[11] <= pix_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[12] <= pix_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[13] <= pix_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[14] <= pix_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data[15] <= pix_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|dac:dac0
clk_100M => clk_2MHz_cntr[0].CLK
clk_100M => clk_2MHz_cntr[1].CLK
clk_100M => clk_2MHz_cntr[2].CLK
clk_100M => clk_2MHz_cntr[3].CLK
clk_100M => clk_2MHz_cntr[4].CLK
clk_100M => clk_2MHz.CLK
offset[0] => this_offset[0].DATAIN
offset[1] => this_offset[1].DATAIN
offset[2] => this_offset[2].DATAIN
offset[3] => this_offset[3].DATAIN
offset[4] => this_offset[4].DATAIN
offset[5] => this_offset[5].DATAIN
offset[6] => this_offset[6].DATAIN
offset[7] => this_offset[7].DATAIN
offset[8] => this_offset[8].DATAIN
offset[9] => this_offset[9].DATAIN
offset[10] => this_offset[10].DATAIN
offset[11] => this_offset[11].DATAIN
offset[12] => this_offset[12].DATAIN
offset[13] => this_offset[13].DATAIN
offset[14] => this_offset[14].DATAIN
offset[15] => this_offset[15].DATAIN
gain[0] => this_gain[0].DATAIN
gain[1] => this_gain[1].DATAIN
gain[2] => this_gain[2].DATAIN
gain[3] => this_gain[3].DATAIN
gain[4] => this_gain[4].DATAIN
gain[5] => this_gain[5].DATAIN
gain[6] => this_gain[6].DATAIN
gain[7] => this_gain[7].DATAIN
gain[8] => this_gain[8].DATAIN
gain[9] => this_gain[9].DATAIN
gain[10] => this_gain[10].DATAIN
gain[11] => this_gain[11].DATAIN
gain[12] => this_gain[12].DATAIN
gain[13] => this_gain[13].DATAIN
gain[14] => this_gain[14].DATAIN
gain[15] => this_gain[15].DATAIN
sclk <= sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdata <= sdata~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|stepper:step0
clk_100M => mtr_cntr[0].CLK
clk_100M => mtr_cntr[1].CLK
clk_100M => mtr_cntr[2].CLK
clk_100M => mtr_cntr[3].CLK
clk_100M => mtr_cntr[4].CLK
clk_100M => mtr_cntr[5].CLK
clk_100M => mtr_cntr[6].CLK
clk_100M => mtr_cntr[7].CLK
clk_100M => mtr_cntr[8].CLK
clk_100M => mtr_cntr[9].CLK
clk_100M => mtr_cntr[10].CLK
clk_100M => mtr_cntr[11].CLK
clk_100M => mtr_cntr[12].CLK
clk_100M => mtr_cntr[13].CLK
clk_100M => mtr_cntr[14].CLK
clk_100M => mtr_cntr[15].CLK
clk_100M => mtr_cntr[16].CLK
clk_100M => mtr_cntr[17].CLK
clk_100M => mtr_cntr[18].CLK
clk_100M => mtr_step~reg0.CLK
nrst => mtr_nrst.DATAIN
nrst => mtr_cntr[0].ACLR
nrst => mtr_cntr[1].ACLR
nrst => mtr_cntr[2].ACLR
nrst => mtr_cntr[3].ACLR
nrst => mtr_cntr[4].ACLR
nrst => mtr_cntr[5].ACLR
nrst => mtr_cntr[6].ACLR
nrst => mtr_cntr[7].ACLR
nrst => mtr_cntr[8].ACLR
nrst => mtr_cntr[9].ACLR
nrst => mtr_cntr[10].ACLR
nrst => mtr_cntr[11].ACLR
nrst => mtr_cntr[12].ACLR
nrst => mtr_cntr[13].ACLR
nrst => mtr_cntr[14].ACLR
nrst => mtr_cntr[15].ACLR
nrst => mtr_cntr[16].ACLR
nrst => mtr_cntr[17].ACLR
nrst => mtr_cntr[18].ACLR
nrst => mtr_step~reg0.ACLR
en => mtr_slp.DATAIN
en => mtr_nen.DATAIN
dir => mtr_dir.DATAIN
speed[0] => ~NO_FANOUT~
speed[1] => ~NO_FANOUT~
speed[2] => ~NO_FANOUT~
speed[3] => ~NO_FANOUT~
speed[4] => ~NO_FANOUT~
speed[5] => ~NO_FANOUT~
speed[6] => ~NO_FANOUT~
speed[7] => ~NO_FANOUT~
mtr_nen <= en.DB_MAX_OUTPUT_PORT_TYPE
mtr_step <= mtr_step~reg0.DB_MAX_OUTPUT_PORT_TYPE
mtr_nrst <= nrst.DB_MAX_OUTPUT_PORT_TYPE
mtr_slp <= en.DB_MAX_OUTPUT_PORT_TYPE
mtr_decay <= <VCC>
mtr_dir <= dir.DB_MAX_OUTPUT_PORT_TYPE
mtr_m[0] <= <VCC>
mtr_m[1] <= <VCC>
mtr_m[2] <= <VCC>
mtr_nhome => ~NO_FANOUT~
mtr_nflt => ~NO_FANOUT~


|film_scanner|control:cont0
clk_100M => usb_rd_clk.DATAIN
clk_100M => control_reg[0].CLK
clk_100M => control_reg[8].CLK
clk_100M => control_reg[9].CLK
clk_100M => control_reg[10].CLK
clk_100M => control_reg[11].CLK
clk_100M => control_reg[12].CLK
clk_100M => control_reg[13].CLK
clk_100M => control_reg[14].CLK
clk_100M => control_reg[15].CLK
clk_100M => control_reg[16].CLK
clk_100M => control_reg[17].CLK
clk_100M => control_reg[18].CLK
clk_100M => control_reg[19].CLK
clk_100M => control_reg[20].CLK
clk_100M => control_reg[21].CLK
clk_100M => control_reg[22].CLK
clk_100M => control_reg[23].CLK
clk_100M => control_reg[24].CLK
clk_100M => control_reg[25].CLK
clk_100M => control_reg[26].CLK
clk_100M => control_reg[27].CLK
clk_100M => control_reg[28].CLK
clk_100M => control_reg[29].CLK
clk_100M => control_reg[30].CLK
clk_100M => control_reg[31].CLK
clk_100M => control_reg[32].CLK
clk_100M => control_reg[33].CLK
clk_100M => control_reg[34].CLK
clk_100M => control_reg[35].CLK
clk_100M => control_reg[36].CLK
clk_100M => control_reg[37].CLK
clk_100M => control_reg[38].CLK
clk_100M => control_reg[39].CLK
clk_100M => usb_rd_reset~reg0.CLK
clk_100M => c_temp[4][0].CLK
clk_100M => c_temp[4][1].CLK
clk_100M => c_temp[4][2].CLK
clk_100M => c_temp[4][3].CLK
clk_100M => c_temp[4][4].CLK
clk_100M => c_temp[4][5].CLK
clk_100M => c_temp[4][6].CLK
clk_100M => c_temp[4][7].CLK
clk_100M => c_temp[3][0].CLK
clk_100M => c_temp[3][1].CLK
clk_100M => c_temp[3][2].CLK
clk_100M => c_temp[3][3].CLK
clk_100M => c_temp[3][4].CLK
clk_100M => c_temp[3][5].CLK
clk_100M => c_temp[3][6].CLK
clk_100M => c_temp[3][7].CLK
clk_100M => c_temp[2][0].CLK
clk_100M => c_temp[2][1].CLK
clk_100M => c_temp[2][2].CLK
clk_100M => c_temp[2][3].CLK
clk_100M => c_temp[2][4].CLK
clk_100M => c_temp[2][5].CLK
clk_100M => c_temp[2][6].CLK
clk_100M => c_temp[2][7].CLK
clk_100M => c_temp[1][0].CLK
clk_100M => c_temp[1][1].CLK
clk_100M => c_temp[1][2].CLK
clk_100M => c_temp[1][3].CLK
clk_100M => c_temp[1][4].CLK
clk_100M => c_temp[1][5].CLK
clk_100M => c_temp[1][6].CLK
clk_100M => c_temp[1][7].CLK
clk_100M => c_temp[0][0].CLK
clk_100M => byte_cntr[0].CLK
clk_100M => byte_cntr[1].CLK
clk_100M => byte_cntr[2].CLK
clk_100M => byte_cntr[3].CLK
clk_100M => byte_cntr[4].CLK
clk_100M => byte_cntr[5].CLK
clk_100M => usb_rd_valid~reg0.CLK
clk_100M => state~6.DATAIN
nrst => state.00000100.OUTPUTSELECT
nrst => state.00000011.OUTPUTSELECT
nrst => state.00000010.OUTPUTSELECT
nrst => state.00000001.OUTPUTSELECT
nrst => state.00000000.OUTPUTSELECT
nrst => usb_rd_valid~reg0.ENA
nrst => byte_cntr[5].ENA
nrst => byte_cntr[4].ENA
nrst => byte_cntr[3].ENA
nrst => byte_cntr[2].ENA
nrst => byte_cntr[1].ENA
nrst => byte_cntr[0].ENA
nrst => c_temp[0][0].ENA
nrst => c_temp[1][7].ENA
nrst => c_temp[1][6].ENA
nrst => c_temp[1][5].ENA
nrst => c_temp[1][4].ENA
nrst => c_temp[1][3].ENA
nrst => c_temp[1][2].ENA
nrst => c_temp[1][1].ENA
nrst => c_temp[1][0].ENA
nrst => c_temp[2][7].ENA
nrst => c_temp[2][6].ENA
nrst => c_temp[2][5].ENA
nrst => c_temp[2][4].ENA
nrst => c_temp[2][3].ENA
nrst => c_temp[2][2].ENA
nrst => c_temp[2][1].ENA
nrst => c_temp[2][0].ENA
nrst => c_temp[3][7].ENA
nrst => c_temp[3][6].ENA
nrst => c_temp[3][5].ENA
nrst => c_temp[3][4].ENA
nrst => c_temp[3][3].ENA
nrst => c_temp[3][2].ENA
nrst => c_temp[3][1].ENA
nrst => c_temp[3][0].ENA
nrst => c_temp[4][7].ENA
nrst => c_temp[4][6].ENA
nrst => c_temp[4][5].ENA
nrst => c_temp[4][4].ENA
nrst => c_temp[4][3].ENA
nrst => c_temp[4][2].ENA
nrst => c_temp[4][1].ENA
nrst => c_temp[4][0].ENA
nrst => usb_rd_reset~reg0.ENA
nrst => control_reg[39].ENA
nrst => control_reg[38].ENA
nrst => control_reg[37].ENA
nrst => control_reg[36].ENA
nrst => control_reg[35].ENA
nrst => control_reg[34].ENA
nrst => control_reg[33].ENA
nrst => control_reg[32].ENA
nrst => control_reg[31].ENA
nrst => control_reg[30].ENA
nrst => control_reg[29].ENA
nrst => control_reg[28].ENA
nrst => control_reg[27].ENA
nrst => control_reg[26].ENA
nrst => control_reg[25].ENA
nrst => control_reg[24].ENA
nrst => control_reg[23].ENA
nrst => control_reg[22].ENA
nrst => control_reg[21].ENA
nrst => control_reg[20].ENA
nrst => control_reg[19].ENA
nrst => control_reg[18].ENA
nrst => control_reg[17].ENA
nrst => control_reg[16].ENA
nrst => control_reg[15].ENA
nrst => control_reg[14].ENA
nrst => control_reg[13].ENA
nrst => control_reg[12].ENA
nrst => control_reg[11].ENA
nrst => control_reg[10].ENA
nrst => control_reg[9].ENA
nrst => control_reg[0].ENA
nrst => control_reg[8].ENA
usb_rd_clk <= clk_100M.DB_MAX_OUTPUT_PORT_TYPE
usb_rd_valid <= usb_rd_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_rd_reset <= usb_rd_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_readdata[0] => c_temp.DATAB
usb_readdata[0] => c_temp.DATAB
usb_readdata[0] => c_temp.DATAB
usb_readdata[0] => c_temp.DATAB
usb_readdata[0] => c_temp.DATAB
usb_readdata[1] => c_temp.DATAB
usb_readdata[1] => c_temp.DATAB
usb_readdata[1] => c_temp.DATAB
usb_readdata[1] => c_temp.DATAB
usb_readdata[2] => c_temp.DATAB
usb_readdata[2] => c_temp.DATAB
usb_readdata[2] => c_temp.DATAB
usb_readdata[2] => c_temp.DATAB
usb_readdata[3] => c_temp.DATAB
usb_readdata[3] => c_temp.DATAB
usb_readdata[3] => c_temp.DATAB
usb_readdata[3] => c_temp.DATAB
usb_readdata[4] => c_temp.DATAB
usb_readdata[4] => c_temp.DATAB
usb_readdata[4] => c_temp.DATAB
usb_readdata[4] => c_temp.DATAB
usb_readdata[5] => c_temp.DATAB
usb_readdata[5] => c_temp.DATAB
usb_readdata[5] => c_temp.DATAB
usb_readdata[5] => c_temp.DATAB
usb_readdata[6] => c_temp.DATAB
usb_readdata[6] => c_temp.DATAB
usb_readdata[6] => c_temp.DATAB
usb_readdata[6] => c_temp.DATAB
usb_readdata[7] => c_temp.DATAB
usb_readdata[7] => c_temp.DATAB
usb_readdata[7] => c_temp.DATAB
usb_readdata[7] => c_temp.DATAB
usb_rxbytes[0] => LessThan0.IN16
usb_rxbytes[0] => Equal1.IN31
usb_rxbytes[1] => LessThan0.IN15
usb_rxbytes[1] => Equal1.IN30
usb_rxbytes[2] => LessThan0.IN14
usb_rxbytes[2] => Equal1.IN29
usb_rxbytes[3] => LessThan0.IN13
usb_rxbytes[3] => Equal1.IN28
usb_rxbytes[4] => LessThan0.IN12
usb_rxbytes[4] => Equal1.IN27
usb_rxbytes[5] => LessThan0.IN11
usb_rxbytes[5] => Equal1.IN26
usb_rxbytes[6] => LessThan0.IN10
usb_rxbytes[6] => Equal1.IN25
usb_rxbytes[7] => LessThan0.IN9
usb_rxbytes[7] => Equal1.IN24
cont_en <= control_reg[0].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[0] <= control_reg[8].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[1] <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[2] <= control_reg[10].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[3] <= control_reg[11].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[4] <= control_reg[12].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[5] <= control_reg[13].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[6] <= control_reg[14].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[7] <= control_reg[15].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[8] <= control_reg[16].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[9] <= control_reg[17].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[10] <= control_reg[18].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[11] <= control_reg[19].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[12] <= control_reg[20].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[13] <= control_reg[21].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[14] <= control_reg[22].DB_MAX_OUTPUT_PORT_TYPE
cont_gain[15] <= control_reg[23].DB_MAX_OUTPUT_PORT_TYPE
cont_off[0] <= control_reg[24].DB_MAX_OUTPUT_PORT_TYPE
cont_off[1] <= control_reg[25].DB_MAX_OUTPUT_PORT_TYPE
cont_off[2] <= control_reg[26].DB_MAX_OUTPUT_PORT_TYPE
cont_off[3] <= control_reg[27].DB_MAX_OUTPUT_PORT_TYPE
cont_off[4] <= control_reg[28].DB_MAX_OUTPUT_PORT_TYPE
cont_off[5] <= control_reg[29].DB_MAX_OUTPUT_PORT_TYPE
cont_off[6] <= control_reg[30].DB_MAX_OUTPUT_PORT_TYPE
cont_off[7] <= control_reg[31].DB_MAX_OUTPUT_PORT_TYPE
cont_off[8] <= control_reg[32].DB_MAX_OUTPUT_PORT_TYPE
cont_off[9] <= control_reg[33].DB_MAX_OUTPUT_PORT_TYPE
cont_off[10] <= control_reg[34].DB_MAX_OUTPUT_PORT_TYPE
cont_off[11] <= control_reg[35].DB_MAX_OUTPUT_PORT_TYPE
cont_off[12] <= control_reg[36].DB_MAX_OUTPUT_PORT_TYPE
cont_off[13] <= control_reg[37].DB_MAX_OUTPUT_PORT_TYPE
cont_off[14] <= control_reg[38].DB_MAX_OUTPUT_PORT_TYPE
cont_off[15] <= control_reg[39].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0
nrst => comb.IN0
nrst => _.IN1
nrst => _.IN1
ft_bus[0] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[1] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[2] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[3] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[4] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[5] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[6] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_bus[7] <> ft232h_fifos_interface:usb_ft232h_fifo_int.usb_data_io
ft_clk => ft_clk.IN1
ft_txe => ft_txe.IN1
ft_rxf => ft_rxf.IN1
ft_wr <= ft232h_fifos_interface:usb_ft232h_fifo_int.usb_wr_n_o
ft_rd <= ft232h_fifos_interface:usb_ft232h_fifo_int.usb_rd_n_o
ft_oe <= ft232h_fifos_interface:usb_ft232h_fifo_int.usb_oe_n_o
rx_clk => rx_clk.IN1
rx_rdreq => rx_rdreq.IN1
rx_aclr => comb.IN1
rx_data[0] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[1] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[2] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[3] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[4] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[5] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[6] <= ft_rxfifo:ft_rxfifo_inst.q
rx_data[7] <= ft_rxfifo:ft_rxfifo_inst.q
rx_nbytes[0] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[1] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[2] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[3] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[4] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[5] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[6] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[7] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
rx_nbytes[8] <= ft_rxfifo:ft_rxfifo_inst.rdusedw
tx_clk => tx_clk.IN1
tx_wrreq => tx_wrreq.IN1
tx_full => tx_full.IN1
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_nbytes[0] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[1] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[2] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[3] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[4] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[5] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[6] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[7] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[8] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[9] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[10] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[11] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[12] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[13] <= ft_txfifo:ft_txfifo_inst.wrusedw
tx_nbytes[14] <= ft_txfifo:ft_txfifo_inst.wrusedw


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_38m1:auto_generated.data[0]
data[1] => dcfifo_38m1:auto_generated.data[1]
data[2] => dcfifo_38m1:auto_generated.data[2]
data[3] => dcfifo_38m1:auto_generated.data[3]
data[4] => dcfifo_38m1:auto_generated.data[4]
data[5] => dcfifo_38m1:auto_generated.data[5]
data[6] => dcfifo_38m1:auto_generated.data[6]
data[7] => dcfifo_38m1:auto_generated.data[7]
q[0] <= dcfifo_38m1:auto_generated.q[0]
q[1] <= dcfifo_38m1:auto_generated.q[1]
q[2] <= dcfifo_38m1:auto_generated.q[2]
q[3] <= dcfifo_38m1:auto_generated.q[3]
q[4] <= dcfifo_38m1:auto_generated.q[4]
q[5] <= dcfifo_38m1:auto_generated.q[5]
q[6] <= dcfifo_38m1:auto_generated.q[6]
q[7] <= dcfifo_38m1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_38m1:auto_generated.rdclk
rdreq => dcfifo_38m1:auto_generated.rdreq
wrclk => dcfifo_38m1:auto_generated.wrclk
wrreq => dcfifo_38m1:auto_generated.wrreq
aclr => dcfifo_38m1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_38m1:auto_generated.wrfull
rdusedw[0] <= dcfifo_38m1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_38m1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_38m1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_38m1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_38m1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_38m1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_38m1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_38m1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_38m1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_os61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_os61:fifo_ram.data_a[0]
data[1] => altsyncram_os61:fifo_ram.data_a[1]
data[2] => altsyncram_os61:fifo_ram.data_a[2]
data[3] => altsyncram_os61:fifo_ram.data_a[3]
data[4] => altsyncram_os61:fifo_ram.data_a[4]
data[5] => altsyncram_os61:fifo_ram.data_a[5]
data[6] => altsyncram_os61:fifo_ram.data_a[6]
data[7] => altsyncram_os61:fifo_ram.data_a[7]
q[0] <= altsyncram_os61:fifo_ram.q_b[0]
q[1] <= altsyncram_os61:fifo_ram.q_b[1]
q[2] <= altsyncram_os61:fifo_ram.q_b[2]
q[3] <= altsyncram_os61:fifo_ram.q_b[3]
q[4] <= altsyncram_os61:fifo_ram.q_b[4]
q[5] <= altsyncram_os61:fifo_ram.q_b[5]
q[6] <= altsyncram_os61:fifo_ram.q_b[6]
q[7] <= altsyncram_os61:fifo_ram.q_b[7]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_os61:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_mc8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdfull <= cmpr_f66:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_os61:fifo_ram.clock0
wrclk => alt_synch_pipe_mc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|altsyncram_os61:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
d[5] => dffpipe_hd9:dffpipe12.d[5]
d[6] => dffpipe_hd9:dffpipe12.d[6]
d[7] => dffpipe_hd9:dffpipe12.d[7]
d[8] => dffpipe_hd9:dffpipe12.d[8]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]
q[5] <= dffpipe_hd9:dffpipe12.q[5]
q[6] <= dffpipe_hd9:dffpipe12.q[6]
q[7] <= dffpipe_hd9:dffpipe12.q[7]
q[8] <= dffpipe_hd9:dffpipe12.q[8]


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_f66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_38m1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw
wrusedw[13] <= dcfifo:dcfifo_component.wrusedw
wrusedw[14] <= dcfifo:dcfifo_component.wrusedw


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_u7n1:auto_generated.data[0]
data[1] => dcfifo_u7n1:auto_generated.data[1]
data[2] => dcfifo_u7n1:auto_generated.data[2]
data[3] => dcfifo_u7n1:auto_generated.data[3]
data[4] => dcfifo_u7n1:auto_generated.data[4]
data[5] => dcfifo_u7n1:auto_generated.data[5]
data[6] => dcfifo_u7n1:auto_generated.data[6]
data[7] => dcfifo_u7n1:auto_generated.data[7]
q[0] <= dcfifo_u7n1:auto_generated.q[0]
q[1] <= dcfifo_u7n1:auto_generated.q[1]
q[2] <= dcfifo_u7n1:auto_generated.q[2]
q[3] <= dcfifo_u7n1:auto_generated.q[3]
q[4] <= dcfifo_u7n1:auto_generated.q[4]
q[5] <= dcfifo_u7n1:auto_generated.q[5]
q[6] <= dcfifo_u7n1:auto_generated.q[6]
q[7] <= dcfifo_u7n1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_u7n1:auto_generated.rdclk
rdreq => dcfifo_u7n1:auto_generated.rdreq
wrclk => dcfifo_u7n1:auto_generated.wrclk
wrreq => dcfifo_u7n1:auto_generated.wrreq
aclr => dcfifo_u7n1:auto_generated.aclr
rdempty <= dcfifo_u7n1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_u7n1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
rdusedw[13] <= <UNC>
rdusedw[14] <= <UNC>
wrusedw[0] <= dcfifo_u7n1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_u7n1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_u7n1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_u7n1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_u7n1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_u7n1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_u7n1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_u7n1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_u7n1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_u7n1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_u7n1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_u7n1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_u7n1:auto_generated.wrusedw[12]
wrusedw[13] <= dcfifo_u7n1:auto_generated.wrusedw[13]
wrusedw[14] <= dcfifo_u7n1:auto_generated.wrusedw[14]


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated
aclr => a_graycounter_a77:rdptr_g1p.aclr
aclr => a_graycounter_6lc:wrptr_g1p.aclr
aclr => altsyncram_iv61:fifo_ram.aclr1
aclr => delayed_wrptr_g[14].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[14].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[14].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_iv61:fifo_ram.data_a[0]
data[1] => altsyncram_iv61:fifo_ram.data_a[1]
data[2] => altsyncram_iv61:fifo_ram.data_a[2]
data[3] => altsyncram_iv61:fifo_ram.data_a[3]
data[4] => altsyncram_iv61:fifo_ram.data_a[4]
data[5] => altsyncram_iv61:fifo_ram.data_a[5]
data[6] => altsyncram_iv61:fifo_ram.data_a[6]
data[7] => altsyncram_iv61:fifo_ram.data_a[7]
q[0] <= altsyncram_iv61:fifo_ram.q_b[0]
q[1] <= altsyncram_iv61:fifo_ram.q_b[1]
q[2] <= altsyncram_iv61:fifo_ram.q_b[2]
q[3] <= altsyncram_iv61:fifo_ram.q_b[3]
q[4] <= altsyncram_iv61:fifo_ram.q_b[4]
q[5] <= altsyncram_iv61:fifo_ram.q_b[5]
q[6] <= altsyncram_iv61:fifo_ram.q_b[6]
q[7] <= altsyncram_iv61:fifo_ram.q_b[7]
rdclk => a_graycounter_a77:rdptr_g1p.clock
rdclk => altsyncram_iv61:fifo_ram.clock1
rdclk => alt_synch_pipe_i98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_6lc:wrptr_g1p.clock
wrclk => altsyncram_iv61:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_te9:ws_brp.clock
wrclk => dffpipe_te9:ws_bwp.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[14] <= dffpipe_8d9:wrfull_reg.q[0]


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_gray2bin_bib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_gray2bin_bib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= gray[14].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN1
gray[14] => bin[14].DATAIN
gray[14] => xor13.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[3].IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => counter3a10.CLK
clock => counter3a11.CLK
clock => counter3a12.CLK
clock => counter3a13.CLK
clock => counter3a14.CLK
clock => parity4.CLK
clock => sub_parity5a[3].CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter3a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter3a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter3a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter3a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter3a14.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[3].IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => counter6a10.CLK
clock => counter6a11.CLK
clock => counter6a12.CLK
clock => counter6a13.CLK
clock => counter6a14.CLK
clock => parity7.CLK
clock => sub_parity8a[3].CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter6a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter6a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter6a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter6a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter6a14.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram
aclr1 => addr_store_b[0].IN0
aclr1 => _.IN0
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_a[9] => ram_block9a0.PORTAADDR9
address_a[9] => ram_block9a1.PORTAADDR9
address_a[9] => ram_block9a2.PORTAADDR9
address_a[9] => ram_block9a3.PORTAADDR9
address_a[9] => ram_block9a4.PORTAADDR9
address_a[9] => ram_block9a5.PORTAADDR9
address_a[9] => ram_block9a6.PORTAADDR9
address_a[9] => ram_block9a7.PORTAADDR9
address_a[9] => ram_block9a8.PORTAADDR9
address_a[9] => ram_block9a9.PORTAADDR9
address_a[9] => ram_block9a10.PORTAADDR9
address_a[9] => ram_block9a11.PORTAADDR9
address_a[9] => ram_block9a12.PORTAADDR9
address_a[9] => ram_block9a13.PORTAADDR9
address_a[9] => ram_block9a14.PORTAADDR9
address_a[9] => ram_block9a15.PORTAADDR9
address_a[10] => ram_block9a0.PORTAADDR10
address_a[10] => ram_block9a1.PORTAADDR10
address_a[10] => ram_block9a2.PORTAADDR10
address_a[10] => ram_block9a3.PORTAADDR10
address_a[10] => ram_block9a4.PORTAADDR10
address_a[10] => ram_block9a5.PORTAADDR10
address_a[10] => ram_block9a6.PORTAADDR10
address_a[10] => ram_block9a7.PORTAADDR10
address_a[10] => ram_block9a8.PORTAADDR10
address_a[10] => ram_block9a9.PORTAADDR10
address_a[10] => ram_block9a10.PORTAADDR10
address_a[10] => ram_block9a11.PORTAADDR10
address_a[10] => ram_block9a12.PORTAADDR10
address_a[10] => ram_block9a13.PORTAADDR10
address_a[10] => ram_block9a14.PORTAADDR10
address_a[10] => ram_block9a15.PORTAADDR10
address_a[11] => ram_block9a0.PORTAADDR11
address_a[11] => ram_block9a1.PORTAADDR11
address_a[11] => ram_block9a2.PORTAADDR11
address_a[11] => ram_block9a3.PORTAADDR11
address_a[11] => ram_block9a4.PORTAADDR11
address_a[11] => ram_block9a5.PORTAADDR11
address_a[11] => ram_block9a6.PORTAADDR11
address_a[11] => ram_block9a7.PORTAADDR11
address_a[11] => ram_block9a8.PORTAADDR11
address_a[11] => ram_block9a9.PORTAADDR11
address_a[11] => ram_block9a10.PORTAADDR11
address_a[11] => ram_block9a11.PORTAADDR11
address_a[11] => ram_block9a12.PORTAADDR11
address_a[11] => ram_block9a13.PORTAADDR11
address_a[11] => ram_block9a14.PORTAADDR11
address_a[11] => ram_block9a15.PORTAADDR11
address_a[12] => ram_block9a0.PORTAADDR12
address_a[12] => ram_block9a1.PORTAADDR12
address_a[12] => ram_block9a2.PORTAADDR12
address_a[12] => ram_block9a3.PORTAADDR12
address_a[12] => ram_block9a4.PORTAADDR12
address_a[12] => ram_block9a5.PORTAADDR12
address_a[12] => ram_block9a6.PORTAADDR12
address_a[12] => ram_block9a7.PORTAADDR12
address_a[12] => ram_block9a8.PORTAADDR12
address_a[12] => ram_block9a9.PORTAADDR12
address_a[12] => ram_block9a10.PORTAADDR12
address_a[12] => ram_block9a11.PORTAADDR12
address_a[12] => ram_block9a12.PORTAADDR12
address_a[12] => ram_block9a13.PORTAADDR12
address_a[12] => ram_block9a14.PORTAADDR12
address_a[12] => ram_block9a15.PORTAADDR12
address_a[13] => decode_a87:decode10.data[0]
address_a[13] => decode_a87:wren_decode_a.data[0]
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
address_b[9] => ram_block9a0.PORTBADDR9
address_b[9] => ram_block9a1.PORTBADDR9
address_b[9] => ram_block9a2.PORTBADDR9
address_b[9] => ram_block9a3.PORTBADDR9
address_b[9] => ram_block9a4.PORTBADDR9
address_b[9] => ram_block9a5.PORTBADDR9
address_b[9] => ram_block9a6.PORTBADDR9
address_b[9] => ram_block9a7.PORTBADDR9
address_b[9] => ram_block9a8.PORTBADDR9
address_b[9] => ram_block9a9.PORTBADDR9
address_b[9] => ram_block9a10.PORTBADDR9
address_b[9] => ram_block9a11.PORTBADDR9
address_b[9] => ram_block9a12.PORTBADDR9
address_b[9] => ram_block9a13.PORTBADDR9
address_b[9] => ram_block9a14.PORTBADDR9
address_b[9] => ram_block9a15.PORTBADDR9
address_b[10] => ram_block9a0.PORTBADDR10
address_b[10] => ram_block9a1.PORTBADDR10
address_b[10] => ram_block9a2.PORTBADDR10
address_b[10] => ram_block9a3.PORTBADDR10
address_b[10] => ram_block9a4.PORTBADDR10
address_b[10] => ram_block9a5.PORTBADDR10
address_b[10] => ram_block9a6.PORTBADDR10
address_b[10] => ram_block9a7.PORTBADDR10
address_b[10] => ram_block9a8.PORTBADDR10
address_b[10] => ram_block9a9.PORTBADDR10
address_b[10] => ram_block9a10.PORTBADDR10
address_b[10] => ram_block9a11.PORTBADDR10
address_b[10] => ram_block9a12.PORTBADDR10
address_b[10] => ram_block9a13.PORTBADDR10
address_b[10] => ram_block9a14.PORTBADDR10
address_b[10] => ram_block9a15.PORTBADDR10
address_b[11] => ram_block9a0.PORTBADDR11
address_b[11] => ram_block9a1.PORTBADDR11
address_b[11] => ram_block9a2.PORTBADDR11
address_b[11] => ram_block9a3.PORTBADDR11
address_b[11] => ram_block9a4.PORTBADDR11
address_b[11] => ram_block9a5.PORTBADDR11
address_b[11] => ram_block9a6.PORTBADDR11
address_b[11] => ram_block9a7.PORTBADDR11
address_b[11] => ram_block9a8.PORTBADDR11
address_b[11] => ram_block9a9.PORTBADDR11
address_b[11] => ram_block9a10.PORTBADDR11
address_b[11] => ram_block9a11.PORTBADDR11
address_b[11] => ram_block9a12.PORTBADDR11
address_b[11] => ram_block9a13.PORTBADDR11
address_b[11] => ram_block9a14.PORTBADDR11
address_b[11] => ram_block9a15.PORTBADDR11
address_b[12] => ram_block9a0.PORTBADDR12
address_b[12] => ram_block9a1.PORTBADDR12
address_b[12] => ram_block9a2.PORTBADDR12
address_b[12] => ram_block9a3.PORTBADDR12
address_b[12] => ram_block9a4.PORTBADDR12
address_b[12] => ram_block9a5.PORTBADDR12
address_b[12] => ram_block9a6.PORTBADDR12
address_b[12] => ram_block9a7.PORTBADDR12
address_b[12] => ram_block9a8.PORTBADDR12
address_b[12] => ram_block9a9.PORTBADDR12
address_b[12] => ram_block9a10.PORTBADDR12
address_b[12] => ram_block9a11.PORTBADDR12
address_b[12] => ram_block9a12.PORTBADDR12
address_b[12] => ram_block9a13.PORTBADDR12
address_b[12] => ram_block9a14.PORTBADDR12
address_b[12] => ram_block9a15.PORTBADDR12
address_b[13] => _.IN0
address_b[13] => addr_store_b[0].DATAIN
addressstall_b => addr_store_b[0].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block9a0.PORTADATAIN
data_a[0] => ram_block9a8.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[1] => ram_block9a9.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[2] => ram_block9a10.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[3] => ram_block9a11.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[4] => ram_block9a12.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[5] => ram_block9a13.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[6] => ram_block9a14.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[7] => ram_block9a15.PORTADATAIN
q_b[0] <= mux_q28:mux11.result[0]
q_b[1] <= mux_q28:mux11.result[1]
q_b[2] <= mux_q28:mux11.result[2]
q_b[3] <= mux_q28:mux11.result[3]
q_b[4] <= mux_q28:mux11.result[4]
q_b[5] <= mux_q28:mux11.result[5]
q_b[6] <= mux_q28:mux11.result[6]
q_b[7] <= mux_q28:mux11.result[7]
wren_a => decode_a87:decode10.enable
wren_a => decode_a87:wren_decode_a.enable


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|decode_a87:decode10
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|decode_a87:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|mux_q28:mux11
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp
clock => dffpipe_te9:dffpipe12.clock
clrn => dffpipe_te9:dffpipe12.clrn
d[0] => dffpipe_te9:dffpipe12.d[0]
d[1] => dffpipe_te9:dffpipe12.d[1]
d[2] => dffpipe_te9:dffpipe12.d[2]
d[3] => dffpipe_te9:dffpipe12.d[3]
d[4] => dffpipe_te9:dffpipe12.d[4]
d[5] => dffpipe_te9:dffpipe12.d[5]
d[6] => dffpipe_te9:dffpipe12.d[6]
d[7] => dffpipe_te9:dffpipe12.d[7]
d[8] => dffpipe_te9:dffpipe12.d[8]
d[9] => dffpipe_te9:dffpipe12.d[9]
d[10] => dffpipe_te9:dffpipe12.d[10]
d[11] => dffpipe_te9:dffpipe12.d[11]
d[12] => dffpipe_te9:dffpipe12.d[12]
d[13] => dffpipe_te9:dffpipe12.d[13]
d[14] => dffpipe_te9:dffpipe12.d[14]
q[0] <= dffpipe_te9:dffpipe12.q[0]
q[1] <= dffpipe_te9:dffpipe12.q[1]
q[2] <= dffpipe_te9:dffpipe12.q[2]
q[3] <= dffpipe_te9:dffpipe12.q[3]
q[4] <= dffpipe_te9:dffpipe12.q[4]
q[5] <= dffpipe_te9:dffpipe12.q[5]
q[6] <= dffpipe_te9:dffpipe12.q[6]
q[7] <= dffpipe_te9:dffpipe12.q[7]
q[8] <= dffpipe_te9:dffpipe12.q[8]
q[9] <= dffpipe_te9:dffpipe12.q[9]
q[10] <= dffpipe_te9:dffpipe12.q[10]
q[11] <= dffpipe_te9:dffpipe12.q[11]
q[12] <= dffpipe_te9:dffpipe12.q[12]
q[13] <= dffpipe_te9:dffpipe12.q[13]
q[14] <= dffpipe_te9:dffpipe12.q[14]


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp|dffpipe_te9:dffpipe12
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
d[13] => dffe13a[13].IN0
d[14] => dffe13a[14].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe10a[0].CLK
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_brp
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
d[13] => dffe13a[13].IN0
d[14] => dffe13a[14].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_bwp
clock => dffe13a[14].CLK
clock => dffe13a[13].CLK
clock => dffe13a[12].CLK
clock => dffe13a[11].CLK
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[14].ACLR
clrn => dffe13a[13].ACLR
clrn => dffe13a[12].ACLR
clrn => dffe13a[11].ACLR
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
d[11] => dffe13a[11].IN0
d[12] => dffe13a[12].IN0
d[13] => dffe13a[13].IN0
d[14] => dffe13a[14].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe13a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe13a[14].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_ue9:dffpipe14.clock
clrn => dffpipe_ue9:dffpipe14.clrn
d[0] => dffpipe_ue9:dffpipe14.d[0]
d[1] => dffpipe_ue9:dffpipe14.d[1]
d[2] => dffpipe_ue9:dffpipe14.d[2]
d[3] => dffpipe_ue9:dffpipe14.d[3]
d[4] => dffpipe_ue9:dffpipe14.d[4]
d[5] => dffpipe_ue9:dffpipe14.d[5]
d[6] => dffpipe_ue9:dffpipe14.d[6]
d[7] => dffpipe_ue9:dffpipe14.d[7]
d[8] => dffpipe_ue9:dffpipe14.d[8]
d[9] => dffpipe_ue9:dffpipe14.d[9]
d[10] => dffpipe_ue9:dffpipe14.d[10]
d[11] => dffpipe_ue9:dffpipe14.d[11]
d[12] => dffpipe_ue9:dffpipe14.d[12]
d[13] => dffpipe_ue9:dffpipe14.d[13]
d[14] => dffpipe_ue9:dffpipe14.d[14]
q[0] <= dffpipe_ue9:dffpipe14.q[0]
q[1] <= dffpipe_ue9:dffpipe14.q[1]
q[2] <= dffpipe_ue9:dffpipe14.q[2]
q[3] <= dffpipe_ue9:dffpipe14.q[3]
q[4] <= dffpipe_ue9:dffpipe14.q[4]
q[5] <= dffpipe_ue9:dffpipe14.q[5]
q[6] <= dffpipe_ue9:dffpipe14.q[6]
q[7] <= dffpipe_ue9:dffpipe14.q[7]
q[8] <= dffpipe_ue9:dffpipe14.q[8]
q[9] <= dffpipe_ue9:dffpipe14.q[9]
q[10] <= dffpipe_ue9:dffpipe14.q[10]
q[11] <= dffpipe_ue9:dffpipe14.q[11]
q[12] <= dffpipe_ue9:dffpipe14.q[12]
q[13] <= dffpipe_ue9:dffpipe14.q[13]
q[14] <= dffpipe_ue9:dffpipe14.q[14]


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe14
clock => dffe15a[14].CLK
clock => dffe15a[13].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[14].ACLR
clrn => dffe15a[13].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
d[11] => dffe15a[11].IN0
d[12] => dffe15a[12].IN0
d[13] => dffe15a[13].IN0
d[14] => dffe15a[14].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe15a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe15a[14].DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_e66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_e66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_d66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_e66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_d66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_e66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_d66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int
reset_i => reset_i.IN2
usb_clk_i => usb_clk_i.IN2
usb_data_io[0] <> usb_data_io[0]
usb_data_io[1] <> usb_data_io[1]
usb_data_io[2] <> usb_data_io[2]
usb_data_io[3] <> usb_data_io[3]
usb_data_io[4] <> usb_data_io[4]
usb_data_io[5] <> usb_data_io[5]
usb_data_io[6] <> usb_data_io[6]
usb_data_io[7] <> usb_data_io[7]
usb_rxf_n_i => usb_rxf_n_i.IN1
usb_txe_n_i => usb_txe_n_i.IN1
usb_rd_n_o <= ft232h_receiver:rx_inst.usb_rd_n_o
usb_wr_n_o <= ft232h_transmitter:tx_inst.usb_wr_n_o
usb_oe_n_o <= ft232h_receiver:rx_inst.usb_oe_n_o
rxf_wrclk_o <= ft232h_receiver:rx_inst.fifo_wrclk_o
rxf_wrfull_i => rxf_wrfull_i.IN1
rxf_wrreq_o <= ft232h_receiver:rx_inst.fifo_wrreq_o
rxf_wrdata_o[0] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[1] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[2] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[3] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[4] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[5] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[6] <= ft232h_receiver:rx_inst.fifo_data_o
rxf_wrdata_o[7] <= ft232h_receiver:rx_inst.fifo_data_o
txf_rdclk_o <= ft232h_transmitter:tx_inst.fifo_rdclk_o
txf_rdempty_i => txf_rdempty_i.IN1
txf_rdreq_o <= ft232h_transmitter:tx_inst.fifo_rdreq_o
txf_rddata_i[0] => txf_rddata_i[0].IN1
txf_rddata_i[1] => txf_rddata_i[1].IN1
txf_rddata_i[2] => txf_rddata_i[2].IN1
txf_rddata_i[3] => txf_rddata_i[3].IN1
txf_rddata_i[4] => txf_rddata_i[4].IN1
txf_rddata_i[5] => txf_rddata_i[5].IN1
txf_rddata_i[6] => txf_rddata_i[6].IN1
txf_rddata_i[7] => txf_rddata_i[7].IN1


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst
reset_i => reset_i.IN1
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE
receive_i => always1.IN1
receiving_o <= receiving_o.DB_MAX_OUTPUT_PORT_TYPE
usb_clk_i => usb_clk_i.IN1
usb_rxf_n_i => ready_o.IN1
usb_rxf_n_i => usb_datavalid.IN1
usb_rd_n_o <= usb_rd_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_oe_n_o <= usb_oe_n_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
usb_data_i[0] => usb_data_i[0].IN1
usb_data_i[1] => usb_data_i[1].IN1
usb_data_i[2] => usb_data_i[2].IN1
usb_data_i[3] => usb_data_i[3].IN1
usb_data_i[4] => usb_data_i[4].IN1
usb_data_i[5] => usb_data_i[5].IN1
usb_data_i[6] => usb_data_i[6].IN1
usb_data_i[7] => usb_data_i[7].IN1
fifo_wrfull_i => fifo_wrfull_reg.DATAIN
fifo_wrfull_i => always1.IN1
fifo_wrclk_o <= usb_clk_i.DB_MAX_OUTPUT_PORT_TYPE
fifo_wrreq_o <= pipeline:pipe_inst.valid_o
fifo_data_o[0] <= pipeline:pipe_inst.data_o
fifo_data_o[1] <= pipeline:pipe_inst.data_o
fifo_data_o[2] <= pipeline:pipe_inst.data_o
fifo_data_o[3] <= pipeline:pipe_inst.data_o
fifo_data_o[4] <= pipeline:pipe_inst.data_o
fifo_data_o[5] <= pipeline:pipe_inst.data_o
fifo_data_o[6] <= pipeline:pipe_inst.data_o
fifo_data_o[7] <= pipeline:pipe_inst.data_o


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst
clk_i => clk_i.IN1
reset_i => reset_i.IN1
valid_i => pl_valid[0].IN1
data_i[0] => pl_data[0][0].IN1
data_i[1] => pl_data[0][1].IN1
data_i[2] => pl_data[0][2].IN1
data_i[3] => pl_data[0][3].IN1
data_i[4] => pl_data[0][4].IN1
data_i[5] => pl_data[0][5].IN1
data_i[6] => pl_data[0][6].IN1
data_i[7] => pl_data[0][7].IN1
ready_o <= pipeline_step:pipeline_generate[1].pl_step.ready_o
ready_i => pl_ready[1].IN1
valid_o <= pipeline_step:pipeline_generate[1].pl_step.valid_o
data_o[0] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[1] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[2] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[3] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[4] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[5] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[6] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[7] <= pipeline_step:pipeline_generate[1].pl_step.data_o


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => valid_reg.CLK
reset_i => data_o[0]~reg0.ACLR
reset_i => data_o[1]~reg0.ACLR
reset_i => data_o[2]~reg0.ACLR
reset_i => data_o[3]~reg0.ACLR
reset_i => data_o[4]~reg0.ACLR
reset_i => data_o[5]~reg0.ACLR
reset_i => data_o[6]~reg0.ACLR
reset_i => data_o[7]~reg0.ACLR
reset_i => valid_reg.ACLR
valid_i => valid_reg.DATAIN
data_i[0] => data_o[0]~reg0.DATAIN
data_i[1] => data_o[1]~reg0.DATAIN
data_i[2] => data_o[2]~reg0.DATAIN
data_i[3] => data_o[3]~reg0.DATAIN
data_i[4] => data_o[4]~reg0.DATAIN
data_i[5] => data_o[5]~reg0.DATAIN
data_i[6] => data_o[6]~reg0.DATAIN
data_i[7] => data_o[7]~reg0.DATAIN
ready_o <= ready_i.DB_MAX_OUTPUT_PORT_TYPE
ready_i => valid_o.OUTPUTSELECT
ready_i => ready_o.DATAIN
ready_i => valid_reg.ENA
ready_i => data_o[7]~reg0.ENA
ready_i => data_o[6]~reg0.ENA
ready_i => data_o[5]~reg0.ENA
ready_i => data_o[4]~reg0.ENA
ready_i => data_o[3]~reg0.ENA
ready_i => data_o[2]~reg0.ENA
ready_i => data_o[1]~reg0.ENA
ready_i => data_o[0]~reg0.ENA
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst
reset_i => reset_i.IN1
ready_o <= ready_o.DB_MAX_OUTPUT_PORT_TYPE
transmit_i => dest_ready.IN0
transmit_i => always1.IN0
sending_o <= sending_o.DB_MAX_OUTPUT_PORT_TYPE
usb_clk_i => usb_clk_i.IN1
usb_txe_n_i => usb_txe_n_reg.DATAIN
usb_txe_n_i => ready_o.IN1
usb_txe_n_i => dest_ready.IN1
usb_wr_n_o <= usb_wr_n_o.DB_MAX_OUTPUT_PORT_TYPE
usb_data_o[0] <= pipeline:pipe_inst.data_o
usb_data_o[1] <= pipeline:pipe_inst.data_o
usb_data_o[2] <= pipeline:pipe_inst.data_o
usb_data_o[3] <= pipeline:pipe_inst.data_o
usb_data_o[4] <= pipeline:pipe_inst.data_o
usb_data_o[5] <= pipeline:pipe_inst.data_o
usb_data_o[6] <= pipeline:pipe_inst.data_o
usb_data_o[7] <= pipeline:pipe_inst.data_o
fifo_rdclk_o <= usb_clk_i.DB_MAX_OUTPUT_PORT_TYPE
fifo_rdempty_i => ready_o.IN1
fifo_rdempty_i => always1.IN1
fifo_rdreq_o <= fifo_rdreq_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_rddata_i[0] => fifo_rddata_i[0].IN1
fifo_rddata_i[1] => fifo_rddata_i[1].IN1
fifo_rddata_i[2] => fifo_rddata_i[2].IN1
fifo_rddata_i[3] => fifo_rddata_i[3].IN1
fifo_rddata_i[4] => fifo_rddata_i[4].IN1
fifo_rddata_i[5] => fifo_rddata_i[5].IN1
fifo_rddata_i[6] => fifo_rddata_i[6].IN1
fifo_rddata_i[7] => fifo_rddata_i[7].IN1


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst
clk_i => clk_i.IN1
reset_i => reset_i.IN1
valid_i => pl_valid[0].IN1
data_i[0] => pl_data[0][0].IN1
data_i[1] => pl_data[0][1].IN1
data_i[2] => pl_data[0][2].IN1
data_i[3] => pl_data[0][3].IN1
data_i[4] => pl_data[0][4].IN1
data_i[5] => pl_data[0][5].IN1
data_i[6] => pl_data[0][6].IN1
data_i[7] => pl_data[0][7].IN1
ready_o <= pipeline_step:pipeline_generate[1].pl_step.ready_o
ready_i => pl_ready[1].IN1
valid_o <= pipeline_step:pipeline_generate[1].pl_step.valid_o
data_o[0] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[1] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[2] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[3] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[4] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[5] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[6] <= pipeline_step:pipeline_generate[1].pl_step.data_o
data_o[7] <= pipeline_step:pipeline_generate[1].pl_step.data_o


|film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step
clk_i => data_o[0]~reg0.CLK
clk_i => data_o[1]~reg0.CLK
clk_i => data_o[2]~reg0.CLK
clk_i => data_o[3]~reg0.CLK
clk_i => data_o[4]~reg0.CLK
clk_i => data_o[5]~reg0.CLK
clk_i => data_o[6]~reg0.CLK
clk_i => data_o[7]~reg0.CLK
clk_i => valid_reg.CLK
reset_i => data_o[0]~reg0.ACLR
reset_i => data_o[1]~reg0.ACLR
reset_i => data_o[2]~reg0.ACLR
reset_i => data_o[3]~reg0.ACLR
reset_i => data_o[4]~reg0.ACLR
reset_i => data_o[5]~reg0.ACLR
reset_i => data_o[6]~reg0.ACLR
reset_i => data_o[7]~reg0.ACLR
reset_i => valid_reg.ACLR
valid_i => valid_reg.DATAIN
data_i[0] => data_o[0]~reg0.DATAIN
data_i[1] => data_o[1]~reg0.DATAIN
data_i[2] => data_o[2]~reg0.DATAIN
data_i[3] => data_o[3]~reg0.DATAIN
data_i[4] => data_o[4]~reg0.DATAIN
data_i[5] => data_o[5]~reg0.DATAIN
data_i[6] => data_o[6]~reg0.DATAIN
data_i[7] => data_o[7]~reg0.DATAIN
ready_o <= ready_i.DB_MAX_OUTPUT_PORT_TYPE
ready_i => valid_o.OUTPUTSELECT
ready_i => ready_o.DATAIN
ready_i => valid_reg.ENA
ready_i => data_o[7]~reg0.ENA
ready_i => data_o[6]~reg0.ENA
ready_i => data_o[5]~reg0.ENA
ready_i => data_o[4]~reg0.ENA
ready_i => data_o[3]~reg0.ENA
ready_i => data_o[2]~reg0.ENA
ready_i => data_o[1]~reg0.ENA
ready_i => data_o[0]~reg0.ENA
valid_o <= valid_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


