{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685556061058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685556061059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 13:01:00 2023 " "Processing started: Wed May 31 13:01:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685556061059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556061059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cerradura -c Cerradura " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cerradura -c Cerradura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556061059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685556061508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685556061508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fcv.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FCV " "Found design unit 1: FCV" {  } { { "FCV.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/FCV.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-Main_arch " "Found design unit 1: Main-Main_arch" {  } { { "Main.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-LED_arch " "Found design unit 1: LED-LED_arch" {  } { { "LED.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/LED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069448 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAVE-CLAVE_arch " "Found design unit 1: CLAVE-CLAVE_arch" {  } { { "CLAVE.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/CLAVE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069450 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLAVE " "Found entity 1: CLAVE" {  } { { "CLAVE.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/CLAVE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/div_frec.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069451 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVO-SERVO_arch " "Found design unit 1: SERVO-SERVO_arch" {  } { { "SERVO.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/SERVO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069453 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERVO " "Found entity 1: SERVO" {  } { { "SERVO.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/SERVO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporizador-Temporizador_arch " "Found design unit 1: Temporizador-Temporizador_arch" {  } { { "Temporizador.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Temporizador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Temporizador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "huella.vhd 2 1 " "Found 2 design units, including 1 entities, in source file huella.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Huella-Huella_arch " "Found design unit 1: Huella-Huella_arch" {  } { { "Huella.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Huella.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069455 ""} { "Info" "ISGN_ENTITY_NAME" "1 Huella " "Found entity 1: Huella" {  } { { "Huella.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Huella.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685556069455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556069455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685556069497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:clkTemporizador " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:clkTemporizador\"" {  } { { "Main.vhd" "clkTemporizador" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:Reinicio " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:Reinicio\"" {  } { { "Main.vhd" "Reinicio" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLAVE CLAVE:funcCLAVE " "Elaborating entity \"CLAVE\" for hierarchy \"CLAVE:funcCLAVE\"" {  } { { "Main.vhd" "funcCLAVE" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:funcLED " "Elaborating entity \"LED\" for hierarchy \"LED:funcLED\"" {  } { { "Main.vhd" "funcLED" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERVO SERVO:pwm " "Elaborating entity \"SERVO\" for hierarchy \"SERVO:pwm\"" {  } { { "Main.vhd" "pwm" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Huella Huella:Arduino " "Elaborating entity \"Huella\" for hierarchy \"Huella:Arduino\"" {  } { { "Main.vhd" "Arduino" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556069563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Arduino_on VCC " "Pin \"Arduino_on\" is stuck at VCC" {  } { { "Main.vhd" "" { Text "D:/Digital/Proyecto/FPGACerradura/Main.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685556070338 "|Main|Arduino_on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685556070338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685556070406 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685556071031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685556071031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685556071109 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685556071109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685556071109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685556071109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685556071121 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 13:01:11 2023 " "Processing ended: Wed May 31 13:01:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685556071121 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685556071121 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685556071121 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685556071121 ""}
