Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan 11 17:03:20 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_control_sets -verbose -file gtwizard_0_exdes_control_sets_placed.rpt
| Design       : gtwizard_0_exdes
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    98 |
|    Minimum number of control sets                        |    98 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   567 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    98 |
| >= 0 to < 4        |    71 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           17 |
| No           | No                    | Yes                    |              52 |           43 |
| No           | Yes                   | No                     |              74 |           50 |
| Yes          | No                    | No                     |              32 |            9 |
| Yes          | No                    | Yes                    |              49 |           15 |
| Yes          | Yes                   | No                     |             234 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                  |                                       Enable Signal                                       |                                       Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[8]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[15]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[31]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[2]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[29]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[24]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[20]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[4]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[6]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | we_r_i_1_n_0                                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[13]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[7]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[22]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[12]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[11]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[10]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[0]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[9]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[3]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  top_logic_n_packs/link_ready2_reg_i_2_n_0                                     |                                                                                           |                                                                                             |                1 |              1 |         1.00 |
|  counter1_reg[16]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[16]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[17]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[17]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[14]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[14]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[13]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[13]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[15]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[15]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[31]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[31]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[2]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[2]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[29]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[29]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[25]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[25]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[24]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[24]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[20]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[20]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[4]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[4]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[6]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[6]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | uart_delay_test/tx_serial1_f_next_value_ce                                                | top_logic_n_packs/SR[0]                                                                     |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[16]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[17]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[14]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[30]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[30]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[12]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[12]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[11]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[11]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[10]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[10]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[0]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[0]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[9]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[9]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[3]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[3]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[32]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[32]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[5]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[5]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[5]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[21]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[21]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[1]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[1]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  counter1_reg[18]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[18]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[23]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[23]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[28]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[28]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[27]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[27]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[26]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[26]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[19]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[19]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[7]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[7]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[32]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[30]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[21]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[1]_LDC_i_1_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[18]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[23]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[28]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[27]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[26]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[25]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[22]_LDC_i_1_n_0                                                  |                                                                                           | counter1_reg[22]_LDC_i_2_n_0                                                                |                1 |              1 |         1.00 |
|  counter1_reg[8]_LDC_i_1_n_0                                                   |                                                                                           | counter1_reg[8]_LDC_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | counter1_reg[19]_LDC_i_1_n_0                                                                |                1 |              1 |         1.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | gt0_txfsmresetdone_r_i_1_n_0                                                                |                1 |              2 |         2.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           |                                                                                             |                1 |              2 |         2.00 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_pll0lock/E[0]           | si5324_init/soft_reset_tx_i                                                                 |                2 |              4 |         2.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | top_logic_n_packs/FSM_onehot_tx_state[4]_i_1_n_0                                          | top_logic_n_packs/SR[0]                                                                     |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_40                                                         | simple_i2c/u1/clk_en                                                                      | si5324_init/soft_reset_tx_i                                                                 |                3 |              5 |         1.67 |
|  clk_wiz_1/inst/clk_40                                                         | si5324_init/cnt[5]_i_1_n_0                                                                | si5324_init/soft_reset_tx_i                                                                 |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_40                                                         | si5324_init/wrfifo_dout0                                                                  |                                                                                             |                2 |              6 |         3.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | uart_delay_test/tx_latch_t_next_value_ce0                                                 | top_logic_n_packs/SR[0]                                                                     |                1 |              6 |         6.00 |
|  clk_wiz_1/inst/clk_40                                                         | simple_i2c/u1/E[0]                                                                        | si5324_init/soft_reset_tx_i                                                                 |                2 |              6 |         3.00 |
|  clk_wiz_1/inst/clk_40                                                         | simple_i2c/u1/cnt[7]_i_1_n_0                                                              | si5324_init/soft_reset_tx_i                                                                 |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/init_wait_count              | si5324_init/soft_reset_tx_i                                                                 |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0   | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0] |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/common_reset_i/init_wait_count                                  |                                                                                             |                3 |              8 |         2.67 |
|  clk_wiz_1/inst/clk_40                                                         | simple_i2c/sr[7]_i_1_n_0                                                                  |                                                                                             |                1 |              8 |         8.00 |
|  gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0   |                                                                                           |                                                                                             |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_40                                                         | si5324_init/start_s0                                                                      |                                                                                             |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_40                                                         | si5324_init/wrfifo_dout0                                                                  | si5324_init/wrfifo_dout[23]_i_1_n_0                                                         |                5 |             12 |         2.40 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXUSRCLK_OUT  |                                                                                           |                                                                                             |                3 |             15 |         5.00 |
|  clk_wiz_1/inst/clk_40                                                         | si5324_init/startup_delay                                                                 | si5324_init/soft_reset_tx_i                                                                 |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sel                          | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_time_cnt[0]_i_1_n_0       |                4 |             16 |         4.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXUSRCLK_OUT  | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0 | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/clear                          |                5 |             17 |         3.40 |
|  clk_wiz_1/inst/clk_40                                                         | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_counter             | gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/reset_time_out                 |                5 |             17 |         3.40 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | top_logic_n_packs/crc_encoder_i_data_strobe                                               | top_logic_n_packs/crc_encoder_crc_cur[19]_i_1_n_0                                           |               12 |             20 |         1.67 |
|  clk_wiz_1/inst/clk_40                                                         |                                                                                           | si5324_init/soft_reset_tx_i                                                                 |               14 |             27 |         1.93 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out |                                                                                           | top_logic_n_packs/SR[0]                                                                     |               11 |             30 |         2.73 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | top_logic_n_packs/pack_index[31]_i_1_n_0                                                  | top_logic_n_packs/SR[0]                                                                     |                8 |             32 |         4.00 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | top_logic_n_packs/prbs_en                                                                 | top_logic_n_packs/SR[0]                                                                     |               13 |             33 |         2.54 |
|  clk_wiz_1/inst/clk_40                                                         |                                                                                           |                                                                                             |               10 |             36 |         3.60 |
|  gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_out | top_logic_n_packs/fsm_next_state[1]                                                       | top_logic_n_packs/SR[0]                                                                     |               16 |             64 |         4.00 |
+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+--------------+


