
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1

# Written on Wed Sep 18 11:52:11 2024

##### DESIGN INFO #######################################################

Top View:                "soc_golden_gsrd"
Constraint File(s):      "C:\lscc\radiant\2024.1\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "C:\code\cva6-joshloo\cva6\corev_apu\fpga\lattice\soc_golden_gsrd\impl_1\soc_golden_gsrd_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 4 issues in 3 out of 82 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                                                                                       Ending                                                                                                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                                                         System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         soc_golden_gsrd|rgmii_rxc_i                                                                                                    |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                                                                                         cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    |     5.000            |     No paths         |     5.000            |     No paths                         
clk_125_in                                                                                                                     System                                                                                                                         |     8.000            |     No paths         |     No paths         |     No paths                         
clk_125_in                                                                                                                     clk_125_in                                                                                                                     |     8.000            |     No paths         |     No paths         |     No paths                         
clk_125_in                                                                                                                     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
clk_125_in                                                                                                                     pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
clk_125_in                                                                                                                     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
soc_golden_gsrd|rgmii_rxc_i                                                                                                    soc_golden_gsrd|rgmii_rxc_i                                                                                                    |     5.000            |     No paths         |     No paths         |     No paths                         
soc_golden_gsrd|rgmii_rxc_i                                                                                                    pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  soc_golden_gsrd|rgmii_rxc_i                                                                                                    |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     |     No paths         |     No paths         |     2.500            |     No paths                         
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  osc0_ipgen_lscc_osc_400s_40s_40_LAV-AT_LAV-AT-E70ES1|clk_out_o_inferred_clock                                                  |     5.000            |     No paths         |     2.500            |     2.500                            
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_testclk_o_inferred_clock                                                                pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos2_o_inferred_clock                                                                 |     Diff grp         |     No paths         |     No paths         |     No paths                         
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           lpddr4_mc_contr0_ipgen_lscc_ddrphy_Z219_layer0|sclk_o_inferred_clock                                                           |     5.000            |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkos_o_inferred_clock                                                                  |     5.000            |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              System                                                                                                                         |     No paths         |     No paths         |     No paths         |     5.000                            
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              |     5.000            |     No paths         |     2.500            |     No paths                         
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    System                                                                                                                         |     5.000            |     No paths         |     No paths         |     No paths                         
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bbICH_inferred_clock                                              |     No paths         |     No paths         |     No paths         |     Diff grp                         
cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    cpu0_ipgen_vex_jtag_bridge_LAV-AT_14s_0s_0b1_0b0_0b0_0x04000|bqAaKcoy7LeAHb1_inferred_clock                                    |     5.000            |     5.000            |     2.500            |     2.500                            
tse_to_rgmii_bridge0_ipgen_lpddr4_mc_async_fifo_ipgen_lscc_fifo_dc_fwft_fabric_noreg_1s_9s|_FWFT_ENABLE_re_r_derived_clock     pll0_ipgen_lscc_pll_Z262_layer0|clkout_clkop_o_inferred_clock                                                                  |     No paths         |     No paths         |     No paths         |     2.500                            
=========================================================================================================================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:SPI_CLK
p:SPI_CSS
p:SPI_D2 (bidir end point)
p:SPI_D2 (bidir start point)
p:SPI_D3 (bidir end point)
p:SPI_D3 (bidir start point)
p:SPI_MISO (bidir end point)
p:SPI_MISO (bidir start point)
p:SPI_MOSI (bidir end point)
p:SPI_MOSI (bidir start point)
p:config_active_o
p:ddr_ca_o[0]
p:ddr_ca_o[1]
p:ddr_ca_o[2]
p:ddr_ca_o[3]
p:ddr_ca_o[4]
p:ddr_ca_o[5]
p:ddr_ck_o[0]
p:ddr_ck_o[1]
p:ddr_cke_o[0]
p:ddr_cs_o[0]
p:ddr_dmi_io[0] (bidir end point)
p:ddr_dmi_io[0] (bidir start point)
p:ddr_dmi_io[1] (bidir end point)
p:ddr_dmi_io[1] (bidir start point)
p:ddr_dmi_io[2] (bidir end point)
p:ddr_dmi_io[2] (bidir start point)
p:ddr_dmi_io[3] (bidir end point)
p:ddr_dmi_io[3] (bidir start point)
p:ddr_dq_io[0] (bidir end point)
p:ddr_dq_io[0] (bidir start point)
p:ddr_dq_io[1] (bidir end point)
p:ddr_dq_io[1] (bidir start point)
p:ddr_dq_io[2] (bidir end point)
p:ddr_dq_io[2] (bidir start point)
p:ddr_dq_io[3] (bidir end point)
p:ddr_dq_io[3] (bidir start point)
p:ddr_dq_io[4] (bidir end point)
p:ddr_dq_io[4] (bidir start point)
p:ddr_dq_io[5] (bidir end point)
p:ddr_dq_io[5] (bidir start point)
p:ddr_dq_io[6] (bidir end point)
p:ddr_dq_io[6] (bidir start point)
p:ddr_dq_io[7] (bidir end point)
p:ddr_dq_io[7] (bidir start point)
p:ddr_dq_io[8] (bidir end point)
p:ddr_dq_io[8] (bidir start point)
p:ddr_dq_io[9] (bidir end point)
p:ddr_dq_io[9] (bidir start point)
p:ddr_dq_io[10] (bidir end point)
p:ddr_dq_io[10] (bidir start point)
p:ddr_dq_io[11] (bidir end point)
p:ddr_dq_io[11] (bidir start point)
p:ddr_dq_io[12] (bidir end point)
p:ddr_dq_io[12] (bidir start point)
p:ddr_dq_io[13] (bidir end point)
p:ddr_dq_io[13] (bidir start point)
p:ddr_dq_io[14] (bidir end point)
p:ddr_dq_io[14] (bidir start point)
p:ddr_dq_io[15] (bidir end point)
p:ddr_dq_io[15] (bidir start point)
p:ddr_dq_io[16] (bidir end point)
p:ddr_dq_io[16] (bidir start point)
p:ddr_dq_io[17] (bidir end point)
p:ddr_dq_io[17] (bidir start point)
p:ddr_dq_io[18] (bidir end point)
p:ddr_dq_io[18] (bidir start point)
p:ddr_dq_io[19] (bidir end point)
p:ddr_dq_io[19] (bidir start point)
p:ddr_dq_io[20] (bidir end point)
p:ddr_dq_io[20] (bidir start point)
p:ddr_dq_io[21] (bidir end point)
p:ddr_dq_io[21] (bidir start point)
p:ddr_dq_io[22] (bidir end point)
p:ddr_dq_io[22] (bidir start point)
p:ddr_dq_io[23] (bidir end point)
p:ddr_dq_io[23] (bidir start point)
p:ddr_dq_io[24] (bidir end point)
p:ddr_dq_io[24] (bidir start point)
p:ddr_dq_io[25] (bidir end point)
p:ddr_dq_io[25] (bidir start point)
p:ddr_dq_io[26] (bidir end point)
p:ddr_dq_io[26] (bidir start point)
p:ddr_dq_io[27] (bidir end point)
p:ddr_dq_io[27] (bidir start point)
p:ddr_dq_io[28] (bidir end point)
p:ddr_dq_io[28] (bidir start point)
p:ddr_dq_io[29] (bidir end point)
p:ddr_dq_io[29] (bidir start point)
p:ddr_dq_io[30] (bidir end point)
p:ddr_dq_io[30] (bidir start point)
p:ddr_dq_io[31] (bidir end point)
p:ddr_dq_io[31] (bidir start point)
p:ddr_dqs_io[0] (bidir end point)
p:ddr_dqs_io[0] (bidir start point)
p:ddr_dqs_io[1] (bidir end point)
p:ddr_dqs_io[1] (bidir start point)
p:ddr_dqs_io[2] (bidir end point)
p:ddr_dqs_io[2] (bidir start point)
p:ddr_dqs_io[3] (bidir end point)
p:ddr_dqs_io[3] (bidir start point)
p:ddr_reset_n_o
p:init_done_o
p:irq_o
p:phy_resetn_o
p:pll_lock_o
p:rgmii_mdio_o (bidir end point)
p:rgmii_mdio_o (bidir start point)
p:rgmii_rxctl_i
p:rgmii_rxd_i[0]
p:rgmii_rxd_i[1]
p:rgmii_rxd_i[2]
p:rgmii_rxd_i[3]
p:rgmii_txctl_o
p:rgmii_txd_o[0]
p:rgmii_txd_o[1]
p:rgmii_txd_o[2]
p:rgmii_txd_o[3]
p:rstn_i
p:s0_gpio[0] (bidir end point)
p:s0_gpio[0] (bidir start point)
p:s0_gpio[1] (bidir end point)
p:s0_gpio[1] (bidir start point)
p:s0_gpio[2] (bidir end point)
p:s0_gpio[2] (bidir start point)
p:s0_gpio[3] (bidir end point)
p:s0_gpio[3] (bidir start point)
p:s0_gpio[4] (bidir end point)
p:s0_gpio[4] (bidir start point)
p:s0_gpio[5] (bidir end point)
p:s0_gpio[5] (bidir start point)
p:s0_gpio[6] (bidir end point)
p:s0_gpio[6] (bidir start point)
p:s0_gpio[7] (bidir end point)
p:s0_gpio[7] (bidir start point)
p:s1_uart_rxd_i
p:s1_uart_txd_o
p:trn_err_o


Inapplicable constraints
************************

create_clock -name osc0_inst_clk_out_o_net -period 100 [get_pins {osc0_inst/lscc_osc_inst/u_OSC\.OSCE_inst/CLKOUT}]
	@E:MT548:"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":3:0:3:0|Source for clock osc0_inst_clk_out_o_net not found in netlist.
create_generated_clock -name clk_125MHz -source [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv\.u_pll\.PLLC_MODE_inst/CLKI}] -divide_by 1 -multiply_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_ext_outclkdiv\.u_pll\.PLLC_MODE_inst/CLKOP}]
	@E:MT548:"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":9:0:9:0|Source for clock clk_125MHz not found in netlist.
ldc_set_attribute USE_PRIMARY=FALSE [get_nets pll0_inst/lscc_pll_inst/clkout_testclk_o]
	@E:MF896:"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":135:0:135:0|Object "USE_PRIMARY=FALSE" does not exist
	@E::"c:/code/cva6-joshloo/cva6/corev_apu/fpga/lattice/soc_golden_gsrd/impl_1/soc_golden_gsrd_impl_1_cpe.ldc":135:0:135:0|object "USE_PRIMARY=FALSE" is missing qualifier which may result in undesired results; objects must be of type library cell (x:), view (v: ), clock (get_clocks), port (get_ports), cell (get_cells), pin (get_pins), or net (get_nets)

Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
