0.7
2020.2
May 22 2025
00:13:55
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.sim/sim_1/behav/xsim/glbl.v,1764817358,verilog,,,,glbl,,,,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sim_1/new/tb_cpu.v,1764817358,verilog,,,,tb_cpu,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/adder.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/alu.v,,adder,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/alu.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/branchctl.v,,alu,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/branchctl.v,1764819444,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/controlunit.v,,branchctl,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/controlunit.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/cpu.v,,controlunit,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/cpu.v,1764819209,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/dmem.v,,cpu,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/dmem.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/ex_stage.v,,dmem,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/ex_stage.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/exwb.v,,ex_stage,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/exwb.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/forwarding.v,,exwb,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/forwarding.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/id_stage.v,,forwarding,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/id_stage.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/idex.v,,id_stage,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/idex.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/if_stage.v,,idex,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/if_stage.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/ifid.v,,if_stage,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/ifid.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/im.v,,ifid,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/im.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/immgen.v,,im,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/immgen.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/mem_stage.v,,immgen,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/mem_stage.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/mux.v,,mem_stage,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/mux.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/pc.v,,mux,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/pc.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/regfile.v,,pc,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/regfile.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/wb_stage.v,,regfile,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sources_1/new/wb_stage.v,1764817358,verilog,,C:/Users/dsteinke/Documents/architectureproj-main/architectureproj-main/groupproject/groupproject.srcs/sim_1/new/tb_cpu.v,,wb_stage,,,../../../../../../../../../../Apps/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
