* Z:\mnt\design.r\spice\examples\3013.asc
V1 N001 0 PWL(0 0 1 10)
C1 OUT 0 3.3µ
R1 OUT N002 750K
R2 N002 0 249K
Rload OUT 0 100
? Missing component
R3 N001 N003 1.6Meg
C2 0 N004 1000p
.tran 1
.lib LT3013.lib
.backanno
.end
