# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TIME_TAG.srcs/sources_1/new/TT_RED.vhd" \
"../../../../TIME_TAG.srcs/sources_1/new/TT_R_CTL.vhd" \
"../../../../TIME_TAG.srcs/sources_1/new/ADDR_SEL.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_c_counter_binary_0_0/sim/TIME_TAG_c_counter_binary_0_0.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_incident_ctr_0/sim/TIME_TAG_incident_ctr_0.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_c_counter_binary_0_1/sim/TIME_TAG_c_counter_binary_0_1.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_TT_RED_0_0/sim/TIME_TAG_TT_RED_0_0.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_TT_R_CTL_0_0/sim/TIME_TAG_TT_R_CTL_0_0.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/ip/TIME_TAG_ADDR_SEL_0_0/sim/TIME_TAG_ADDR_SEL_0_0.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/sim/TIME_TAG.vhd" \
"../../../../TIME_TAG.srcs/sources_1/bd/TIME_TAG/hdl/TIME_TAG_wrapper.vhd" \
"../../../../TIME_TAG.srcs/sim_1/new/TIME_TAG_TB.vhd" \

# Do not sort compile order
nosort
