// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_dct_1d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_address0,
        src_ce0,
        src_q0,
        src1_address0,
        src1_ce0,
        src1_q0,
        src2_address0,
        src2_ce0,
        src2_q0,
        src3_address0,
        src3_ce0,
        src3_q0,
        src4_address0,
        src4_ce0,
        src4_q0,
        src5_address0,
        src5_ce0,
        src5_q0,
        src6_address0,
        src6_ce0,
        src6_q0,
        src7_address0,
        src7_ce0,
        src7_q0,
        tmp_2,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        tmp_21
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st7_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv29_1000 = 29'b1000000000000;
parameter    ap_const_lv32_2 = 32'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] src_address0;
output   src_ce0;
input  [15:0] src_q0;
output  [2:0] src1_address0;
output   src1_ce0;
input  [15:0] src1_q0;
output  [2:0] src2_address0;
output   src2_ce0;
input  [15:0] src2_q0;
output  [2:0] src3_address0;
output   src3_ce0;
input  [15:0] src3_q0;
output  [2:0] src4_address0;
output   src4_ce0;
input  [15:0] src4_q0;
output  [2:0] src5_address0;
output   src5_ce0;
input  [15:0] src5_q0;
output  [2:0] src6_address0;
output   src6_ce0;
input  [15:0] src6_q0;
output  [2:0] src7_address0;
output   src7_ce0;
input  [15:0] src7_q0;
input  [3:0] tmp_2;
output  [5:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [15:0] dst_d0;
input  [3:0] tmp_21;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_ce0;
reg src1_ce0;
reg src2_ce0;
reg src3_ce0;
reg src4_ce0;
reg src5_ce0;
reg src6_ce0;
reg src7_ce0;
reg dst_ce0;
reg dst_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_20;
wire   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
wire   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
wire   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
wire   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
wire   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
wire   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
wire   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
wire   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [3:0] k_reg_290;
wire   [7:0] tmp_13_cast_fu_309_p1;
reg   [7:0] tmp_13_cast_reg_492;
reg   [2:0] src_addr_reg_497;
reg   [2:0] src1_addr_reg_502;
reg   [2:0] src2_addr_reg_507;
reg   [2:0] src3_addr_reg_512;
reg   [2:0] src4_addr_reg_517;
reg   [2:0] src5_addr_reg_522;
reg   [2:0] src6_addr_reg_527;
reg   [2:0] src7_addr_reg_532;
wire   [0:0] exitcond1_fu_325_p2;
reg   [0:0] exitcond1_reg_537;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_168;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_537_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_537_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond1_reg_537_pp0_iter3;
wire   [3:0] k_1_fu_331_p2;
wire   [7:0] tmp_5_fu_353_p2;
reg   [7:0] tmp_5_reg_546;
reg   [7:0] ap_reg_ppstg_tmp_5_reg_546_pp0_iter1;
reg   [7:0] ap_reg_ppstg_tmp_5_reg_546_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_5_reg_546_pp0_iter3;
reg   [13:0] dct_coeff_table_0_load_reg_591;
reg   [13:0] ap_reg_ppstg_dct_coeff_table_0_load_reg_591_pp0_iter2;
reg  signed [14:0] dct_coeff_table_1_load_reg_596;
reg  signed [15:0] src1_load_reg_601;
reg   [14:0] dct_coeff_table_2_load_reg_606;
reg  signed [14:0] ap_reg_ppstg_dct_coeff_table_2_load_reg_606_pp0_iter2;
reg  signed [14:0] dct_coeff_table_3_load_reg_611;
reg  signed [15:0] src3_load_reg_616;
reg   [14:0] dct_coeff_table_4_load_reg_621;
reg  signed [14:0] ap_reg_ppstg_dct_coeff_table_4_load_reg_621_pp0_iter2;
reg  signed [14:0] dct_coeff_table_5_load_reg_626;
reg  signed [15:0] src5_load_reg_631;
reg  signed [14:0] dct_coeff_table_6_load_reg_636;
reg  signed [15:0] src6_load_reg_641;
reg  signed [14:0] dct_coeff_table_7_load_reg_646;
reg  signed [15:0] src7_load_reg_651;
reg  signed [15:0] src_load_reg_656;
wire  signed [28:0] tmp_10_1_fu_434_p2;
reg  signed [28:0] tmp_10_1_reg_661;
reg  signed [15:0] src2_load_reg_666;
wire  signed [28:0] tmp_10_3_fu_486_p2;
reg  signed [28:0] tmp_10_3_reg_671;
reg  signed [15:0] src4_load_reg_676;
wire  signed [28:0] tmp_10_5_fu_480_p2;
reg  signed [28:0] tmp_10_5_reg_681;
wire  signed [28:0] grp_fu_440_p3;
reg  signed [28:0] tmp6_reg_686;
reg   [15:0] tmp_7_reg_691;
wire   [63:0] tmp_2_cast_fu_313_p1;
wire   [63:0] tmp_fu_337_p1;
wire   [63:0] tmp_14_cast_fu_430_p1;
wire   [6:0] tmp_4_fu_301_p3;
wire   [7:0] tmp_cast_fu_349_p1;
wire  signed [28:0] grp_fu_472_p3;
wire  signed [28:0] grp_fu_464_p3;
wire  signed [28:0] grp_fu_456_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp1_fu_406_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp4_fu_410_p2;
wire   [28:0] tmp_s_fu_414_p2;
wire  signed [28:0] grp_fu_447_p3;
wire   [13:0] grp_fu_447_p2;
wire   [13:0] grp_fu_472_p1;
reg    ap_sig_cseq_ST_st7_fsm_2;
reg    ap_sig_402;
reg   [2:0] ap_NS_fsm;
wire   [28:0] grp_fu_472_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dct_dct_1d_dct_coeff_table_0 #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_dct_1d_dct_coeff_table_1 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_dct_1d_dct_coeff_table_2 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_dct_1d_dct_coeff_table_3 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_dct_1d_dct_coeff_table_4 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_dct_1d_dct_coeff_table_5 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_dct_1d_dct_coeff_table_6 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_dct_1d_dct_coeff_table_7 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U9(
    .din0(src1_load_reg_601),
    .din1(dct_coeff_table_1_load_reg_596),
    .dout(tmp_10_1_fu_434_p2)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U10(
    .din0(src6_load_reg_641),
    .din1(dct_coeff_table_6_load_reg_636),
    .din2(grp_fu_447_p3),
    .dout(grp_fu_440_p3)
);

dct_mac_muladd_16s_15s_14ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_14ns_29_1_U11(
    .din0(src7_load_reg_651),
    .din1(dct_coeff_table_7_load_reg_646),
    .din2(grp_fu_447_p2),
    .dout(grp_fu_447_p3)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U12(
    .din0(src4_load_reg_676),
    .din1(ap_reg_ppstg_dct_coeff_table_4_load_reg_621_pp0_iter2),
    .din2(tmp_10_5_reg_681),
    .dout(grp_fu_456_p3)
);

dct_mac_muladd_16s_15s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_15s_29s_29_1_U13(
    .din0(src2_load_reg_666),
    .din1(ap_reg_ppstg_dct_coeff_table_2_load_reg_606_pp0_iter2),
    .din2(tmp_10_3_reg_671),
    .dout(grp_fu_464_p3)
);

dct_mac_muladd_16s_14ns_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_16s_14ns_29s_29_1_U14(
    .din0(src_load_reg_656),
    .din1(grp_fu_472_p1),
    .din2(tmp_10_1_reg_661),
    .dout(grp_fu_472_p3)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U15(
    .din0(src5_load_reg_631),
    .din1(dct_coeff_table_5_load_reg_626),
    .dout(tmp_10_5_fu_480_p2)
);

dct_mul_mul_16s_15s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_16s_15s_29_1_U16(
    .din0(src3_load_reg_616),
    .din1(dct_coeff_table_3_load_reg_611),
    .dout(tmp_10_3_fu_486_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond1_fu_325_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_325_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond1_fu_325_p2 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond1_fu_325_p2 == 1'b0))) begin
        k_reg_290 <= k_1_fu_331_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        k_reg_290 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_dct_coeff_table_0_load_reg_591_pp0_iter2 <= dct_coeff_table_0_load_reg_591;
        ap_reg_ppstg_dct_coeff_table_2_load_reg_606_pp0_iter2 <= dct_coeff_table_2_load_reg_606;
        ap_reg_ppstg_dct_coeff_table_4_load_reg_621_pp0_iter2 <= dct_coeff_table_4_load_reg_621;
        ap_reg_ppstg_exitcond1_reg_537_pp0_iter2 <= ap_reg_ppstg_exitcond1_reg_537_pp0_iter1;
        ap_reg_ppstg_exitcond1_reg_537_pp0_iter3 <= ap_reg_ppstg_exitcond1_reg_537_pp0_iter2;
        ap_reg_ppstg_tmp_5_reg_546_pp0_iter2 <= ap_reg_ppstg_tmp_5_reg_546_pp0_iter1;
        ap_reg_ppstg_tmp_5_reg_546_pp0_iter3 <= ap_reg_ppstg_tmp_5_reg_546_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond1_reg_537_pp0_iter1 <= exitcond1_reg_537;
        ap_reg_ppstg_tmp_5_reg_546_pp0_iter1 <= tmp_5_reg_546;
        exitcond1_reg_537 <= exitcond1_fu_325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_reg_537 == 1'b0))) begin
        dct_coeff_table_0_load_reg_591 <= dct_coeff_table_0_q0;
        dct_coeff_table_1_load_reg_596 <= dct_coeff_table_1_q0;
        dct_coeff_table_2_load_reg_606 <= dct_coeff_table_2_q0;
        dct_coeff_table_3_load_reg_611 <= dct_coeff_table_3_q0;
        dct_coeff_table_4_load_reg_621 <= dct_coeff_table_4_q0;
        dct_coeff_table_5_load_reg_626 <= dct_coeff_table_5_q0;
        dct_coeff_table_6_load_reg_636 <= dct_coeff_table_6_q0;
        dct_coeff_table_7_load_reg_646 <= dct_coeff_table_7_q0;
        src1_load_reg_601 <= src1_q0;
        src3_load_reg_616 <= src3_q0;
        src5_load_reg_631 <= src5_q0;
        src6_load_reg_641 <= src6_q0;
        src7_load_reg_651 <= src7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        src1_addr_reg_502 <= tmp_2_cast_fu_313_p1;
        src2_addr_reg_507 <= tmp_2_cast_fu_313_p1;
        src3_addr_reg_512 <= tmp_2_cast_fu_313_p1;
        src4_addr_reg_517 <= tmp_2_cast_fu_313_p1;
        src5_addr_reg_522 <= tmp_2_cast_fu_313_p1;
        src6_addr_reg_527 <= tmp_2_cast_fu_313_p1;
        src7_addr_reg_532 <= tmp_2_cast_fu_313_p1;
        src_addr_reg_497 <= tmp_2_cast_fu_313_p1;
        tmp_13_cast_reg_492[6 : 3] <= tmp_13_cast_fu_309_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond1_reg_537_pp0_iter1 == 1'b0)) begin
        src2_load_reg_666 <= src2_q0;
        src4_load_reg_676 <= src4_q0;
        src_load_reg_656 <= src_q0;
        tmp_10_1_reg_661 <= tmp_10_1_fu_434_p2;
        tmp_10_3_reg_671 <= tmp_10_3_fu_486_p2;
        tmp_10_5_reg_681 <= tmp_10_5_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond1_reg_537_pp0_iter1 == 1'b0))) begin
        tmp6_reg_686 <= grp_fu_440_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond1_fu_325_p2 == 1'b0))) begin
        tmp_5_reg_546 <= tmp_5_fu_353_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_reg_ppstg_exitcond1_reg_537_pp0_iter2 == 1'b0)) begin
        tmp_7_reg_691 <= {{tmp_s_fu_414_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | (1'b1 == ap_sig_cseq_ST_st7_fsm_2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st7_fsm_2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_168) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_402) begin
        ap_sig_cseq_ST_st7_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_0_ce0 = 1'b1;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_1_ce0 = 1'b1;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_2_ce0 = 1'b1;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_3_ce0 = 1'b1;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_4_ce0 = 1'b1;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_5_ce0 = 1'b1;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_6_ce0 = 1'b1;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_7_ce0 = 1'b1;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it4)) begin
        dst_ce0 = 1'b1;
    end else begin
        dst_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (ap_reg_ppstg_exitcond1_reg_537_pp0_iter3 == 1'b0))) begin
        dst_we0 = 1'b1;
    end else begin
        dst_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        src1_ce0 = 1'b1;
    end else begin
        src1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        src2_ce0 = 1'b1;
    end else begin
        src2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        src3_ce0 = 1'b1;
    end else begin
        src3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        src4_ce0 = 1'b1;
    end else begin
        src4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        src5_ce0 = 1'b1;
    end else begin
        src5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        src6_ce0 = 1'b1;
    end else begin
        src6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        src7_ce0 = 1'b1;
    end else begin
        src7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        src_ce0 = 1'b1;
    end else begin
        src_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond1_fu_325_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(exitcond1_fu_325_p2 == 1'b0) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st7_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_2;
            end
        end
        ap_ST_st7_fsm_2 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_168 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_20 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_402 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

assign dct_coeff_table_0_address0 = tmp_fu_337_p1;

assign dct_coeff_table_1_address0 = tmp_fu_337_p1;

assign dct_coeff_table_2_address0 = tmp_fu_337_p1;

assign dct_coeff_table_3_address0 = tmp_fu_337_p1;

assign dct_coeff_table_4_address0 = tmp_fu_337_p1;

assign dct_coeff_table_5_address0 = tmp_fu_337_p1;

assign dct_coeff_table_6_address0 = tmp_fu_337_p1;

assign dct_coeff_table_7_address0 = tmp_fu_337_p1;

assign dst_address0 = tmp_14_cast_fu_430_p1;

assign dst_d0 = tmp_7_reg_691;

assign exitcond1_fu_325_p2 = ((k_reg_290 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign grp_fu_447_p2 = ap_const_lv29_1000;

assign grp_fu_472_p1 = grp_fu_472_p10;

assign grp_fu_472_p10 = ap_reg_ppstg_dct_coeff_table_0_load_reg_591_pp0_iter2;

assign k_1_fu_331_p2 = (k_reg_290 + ap_const_lv4_1);

assign src1_address0 = src1_addr_reg_502;

assign src2_address0 = src2_addr_reg_507;

assign src3_address0 = src3_addr_reg_512;

assign src4_address0 = src4_addr_reg_517;

assign src5_address0 = src5_addr_reg_522;

assign src6_address0 = src6_addr_reg_527;

assign src7_address0 = src7_addr_reg_532;

assign src_address0 = src_addr_reg_497;

assign tmp1_fu_406_p2 = ($signed(grp_fu_472_p3) + $signed(grp_fu_464_p3));

assign tmp4_fu_410_p2 = ($signed(grp_fu_456_p3) + $signed(tmp6_reg_686));

assign tmp_13_cast_fu_309_p1 = tmp_4_fu_301_p3;

assign tmp_14_cast_fu_430_p1 = ap_reg_ppstg_tmp_5_reg_546_pp0_iter3;

assign tmp_2_cast_fu_313_p1 = tmp_2;

assign tmp_4_fu_301_p3 = {{tmp_21}, {ap_const_lv3_0}};

assign tmp_5_fu_353_p2 = (tmp_13_cast_reg_492 + tmp_cast_fu_349_p1);

assign tmp_cast_fu_349_p1 = k_reg_290;

assign tmp_fu_337_p1 = k_reg_290;

assign tmp_s_fu_414_p2 = (tmp1_fu_406_p2 + tmp4_fu_410_p2);

always @ (posedge ap_clk) begin
    tmp_13_cast_reg_492[2:0] <= 3'b000;
    tmp_13_cast_reg_492[7] <= 1'b0;
end

endmodule //dct_dct_1d
