- name: PMINTENSET
  long_name: "Performance Monitors Interrupt Enable Set register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 32
  arch: armv8-a
  execution_state: aarch32
  is_internal: True

  access_mechanisms:
      - name: mrc
        is_read: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0xe
        crn: 0x9

      - name: mcr
        is_write: True
        coproc: 0xf
        opc1: 0x0
        opc2: 0x1
        crm: 0xe
        crn: 0x9

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: P<n>
            lsb: 0
            msb: 30

          - name: C
            lsb: 31
            msb: 31
