
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003553                       # Number of seconds simulated
sim_ticks                                  3553121058                       # Number of ticks simulated
final_tick                               531563900358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174627                       # Simulator instruction rate (inst/s)
host_op_rate                                   221033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 307162                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885252                       # Number of bytes of host memory used
host_seconds                                 11567.57                       # Real time elapsed on the host
sim_insts                                  2020005031                       # Number of instructions simulated
sim_ops                                    2556816277                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       241408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       325376                       # Number of bytes read from this memory
system.physmem.bytes_read::total               577792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       231040                       # Number of bytes written to this memory
system.physmem.bytes_written::total            231040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1886                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2542                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4514                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1805                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1805                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1585085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67942520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1513036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     91574701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162615343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1585085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1513036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3098121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65024522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65024522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65024522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1585085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67942520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1513036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     91574701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              227639866                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8520675                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3186077                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2594147                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210650                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1320658                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1239478                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340890                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9388                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3284669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17416041                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3186077                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3649119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1135973                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        511111                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611134                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8367215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.578617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.371303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4718096     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254337      3.04%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          264165      3.16%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420473      5.03%     67.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197139      2.36%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          281175      3.36%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189342      2.26%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138629      1.66%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1903859     22.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8367215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.373923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.043974                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3458507                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       465623                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3492474                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29267                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921333                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542524                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          986                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20808637                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3873                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921333                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3631762                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104899                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       136271                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3346693                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       226247                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20063811                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        130996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66751                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28086928                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93553068                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93553068                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10926459                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3448                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1760                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           591641                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865686                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965967                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9929                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       337145                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18808750                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14947292                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6467888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19968628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8367215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786412                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.929716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2903075     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1809250     21.62%     56.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192479     14.25%     70.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       796610      9.52%     80.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       730770      8.73%     88.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406552      4.86%     93.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       369354      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81710      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77415      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8367215                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112686     78.18%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15777     10.95%     89.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15668     10.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12474177     83.45%     83.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198831      1.33%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483683      9.93%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788913      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14947292                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754238                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144131                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009643                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38432580                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25280219                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14520571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15091423                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21021                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742611                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       255155                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921333                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63781                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12899                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18812219                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865686                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965967                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1752                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245177                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14676246                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384084                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2144655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086342                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760571                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14531510                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14520571                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9531646                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27097656                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.704157                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312362                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6499872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212613                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7445882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.653580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2850849     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107077     28.30%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838258     11.26%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420624      5.65%     83.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387939      5.21%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       177708      2.39%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191071      2.57%     93.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98673      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       373683      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7445882                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312362                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091627                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       373683                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25884264                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38546849                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 153460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312362                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852067                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852067                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.173616                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.173616                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65900021                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20135750                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19157912                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8520675                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3066357                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2497032                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205643                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1262589                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1187725                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3062600                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16939670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3066357                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1512184                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3728363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1106931                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        650579                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1498956                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86600                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8338980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.513472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4610617     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325379      3.90%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265891      3.19%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          640479      7.68%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          171961      2.06%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230625      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159147      1.91%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93701      1.12%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1841180     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8338980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359873                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988067                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3195887                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       636926                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3586185                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22843                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        897138                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521385                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          343                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20296471                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        897138                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3429711                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         115098                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       183855                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3370433                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       342736                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19580540                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          371                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137009                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27368174                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91436999                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91436999                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16793757                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10574378                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4146                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2503                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           961761                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1841682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18042                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       299139                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18489619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14667915                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30455                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6369715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19609530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8338980                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2928589     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1788057     21.44%     56.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1146830     13.75%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       861770     10.33%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750861      9.00%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391098      4.69%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333147      4.00%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65952      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72676      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8338980                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86945     69.59%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18931     15.15%     84.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19052     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12187893     83.09%     83.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204639      1.40%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1637      0.01%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467055     10.00%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806691      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14667915                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721450                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             124930                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008517                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37830193                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24863676                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14290538                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14792845                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55907                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       728967                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243595                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        897138                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64868                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8237                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18493773                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1841682                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957090                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2484                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6610                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       241778                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14435137                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374525                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       232776                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2160223                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2033203                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785698                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.694131                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14300613                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14290538                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9292686                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26403096                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677160                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351954                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9841848                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12096672                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6397188                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209041                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7441842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625494                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144647                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2901068     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2056154     27.63%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830651     11.16%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478188      6.43%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379707      5.10%     89.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158853      2.13%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186905      2.51%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92399      1.24%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357917      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7441842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9841848                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12096672                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1826204                       # Number of memory references committed
system.switch_cpus1.commit.loads              1112712                       # Number of loads committed
system.switch_cpus1.commit.membars               1664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1735113                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10902940                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246627                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357917                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25577616                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37885457                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 181695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9841848                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12096672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9841848                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.865760                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.865760                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.155055                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.155055                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64950301                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19729387                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18715105                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                           4532                       # number of replacements
system.l2.tagsinuse                       2045.876436                       # Cycle average of tags in use
system.l2.total_refs                            76862                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6574                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.691816                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            25.848130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.765729                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    532.934250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.114304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    731.294898                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            328.888129                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            400.030996                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012621                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.260222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006403                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.357078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.160590                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.195328                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998963                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3015                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5476                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2700                       # number of Writeback hits
system.l2.Writeback_hits::total                  2700                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3067                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5580                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2510                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3067                       # number of overall hits
system.l2.overall_hits::total                    5580                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1886                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2540                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4512                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1886                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2542                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4514                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1886                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2542                       # number of overall misses
system.l2.overall_misses::total                  4514                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1976065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     87361691                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1849481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    115086675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       206273912                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        87161                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         87161                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1976065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     87361691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1849481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    115173836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        206361073                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1976065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     87361691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1849481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    115173836                       # number of overall miss cycles
system.l2.overall_miss_latency::total       206361073                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9988                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2700                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2700                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4396                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10094                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4396                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10094                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.434162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.457246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.451742                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018868                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.429026                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.453200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.447196                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.429026                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.453200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.447196                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44910.568182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46321.151113                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44035.261905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45309.714567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45716.735816                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 43580.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 43580.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44910.568182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46321.151113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44035.261905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45308.354052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45715.789322                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44910.568182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46321.151113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44035.261905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45308.354052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45715.789322                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1805                       # number of writebacks
system.l2.writebacks::total                      1805                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4512                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4514                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4514                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1724177                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     76421484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1606300                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    100321400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    180073361                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        75981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        75981                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1724177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     76421484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1606300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    100397381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    180149342                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1724177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     76421484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1606300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    100397381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    180149342                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.434162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.457246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.451742                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.429026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.453200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.447196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.429026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.453200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.447196                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39185.840909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40520.405090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38245.238095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39496.614173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39909.876108                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 37990.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37990.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39185.840909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40520.405090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38245.238095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39495.429190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39909.025698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39185.840909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40520.405090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38245.238095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39495.429190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39909.025698                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.027195                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001619890                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1971692.696850                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.027195                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062544                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802928                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611075                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611075                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611075                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2987311                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2987311                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2987311                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2987311                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2987311                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2987311                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611134                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611134                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611134                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50632.389831                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50632.389831                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50632.389831                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50632.389831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50632.389831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50632.389831                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2288803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2288803                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2288803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2288803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2288803                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2288803                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49756.586957                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49756.586957                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49756.586957                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49756.586957                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49756.586957                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49756.586957                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4396                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4652                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              32962.446045                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.195725                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.804275                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.871858                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.128142                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083723                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707198                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707198                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790921                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790921                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790921                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790921                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        11085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        11085                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          165                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11250                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11250                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11250                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11250                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    445753889                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    445753889                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5300438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5300438                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    451054327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    451054327                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    451054327                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    451054327                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094808                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094808                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802171                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802171                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802171                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802171                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010125                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010125                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000233                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40212.349030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40212.349030                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32123.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32123.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40093.717956                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40093.717956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40093.717956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40093.717956                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          926                       # number of writebacks
system.cpu0.dcache.writebacks::total              926                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6741                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6741                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6854                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6854                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4344                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4344                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4396                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4396                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4396                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    112062964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    112062964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1155621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1155621                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    113218585                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    113218585                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    113218585                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    113218585                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002439                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002439                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25797.183241                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25797.183241                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22223.480769                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22223.480769                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25754.910146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25754.910146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25754.910146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25754.910146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.261426                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001670893                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1937467.878143                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.261426                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062919                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822534                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1498904                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1498904                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1498904                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1498904                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1498904                       # number of overall hits
system.cpu1.icache.overall_hits::total        1498904                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2427113                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2427113                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2427113                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2427113                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2427113                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2427113                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1498956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1498956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1498956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1498956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1498956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1498956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46675.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46675.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46675.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46675.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46675.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46675.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2041426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2041426                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2041426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2041426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2041426                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2041426                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47475.023256                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47475.023256                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47475.023256                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47475.023256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47475.023256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47475.023256                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5609                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157700586                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26888.420460                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.614872                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.385128                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.877402                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.122598                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1043853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1043853                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709476                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1899                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1899                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1753329                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1753329                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1753329                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1753329                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          496                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          496                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14780                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    599354707                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    599354707                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     21666366                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     21666366                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    621021073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    621021073                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    621021073                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    621021073                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1058137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1058137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1768109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1768109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1768109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1768109                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013499                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013499                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000699                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000699                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008359                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008359                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008359                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008359                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41959.864674                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41959.864674                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 43682.189516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 43682.189516                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42017.663938                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42017.663938                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42017.663938                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42017.663938                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        11287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        11287                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1774                       # number of writebacks
system.cpu1.dcache.writebacks::total             1774                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8729                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8729                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          442                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          442                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9171                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9171                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5555                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5609                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147331321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147331321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1182943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1182943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    148514264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    148514264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    148514264                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    148514264                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005250                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005250                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26522.290009                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26522.290009                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21906.351852                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21906.351852                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26477.850597                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26477.850597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26477.850597                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26477.850597                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
