// Seed: 3494654037
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  wor   id_4
);
  tri1 id_6 = 1;
  id_7(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_0),
      .id_6(1 < id_2),
      .id_7(1),
      .id_8(id_0)
  );
  integer id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri id_7,
    input wire id_8,
    output wand id_9,
    output tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    output logic id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    output supply1 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input wire id_21,
    output wand id_22
);
  assign id_0 = 1'h0;
  module_0(
      id_0, id_6, id_11, id_6, id_4
  );
  always @(negedge id_20) begin
    id_13 <= 1;
  end
endmodule
