{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526484061916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526484061917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 20:51:01 2018 " "Processing started: Wed May 16 20:51:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526484061917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484061917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcg_platform -c mcg_platform " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcg_platform -c mcg_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484061917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526484062054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526484062054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/design01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/design01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 design01-rtl " "Found design unit 1: design01-rtl" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072212 ""} { "Info" "ISGN_ENTITY_NAME" "1 design01 " "Found entity 1: design01" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072215 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/headers.vhd 1 0 " "Found 1 design units, including 0 entities, in source file design01/synthesis/submodules/headers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 headers " "Found design unit 1: headers" {  } { { "design01/synthesis/submodules/headers.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/headers.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_onchip_memory2_0 " "Found entity 1: design01_onchip_memory2_0" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_test_bench " "Found entity 1: design01_nios2_gen2_0_cpu_test_bench" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: design01_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: design01_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: design01_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: design01_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: design01_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "6 design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: design01_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "7 design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: design01_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "8 design01_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: design01_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "9 design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: design01_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "10 design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "11 design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "12 design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "13 design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: design01_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "14 design01_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: design01_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "15 design01_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: design01_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "16 design01_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: design01_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "17 design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: design01_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "18 design01_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: design01_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "19 design01_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: design01_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "20 design01_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: design01_nios2_gen2_0_cpu_nios2_oci" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""} { "Info" "ISGN_ENTITY_NAME" "21 design01_nios2_gen2_0_cpu " "Found entity 21: design01_nios2_gen2_0_cpu" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0 " "Found entity 1: design01_nios2_gen2_0" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_mux " "Found entity 1: design01_mm_interconnect_0_rsp_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_demux " "Found entity 1: design01_mm_interconnect_0_rsp_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484072348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484072349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_002_default_decode " "Found entity 1: design01_mm_interconnect_0_router_002_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072349 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router_002 " "Found entity 2: design01_mm_interconnect_0_router_002" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484072350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484072350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_default_decode " "Found entity 1: design01_mm_interconnect_0_router_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072351 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router " "Found entity 2: design01_mm_interconnect_0_router" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_mux " "Found entity 1: design01_mm_interconnect_0_cmd_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_demux " "Found entity 1: design01_mm_interconnect_0_cmd_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0 " "Found entity 1: design01_mm_interconnect_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file design01/synthesis/submodules/design01_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_jtag_uart_0_sim_scfifo_w " "Found entity 1: design01_jtag_uart_0_sim_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072368 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_jtag_uart_0_scfifo_w " "Found entity 2: design01_jtag_uart_0_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072368 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_jtag_uart_0_sim_scfifo_r " "Found entity 3: design01_jtag_uart_0_sim_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072368 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_jtag_uart_0_scfifo_r " "Found entity 4: design01_jtag_uart_0_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072368 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_jtag_uart_0 " "Found entity 5: design01_jtag_uart_0" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_irq_mapper " "Found entity 1: design01_irq_mapper" {  } { { "design01/synthesis/submodules/design01_irq_mapper.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "design01/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "design01/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "design01/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "design01/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072383 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "design01/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design01 " "Elaborating entity \"design01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526484072479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0 design01_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"design01_jtag_uart_0\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\"" {  } { { "design01/synthesis/design01.vhd" "jtag_uart_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_w design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w " "Elaborating entity \"design01_jtag_uart_0_scfifo_w\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_w" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "wfifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484072909 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484072909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484072968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484072968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484072968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484073004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484073004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484073062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484073062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484073152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484073152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_r design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r " "Elaborating entity \"design01_jtag_uart_0_scfifo_r\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_r" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "design01_jtag_uart_0_alt_jtag_atlantic" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484073436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484073436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484073436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484073436 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484073436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:my_new_component_0 " "Elaborating entity \"top\" for hierarchy \"top:my_new_component_0\"" {  } { { "design01/synthesis/design01.vhd" "my_new_component_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484073507 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mult8_reg1 top.vhd(130) " "VHDL Signal Declaration warning at top.vhd(130): used explicit default value for signal \"mult8_reg1\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484073612 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mult8_reg2 top.vhd(131) " "VHDL Signal Declaration warning at top.vhd(131): used explicit default value for signal \"mult8_reg2\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484073612 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tol top.vhd(216) " "VHDL Signal Declaration warning at top.vhd(216): used explicit default value for signal \"tol\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484073615 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp1 top.vhd(217) " "Verilog HDL or VHDL warning at top.vhd(217): object \"comp1\" assigned a value but never read" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526484073615 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp2 top.vhd(217) " "Verilog HDL or VHDL warning at top.vhd(217): object \"comp2\" assigned a value but never read" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526484073615 "|design01|top:my_new_component_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1526484079030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0 design01_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"design01_nios2_gen2_0\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\"" {  } { { "design01/synthesis/design01.vhd" "nios2_gen2_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu " "Elaborating entity \"design01_nios2_gen2_0_cpu\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "cpu" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_test_bench design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"design01_nios2_gen2_0_cpu_test_bench\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_test_bench" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_a_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_a" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079599 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484079599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484079639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484079639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_b_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_b" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_debug design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079718 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484079718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_break design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_xbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_itrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dtrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_td_mode design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_pib design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_im design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_avalon_reg design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_ocimem design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_ociram_sp_ram_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"design01_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079871 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484079871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484079909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484079909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_wrapper design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_tck design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_sysclk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "design01_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484079971 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484079971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484079975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_onchip_memory2_0 design01_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"design01_onchip_memory2_0\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\"" {  } { { "design01/synthesis/design01.vhd" "onchip_memory2_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file design01_onchip_memory2_0.hex " "Parameter \"init_file\" = \"design01_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484080231 ""}  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484080231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4h1 " "Found entity 1: altsyncram_u4h1" {  } { { "db/altsyncram_u4h1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_u4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484080271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484080271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4h1 design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated " "Elaborating entity \"altsyncram_u4h1\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0 design01_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"design01_mm_interconnect_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\"" {  } { { "design01/synthesis/design01.vhd" "mm_interconnect_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "my_new_component_0_avalon_slave_0_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router " "Elaborating entity \"design01_mm_interconnect_0_router\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"design01_mm_interconnect_0_router_002\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router_002" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_002_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"design01_mm_interconnect_0_cmd_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_demux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"design01_mm_interconnect_0_cmd_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_mux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"design01_mm_interconnect_0_rsp_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_demux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"design01_mm_interconnect_0_rsp_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_mux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_irq_mapper design01_irq_mapper:irq_mapper " "Elaborating entity \"design01_irq_mapper\" for hierarchy \"design01_irq_mapper:irq_mapper\"" {  } { { "design01/synthesis/design01.vhd" "irq_mapper" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "design01/synthesis/design01.vhd" "rst_controller" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484080903 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult1 fp_mult " "Node instance \"mult1\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 221 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult2 fp_mult " "Node instance \"mult2\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 222 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult3 fp_mult " "Node instance \"mult3\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult4 fp_mult " "Node instance \"mult4\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult4" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 224 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult5 fp_mult " "Node instance \"mult5\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult5" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 225 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult6 fp_mult " "Node instance \"mult6\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult6" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 226 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult7 fp_mult " "Node instance \"mult7\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult7" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 227 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult8 fp_mult " "Node instance \"mult8\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult8" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add1 fp_add " "Node instance \"add1\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 230 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add2 fp_add " "Node instance \"add2\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 231 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add3 fp_add " "Node instance \"add3\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 232 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add4 fp_add " "Node instance \"add4\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add4" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 233 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add5 fp_add " "Node instance \"add5\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add5" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 234 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add6 fp_add " "Node instance \"add6\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add6" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 235 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add7 fp_add " "Node instance \"add7\" instantiates undefined entity \"fp_add\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add7" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 236 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub0 fp_add_and_sub " "Node instance \"add_sub0\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 238 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub1 fp_add_and_sub " "Node instance \"add_sub1\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 239 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub2 fp_add_and_sub " "Node instance \"add_sub2\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 240 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub3 fp_add_and_sub " "Node instance \"add_sub3\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 241 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub4 fp_add_and_sub " "Node instance \"add_sub4\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub4" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 242 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub5 fp_add_and_sub " "Node instance \"add_sub5\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub5" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 243 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080905 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "add_sub6 fp_add_and_sub " "Node instance \"add_sub6\" instantiates undefined entity \"fp_add_and_sub\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "add_sub6" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 244 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "div1 fp_div " "Node instance \"div1\" instantiates undefined entity \"fp_div\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "div1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 246 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_00 fp_mult " "Node instance \"mult_for_alpha_and_beta_00\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_00" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 248 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_01 fp_mult " "Node instance \"mult_for_alpha_and_beta_01\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_01" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 249 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_02 fp_mult " "Node instance \"mult_for_alpha_and_beta_02\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_02" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 250 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_03 fp_mult " "Node instance \"mult_for_alpha_and_beta_03\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_03" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 251 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_04 fp_mult " "Node instance \"mult_for_alpha_and_beta_04\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_04" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 252 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_05 fp_mult " "Node instance \"mult_for_alpha_and_beta_05\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_05" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 253 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mult_for_alpha_and_beta_06 fp_mult " "Node instance \"mult_for_alpha_and_beta_06\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "mult_for_alpha_and_beta_06" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 254 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "counter_component_01 counter " "Node instance \"counter_component_01\" instantiates undefined entity \"counter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "counter_component_01" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 256 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "max_finder_component_01 max_finder " "Node instance \"max_finder_component_01\" instantiates undefined entity \"max_finder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "max_finder_component_01" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 258 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs0 fp_abs " "Node instance \"fp_abs0\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 268 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs1 fp_abs " "Node instance \"fp_abs1\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 269 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs2 fp_abs " "Node instance \"fp_abs2\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 270 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs3 fp_abs " "Node instance \"fp_abs3\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 271 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs4 fp_abs " "Node instance \"fp_abs4\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs4" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 272 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs5 fp_abs " "Node instance \"fp_abs5\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs5" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 273 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fp_abs6 fp_abs " "Node instance \"fp_abs6\" instantiates undefined entity \"fp_abs\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs6" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 274 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1526484080906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vipinsoni/MTP/mcg/mcgOnFPGA/output_files/mcg_platform.map.smsg " "Generated suppressed messages file /home/vipinsoni/MTP/mcg/mcgOnFPGA/output_files/mcg_platform.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484081002 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 39 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 39 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1141 " "Peak virtual memory: 1141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526484081333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 16 20:51:21 2018 " "Processing ended: Wed May 16 20:51:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526484081333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526484081333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526484081333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484081333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 41 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 41 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484081498 ""}
