// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.091000,HLS_SYN_LAT=1575787,HLS_SYN_TPT=none,HLS_SYN_MEM=132,HLS_SYN_DSP=0,HLS_SYN_FF=3771,HLS_SYN_LUT=4641,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state5;
wire   [31:0] B_q0;
reg   [31:0] B_load_reg_155;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire   [31:0] A_q0;
reg   [31:0] A_load_reg_165;
wire    ap_CS_fsm_state10;
reg   [7:0] A_address0;
reg    A_ce0;
reg    A_we0;
reg   [31:0] A_d0;
reg   [7:0] B_address0;
reg    B_ce0;
reg    B_we0;
reg   [31:0] B_d0;
reg   [7:0] sum_address0;
reg    sum_ce0;
reg    sum_we0;
reg   [31:0] sum_d0;
wire   [31:0] sum_q0;
reg   [7:0] sum_s_address0;
reg    sum_s_ce0;
reg    sum_s_we0;
reg   [31:0] sum_s_d0;
wire   [31:0] sum_s_q0;
reg   [15:0] w_address0;
reg    w_ce0;
reg    w_we0;
wire   [31:0] w_q0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready;
wire   [15:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_idle;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready;
wire   [7:0] grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0;
wire   [15:0] grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0;
wire   [7:0] grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1;
wire   [1:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_opcode;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1;
wire   [4:0] grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode;
wire    grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce;
wire    grp_main_Pipeline_loop_2_fu_99_ap_start;
wire    grp_main_Pipeline_loop_2_fu_99_ap_done;
wire    grp_main_Pipeline_loop_2_fu_99_ap_idle;
wire    grp_main_Pipeline_loop_2_fu_99_ap_ready;
wire   [7:0] grp_main_Pipeline_loop_2_fu_99_sum_s_address0;
wire    grp_main_Pipeline_loop_2_fu_99_sum_s_ce0;
wire   [7:0] grp_main_Pipeline_loop_2_fu_99_B_address0;
wire    grp_main_Pipeline_loop_2_fu_99_B_ce0;
wire    grp_main_Pipeline_loop_2_fu_99_B_we0;
wire   [31:0] grp_main_Pipeline_loop_2_fu_99_B_d0;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_idle;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready;
wire   [7:0] grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0;
wire   [15:0] grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0;
wire   [7:0] grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1;
wire   [1:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_opcode;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0;
wire   [31:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1;
wire   [4:0] grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode;
wire    grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce;
wire    grp_main_Pipeline_loop_22_fu_113_ap_start;
wire    grp_main_Pipeline_loop_22_fu_113_ap_done;
wire    grp_main_Pipeline_loop_22_fu_113_ap_idle;
wire    grp_main_Pipeline_loop_22_fu_113_ap_ready;
wire   [7:0] grp_main_Pipeline_loop_22_fu_113_sum_address0;
wire    grp_main_Pipeline_loop_22_fu_113_sum_ce0;
wire   [7:0] grp_main_Pipeline_loop_22_fu_113_A_address0;
wire    grp_main_Pipeline_loop_22_fu_113_A_ce0;
wire    grp_main_Pipeline_loop_22_fu_113_A_we0;
wire   [31:0] grp_main_Pipeline_loop_22_fu_113_A_d0;
wire   [31:0] grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0;
wire   [31:0] grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1;
wire   [1:0] grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_opcode;
wire    grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce;
wire   [31:0] grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0;
wire   [31:0] grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1;
wire    grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0;
wire   [7:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0;
wire   [8:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out_ap_vld;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1;
wire   [4:0] grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode;
wire    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce;
reg    grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_main_Pipeline_loop_2_fu_99_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg;
reg    grp_main_Pipeline_loop_22_fu_113_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln86_fu_130_p2;
wire   [31:0] grp_fu_170_p2;
reg   [31:0] grp_fu_170_p0;
reg   [31:0] grp_fu_170_p1;
reg    grp_fu_170_ce;
wire   [31:0] grp_fu_174_p2;
reg   [31:0] grp_fu_174_p0;
reg   [31:0] grp_fu_174_p1;
reg    grp_fu_174_ce;
wire   [0:0] grp_fu_178_p2;
reg   [31:0] grp_fu_178_p0;
reg   [31:0] grp_fu_178_p1;
reg    grp_fu_178_ce;
reg   [4:0] grp_fu_178_opcode;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_2_fu_99_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_loop_22_fu_113_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg = 1'b0;
end

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(A_d0),
    .q0(A_q0)
);

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
B_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_address0),
    .ce0(B_ce0),
    .we0(B_we0),
    .d0(B_d0),
    .q0(B_q0)
);

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sum_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_address0),
    .ce0(sum_ce0),
    .we0(sum_we0),
    .d0(sum_d0),
    .q0(sum_q0)
);

main_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
sum_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sum_s_address0),
    .ce0(sum_s_ce0),
    .we0(sum_s_we0),
    .d0(sum_s_d0),
    .q0(sum_s_q0)
);

main_w_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 65536 ),
    .AddressWidth( 16 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .we0(w_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0),
    .q0(w_q0)
);

main_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2 grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0),
    .w_we0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0),
    .w_d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_d0),
    .sum_address0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0),
    .sum_ce0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0),
    .sum_we0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0),
    .sum_d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0),
    .sum_s_address0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0),
    .sum_s_ce0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0),
    .sum_s_we0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0),
    .sum_s_d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0),
    .A_we0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0),
    .A_d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0),
    .B_address0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0),
    .B_ce0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0),
    .B_we0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0),
    .B_d0(grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0)
);

main_main_Pipeline_loop_0_loop_1 grp_main_Pipeline_loop_0_loop_1_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start),
    .ap_done(grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done),
    .ap_idle(grp_main_Pipeline_loop_0_loop_1_fu_92_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready),
    .B_address0(grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0),
    .B_ce0(grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0),
    .B_q0(B_q0),
    .w_address0(grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0),
    .w_ce0(grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0),
    .w_q0(w_q0),
    .sum_s_address0(grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0),
    .sum_s_ce0(grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0),
    .sum_s_we0(grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0),
    .sum_s_d0(grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0),
    .grp_fu_170_p_din0(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce),
    .grp_fu_178_p_din0(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0),
    .grp_fu_178_p_din1(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1),
    .grp_fu_178_p_opcode(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode),
    .grp_fu_178_p_dout0(grp_fu_178_p2),
    .grp_fu_178_p_ce(grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce)
);

main_main_Pipeline_loop_2 grp_main_Pipeline_loop_2_fu_99(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_2_fu_99_ap_start),
    .ap_done(grp_main_Pipeline_loop_2_fu_99_ap_done),
    .ap_idle(grp_main_Pipeline_loop_2_fu_99_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_2_fu_99_ap_ready),
    .B_load(B_load_reg_155),
    .sum_s_address0(grp_main_Pipeline_loop_2_fu_99_sum_s_address0),
    .sum_s_ce0(grp_main_Pipeline_loop_2_fu_99_sum_s_ce0),
    .sum_s_q0(sum_s_q0),
    .B_address0(grp_main_Pipeline_loop_2_fu_99_B_address0),
    .B_ce0(grp_main_Pipeline_loop_2_fu_99_B_ce0),
    .B_we0(grp_main_Pipeline_loop_2_fu_99_B_we0),
    .B_d0(grp_main_Pipeline_loop_2_fu_99_B_d0)
);

main_main_Pipeline_loop_0_loop_11 grp_main_Pipeline_loop_0_loop_11_fu_106(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start),
    .ap_done(grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done),
    .ap_idle(grp_main_Pipeline_loop_0_loop_11_fu_106_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready),
    .A_address0(grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0),
    .A_ce0(grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0),
    .A_q0(A_q0),
    .w_address0(grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0),
    .w_ce0(grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0),
    .w_q0(w_q0),
    .sum_address0(grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0),
    .sum_ce0(grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0),
    .sum_we0(grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0),
    .sum_d0(grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0),
    .grp_fu_170_p_din0(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce),
    .grp_fu_178_p_din0(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0),
    .grp_fu_178_p_din1(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1),
    .grp_fu_178_p_opcode(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode),
    .grp_fu_178_p_dout0(grp_fu_178_p2),
    .grp_fu_178_p_ce(grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce)
);

main_main_Pipeline_loop_22 grp_main_Pipeline_loop_22_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_loop_22_fu_113_ap_start),
    .ap_done(grp_main_Pipeline_loop_22_fu_113_ap_done),
    .ap_idle(grp_main_Pipeline_loop_22_fu_113_ap_idle),
    .ap_ready(grp_main_Pipeline_loop_22_fu_113_ap_ready),
    .A_load(A_load_reg_165),
    .sum_address0(grp_main_Pipeline_loop_22_fu_113_sum_address0),
    .sum_ce0(grp_main_Pipeline_loop_22_fu_113_sum_ce0),
    .sum_q0(sum_q0),
    .A_address0(grp_main_Pipeline_loop_22_fu_113_A_address0),
    .A_ce0(grp_main_Pipeline_loop_22_fu_113_A_ce0),
    .A_we0(grp_main_Pipeline_loop_22_fu_113_A_we0),
    .A_d0(grp_main_Pipeline_loop_22_fu_113_A_d0),
    .grp_fu_170_p_din0(grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0),
    .grp_fu_170_p_din1(grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1),
    .grp_fu_170_p_opcode(grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_opcode),
    .grp_fu_170_p_dout0(grp_fu_170_p2),
    .grp_fu_170_p_ce(grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce),
    .grp_fu_174_p_din0(grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0),
    .grp_fu_174_p_din1(grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1),
    .grp_fu_174_p_dout0(grp_fu_174_p2),
    .grp_fu_174_p_ce(grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce)
);

main_main_Pipeline_VITIS_LOOP_83_3 grp_main_Pipeline_VITIS_LOOP_83_3_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready),
    .A_address0(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0),
    .A_ce0(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0),
    .A_q0(A_q0),
    .B_address0(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0),
    .B_ce0(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0),
    .B_q0(B_q0),
    .f_1_out(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out),
    .f_1_out_ap_vld(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out_ap_vld),
    .grp_fu_178_p_din0(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0),
    .grp_fu_178_p_din1(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1),
    .grp_fu_178_p_opcode(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode),
    .grp_fu_178_p_dout0(grp_fu_178_p2),
    .grp_fu_178_p_ce(grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce)
);

main_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_170_p0),
    .din1(grp_fu_170_p1),
    .ce(grp_fu_170_ce),
    .dout(grp_fu_170_p2)
);

main_fmul_32ns_32ns_32_8_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_8_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_174_p0),
    .din1(grp_fu_174_p1),
    .ce(grp_fu_174_ce),
    .dout(grp_fu_174_p2)
);

main_fcmp_32ns_32ns_1_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_4_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_178_p0),
    .din1(grp_fu_178_p1),
    .ce(grp_fu_178_ce),
    .opcode(grp_fu_178_opcode),
    .dout(grp_fu_178_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_0_loop_11_fu_106_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_0_loop_1_fu_92_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_22_fu_113_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_22_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_loop_2_fu_99_ap_ready == 1'b1)) begin
            grp_main_Pipeline_loop_2_fu_99_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_load_reg_165 <= A_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        B_load_reg_155 <= B_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_address0 = grp_main_Pipeline_loop_22_fu_113_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = grp_main_Pipeline_loop_0_loop_11_fu_106_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_ce0 = grp_main_Pipeline_loop_22_fu_113_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_ce0 = grp_main_Pipeline_loop_0_loop_11_fu_106_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_ce0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_d0 = grp_main_Pipeline_loop_22_fu_113_A_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_d0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_d0;
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_we0 = grp_main_Pipeline_loop_22_fu_113_A_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_we0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        B_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        B_address0 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        B_address0 = grp_main_Pipeline_loop_2_fu_99_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        B_address0 = grp_main_Pipeline_loop_0_loop_1_fu_92_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_address0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_address0;
    end else begin
        B_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        B_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        B_ce0 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        B_ce0 = grp_main_Pipeline_loop_2_fu_99_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        B_ce0 = grp_main_Pipeline_loop_0_loop_1_fu_92_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_ce0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_ce0;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        B_d0 = grp_main_Pipeline_loop_2_fu_99_B_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_d0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_d0;
    end else begin
        B_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        B_we0 = grp_main_Pipeline_loop_2_fu_99_B_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        B_we0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_B_we0;
    end else begin
        B_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_loop_22_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_ce = grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_ce = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_170_ce = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_ce;
    end else begin
        grp_fu_170_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_p0 = grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_p0 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_170_p0 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din0;
    end else begin
        grp_fu_170_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_170_p1 = grp_main_Pipeline_loop_22_fu_113_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_170_p1 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_170_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_170_p1 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_170_p_din1;
    end else begin
        grp_fu_170_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_ce = grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_174_ce = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_174_ce = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_ce;
    end else begin
        grp_fu_174_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_p0 = grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_174_p0 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_174_p0 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din0;
    end else begin
        grp_fu_174_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_174_p1 = grp_main_Pipeline_loop_22_fu_113_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_174_p1 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_174_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_174_p1 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_174_p_din1;
    end else begin
        grp_fu_174_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_178_ce = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_178_ce = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_178_ce = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_ce;
    end else begin
        grp_fu_178_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_178_opcode = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_178_opcode = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_178_opcode = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_opcode;
    end else begin
        grp_fu_178_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_178_p0 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_178_p0 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_178_p0 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din0;
    end else begin
        grp_fu_178_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_178_p1 = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_grp_fu_178_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_178_p1 = grp_main_Pipeline_loop_0_loop_11_fu_106_grp_fu_178_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_178_p1 = grp_main_Pipeline_loop_0_loop_1_fu_92_grp_fu_178_p_din1;
    end else begin
        grp_fu_178_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_address0 = grp_main_Pipeline_loop_22_fu_113_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_address0 = grp_main_Pipeline_loop_0_loop_11_fu_106_sum_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_address0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_address0;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_ce0 = grp_main_Pipeline_loop_22_fu_113_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_ce0 = grp_main_Pipeline_loop_0_loop_11_fu_106_sum_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_ce0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_ce0;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_d0 = grp_main_Pipeline_loop_0_loop_11_fu_106_sum_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_d0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_d0;
    end else begin
        sum_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_s_address0 = grp_main_Pipeline_loop_2_fu_99_sum_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_s_address0 = grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_s_address0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_address0;
    end else begin
        sum_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_s_ce0 = grp_main_Pipeline_loop_2_fu_99_sum_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_s_ce0 = grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_s_ce0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_ce0;
    end else begin
        sum_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_s_d0 = grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_s_d0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_d0;
    end else begin
        sum_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sum_s_we0 = grp_main_Pipeline_loop_0_loop_1_fu_92_sum_s_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_s_we0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_s_we0;
    end else begin
        sum_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sum_we0 = grp_main_Pipeline_loop_0_loop_11_fu_106_sum_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        sum_we0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_sum_we0;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_address0 = grp_main_Pipeline_loop_0_loop_11_fu_106_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_address0 = grp_main_Pipeline_loop_0_loop_1_fu_92_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_address0;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        w_ce0 = grp_main_Pipeline_loop_0_loop_11_fu_106_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_ce0 = grp_main_Pipeline_loop_0_loop_1_fu_92_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_ce0;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        w_we0 = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_w_we0;
    end else begin
        w_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_main_Pipeline_loop_0_loop_1_fu_92_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_main_Pipeline_loop_22_fu_113_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_main_Pipeline_loop_0_loop_11_fu_106_ap_done == 1'b0) | (grp_main_Pipeline_loop_2_fu_99_ap_done == 1'b0));
end

assign ap_return = ((icmp_ln86_fu_130_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start = grp_main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2_fu_78_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start = grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_ap_start_reg;

assign grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start = grp_main_Pipeline_loop_0_loop_11_fu_106_ap_start_reg;

assign grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start = grp_main_Pipeline_loop_0_loop_1_fu_92_ap_start_reg;

assign grp_main_Pipeline_loop_22_fu_113_ap_start = grp_main_Pipeline_loop_22_fu_113_ap_start_reg;

assign grp_main_Pipeline_loop_2_fu_99_ap_start = grp_main_Pipeline_loop_2_fu_99_ap_start_reg;

assign icmp_ln86_fu_130_p2 = ((grp_main_Pipeline_VITIS_LOOP_83_3_fu_120_f_1_out != 9'd256) ? 1'b1 : 1'b0);

endmodule //main
