
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212463    0.000578    4.408514 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004379    0.246675    0.179973    4.588488 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.246675    0.000085    4.588573 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.588573   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000799   20.361124 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261124   clock uncertainty
                                  0.000000   20.261124   clock reconvergence pessimism
                                 -0.218217   20.042906   library setup time
                                             20.042906   data required time
---------------------------------------------------------------------------------------------
                                             20.042906   data required time
                                             -4.588573   data arrival time
---------------------------------------------------------------------------------------------
                                             15.454333   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212463    0.000643    4.408580 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003545    0.225726    0.168435    4.577015 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.225726    0.000035    4.577050 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.577050   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000822   20.361147 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261147   clock uncertainty
                                  0.000000   20.261147   clock reconvergence pessimism
                                 -0.215154   20.045992   library setup time
                                             20.045992   data required time
---------------------------------------------------------------------------------------------
                                             20.045992   data required time
                                             -4.577050   data arrival time
---------------------------------------------------------------------------------------------
                                             15.468942   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212464    0.000722    4.408659 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007487    0.215159    0.172219    4.580877 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.215159    0.000182    4.581059 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.581059   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000831   20.363005 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263004   clock uncertainty
                                  0.000000   20.263004   clock reconvergence pessimism
                                 -0.212955   20.050049   library setup time
                                             20.050049   data required time
---------------------------------------------------------------------------------------------
                                             20.050049   data required time
                                             -4.581059   data arrival time
---------------------------------------------------------------------------------------------
                                             15.468990   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212464    0.000786    4.408722 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006381    0.194953    0.165327    4.574049 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.194953    0.000094    4.574143 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.574143   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000817   20.362989 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262991   clock uncertainty
                                  0.000000   20.262991   clock reconvergence pessimism
                                 -0.209194   20.053795   library setup time
                                             20.053795   data required time
---------------------------------------------------------------------------------------------
                                             20.053795   data required time
                                             -4.574143   data arrival time
---------------------------------------------------------------------------------------------
                                             15.479651   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212463    0.000652    4.408589 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004058    0.157332    0.141294    4.549882 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.157332    0.000076    4.549959 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.549959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065972    0.000378   20.362551 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262552   clock uncertainty
                                  0.000000   20.262552   clock reconvergence pessimism
                                 -0.202191   20.060360   library setup time
                                             20.060360   data required time
---------------------------------------------------------------------------------------------
                                             20.060360   data required time
                                             -4.549959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.510401   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000352    4.240556 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036868    0.212463    0.167381    4.407937 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _064_ (net)
                      0.212464    0.000732    4.408669 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003855    0.154188    0.139116    4.547785 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.154188    0.000040    4.547825 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.547825   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000842   20.363014 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263016   clock uncertainty
                                  0.000000   20.263016   clock reconvergence pessimism
                                 -0.201605   20.061409   library setup time
                                             20.061409   data required time
---------------------------------------------------------------------------------------------
                                             20.061409   data required time
                                             -4.547825   data arrival time
---------------------------------------------------------------------------------------------
                                             15.513584   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004143    0.075094    0.027899    4.027899 ^ ena (in)
                                                         ena (net)
                      0.075094    0.000000    4.027899 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.017422    0.214323    0.212305    4.240204 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.214323    0.000346    4.240550 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004845    0.160886    0.114025    4.354575 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.160886    0.000052    4.354626 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003840    0.199053    0.164191    4.518817 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.199053    0.000038    4.518856 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.518856   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000769   20.361094 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261093   clock uncertainty
                                  0.000000   20.261093   clock reconvergence pessimism
                                 -0.210432   20.050661   library setup time
                                             20.050661   data required time
---------------------------------------------------------------------------------------------
                                             20.050661   data required time
                                             -4.518856   data arrival time
---------------------------------------------------------------------------------------------
                                             15.531804   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274066    0.002763    4.792501 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792501   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000600   20.360924 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260923   clock uncertainty
                                  0.000000   20.260923   clock reconvergence pessimism
                                  0.101531   20.362455   library recovery time
                                             20.362455   data required time
---------------------------------------------------------------------------------------------
                                             20.362455   data required time
                                             -4.792501   data arrival time
---------------------------------------------------------------------------------------------
                                             15.569953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274018    0.001899    4.791638 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791638   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000799   20.361124 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261124   clock uncertainty
                                  0.000000   20.261124   clock reconvergence pessimism
                                  0.101540   20.362663   library recovery time
                                             20.362663   data required time
---------------------------------------------------------------------------------------------
                                             20.362663   data required time
                                             -4.791638   data arrival time
---------------------------------------------------------------------------------------------
                                             15.571026   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.273998    0.001414    4.791153 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791153   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000769   20.361094 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261093   clock uncertainty
                                  0.000000   20.261093   clock reconvergence pessimism
                                  0.101544   20.362637   library recovery time
                                             20.362637   data required time
---------------------------------------------------------------------------------------------
                                             20.362637   data required time
                                             -4.791153   data arrival time
---------------------------------------------------------------------------------------------
                                             15.571485   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274104    0.003329    4.793068 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793068   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000831   20.363005 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263004   clock uncertainty
                                  0.000000   20.263004   clock reconvergence pessimism
                                  0.102148   20.365152   library recovery time
                                             20.365152   data required time
---------------------------------------------------------------------------------------------
                                             20.365152   data required time
                                             -4.793068   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572084   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274102    0.003301    4.793040 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793040   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000817   20.362989 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262991   clock uncertainty
                                  0.000000   20.262991   clock reconvergence pessimism
                                  0.102148   20.365137   library recovery time
                                             20.365137   data required time
---------------------------------------------------------------------------------------------
                                             20.365137   data required time
                                             -4.793040   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572099   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274068    0.002791    4.792530 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792530   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065972    0.000378   20.362551 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262552   clock uncertainty
                                  0.000000   20.262552   clock reconvergence pessimism
                                  0.102154   20.364706   library recovery time
                                             20.364706   data required time
---------------------------------------------------------------------------------------------
                                             20.364706   data required time
                                             -4.792530   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572177   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274104    0.003338    4.793077 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793077   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065975    0.000929   20.363102 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263102   clock uncertainty
                                  0.000000   20.263102   clock reconvergence pessimism
                                  0.102148   20.365250   library recovery time
                                             20.365250   data required time
---------------------------------------------------------------------------------------------
                                             20.365250   data required time
                                             -4.793077   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572173   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274112    0.003443    4.793182 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793182   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065976    0.001062   20.363235 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263235   clock uncertainty
                                  0.000000   20.263235   clock reconvergence pessimism
                                  0.102147   20.365383   library recovery time
                                             20.365383   data required time
---------------------------------------------------------------------------------------------
                                             20.365383   data required time
                                             -4.793182   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572200   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274095    0.003200    4.792939 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792939   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000842   20.363014 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263016   clock uncertainty
                                  0.000000   20.263016   clock reconvergence pessimism
                                  0.102150   20.365164   library recovery time
                                             20.365164   data required time
---------------------------------------------------------------------------------------------
                                             20.365164   data required time
                                             -4.792939   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572225   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274110    0.003411    4.793150 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793150   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668   20.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351   20.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065976    0.001046   20.363218 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263220   clock uncertainty
                                  0.000000   20.263220   clock reconvergence pessimism
                                  0.102147   20.365366   library recovery time
                                             20.365366   data required time
---------------------------------------------------------------------------------------------
                                             20.365366   data required time
                                             -4.793150   data arrival time
---------------------------------------------------------------------------------------------
                                             15.572216   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318278    0.001377    4.743221 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.743221   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000608   20.360931 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260931   clock uncertainty
                                  0.000000   20.260931   clock reconvergence pessimism
                                  0.093338   20.354269   library recovery time
                                             20.354269   data required time
---------------------------------------------------------------------------------------------
                                             20.354269   data required time
                                             -4.743221   data arrival time
---------------------------------------------------------------------------------------------
                                             15.611047   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318277    0.001346    4.743189 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.743189   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000586   20.360910 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260910   clock uncertainty
                                  0.000000   20.260910   clock reconvergence pessimism
                                  0.093338   20.354246   library recovery time
                                             20.354246   data required time
---------------------------------------------------------------------------------------------
                                             20.354246   data required time
                                             -4.743189   data arrival time
---------------------------------------------------------------------------------------------
                                             15.611058   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318261    0.000486    4.742330 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.742330   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027827    0.095870    0.047603   20.047604 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000   20.047604 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161551   20.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000371   20.209526 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798   20.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000822   20.361147 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.261147   clock uncertainty
                                  0.000000   20.261147   clock reconvergence pessimism
                                  0.093341   20.354486   library recovery time
                                             20.354486   data required time
---------------------------------------------------------------------------------------------
                                             20.354486   data required time
                                             -4.742330   data arrival time
---------------------------------------------------------------------------------------------
                                             15.612156   slack (MET)



