# Tiny Tapeout project information
project:
  title:        "8-bit SPI"      # Project title
  author:       "Vivek Chiranjit"      # Your name
  discord:      "cj_pat"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This is a 8-bit SPI communication block"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_spi"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_spi.sv"
    - "spi_master_slave.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "SPI input bit0"
  ui[1]: "SPI input bit1"
  ui[2]: "SPI input bit2"
  ui[3]: "SPI input bit3"
  ui[4]: "SPI input bit4"
  ui[5]: "SPI input bit5"
  ui[6]: "SPI input bit6"
  ui[7]: "SPI input bit7"

  # Outputs
  uo[0]: "SPI output bit0"
  uo[1]: "SPI output bit1"
  uo[2]: "SPI output bit2"
  uo[3]: "SPI output bit3"
  uo[4]: "SPI output bit4"
  uo[5]: "SPI output bit5"
  uo[6]: "SPI output bit6"
  uo[7]: "SPI output bit7"

  # Bidirectional pins
  uio[0]: "slave_rx_start"
  uio[1]: "slave_tx_start"
  uio[2]: "dout_miso"
  uio[3]: "cs_bar"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
