mips_core
r32_reg_clr_cls
rf_stage
mips_sys
alu
exec_stage
alu_func_reg_clr_cls
muldiv_ff
ext
reg_array
alu_muxa
alu_muxb
ext_ctl_reg_clr_cls
shifter_tak
pc
wb_mux
pc_gen
pc_gen_ctl_reg_clr_cls
fwd_mux
ctl_FSM
mips_alu
r1_reg_clr_cls
mips_dvc
mips_sys/inst_i_mips_core
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/reg_NextState
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/stmt_1
r32_reg_clr_cls/input_r32_i
rf_stage/input_irq_i
mips_dvc/always_6/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1
mips_core/wire_BUS197
ctl_FSM/always_6/block_1/case_1/block_2/stmt_6
alu_muxa/always_1/block_1/case_1
rf_stage/wire_pc_next
pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1
alu_muxb/always_1/case_1/stmt_1
mips_core/wire_BUS7101
fwd_mux/input_din
exec_stage/wire_BUS476
pc_gen/input_pause
mips_alu/inst_mips_shifter
muldiv_ff/assign_2_res
pc/wire_pc_cls
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_3
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_3
pc_gen/input_pc_prectl
mips_sys/input_pause
rf_stage/inst_i_pc_gen
pc_gen/always_1
ctl_FSM/always_4/if_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen_ctl_reg_clr_cls/input_cls
ext/input_ins_i
ext_ctl_reg_clr_cls/input_cls
ctl_FSM/always_5/block_1/case_1/block_3/if_1
ctl_FSM/always_5/block_1/case_1/block_2
pc_gen/reg_pc_next
pc_gen/always_1/if_1
ctl_FSM/always_5
ext_ctl_reg_clr_cls/input_ext_ctl_i
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
rf_stage/input_pc_i
mips_core/wire_BUS27031
pc/assign_1_pc_cls
wb_mux/always_1/if_1/stmt_2
reg_array/always_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_2
ext/always_1/case_1
ext/reg_res
mips_core/inst_ext_reg
ctl_FSM/reg_id2ra_ctl_cls
r32_reg_clr_cls/always_1
alu_muxb/reg_b_o
mips_dvc/always_5
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1
pc/input_pause
mips_sys/inst_imips_dvc
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
r1_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/always_1
mips_core/wire_BUS117
reg_array/always_1/if_1/block_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
mips_alu/wire_shift_c
mips_alu/assign_1_c
ctl_FSM/always_6/block_1/case_1/block_3/stmt_4
exec_stage/input_rs_i
mips_core/wire_BUS9589
mips_core/inst_iexec_stage
fwd_mux/always_1
r32_reg_clr_cls/always_1/if_1/if_1
alu/input_a
ctl_FSM/always_3/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/reg_pc_prectl
ctl_FSM/input_irq
exec_stage/inst_MIPS_alu
wb_mux/reg_wb_o
alu_muxa/input_rs
mips_core/wire_BUS15471
mips_core/wire_BUS422
mips_core/input_irq_i
shifter_tak/always_1
mips_dvc/always_5/if_1
ctl_FSM/always_3/if_1/case_1
ext/always_1/case_1/stmt_3
ext_ctl_reg_clr_cls/always_1
pc_gen_ctl_reg_clr_cls/always_1/if_1
mips_alu/input_a
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
r1_reg_clr_cls/always_1/if_1
fwd_mux/always_1/case_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1
pc/input_pc_i
pc_gen/assign_1_br_addr
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
rf_stage/inst_reg_bank
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_3/if_1/case_1/stmt_2
ext_ctl_reg_clr_cls/always_1/if_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
pc/inst_pc_latch
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc_gen/input_ctl
ctl_FSM/always_6/block_1
shifter_tak/always_1/case_1/stmt_1
mips_dvc/always_5/if_1/block_2/if_1
ctl_FSM/always_6/block_1/case_1/block_8
alu/always_1
mips_dvc/always_6
rf_stage/inst_MAIN_FSM
exec_stage/wire_BUS468
alu_muxa/always_1/block_1
rf_stage/wire_BUS1013
ext/assign_1_instr25_0
mips_sys/wire_zz_pc_o
rf_stage/wire_id2ra_ctl_cls_o
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
pc/wire_lpause
alu_muxb/always_1/case_1
ctl_FSM/always_4
fwd_mux/always_1/case_1/stmt_3
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
pc_gen/input_imm
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
mips_alu/inst_mips_alu
ctl_FSM/reg_CurrState
alu/always_1/block_1
mips_core/inst_alu_pass0
shifter_tak/reg_shift_out
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
alu/always_1/block_1/case_1
ext_ctl_reg_clr_cls/input_clr
rf_stage/inst_i_ext
pc/wire_pc_o
alu_func_reg_clr_cls/always_1/if_1/if_1
mips_alu/inst_muldiv_ff
alu_muxa/always_1/block_1/case_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
mips_core/inst_alu_pass1
wb_mux/always_1
pc_gen/input_pc
mips_core/inst_rs_reg
r1_reg_clr_cls/input_r1_i
r32_reg_clr_cls/reg_r32_o
mips_core/wire_BUS7219
ctl_FSM/reg_delay_counter
exec_stage/wire_alu_ur_o
ext/input_ctl
reg_array/input_data
mips_alu/wire_alu_c
reg_array/wire_qa
alu_muxb/input_ext
mips_core/inst_wb_mux
mips_core/wire_BUS24839
wb_mux/always_1/if_1
mips_core/wire_BUS7231
mips_core/wire_cop_addr_o
muldiv_ff/wire_res
r1_reg_clr_cls/reg_r1_o
reg_array/always_1
ext/always_1
alu/always_1/block_1/case_1/stmt_3
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_BUS6061
mips_alu/wire_c
reg_array/always_1/if_1/block_1
mips_core/wire_zz_pc_o
alu_func_reg_clr_cls/input_alu_func_i
rf_stage/input_ext_ctl_i
ext/always_1/case_1/stmt_1
ctl_FSM/always_5/block_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
ctl_FSM/always_5/block_1/case_1/block_2/if_1
pc_gen/always_1/if_1/block_1
fwd_mux/reg_dout
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
mips_alu/wire_mul_div_c
rf_stage/wire_rs_o
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
mips_core/inst_iRF_stage
wb_mux/input_alu_i
pc_gen/wire_br_addr
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
r32_reg_clr_cls/always_1/if_1
mips_core/wire_BUS271
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
ctl_FSM/input_id_cmd
ext_ctl_reg_clr_cls/always_1/if_1
alu/input_b
rf_stage/wire_ext_o
pc/inst_pause_latch
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
mips_alu/input_b
alu_muxa/reg_a_o
ctl_FSM/always_3/if_1/case_1/stmt_1
mips_core/input_pause
ctl_FSM/always_6
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/inst_new_pc
ctl_FSM/always_6/block_1/case_1/block_2
r1_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/input_pause
mips_core/wire_NET1572
mips_dvc/always_5/if_1/block_2
exec_stage/inst_i_alu_muxa
mips_dvc/reg_cmd
ext/always_1/case_1/stmt_4
rf_stage/input_wb_din_i
rf_stage/input_id_cmd
alu/reg_alu_out
alu_muxa/always_1
rf_stage/inst_rs_fwd_rs
alu_muxb/always_1
mips_dvc/reg_irq_req_o
exec_stage/input_alu_func
mips_sys/wire_w_irq
exec_stage/inst_i_alu_muxb
reg_array/reg_r_data
mips_alu/input_ctl
exec_stage/input_ext_i
alu_func_reg_clr_cls/always_1
ctl_FSM/always_6/block_1/case_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/input_pause
rf_stage/input_pc_gen_ctl
ctl_FSM/always_3
ext/wire_instr25_0
alu_func_reg_clr_cls/reg_alu_func_o
shifter_tak/always_1/case_1
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_3/if_1/cond
pc_gen/always_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2
mips_alu/assign_1_c/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
mips_alu/assign_1_c/expr_1/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
pc_gen/always_1/if_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
ctl_FSM/always_5/block_1/case_1/cond
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_3/if_1/case_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
