$date
	Wed Apr 16 08:59:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! out [1:0] $end
$var reg 1 " clk $end
$var reg 1 # in_a $end
$var reg 1 $ in_buf1 $end
$var reg 1 % in_buf2 $end
$var reg 1 & in_buf3 $end
$var reg 2 ' out_buf1 [1:0] $end
$var reg 2 ( out_buf2 [1:0] $end
$var reg 1 ) rst $end
$var integer 32 * seed [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 ) rst $end
$var reg 2 + out_r [1:0] $end
$var reg 2 , current_state [1:0] $end
$var reg 2 - next_state [1:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b0 ,
bx +
b11000011110100100110000111010101 *
1)
bx (
bx '
x&
x%
x$
0#
0"
bx !
$end
#5000
b0 !
b0 +
0$
1"
#10000
b1 -
0"
1#
b1 .
0)
#15000
b0 -
0%
1$
b0 '
b1 ,
1"
#20000
b10 -
0"
0#
b10 .
#25000
b1 -
b10 ,
b1 !
b1 +
0&
1%
0$
b0 (
1"
#30000
0"
b11 .
#35000
b10 -
1&
0%
b1 '
b10 !
b10 +
b1 ,
1"
#40000
0"
b100 .
#45000
b1 -
b10 ,
b1 !
b1 +
0&
b1 (
b10 '
1"
#50000
b10 -
0"
1#
b101 .
#55000
1$
b10 (
b1 '
b10 !
b10 +
1"
#60000
0"
b110 .
#65000
1%
b1 (
b10 '
1"
#70000
b1 -
0"
0#
b111 .
#75000
b10 -
1&
0$
b10 (
b1 ,
1"
#80000
0"
b1000 .
#85000
b1 -
b10 ,
b1 !
b1 +
0%
1"
#90000
b10 -
0"
1#
b1001 .
#95000
0&
1$
b1 '
b10 !
b10 +
1"
#100000
0"
b1010 .
#105000
1%
b1 (
b10 '
1"
#110000
0"
b1011 .
#115000
1&
b10 (
1"
#120000
0"
b1100 .
#125000
1"
#130000
0"
b1101 .
#135000
1"
#140000
0"
b1110 .
#145000
1"
#150000
0"
b1111 .
#155000
1"
#160000
b1 -
0"
0#
b10000 .
#165000
b10 -
b1 ,
0$
1"
#170000
0"
b10001 .
#175000
b1 -
0%
b1 !
b1 +
b10 ,
1"
#180000
0"
b10010 .
#185000
b10 -
b1 ,
b10 !
b10 +
0&
b1 '
1"
#190000
b0 -
0"
1#
b10011 .
#195000
b1 -
1$
b1 (
b10 '
b1 !
b1 +
b0 ,
1"
#200000
b0 -
0"
0#
b10100 .
#205000
b0 !
b0 +
1%
0$
b10 (
b1 '
1"
#210000
0"
b10101 .
