

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_m'
================================================================
* Date:           Wed May 21 15:43:58 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.481 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1851|     1851|  18.510 us|  18.510 us|  1850|  1850|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_m  |     1849|     1849|         2|          1|          1|  1849|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     14|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     14|     62|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_72_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln24_fu_66_p2  |      icmp|   0|  0|  12|          11|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          23|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1     |   9|          2|   11|         22|
    |m_fu_40                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |m_fu_40                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  axil_conv2D_Pipeline_loop_m|  return value|
|image_out_address0  |  out|   11|   ap_memory|                    image_out|         array|
|image_out_ce0       |  out|    1|   ap_memory|                    image_out|         array|
|image_out_we0       |  out|    1|   ap_memory|                    image_out|         array|
|image_out_d0        |  out|   32|   ap_memory|                    image_out|         array|
+--------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_out, i64 666, i64 207, i64 1"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_2, i32 0, i32 0, void @empty_12, i32 1, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 0, i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 8 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_1 = load i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 10 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.63ns)   --->   "%icmp_ln24 = icmp_eq  i11 %m_1, i11 1849" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 11 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %m_1, i11 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 12 'add' 'add_ln24' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %loop_i.exitStub" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 13 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %m_1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 14 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i64 0, i64 %zext_ln24" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 15 'getelementptr' 'image_out_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%store_ln25 = store i32 0, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 16 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 %add_ln24, i11 %m" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 18 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln24 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1849, i64 1849, i64 1849" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 20 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%store_ln25 = store i32 0, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:25]   --->   Operation 21 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 22 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                      (alloca           ) [ 010]
specmemcore_ln0        (specmemcore      ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln24             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
m_1                    (load             ) [ 000]
icmp_ln24              (icmp             ) [ 010]
add_ln24               (add              ) [ 000]
br_ln24                (br               ) [ 000]
zext_ln24              (zext             ) [ 000]
image_out_addr         (getelementptr    ) [ 011]
store_ln24             (store            ) [ 000]
specpipeline_ln24      (specpipeline     ) [ 000]
speclooptripcount_ln24 (speclooptripcount) [ 000]
specloopname_ln24      (specloopname     ) [ 000]
store_ln25             (store            ) [ 000]
br_ln24                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="m_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="image_out_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="11" slack="0"/>
<pin id="48" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="11" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln24_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="11" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="m_1_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln24_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln24_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln24_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln24_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="11" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="m_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="98" class="1005" name="image_out_addr_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="1"/>
<pin id="100" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="63" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="63" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="87"><net_src comp="72" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="40" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="94"><net_src comp="88" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="101"><net_src comp="44" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="51" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {1 2 }
 - Input state : 
	Port: axil_conv2D_Pipeline_loop_m : image_out | {}
  - Chain level:
	State 1
		store_ln24 : 1
		m_1 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		br_ln24 : 3
		zext_ln24 : 2
		image_out_addr : 3
		store_ln25 : 4
		store_ln24 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln24_fu_66 |    0    |    12   |
|----------|-----------------|---------|---------|
|    add   |  add_ln24_fu_72 |    0    |    12   |
|----------|-----------------|---------|---------|
|   zext   | zext_ln24_fu_78 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    24   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|image_out_addr_reg_98|   11   |
|       m_reg_88      |   11   |
+---------------------+--------+
|        Total        |   22   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   22   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   22   |   33   |
+-----------+--------+--------+--------+
