// Seed: 1936555072
module module_0 ();
  assign id_0 = id_0;
  type_4(
      1, 1 < 1, id_1
  );
  logic id_2;
  always if (1) id_1 <= id_0;
  type_6(
      1, {id_1{id_1}}
  ); type_7(
      1'b0
  );
  logic id_3;
endmodule
