{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685575639477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685575639477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  1 02:27:19 2023 " "Processing started: Thu Jun  1 02:27:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685575639477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575639477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir_filter -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir_filter -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575639477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685575639864 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1685575639864 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "12 8 " "Parallel compilation is enabled for 12 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1685575639864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/startup_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/startup_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 startup_timer-RTL " "Found design unit 1: startup_timer-RTL" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644773 ""} { "Info" "ISGN_ENTITY_NAME" "1 startup_timer " "Found entity 1: startup_timer" {  } { { "../src/startup_timer.vhd" "" { Text "C:/course_work/src/startup_timer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_34_56mhz/pll_34_56mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_34_56MHz-rtl " "Found design unit 1: pll_34_56MHz-rtl" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz.vhd" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644774 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_34_56MHz " "Found entity 1: pll_34_56MHz" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz.vhd" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_34_56mhz/pll_34_56mhz/pll_34_56mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_34_56mhz/pll_34_56mhz/pll_34_56mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_34_56MHz_0002 " "Found entity 1: pll_34_56MHz_0002" {  } { { "../ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v" "" { Text "C:/course_work/ip/pll_34_56MHz/pll_34_56MHz/pll_34_56MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/clock_divider_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_pulse-RTL " "Found design unit 1: clock_divider_pulse-RTL" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644777 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_pulse " "Found entity 1: clock_divider_pulse" {  } { { "../src/clock_divider_pulse.vhd" "" { Text "C:/course_work/src/clock_divider_pulse.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo_register-RTL " "Found design unit 1: sipo_register-RTL" {  } { { "../libs/rtu/components/sipo_register/src/sipo_register.vhd" "" { Text "C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644778 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo_register " "Found entity 1: sipo_register" {  } { { "../libs/rtu/components/sipo_register/src/sipo_register.vhd" "" { Text "C:/course_work/libs/rtu/components/sipo_register/src/sipo_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/components/piso_register/src/piso_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/rtu/components/piso_register/src/piso_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piso_register-RTL " "Found design unit 1: piso_register-RTL" {  } { { "../libs/rtu/components/piso_register/src/piso_register.vhd" "" { Text "C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644779 ""} { "Info" "ISGN_ENTITY_NAME" "1 piso_register " "Found entity 1: piso_register" {  } { { "../libs/rtu/components/piso_register/src/piso_register.vhd" "" { Text "C:/course_work/libs/rtu/components/piso_register/src/piso_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/sound_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/sound_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sound_master-RTL " "Found design unit 1: sound_master-RTL" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644780 ""} { "Info" "ISGN_ENTITY_NAME" "1 sound_master " "Found entity 1: sound_master" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/ssm2603_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/ssm2603_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssm2603_controller-RTL " "Found design unit 1: ssm2603_controller-RTL" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssm2603_controller " "Found entity 1: ssm2603_controller" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/serializer/src/serializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/serializer/src/serializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serializer-RTL " "Found design unit 1: serializer-RTL" {  } { { "../libs/edi/components/serializer/src/serializer.vhd" "" { Text "C:/course_work/libs/edi/components/serializer/src/serializer.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644782 ""} { "Info" "ISGN_ENTITY_NAME" "1 serializer " "Found entity 1: serializer" {  } { { "../libs/edi/components/serializer/src/serializer.vhd" "" { Text "C:/course_work/libs/edi/components/serializer/src/serializer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/deserializer/src/deserializer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/deserializer/src/deserializer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deserializer-RTL " "Found design unit 1: deserializer-RTL" {  } { { "../libs/edi/components/deserializer/src/deserializer.vhd" "" { Text "C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644783 ""} { "Info" "ISGN_ENTITY_NAME" "1 deserializer " "Found entity 1: deserializer" {  } { { "../libs/edi/components/deserializer/src/deserializer.vhd" "" { Text "C:/course_work/libs/edi/components/deserializer/src/deserializer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-RTL " "Found design unit 1: i2c_master-RTL" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644785 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/procedures.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/procedures.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procedures " "Found design unit 1: procedures" {  } { { "../libs/rtu/pkg/procedures.vhd" "" { Text "C:/course_work/libs/rtu/pkg/procedures.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644786 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 procedures-body " "Found design unit 2: procedures-body" {  } { { "../libs/rtu/pkg/procedures.vhd" "" { Text "C:/course_work/libs/rtu/pkg/procedures.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "../libs/rtu/pkg/functions.vhd" "" { Text "C:/course_work/libs/rtu/pkg/functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644787 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "../libs/rtu/pkg/functions.vhd" "" { Text "C:/course_work/libs/rtu/pkg/functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/rtu/pkg/data_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/rtu/pkg/data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types " "Found design unit 1: data_types" {  } { { "../libs/rtu/pkg/data_types.vhd" "" { Text "C:/course_work/libs/rtu/pkg/data_types.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644788 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "../libs/rtu/pkg/data_types.vhd" "" { Text "C:/course_work/libs/rtu/pkg/data_types.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/pkg/functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions (edi) " "Found design unit 1: functions (edi)" {  } { { "../libs/edi/pkg/functions.vhd" "" { Text "C:/course_work/libs/edi/pkg/functions.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "../libs/edi/pkg/functions.vhd" "" { Text "C:/course_work/libs/edi/pkg/functions.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/libs/edi/pkg/data_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /course_work/libs/edi/pkg/data_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types (edi) " "Found design unit 1: data_types (edi)" {  } { { "../libs/edi/pkg/data_types.vhd" "" { Text "C:/course_work/libs/edi/pkg/data_types.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644790 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_types-body " "Found design unit 2: data_types-body" {  } { { "../libs/edi/pkg/data_types.vhd" "" { Text "C:/course_work/libs/edi/pkg/data_types.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-RTL " "Found design unit 1: main-RTL" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644791 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/src/clock_divider_duty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/src/clock_divider_duty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider_duty-RTL " "Found design unit 1: clock_divider_duty-RTL" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644792 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_duty " "Found entity 1: clock_divider_duty" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_12mhz/pll_12mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_12MHz-rtl " "Found design unit 1: pll_12MHz-rtl" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644794 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_12MHz " "Found entity 1: pll_12MHz" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_12mhz/pll_12mhz/pll_12mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_12mhz/pll_12mhz/pll_12mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_12MHz_0002 " "Found entity 1: pll_12MHz_0002" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_61_44mhz/pll_61_44mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_61_44MHz-rtl " "Found design unit 1: pll_61_44MHz-rtl" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644796 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_61_44MHz " "Found entity 1: pll_61_44MHz" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/course_work/ip/pll_61_44mhz/pll_61_44mhz/pll_61_44mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /course_work/ip/pll_61_44mhz/pll_61_44mhz/pll_61_44mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_61_44MHz_0002 " "Found entity 1: pll_61_44MHz_0002" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685575644797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575644797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685575644824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_lrc_dac main.vhd(28) " "VHDL Signal Declaration warning at main.vhd(28): used implicit default value for signal \"o_lrc_dac\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685575644825 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_lrc_adc main.vhd(29) " "VHDL Signal Declaration warning at main.vhd(29): used implicit default value for signal \"o_lrc_adc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685575644825 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snd_test_bit main.vhd(47) " "Verilog HDL or VHDL warning at main.vhd(47): object \"snd_test_bit\" assigned a value but never read" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685575644825 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lrc main.vhd(51) " "Verilog HDL or VHDL warning at main.vhd(51): object \"lrc\" assigned a value but never read" {  } { { "../src/main.vhd" "" { Text "C:/course_work/src/main.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1685575644825 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_duty clock_divider_duty:CLK_DIVIDER_DUTY " "Elaborating entity \"clock_divider_duty\" for hierarchy \"clock_divider_duty:CLK_DIVIDER_DUTY\"" {  } { { "../src/main.vhd" "CLK_DIVIDER_DUTY" { Text "C:/course_work/src/main.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644831 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clock_divider_duty.vhd(28) " "VHDL Process Statement warning at clock_divider_duty.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644831 "|main|clock_divider_duty:CLK_DIVIDER_DUTY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg clock_divider_duty.vhd(34) " "VHDL Process Statement warning at clock_divider_duty.vhd(34): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clock_divider_duty.vhd" "" { Text "C:/course_work/src/clock_divider_duty.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644831 "|main|clock_divider_duty:CLK_DIVIDER_DUTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_12MHz pll_12MHz:CLK_PLL_SSM " "Elaborating entity \"pll_12MHz\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\"" {  } { { "../src/main.vhd" "CLK_PLL_SSM" { Text "C:/course_work/src/main.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_12MHz_0002 pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst " "Elaborating entity \"pll_12MHz_0002\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\"" {  } { { "../ip/pll_12MHz/pll_12MHz.vhd" "pll_12mhz_inst" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "altera_pll_i" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685575644871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_12MHz:CLK_PLL_SSM\|pll_12MHz_0002:pll_12mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.000000 MHz " "Parameter \"output_clock_frequency0\" = \"12.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644875 ""}  } { { "../ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" "" { Text "C:/course_work/ip/pll_12MHz/pll_12MHz/pll_12MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685575644875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_61_44MHz pll_61_44MHz:CLK_PLL_SOUND_IO " "Elaborating entity \"pll_61_44MHz\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\"" {  } { { "../src/main.vhd" "CLK_PLL_SOUND_IO" { Text "C:/course_work/src/main.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_61_44MHz_0002 pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst " "Elaborating entity \"pll_61_44MHz_0002\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz.vhd" "pll_61_44mhz_inst" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "altera_pll_i" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644885 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1685575644894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_61_44MHz:CLK_PLL_SOUND_IO\|pll_61_44MHz_0002:pll_61_44mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 61.440000 MHz " "Parameter \"output_clock_frequency0\" = \"61.440000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685575644898 ""}  } { { "../ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" "" { Text "C:/course_work/ip/pll_61_44MHz/pll_61_44MHz/pll_61_44MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685575644898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssm2603_controller ssm2603_controller:SSM2603_CONTROLLER " "Elaborating entity \"ssm2603_controller\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\"" {  } { { "../src/main.vhd" "SSM2603_CONTROLLER" { Text "C:/course_work/src/main.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644900 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ssm2603_controller.vhd(95) " "VHDL Process Statement warning at ssm2603_controller.vhd(95): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644901 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_reg ssm2603_controller.vhd(103) " "VHDL Process Statement warning at ssm2603_controller.vhd(103): signal \"state_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644901 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctr_reg ssm2603_controller.vhd(104) " "VHDL Process Statement warning at ssm2603_controller.vhd(104): signal \"ctr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ssm2603_controller.vhd" "" { Text "C:/course_work/src/ssm2603_controller.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644901 "|main|ssm2603_controller:SSM2603_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER " "Elaborating entity \"i2c_master\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\"" {  } { { "../src/ssm2603_controller.vhd" "I2C_MASTER" { Text "C:/course_work/src/ssm2603_controller.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\|serializer:SERIALIZER_SADDR " "Elaborating entity \"serializer\" for hierarchy \"ssm2603_controller:SSM2603_CONTROLLER\|i2c_master:I2C_MASTER\|serializer:SERIALIZER_SADDR\"" {  } { { "../libs/edi/components/i2c_master/src/i2c_master.vhd" "SERIALIZER_SADDR" { Text "C:/course_work/libs/edi/components/i2c_master/src/i2c_master.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_master sound_master:SOUND_IO " "Elaborating entity \"sound_master\" for hierarchy \"sound_master:SOUND_IO\"" {  } { { "../src/main.vhd" "SOUND_IO" { Text "C:/course_work/src/main.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst sound_master.vhd(89) " "VHDL Process Statement warning at sound_master.vhd(89): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685575644920 "|main|sound_master:SOUND_IO"}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "31 15 downto 0 sound_master.vhd(140) " "VHDL error at sound_master.vhd(140): left bound (31) of slice must belong to range (15 downto 0) of corresponding object" {  } { { "../src/sound_master.vhd" "" { Text "C:/course_work/src/sound_master.vhd" 140 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1685575644921 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sound_master:SOUND_IO " "Can't elaborate user hierarchy \"sound_master:SOUND_IO\"" {  } { { "../src/main.vhd" "SOUND_IO" { Text "C:/course_work/src/main.vhd" 93 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685575644921 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685575645057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  1 02:27:25 2023 " "Processing ended: Thu Jun  1 02:27:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685575645057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685575645057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685575645057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575645057 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 12 s " "Quartus Prime Flow was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685575645612 ""}
