FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
==============
OpenRISC Linux
==============

This is a port of Linux to the OpenRISC class of microprocessors; the initial
target architecture, specifically, is the 32-bit OpenRISC 1000 family (or1k).

For information about OpenRISC processors and ongoing development:

	=======		=============================
	website		https://openrisc.io
	email		openrisc@lists.librecores.org
	=======		=============================

---------------------------------------------------------------------

Build instructions for OpenRISC toolchain and Linux
===================================================

In order to build and run Linux for OpenRISC, you'll need at least a basic
toolchain and, perhaps, the architectural simulator.  Steps to get these bits
in place are outlined here.

1) Toolchain

Toolchain binaries can be obtained from openrisc.io or our github releases page.
Instructions for building the different toolchains can be found on openrisc.io
/* bench 17315.0.0 76598e941599 */
/* bench 17315.0.1 0373b0d45913 */
/* bench 17315.0.2 9c3c329ab9c0 */
/* bench 17315.0.3 b90e49d45173 */
/* bench 17315.0.4 d7656d956ff7 */
	binaries	https://github.com/openrisc/or1k-gcc/releases
	toolchains	https://openrisc.io/software
	building	https://github.com/stffrdhrn/or1k-toolchain-build
	==========	=================================================

2) Building

Build the Linux kernel as usual::

	make ARCH=openrisc CROSS_COMPILE="or1k-linux-" defconfig
	make ARCH=openrisc CROSS_COMPILE="or1k-linux-"

3) Running on FPGA (optional)

The OpenRISC community typically uses FuseSoC to manage building and programming
an SoC into an FPGA.  The below is an example of programming a De0 Nano
development board with the OpenRISC SoC.  During the build FPGA RTL is code
downloaded from the FuseSoC IP cores repository and built using the FPGA vendor
tools.  Binaries are loaded onto the board with openocd.

::

	git clone https://github.com/olofk/fusesoc
	cd fusesoc
	sudo pip install -e .

	fusesoc init
	fusesoc build de0_nano
	fusesoc pgm de0_nano

	openocd -f interface/altera-usb-blaster.cfg \
		-f board/or1k_generic.cfg
/* bench 22182.0.0 ae20ae6875d9 */
/* bench 22182.0.1 d183ebd885e5 */
/* bench 22182.0.2 470ca584b620 */
/* bench 22182.0.3 724c72f20839 */
/* bench 22182.0.4 726172c469b9 */
/* bench 22182.0.5 e33a03806d7e */
/* bench 22182.0.6 a1f9e833b2a2 */
	telnet localhost 4444
	> init
	> halt; load_image vmlinux ; reset

4) Running on a Simulator (optional)

QEMU is a processor emulator which we recommend for simulating the OpenRISC
platform.  Please follow the OpenRISC instructions on the QEMU website to get
Linux running on QEMU.  You can build QEMU yourself, but your Linux distribution
/* bench 4435.1.0 08c34e28bf4d */
/* bench 4435.1.1 8d6197083b1b */
/* bench 4435.1.2 1ec92be4db7e */
/* bench 4435.1.3 acd519b2d6a9 */
/* bench 4435.1.4 bfb3c3fee0c9 */
/* bench 4435.1.5 34603078bfb1 */
/* bench 4435.1.6 a1fb9bb57d76 */
/* bench 4435.1.7 5d78890dd9d2 */
/* bench 4435.1.8 732ae3afbc89 */
/* bench 4435.1.9 a9e19156fd21 */
/* bench 4435.1.10 e32abdeed3dc */
/* bench 4435.1.11 f18bccd44652 */
/* bench 4435.1.12 153f216044e2 */

	=============	======================================================
	qemu openrisc	https://wiki.qemu.org/Documentation/Platforms/OpenRISC
	=============	======================================================

---------------------------------------------------------------------

Terminology
===========

In the code, the following particles are used on symbols to limit the scope
to more or less specific processor implementations:

========= =======================================
openrisc: the OpenRISC class of processors
or1k:     the OpenRISC 1000 family of processors
or1200:   the OpenRISC 1200 processor
/* bench 6244.0.0 c3b33a4f4243 */
/* bench 6244.0.1 8fbbba7a4590 */
/* bench 6244.0.2 008f66d8b789 */
/* bench 6244.0.3 1543439a4998 */
/* bench 6244.0.4 0a3f8df54406 */
/* bench 6244.0.5 354c663efd2b */
/* bench 6244.0.6 2f72e360ac51 */
/* bench 6244.0.7 b61a61191c27 */
/* bench 7898.0.0 6df4007f05b7 */
/* bench 7898.0.1 251ae73b3d3f */
/* bench 7898.0.2 6a965fb080f7 */
/* bench 7898.0.3 8b8dade8314b */
/* bench 6244.0.8 ad10a31a2f22 */
/* bench 6244.0.9 51ee7126bbf9 */
/* bench 6244.0.10 e56dd03634f4 */
/* bench 6244.0.11 761a08fdf666 */
/* bench 6244.0.12 a5b948af805c */
---------------------------------------------------------------------

History
========

18-11-2003	Matjaz Breskvar (phoenix@bsemi.com)
	initial port of linux to OpenRISC/or32 architecture.
        all the core stuff is implemented and seams usable.

08-12-2003	Matjaz Breskvar (phoenix@bsemi.com)
	complete change of TLB miss handling.
	rewrite of exceptions handling.
	fully functional sash-3.6 in default initrd.
	a much improved version with changes all around.

10-04-2004	Matjaz Breskvar (phoenix@bsemi.com)
	alot of bugfixes all over.
	ethernet support, functional http and telnet servers.
	running many standard linux apps.

26-06-2004	Matjaz Breskvar (phoenix@bsemi.com)
	port to 2.6.x

30-11-2004	Matjaz Breskvar (phoenix@bsemi.com)
	lots of bugfixes and enhancments.
	added opencores framebuffer driver.

09-10-2010    Jonas Bonn (jonas@southpole.se)
	major rewrite to bring up to par with upstream Linux 2.6.36
