Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan  4 21:58:24 2020
| Host         : banana running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.624        0.000                      0                15111        0.016        0.000                      0                15111        4.020        0.000                       0                  6368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.624        0.000                      0                15111        0.016        0.000                      0                15111        4.020        0.000                       0                  6368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[33][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 1.850ns (20.559%)  route 7.149ns (79.441%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.976    12.008    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X67Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[33][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X67Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[33][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X67Y49         FDRE (Setup_fdre_C_D)       -0.067    12.631    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[33][3]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[41][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 1.850ns (20.559%)  route 7.149ns (79.441%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.976    12.008    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X66Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[41][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X66Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[41][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X66Y49         FDRE (Setup_fdre_C_D)       -0.031    12.667    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[41][3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 1.850ns (20.690%)  route 7.091ns (79.310%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.919    11.950    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[20][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X64Y49         FDRE (Setup_fdre_C_D)       -0.081    12.617    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[20][3]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[37][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 1.850ns (20.690%)  route 7.091ns (79.310%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.919    11.950    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X65Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[37][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X65Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[37][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)       -0.081    12.617    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[37][3]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[27][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.850ns (20.868%)  route 7.015ns (79.132%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.842    11.874    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.554    12.733    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X57Y45         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[27][3]/C
                         clock pessimism              0.115    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)       -0.081    12.613    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[27][3]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[29][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 1.850ns (20.809%)  route 7.041ns (79.191%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.868    11.900    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X68Y46         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[29][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X68Y46         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[29][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X68Y46         FDRE (Setup_fdre_C_D)       -0.058    12.640    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[29][3]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[17][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 1.850ns (20.857%)  route 7.020ns (79.143%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.847    11.879    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X67Y47         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[17][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X67Y47         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[17][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X67Y47         FDRE (Setup_fdre_C_D)       -0.067    12.631    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[17][3]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[40][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 1.850ns (20.870%)  route 7.014ns (79.130%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.842    11.873    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X67Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[40][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X67Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[40][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X67Y48         FDRE (Setup_fdre_C_D)       -0.061    12.637    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[40][3]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[24][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 1.850ns (20.871%)  route 7.014ns (79.129%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.841    11.873    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[24][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[24][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)       -0.061    12.637    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[24][3]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 1.850ns (20.921%)  route 6.993ns (79.079%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.715     3.009    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X64Y54         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/key_round_reg[2]/Q
                         net (fo=185, routed)         1.080     4.545    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/sel0[4]
    SLICE_X71Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10/O
                         net (fo=48, routed)          1.791     6.461    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cstate[1]_i_10_n_0
    SLICE_X86Y66         LUT6 (Prop_lut6_I2_O)        0.124     6.585 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26/O
                         net (fo=1, routed)           0.000     6.585    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][26]_i_26_n_0
    SLICE_X86Y66         MUXF7 (Prop_muxf7_I0_O)      0.209     6.794 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11/O
                         net (fo=33, routed)          1.936     8.729    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[43][26]_i_11_n_0
    SLICE_X68Y47         LUT6 (Prop_lut6_I3_O)        0.297     9.026 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24/O
                         net (fo=1, routed)           0.000     9.026    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W[43][3]_i_24_n_0
    SLICE_X68Y47         MUXF7 (Prop_muxf7_I1_O)      0.217     9.243 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8/O
                         net (fo=1, routed)           0.703     9.946    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s_box_inferred__1/W_reg[43][3]_i_8_n_0
    SLICE_X67Y47         LUT6 (Prop_lut6_I4_O)        0.299    10.245 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3/O
                         net (fo=5, routed)           0.663    10.908    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_3_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.124    11.032 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1/O
                         net (fo=40, routed)          0.820    11.852    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[43][3]_i_1_n_0
    SLICE_X65Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        1.558    12.738    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X65Y48         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[13][3]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)       -0.081    12.617    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[13][3]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.613%)  route 0.181ns (49.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.558     0.894    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X48Y37         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[11][6]/Q
                         net (fo=1, routed)           0.181     1.216    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[11]__0[6]
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext[10][6]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext[10][6]_i_1_n_0
    SLICE_X51Y39         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.823     1.189    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X51Y39         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[10][6]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0e_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.365%)  route 0.155ns (40.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.552     0.888    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X49Y62         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0e_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0e_reg[3][1]/Q
                         net (fo=1, routed)           0.155     1.170    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0e_reg[3]__0[1]
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.098     1.268 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher[3][1]_i_1/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher[3][1]_i_1_n_0
    SLICE_X51Y62         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.816     1.182    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X51Y62         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[3][1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.092     1.239    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (56.979%)  route 0.171ns (43.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X52Y36         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][4]/Q
                         net (fo=2, routed)           0.171     1.189    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13]__0[4]
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.099     1.288 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple[13][4]_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/p_13_out[4]
    SLICE_X49Y35         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.824     1.190    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X49Y35         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[13][4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y35         FDRE (Hold_fdre_C_D)         0.091     1.246    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_triple_reg[13][4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.281ns (64.627%)  route 0.154ns (35.373%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.548     0.884    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X48Y68         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[35]/Q
                         net (fo=1, routed)           0.154     1.178    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/plaintext_part2[3]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.223 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata[28]_i_4_n_0
    SLICE_X50Y68         MUXF7 (Prop_muxf7_I0_O)      0.073     1.296 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.296    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_2_n_0
    SLICE_X50Y68         MUXF8 (Prop_muxf8_I0_O)      0.022     1.318 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/reg_data_out__0[28]
    SLICE_X50Y68         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.811     1.177    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y68         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.134     1.276    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.822%)  route 0.220ns (54.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.554     0.890    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X51Y35         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][2]/Q
                         net (fo=39, routed)          0.220     1.250    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13]_4[2]
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.295 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext[15][2]_i_1/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext[2]
    SLICE_X48Y33         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.822     1.188    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X48Y33         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[15][2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.092     1.245    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.184%)  route 0.249ns (63.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X51Y33         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13][5]/Q
                         net (fo=39, routed)          0.249     1.278    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_reg[13]_4[5]
    SLICE_X47Y34         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.823     1.189    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/s00_axi_aclk
    SLICE_X47Y34         FDRE                                         r  design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][6]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_i/AES_encrypt_0/inst/AES_encrypt_v1_0_S00_AXI_inst/nolabel_line544/plaintext_double_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.066%)  route 0.239ns (62.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.551     0.887    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X48Y65         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher_reg[4][0]/Q
                         net (fo=38, routed)          0.239     1.267    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/p_16_out[88]
    SLICE_X50Y66         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.813     1.179    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X50Y66         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[39]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y66         FDRE (Hold_fdre_C_D)         0.063     1.207    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/plaintext_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher3_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0d_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.517%)  route 0.241ns (56.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.553     0.889    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X49Y61         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher3_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher3_reg[0][6]/Q
                         net (fo=4, routed)           0.241     1.271    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher3_reg[0]__0[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.316 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0d[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/p_34_out[6]
    SLICE_X51Y60         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0d_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.818     1.184    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0d_reg[0][6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.107     1.256    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0d_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.265%)  route 0.207ns (49.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.584     0.920    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y49         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=2, routed)           0.207     1.290    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/Q[11]
    SLICE_X59Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.335 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[0][11]_i_1/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W[0][11]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.848     1.214    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X59Y51         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[0][11]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.091     1.275    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/W_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher1_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0b_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.994%)  route 0.237ns (56.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.550     0.886    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X51Y61         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher1_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher1_reg[0][5]/Q
                         net (fo=3, routed)           0.237     1.263    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher1_reg[0]__0[5]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.308 r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0b[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/p_80_out[5]
    SLICE_X48Y61         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0b_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6368, routed)        0.822     1.188    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/s00_axi_aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0b_reg[0][5]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y61         FDRE (Hold_fdre_C_D)         0.092     1.245    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/nolabel_line543/cipher0b_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X43Y93    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y76    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y76    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y76    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y76    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y93    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y79    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y79    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y79    design_1_i/AES_decrypt_0/inst/AES_decrypt_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



