;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* BLE */
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 3
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__AGC_GAIN_COMP_1 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_1
BLE_cy_m0s8_ble__AGC_GAIN_COMP_2 EQU CYREG_BLE_BLERD_AGC_GAIN_COMP_2
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR_DLE
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR_DLE EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR_DLE
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PA_ADDR_H EQU CYREG_BLE_BLELL_DEV_PA_ADDR_H
BLE_cy_m0s8_ble__DEV_PA_ADDR_L EQU CYREG_BLE_BLELL_DEV_PA_ADDR_L
BLE_cy_m0s8_ble__DEV_PA_ADDR_M EQU CYREG_BLE_BLELL_DEV_PA_ADDR_M
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_MEM_BASE_ADDR EQU CYREG_BLE_BLELL_ENC_MEM_BASE_ADDR
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LE_RF_TEST_MODE_EXT EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE_EXT
BLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_CONTROL EQU CYREG_BLE_BLELL_LL_CONTROL
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PA_RSSI_NEW EQU CYREG_BLE_BLERD_PA_RSSI_NEW
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE0 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE0
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE1 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE1
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE2 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE2
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE3 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE3
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE4 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE4
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE5 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE5
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE6 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE6
BLE_cy_m0s8_ble__RSLV_LIST_ENABLE7 EQU CYREG_BLE_BLELL_RSLV_LIST_ENABLE7
BLE_cy_m0s8_ble__RSLV_LIST_PEER_IDNTT_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_IDNTT_BASE_ADDR
BLE_cy_m0s8_ble__RSLV_LIST_PEER_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_PEER_RPA_BASE_ADDR
BLE_cy_m0s8_ble__RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_RCVD_INIT_RPA_BASE_ADDR
BLE_cy_m0s8_ble__RSLV_LIST_TX_INIT_RPA_BASE_ADDR EQU CYREG_BLE_BLELL_RSLV_LIST_TX_INIT_RPA_BASE_ADDR
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* ENA */
ENA__0__DR EQU CYREG_GPIO_PRT1_DR
ENA__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ENA__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ENA__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ENA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ENA__0__HSIOM_MASK EQU 0x0000000F
ENA__0__HSIOM_SHIFT EQU 0
ENA__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENA__0__INTR EQU CYREG_GPIO_PRT1_INTR
ENA__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENA__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ENA__0__MASK EQU 0x01
ENA__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
ENA__0__OUT_SEL_SHIFT EQU 0
ENA__0__OUT_SEL_VAL EQU -1
ENA__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENA__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENA__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENA__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENA__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENA__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENA__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENA__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENA__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENA__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENA__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENA__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENA__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENA__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENA__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENA__0__PC EQU CYREG_GPIO_PRT1_PC
ENA__0__PC2 EQU CYREG_GPIO_PRT1_PC2
ENA__0__PORT EQU 1
ENA__0__PS EQU CYREG_GPIO_PRT1_PS
ENA__0__SHIFT EQU 0
ENA__DR EQU CYREG_GPIO_PRT1_DR
ENA__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
ENA__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
ENA__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
ENA__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENA__INTR EQU CYREG_GPIO_PRT1_INTR
ENA__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
ENA__INTSTAT EQU CYREG_GPIO_PRT1_INTR
ENA__MASK EQU 0x01
ENA__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ENA__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ENA__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ENA__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ENA__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ENA__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ENA__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ENA__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ENA__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ENA__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ENA__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ENA__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ENA__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ENA__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ENA__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ENA__PC EQU CYREG_GPIO_PRT1_PC
ENA__PC2 EQU CYREG_GPIO_PRT1_PC2
ENA__PORT EQU 1
ENA__PS EQU CYREG_GPIO_PRT1_PS
ENA__SHIFT EQU 0

/* ENB */
ENB__0__DR EQU CYREG_GPIO_PRT0_DR
ENB__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENB__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENB__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENB__0__HSIOM_MASK EQU 0x00000F00
ENB__0__HSIOM_SHIFT EQU 8
ENB__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENB__0__INTR EQU CYREG_GPIO_PRT0_INTR
ENB__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENB__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENB__0__MASK EQU 0x04
ENB__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ENB__0__OUT_SEL_SHIFT EQU 4
ENB__0__OUT_SEL_VAL EQU -1
ENB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENB__0__PC EQU CYREG_GPIO_PRT0_PC
ENB__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ENB__0__PORT EQU 0
ENB__0__PS EQU CYREG_GPIO_PRT0_PS
ENB__0__SHIFT EQU 2
ENB__DR EQU CYREG_GPIO_PRT0_DR
ENB__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENB__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENB__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENB__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENB__INTR EQU CYREG_GPIO_PRT0_INTR
ENB__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENB__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENB__MASK EQU 0x04
ENB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENB__PC EQU CYREG_GPIO_PRT0_PC
ENB__PC2 EQU CYREG_GPIO_PRT0_PC2
ENB__PORT EQU 0
ENB__PS EQU CYREG_GPIO_PRT0_PS
ENB__SHIFT EQU 2

/* IN1 */
IN1__0__DR EQU CYREG_GPIO_PRT0_DR
IN1__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN1__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN1__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IN1__0__HSIOM_MASK EQU 0x000000F0
IN1__0__HSIOM_SHIFT EQU 4
IN1__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN1__0__INTR EQU CYREG_GPIO_PRT0_INTR
IN1__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN1__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN1__0__MASK EQU 0x02
IN1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN1__0__PC EQU CYREG_GPIO_PRT0_PC
IN1__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IN1__0__PORT EQU 0
IN1__0__PS EQU CYREG_GPIO_PRT0_PS
IN1__0__SHIFT EQU 1
IN1__DR EQU CYREG_GPIO_PRT0_DR
IN1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN1__INTR EQU CYREG_GPIO_PRT0_INTR
IN1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN1__MASK EQU 0x02
IN1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN1__PC EQU CYREG_GPIO_PRT0_PC
IN1__PC2 EQU CYREG_GPIO_PRT0_PC2
IN1__PORT EQU 0
IN1__PS EQU CYREG_GPIO_PRT0_PS
IN1__SHIFT EQU 1

/* IN2 */
IN2__0__DR EQU CYREG_GPIO_PRT0_DR
IN2__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN2__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN2__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IN2__0__HSIOM_MASK EQU 0x0000F000
IN2__0__HSIOM_SHIFT EQU 12
IN2__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN2__0__INTR EQU CYREG_GPIO_PRT0_INTR
IN2__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN2__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN2__0__MASK EQU 0x08
IN2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN2__0__PC EQU CYREG_GPIO_PRT0_PC
IN2__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IN2__0__PORT EQU 0
IN2__0__PS EQU CYREG_GPIO_PRT0_PS
IN2__0__SHIFT EQU 3
IN2__DR EQU CYREG_GPIO_PRT0_DR
IN2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN2__INTR EQU CYREG_GPIO_PRT0_INTR
IN2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN2__MASK EQU 0x08
IN2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN2__PC EQU CYREG_GPIO_PRT0_PC
IN2__PC2 EQU CYREG_GPIO_PRT0_PC2
IN2__PORT EQU 0
IN2__PS EQU CYREG_GPIO_PRT0_PS
IN2__SHIFT EQU 3

/* IN3 */
IN3__0__DR EQU CYREG_GPIO_PRT0_DR
IN3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IN3__0__HSIOM_MASK EQU 0x000F0000
IN3__0__HSIOM_SHIFT EQU 16
IN3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN3__0__INTR EQU CYREG_GPIO_PRT0_INTR
IN3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN3__0__MASK EQU 0x10
IN3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN3__0__PC EQU CYREG_GPIO_PRT0_PC
IN3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IN3__0__PORT EQU 0
IN3__0__PS EQU CYREG_GPIO_PRT0_PS
IN3__0__SHIFT EQU 4
IN3__DR EQU CYREG_GPIO_PRT0_DR
IN3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN3__INTR EQU CYREG_GPIO_PRT0_INTR
IN3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN3__MASK EQU 0x10
IN3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN3__PC EQU CYREG_GPIO_PRT0_PC
IN3__PC2 EQU CYREG_GPIO_PRT0_PC2
IN3__PORT EQU 0
IN3__PS EQU CYREG_GPIO_PRT0_PS
IN3__SHIFT EQU 4

/* IN4 */
IN4__0__DR EQU CYREG_GPIO_PRT0_DR
IN4__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN4__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN4__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IN4__0__HSIOM_MASK EQU 0x00F00000
IN4__0__HSIOM_SHIFT EQU 20
IN4__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN4__0__INTR EQU CYREG_GPIO_PRT0_INTR
IN4__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN4__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN4__0__MASK EQU 0x20
IN4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN4__0__PC EQU CYREG_GPIO_PRT0_PC
IN4__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IN4__0__PORT EQU 0
IN4__0__PS EQU CYREG_GPIO_PRT0_PS
IN4__0__SHIFT EQU 5
IN4__DR EQU CYREG_GPIO_PRT0_DR
IN4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IN4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IN4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IN4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN4__INTR EQU CYREG_GPIO_PRT0_INTR
IN4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IN4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IN4__MASK EQU 0x20
IN4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IN4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IN4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IN4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IN4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IN4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IN4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IN4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IN4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IN4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IN4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IN4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IN4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IN4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IN4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IN4__PC EQU CYREG_GPIO_PRT0_PC
IN4__PC2 EQU CYREG_GPIO_PRT0_PC2
IN4__PORT EQU 0
IN4__PS EQU CYREG_GPIO_PRT0_PS
IN4__SHIFT EQU 5

/* red */
red__0__DR EQU CYREG_GPIO_PRT0_DR
red__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
red__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
red__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
red__0__HSIOM_MASK EQU 0x0000000F
red__0__HSIOM_SHIFT EQU 0
red__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
red__0__INTR EQU CYREG_GPIO_PRT0_INTR
red__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
red__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
red__0__MASK EQU 0x01
red__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
red__0__OUT_SEL_SHIFT EQU 0
red__0__OUT_SEL_VAL EQU 1
red__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
red__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
red__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
red__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
red__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
red__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
red__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
red__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
red__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
red__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
red__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
red__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
red__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
red__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
red__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
red__0__PC EQU CYREG_GPIO_PRT0_PC
red__0__PC2 EQU CYREG_GPIO_PRT0_PC2
red__0__PORT EQU 0
red__0__PS EQU CYREG_GPIO_PRT0_PS
red__0__SHIFT EQU 0
red__DR EQU CYREG_GPIO_PRT0_DR
red__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
red__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
red__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
red__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
red__INTR EQU CYREG_GPIO_PRT0_INTR
red__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
red__INTSTAT EQU CYREG_GPIO_PRT0_INTR
red__MASK EQU 0x01
red__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
red__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
red__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
red__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
red__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
red__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
red__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
red__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
red__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
red__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
red__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
red__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
red__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
red__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
red__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
red__PC EQU CYREG_GPIO_PRT0_PC
red__PC2 EQU CYREG_GPIO_PRT0_PC2
red__PORT EQU 0
red__PS EQU CYREG_GPIO_PRT0_PS
red__SHIFT EQU 0

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* LED_PWM */
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL2
LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LED_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LED_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK2
LED_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LED_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
LED_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LED_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LED_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LED_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LED_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
LED_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
LED_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LED_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST2
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST2
LED_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A02
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A12
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D02
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D12
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F02
LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F12
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A2
LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A02
LED_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A12
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D2
LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D02
LED_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D12
LED_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F2
LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F02
LED_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F12
LED_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
LED_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2

/* LEFT_MOTOR */
LEFT_MOTOR_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
LEFT_MOTOR_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
LEFT_MOTOR_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
LEFT_MOTOR_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
LEFT_MOTOR_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
LEFT_MOTOR_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
LEFT_MOTOR_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
LEFT_MOTOR_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
LEFT_MOTOR_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
LEFT_MOTOR_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
LEFT_MOTOR_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
LEFT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
LEFT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
LEFT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
LEFT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* RIGHT_MOTOR */
RIGHT_MOTOR_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
RIGHT_MOTOR_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
RIGHT_MOTOR_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
RIGHT_MOTOR_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
RIGHT_MOTOR_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
RIGHT_MOTOR_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
RIGHT_MOTOR_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
RIGHT_MOTOR_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
RIGHT_MOTOR_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
RIGHT_MOTOR_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
RIGHT_MOTOR_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
RIGHT_MOTOR_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
