* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001
python3 /home/cae1/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/arch/k6_frac_N10_tileable_40nm.xml /home/cae1/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.blif --top_module and2 --run_dir /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow vpr_blif --openfpga_shell_template /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/write_full_testbench_example_script.openfpga --openfpga_arch_file /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/arch/k6_fr_N10_std_mux_sky130scl_openfpga_synthesizable.xml --openfpga_sim_setting_file /home/cae1/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml --openfpga_vpr_device_layout --device auto --route_chan_width 20 --openfpga_fast_configuration  --activity_file /home/cae1/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --base_verilog /home/cae1/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --power --power_tech /home/cae1/Desktop/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --debug --flow_config /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/config/task.conf --default_tool_path /home/cae1/Desktop/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP and2 --ACT /home/cae1/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.act --VERILOG /home/cae1/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --CHAN_WIDTH 300
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Setting loggger in debug mode
INFO - Run directory : /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-10893-g9eef18c4f Compiled: 2024-11-06T20:11:06
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
ERROR - iverilog_verification failed to execute
Traceback (most recent call last):
  File "/home/cae1/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py", line 1019, in run_command
    process = subprocess.run(
              ^^^^^^^^^^^^^^^
  File "/usr/lib64/python3.12/subprocess.py", line 548, in run
    with Popen(*popenargs, **kwargs) as process:
         ^^^^^^^^^^^^^^^^^^^^^^^^^^^
  File "/usr/lib64/python3.12/subprocess.py", line 1026, in __init__
    self._execute_child(args, executable, preexec_fn, close_fds,
  File "/usr/lib64/python3.12/subprocess.py", line 1955, in _execute_child
    raise child_exception_type(errno_num, err_msg, err_filename)
FileNotFoundError: [Errno 2] No such file or directory: 'iverilog'
ERROR - Current working directory : /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/run001/k6_frac_N10_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run iverilog_verification task
ERROR - Exiting . . . . . .
