[0x8514] instruction : mov / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8514, CPSR = 0x400001d3 / modified register : ['ip'] / memory data : \x0\x48\x2d\xe9
/ clock count : 1
[0x8518] instruction : push / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8518, CPSR = 0x400001d3 / modified register : ['sp'] / memory data : \x4\xb0\x8d\xe2
/ clock count : Invalid instruction
None
[0x851c] instruction : sub / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x851c, CPSR = 0x400001d3 / modified register : ['fp'] / memory data : \x8\xd0\x4d\xe2
/ clock count : 1
[0x8520] instruction : sub / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x0, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8520, CPSR = 0x400001d3 / modified register : ['sp'] / memory data : \x1\x30\xa0\xe3
/ clock count : 1
[0x8524] instruction : ldm / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8524, CPSR = 0x400001d3 / modified register : ['r4', 'r5', 'r6', 'r7', 'r8', 'sb', 'sl', 'fp', 'sp', 'lr'] / memory data : \x5\x30\x4b\xe5
/ clock count : Invalid instruction
None
[0x8528] instruction : bx / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8528, CPSR = 0x400001d3 / modified register : ['pc'] / memory data : \x5\x30\x5b\xe5
/ clock count : 2
[0x852c] instruction : push / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x852c, CPSR = 0x400001d3 / modified register : ['sp'] / memory data : \x0\x0\x53\xe3
/ clock count : Invalid instruction
None
[0x8530] instruction : mov / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8530, CPSR = 0x200001d3 / modified register : ['r1'] / memory data : \x31\x0\x0\xa
/ clock count : 1
[0x8534] instruction : mov / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8534, CPSR = 0x200001d3 / modified register : ['r4'] / memory data : \xd0\x30\x9f\xe5
/ clock count : 1
[0x8538] instruction : bl / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8538, CPSR = 0x200001d3 / modified register : ['lr', 'pc'] / memory data : \x0\x30\x93\xe5
/ clock count : 2
[0x853c] instruction : ldr / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x853c, CPSR = 0x200001d3 / modified register : ['r3'] / memory data : \x1\x0\x53\xe3
/ clock count : 2
[0x8540] instruction : ldr / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8540, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x5\x0\x0\x1a
/ clock count : 2
[0x8544] instruction : ldr / register data :R0 = 0x0, R1 = 0x0, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8544, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \xc4\x10\x9f\xe5
/ clock count : 2
[0x8548] instruction : cmp / register data :R0 = 0x0, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x8548, CPSR = 0x600001d3 / modified register : ['cpsr'] / memory data : \xc4\x0\x9f\xe5
/ clock count : 1
[0x854c] instruction : movne / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8018, PC = 0x854c, CPSR = 0x600001d3 / modified register : ['lr'] / memory data : \x32\xff\xff\xeb
/ clock count : Invalid instruction
None
[0x821c] instruction : strbvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x821c, CPSR = 0x600001d3 / modified register : ['r4'] / memory data : \x4\xb0\x2d\xe5
/ clock count : Invalid instruction
None
[0x8220] instruction : svcpl / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8220, CPSR = 0x600001d3 / modified register : ['lr'] / memory data : \x0\xb0\x8d\xe2
/ clock count : Invalid instruction
None
[0x8224] instruction : stclvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8224, CPSR = 0x600001d3 / modified register : ['r1'] / memory data : \xc\xd0\x4d\xe2
/ clock count : Invalid instruction
None
[0x8228] instruction : NONE / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8228, CPSR = 0x600001d3 / modified register : [] / memory data : \x8\x0\xb\xe5
/ clock count : Invalid instruction
None
[0x822c] instruction : qsubvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x822c, CPSR = 0x600001d3 / modified register : ['r4'] / memory data : \xc\x10\xb\xe5
/ clock count : Invalid instruction
None
[0x8230] instruction : ldmdbvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8230, CPSR = 0x600001d3 / modified register : ['r2', 'r4', 'r5', 'r6', 'sl', 'ip', 'sp', 'lr'] / memory data : \xc\x30\x1b\xe5
/ clock count : Invalid instruction
None
[0x8234] instruction : ldrbvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x18c08, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8234, CPSR = 0x600001d3 / modified register : ['r7', 'r4'] / memory data : \x4\x30\x83\xe2
/ clock count : Invalid instruction
None
[0x8238] instruction : mcrvs / register data :R0 = 0x190fc, R1 = 0x18c08, R2 = 0x0, R3 = 0x18c0c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8238, CPSR = 0x600001d3 / modified register : [] / memory data : \x0\x10\x93\xe5
/ clock count : Invalid instruction
None
[0x823c] instruction : stmdbvs / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c0c, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x823c, CPSR = 0x600001d3 / modified register : ['lr'] / memory data : \xc\x30\x1b\xe5
/ clock count : Invalid instruction
None
[0x8240] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c08, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8240, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x8\x30\x83\xe2
/ clock count : Invalid instruction
None
[0x8244] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x0, R3 = 0x18c10, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8244, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x0\x20\x93\xe5
/ clock count : Invalid instruction
None
[0x8248] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x18c10, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8248, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x8\x30\x1b\xe5
/ clock count : Invalid instruction
None
[0x824c] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x190fc, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x824c, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x4\x30\x83\xe2
/ clock count : Invalid instruction
None
[0x8250] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x58, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8250, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x2\x20\x81\xe0
/ clock count : Invalid instruction
None
[0x8254] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8254, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x0\x20\x83\xe5
/ clock count : Invalid instruction
None
[0x8258] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x8258, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x0\x0\xa0\xe1
/ clock count : Invalid instruction
None
[0x825c] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffe0, LR = 0x8550, PC = 0x825c, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x0\xd0\x8b\xe2
/ clock count : Invalid instruction
None
[0x8260] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1fffffec, IP = 0x0, SP = 0x1fffffec, LR = 0x8550, PC = 0x8260, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x4\xb0\x9d\xe4
/ clock count : Invalid instruction
None
[0x8264] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8264, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x1e\xff\x2f\xe1
/ clock count : Invalid instruction
None
[0x8550] instruction : bxne / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x19100, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8550, CPSR = 0x600001d3 / modified register : ['pc'] / memory data : \xc0\x30\x9f\xe5
/ clock count : Invalid instruction
None
[0x8554] instruction : mov / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x9a, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8554, CPSR = 0x600001d3 / modified register : ['r0'] / memory data : \x20\x20\xa0\xe3
/ clock count : 1
[0x8558] instruction : bl / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8558, CPSR = 0x600001d3 / modified register : ['lr', 'pc'] / memory data : \x0\x20\x83\xe5
/ clock count : 2
[0x855c] instruction : andeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x190f8, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x855c, CPSR = 0x600001d3 / modified register : ['r8'] / memory data : \xa8\x30\x9f\xe5
/ clock count : Invalid instruction
None
[0x8560] instruction : ldr / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8560, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \x0\x30\x93\xe5
/ clock count : 2
[0x8564] instruction : cmp / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8564, CPSR = 0x600001d3 / modified register : ['cpsr'] / memory data : \x2\x0\x53\xe3
/ clock count : 1
[0x8568] instruction : bxeq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8568, CPSR = 0x800001d3 / modified register : ['pc'] / memory data : \x5\x0\x0\x1a
/ clock count : Invalid instruction
None
[0x8584] instruction : muleq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8584, CPSR = 0x800001d3 / modified register : ['r0'] / memory data : \x80\x30\x9f\xe5
/ clock count : Invalid instruction
None
[0x8588] instruction : push / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8588, CPSR = 0x800001d3 / modified register : ['sp'] / memory data : \x0\x30\x93\xe5
/ clock count : Invalid instruction
None
[0x858c] instruction : ldr / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x858c, CPSR = 0x800001d3 / modified register : ['r4'] / memory data : \x3\x0\x53\xe3
/ clock count : 2
[0x8590] instruction : ldrb / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8590, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x5\x0\x0\x1a
/ clock count : 2
[0x85ac] instruction : mov / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85ac, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x58\x30\x9f\xe5
/ clock count : 1
[0x85b0] instruction : strb / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b0, CPSR = 0x800001d3 / modified register : [] / memory data : \x0\x30\x93\xe5
/ clock count : 2
[0x85b4] instruction : pop / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b4, CPSR = 0x800001d3 / modified register : ['sp', 'r4', 'lr'] / memory data : \x4\x0\x53\xe3
/ clock count : Invalid instruction
None
[0x85b8] instruction : bx / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85b8, CPSR = 0x800001d3 / modified register : ['pc'] / memory data : \x5\x0\x0\x1a
/ clock count : 2
[0x85d4] instruction : push / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85d4, CPSR = 0x800001d3 / modified register : ['sp'] / memory data : \x30\x30\x9f\xe5
/ clock count : Invalid instruction
None
[0x85d8] instruction : ldr / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x18c04, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85d8, CPSR = 0x800001d3 / modified register : ['r1'] / memory data : \x0\x30\x93\xe5
/ clock count : 2
[0x85dc] instruction : ldr / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85dc, CPSR = 0x800001d3 / modified register : ['r0'] / memory data : \x5\x0\x53\xe3
/ clock count : 2
[0x85e0] instruction : mov / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85e0, CPSR = 0x800001d3 / modified register : ['r0'] / memory data : \x5\x0\x0\x1a
/ clock count : 1
[0x85fc] instruction : tst / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x85fc, CPSR = 0x800001d3 / modified register : ['cpsr'] / memory data : \x0\x0\xa0\xe1
/ clock count : 1
[0x8600] instruction : beq / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff0, LR = 0x8550, PC = 0x8600, CPSR = 0x800001d3 / modified register : ['pc'] / memory data : \x4\xd0\x4b\xe2
/ clock count : Invalid instruction
None
[0x8604] instruction : mov / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x1ffffffc, IP = 0x0, SP = 0x1ffffff8, LR = 0x8550, PC = 0x8604, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x0\x48\xbd\xe8
/ clock count : 1
[0x8608] instruction : mov / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8608, CPSR = 0x800001d3 / modified register : ['r1'] / memory data : \x1e\xff\x2f\xe1
/ clock count : 1
[0x8018] instruction : stmdavc / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x20000000, LR = 0x8018, PC = 0x8018, CPSR = 0x800001d3 / modified register : ['r5'] / memory data : \x10\x40\x2d\xe9
/ clock count : Invalid instruction
None
[0x801c] instruction : rsbsvc / register data :R0 = 0x190fc, R1 = 0x42, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x801c, CPSR = 0x800001d3 / modified register : ['r7'] / memory data : \x0\x10\xa0\xe3
/ clock count : Invalid instruction
None
[0x8020] instruction : svcpl / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x0, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8020, CPSR = 0x800001d3 / modified register : ['lr'] / memory data : \x0\x40\xa0\xe1
/ clock count : Invalid instruction
None
[0x8024] instruction : NONE / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8018, PC = 0x8024, CPSR = 0x800001d3 / modified register : [] / memory data : \x5\x2\x0\xeb
/ clock count : Invalid instruction
None
[0x8840] instruction : add / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8840, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \xf0\x4f\x2d\xe9
/ clock count : 1
[0x8844] instruction : lsl / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x8844, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x0\xb0\xa0\xe1
/ clock count : 1
[0x8848] instruction : add / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x1, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x8848, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x20\x31\x9f\xe5
/ clock count : 1
[0x884c] instruction : ldr / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8028, PC = 0x884c, CPSR = 0x800001d3 / modified register : ['r2'] / memory data : \xc\xd0\x4d\xe2
/ clock count : 2
[0x8850] instruction : add / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8850, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x0\x0\x93\xe5
/ clock count : 1
[0x8854] instruction : ldr / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8854, CPSR = 0x800001d3 / modified register : ['r0'] / memory data : \x1\x70\xa0\xe1
/ clock count : 2
[0x8858] instruction : ldr / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x8858, CPSR = 0x800001d3 / modified register : ['r2'] / memory data : \x4\xb0\x8d\xe5
/ clock count : 2
[0x885c] instruction : mov / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8028, PC = 0x885c, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x63\x0\x0\xeb
/ clock count : 1
[0x89f0] instruction : mov / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x89f0, CPSR = 0x800001d3 / modified register : ['r0'] / memory data : \x1e\xff\x2f\xe1
/ clock count : 1
[0x8860] instruction : lsl / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8860, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \xc\x31\x9f\xe5
/ clock count : 1
[0x8864] instruction : add / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8864, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x0\x80\x93\xe5
/ clock count : 1
[0x8868] instruction : lsl / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8868, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x48\x61\x98\xe5
/ clock count : 1
[0x886c] instruction : add / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x886c, CPSR = 0x800001d3 / modified register : ['r3'] / memory data : \x0\x0\x56\xe3
/ clock count : 1
[0x8870] instruction : ldr / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8870, CPSR = 0x600001d3 / modified register : ['r2'] / memory data : \x28\x0\x0\xa
/ clock count : 2
[0x8918] instruction : add / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8918, CPSR = 0x600001d3 / modified register : ['r2'] / memory data : \x50\x30\x9f\xe5
/ clock count : 1
[0x891c] instruction : mov / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x891c, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \x0\x0\x93\xe5
/ clock count : 1
[0x8920] instruction : lsl / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8860, PC = 0x8920, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \x38\x0\x0\xeb
/ clock count : 1
[0x8a08] instruction : ldr / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8924, PC = 0x8a08, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \x1e\xff\x2f\xe1
/ clock count : 2
[0x8924] instruction : add / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffc8, LR = 0x8924, PC = 0x8924, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \xc\xd0\x8d\xe2
/ clock count : 1
[0x8928] instruction : lsl / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x18cb0, R9 = 0x0, R10 = 0x0, FP = 0x190fc, IP = 0x0, SP = 0x1fffffd4, LR = 0x8924, PC = 0x8928, CPSR = 0x600001d3 / modified register : ['r3'] / memory data : \xf0\x4f\xbd\xe8
/ clock count : 1
[0x892c] instruction : mov / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x892c, CPSR = 0x600001d3 / modified register : ['r2'] / memory data : \x1e\xff\x2f\xe1
/ clock count : 1
[0x8028] instruction : cdpvs / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x190d8, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8028, CPSR = 0x600001d3 / modified register : [] / memory data : \x18\x30\x9f\xe5
/ clock count : Invalid instruction
None
[0x802c] instruction : stmdbmi / register data :R0 = 0x1917c, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x802c, CPSR = 0x600001d3 / modified register : [] / memory data : \x0\x0\x93\xe5
/ clock count : Invalid instruction
None
[0x8030] instruction : strbtvc / register data :R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x8be4, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8030, CPSR = 0x600001d3 / modified register : [] / memory data : \x3c\x30\x90\xe5
/ clock count : Invalid instruction
None
[0x8034] instruction : svcpl / register data :R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8034, CPSR = 0x600001d3 / modified register : ['lr'] / memory data : \x0\x0\x53\xe3
/ clock count : Invalid instruction
None
[0x8038] instruction : strbtvc / register data :R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8038, CPSR = 0x600001d3 / modified register : [] / memory data : \xf\xe0\xa0\x11
/ clock count : Invalid instruction
None
[0x803c] instruction : strbvs / register data :R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x803c, CPSR = 0x600001d3 / modified register : ['r7'] / memory data : \x13\xff\x2f\x11
/ clock count : Invalid instruction
None
[0x8040] instruction : svcvs / register data :R0 = 0x18cb0, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8040, CPSR = 0x600001d3 / modified register : ['lr'] / memory data : \x4\x0\xa0\xe1
/ clock count : Invalid instruction
None
[0x8044] instruction : cmpvs / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8028, PC = 0x8044, CPSR = 0x600001d3 / modified register : ['cpsr'] / memory data : \x9f\x2\x0\xeb
/ clock count : Invalid instruction
None
[0x8ac8] instruction : cmp / register data :R0 = 0x190fc, R1 = 0x0, R2 = 0x20, R3 = 0x0, R4 = 0x190fc, R5 = 0x0, R6 = 0x0, R7 = 0x0, R8 = 0x0, R9 = 0x0, R10 = 0x0, FP = 0x20000000, IP = 0x0, SP = 0x1ffffff8, LR = 0x8048, PC = 0x8ac8, CPSR = 0x600001d3 / modified register : ['cpsr'] / memory data : \xfe\xff\xff\xea
/ clock count : 1
