
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim_xilinx/rtl/prim_xilinx_rom.sv Coverage: 100%</h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">/**</pre>
<pre style="margin:0; padding:0 "> * Implementation of a Read-Only Memory (ROM) primitive for Xilinx FPGAs</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * This implementation of a ROM primitive is coded as outlined in UG 901 to</pre>
<pre style="margin:0; padding:0 "> * enable Xilinx Vivado infer Block RAM (BRAM) or LUT RAM from it. No mapping</pre>
<pre style="margin:0; padding:0 "> * target is forced; depending on the Width, Depth and other factors Vivado</pre>
<pre style="margin:0; padding:0 "> * chooses a mapping target.</pre>
<pre style="margin:0; padding:0 "> *</pre>
<pre style="margin:0; padding:0 "> * It is possible to force the mapping to BRAM or distributed RAM by using the</pre>
<pre style="margin:0; padding:0 "> * ROM_STYLE directive in an XDC file.</pre>
<pre style="margin:0; padding:0 "> */</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_xilinx_rom #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Width     = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Depth     = 2048, // 8kB default</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter  int Aw        = $clog2(Depth)</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                        clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [Aw-1:0]        addr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                        cs_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [Width-1:0]     dout_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic                 dvalid_o</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ifdef ROM_INIT_FILE</pre>
<pre style="margin:0; padding:0 ">   // Only create an actual ROM block if ROM data is specified</pre>
<pre style="margin:0; padding:0 ">   //</pre>
<pre style="margin:0; padding:0 ">   // Xilinx Vivado infers a BRAM or LUTRAM from the ROM code below only if mem</pre>
<pre style="margin:0; padding:0 ">   // is actually being written to through $readmemh(). If no ROM_INIT_FILE is</pre>
<pre style="margin:0; padding:0 ">   // given and hence the mem initialization is missing, registers are inferred</pre>
<pre style="margin:0; padding:0 ">   // instead. This severely degrades the synthesis quality for no good reason.</pre>
<pre style="margin:0; padding:0 ">   logic [Width-1:0] mem [Depth];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">   localparam MEM_FILE = `"`ROM_INIT_FILE`";</pre>
<pre style="margin:0; padding:0 ">   initial</pre>
<pre style="margin:0; padding:0 ">   begin</pre>
<pre style="margin:0; padding:0 ">      $display("Initializing ROM from %s", MEM_FILE);</pre>
<pre style="margin:0; padding:0 ">      $readmemh(MEM_FILE, mem);</pre>
<pre style="margin:0; padding:0 ">   end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (cs_i) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      dout_o <= mem[addr_i];</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 ">  `else</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    // ROM is not initialized</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    always_ff @(posedge clk_i) begin</pre>
<pre style="margin:0; padding:0 ">      dout_o <= '0;</pre>
<pre style="margin:0; padding:0 ">    end</pre>
<pre style="margin:0; padding:0 ">  `endif</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  always_ff @(posedge clk_i) begin</pre>
<pre style="margin:0; padding:0 ">    dvalid_o <= cs_i;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 ">  // ASSERTIONS //</pre>
<pre style="margin:0; padding:0 ">  ////////////////</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Control Signals should never be X</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(noXOnCsI, !$isunknown(cs_i), clk_i, '0)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
