// Seed: 1427323151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_4 = id_5[1];
  assign id_7 = 1;
  reg id_12;
  type_14(
      id_7, id_11, 1
  );
  always @(id_1 or posedge id_12) begin
    id_11 <= id_12;
    id_7 = id_12;
    id_3 = id_5;
  end
endmodule
